#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000142a043cf70 .scope module, "mux2x1" "mux2x1" 2 2;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 10 "output_y";
    .port_info 1 /INPUT 10 "input0";
    .port_info 2 /INPUT 10 "input1";
    .port_info 3 /INPUT 1 "selectLine";
o00000142a04a7298 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v00000142a048cb10_0 .net "input0", 9 0, o00000142a04a7298;  0 drivers
o00000142a04a72c8 .functor BUFZ 10, C4<zzzzzzzzzz>; HiZ drive
v00000142a048cc50_0 .net "input1", 9 0, o00000142a04a72c8;  0 drivers
v00000142a048ccf0_0 .var "output_y", 9 0;
o00000142a04a7328 .functor BUFZ 1, C4<z>; HiZ drive
v00000142a048c250_0 .net "selectLine", 0 0, o00000142a04a7328;  0 drivers
E_00000142a0483f20 .event anyedge, v00000142a048c250_0, v00000142a048cc50_0, v00000142a048cb10_0;
S_00000142a044eb50 .scope module, "testbench" "testbench" 3 3;
 .timescale -9 -12;
v00000142a0508a20_0 .net "ALU_Result", 31 0, v00000142a048cd90_0;  1 drivers
v00000142a05096a0_0 .net "EX_branchTarget", 31 0, v00000142a05004e0_0;  1 drivers
v00000142a0508d40_0 .net "EX_op2", 31 0, v00000142a04f7f30_0;  1 drivers
v00000142a050a000_0 .net "IR", 31 0, v00000142a04ffe70_0;  1 drivers
v00000142a05087a0_0 .net "Input_EX_controlBus", 21 0, v00000142a0500b20_0;  1 drivers
v00000142a050a140_0 .net "Input_OF_IR", 31 0, v00000142a04ff010_0;  1 drivers
v00000142a0508f20_0 .net "Input_OF_controlBus", 21 0, v00000142a04fc1d0_0;  1 drivers
v00000142a0508fc0_0 .net "MA_Ld_Result", 31 0, v00000142a04f7990_0;  1 drivers
v00000142a0509100_0 .net "MA_writeEnable", 0 0, v00000142a04f7a30_0;  1 drivers
v00000142a05091a0_0 .net "MDR", 31 0, v00000142a04f8610_0;  1 drivers
v00000142a050a0a0_0 .net "Operand_2", 31 0, v00000142a04f97c0_0;  1 drivers
v00000142a0509240_0 .net "Operand_A", 31 0, v00000142a04f9cc0_0;  1 drivers
v00000142a0509420_0 .net "Operand_B", 31 0, v00000142a04faee0_0;  1 drivers
v00000142a0509740_0 .net "Operand_EX_2", 31 0, v00000142a0500c60_0;  1 drivers
v00000142a0509a60_0 .net "Operand_EX_A", 31 0, v00000142a05009e0_0;  1 drivers
v00000142a0509880_0 .net "Operand_EX_B", 31 0, v00000142a0501200_0;  1 drivers
v00000142a0508480_0 .net "Output_OF_controlBus", 21 0, v00000142a04fa120_0;  1 drivers
v00000142a0508840_0 .net "PC", 31 0, v00000142a0504c80_0;  1 drivers
v00000142a050a1e0_0 .net "RW_Data_value", 31 0, v00000142a05021a0_0;  1 drivers
v00000142a05088e0_0 .net "RW_isWb", 0 0, v00000142a0502240_0;  1 drivers
v00000142a0509920_0 .net "RW_rd", 3 0, v00000142a05013e0_0;  1 drivers
v00000142a0509b00_0 .net "branchPC", 31 0, v00000142a04f7cb0_0;  1 drivers
v00000142a0509ba0_0 .net "branchTarget", 31 0, v00000142a04f9c20_0;  1 drivers
v00000142a0509c40_0 .var "clk", 0 0;
v00000142a0508520_0 .net "input_EX_IR", 31 0, v00000142a0501ac0_0;  1 drivers
v00000142a05085c0_0 .net "input_EX_PC", 31 0, v00000142a0501b60_0;  1 drivers
v00000142a0508660_0 .net "input_MA_ALU_Result", 31 0, v00000142a04fb870_0;  1 drivers
v00000142a0508700_0 .net "input_MA_IR", 31 0, v00000142a04fc310_0;  1 drivers
v00000142a050cb20_0 .net "input_MA_PC", 31 0, v00000142a04fc590_0;  1 drivers
v00000142a050bea0_0 .net "input_MA_controlBus", 21 0, v00000142a04fc6d0_0;  1 drivers
v00000142a050cda0_0 .net "input_MA_op2", 31 0, v00000142a04fbaf0_0;  1 drivers
v00000142a050bd60_0 .net "input_OF_PC", 31 0, v00000142a04fe4d0_0;  1 drivers
v00000142a050be00_0 .net "input_RW_ALU_Result", 31 0, v00000142a04fe570_0;  1 drivers
v00000142a050c940_0 .net "input_RW_IR", 31 0, v00000142a04fe6b0_0;  1 drivers
v00000142a050ce40_0 .net "input_RW_Ld_Result", 31 0, v00000142a0500440_0;  1 drivers
v00000142a050bf40_0 .net "input_RW_PC", 31 0, v00000142a0502100_0;  1 drivers
v00000142a050bfe0_0 .net "input_RW_controlBus", 21 0, v00000142a05010c0_0;  1 drivers
v00000142a050c580_0 .net "isDataInterLock", 0 0, v00000142a04fffb0_0;  1 drivers
v00000142a050b900_0 .net "isReturn_result", 3 0, v00000142a04fa3a0_0;  1 drivers
v00000142a050c9e0_0 .net "isStore_result", 3 0, v00000142a04fa800_0;  1 drivers
v00000142a050bae0_0 .net "is_Branch_Taken", 0 0, v00000142a04f7e90_0;  1 drivers
v00000142a050ba40_0 .net "op1", 31 0, v00000142a05012a0_0;  1 drivers
v00000142a050c080_0 .net "op2", 31 0, v00000142a0501a20_0;  1 drivers
v00000142a050cf80_0 .net "outputPC", 31 0, v00000142a04fff10_0;  1 drivers
v00000142a050b720_0 .net "output_EX_IR", 31 0, v00000142a04f8570_0;  1 drivers
v00000142a050c260_0 .net "output_EX_PC", 31 0, v00000142a04f77b0_0;  1 drivers
v00000142a050c300_0 .net "output_EX_controlBus", 21 0, v00000142a04f7850_0;  1 drivers
v00000142a050bb80_0 .net "output_MA_ALU_Result", 31 0, v00000142a04fa1c0_0;  1 drivers
v00000142a050c120_0 .net "output_MA_IR", 31 0, v00000142a04fada0_0;  1 drivers
v00000142a050bcc0_0 .net "output_MA_PC", 31 0, v00000142a04f9f40_0;  1 drivers
v00000142a050c1c0_0 .net "output_MA_controlBus", 21 0, v00000142a04f9fe0_0;  1 drivers
v00000142a050c3a0_0 .net "output_OF_IR", 31 0, v00000142a04fa300_0;  1 drivers
v00000142a050cee0_0 .net "output_OF_PC", 31 0, v00000142a04fa8a0_0;  1 drivers
v00000142a050d160_0 .net "output_register_file", 31 0, v00000142a0501520_0;  1 drivers
v00000142a050c440_0 .net "reset", 0 0, v00000142a0509d80_0;  1 drivers
S_00000142a03a2530 .scope module, "processor" "pipeline_top_module" 3 69, 4 40 0, S_00000142a044eb50;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "IR";
    .port_info 4 /OUTPUT 1 "is_Branch_Taken";
    .port_info 5 /OUTPUT 32 "branchPC";
    .port_info 6 /OUTPUT 32 "output_IF_PC";
    .port_info 7 /OUTPUT 32 "Input_OF_IR";
    .port_info 8 /OUTPUT 32 "input_OF_PC";
    .port_info 9 /OUTPUT 32 "output_OF_PC";
    .port_info 10 /OUTPUT 32 "branchTarget";
    .port_info 11 /OUTPUT 32 "op1";
    .port_info 12 /OUTPUT 32 "op2";
    .port_info 13 /OUTPUT 32 "Operand_OF_A";
    .port_info 14 /OUTPUT 32 "Operand_OF_B";
    .port_info 15 /OUTPUT 32 "Operand_2";
    .port_info 16 /OUTPUT 32 "output_OF_IR";
    .port_info 17 /OUTPUT 4 "isStore_result";
    .port_info 18 /OUTPUT 4 "isReturn_result";
    .port_info 19 /OUTPUT 32 "input_EX_PC";
    .port_info 20 /OUTPUT 32 "EX_branchTarget";
    .port_info 21 /OUTPUT 32 "Operand_EX_A";
    .port_info 22 /OUTPUT 32 "Operand_EX_B";
    .port_info 23 /OUTPUT 32 "Operand_EX_2";
    .port_info 24 /OUTPUT 32 "input_EX_IR";
    .port_info 25 /OUTPUT 22 "Input_OF_controlBus";
    .port_info 26 /OUTPUT 22 "Output_OF_controlBus";
    .port_info 27 /OUTPUT 22 "Input_EX_controlBus";
    .port_info 28 /OUTPUT 32 "output_EX_PC";
    .port_info 29 /OUTPUT 32 "ALU_Result";
    .port_info 30 /OUTPUT 32 "EX_op2";
    .port_info 31 /OUTPUT 32 "output_EX_IR";
    .port_info 32 /OUTPUT 22 "output_EX_controlBus";
    .port_info 33 /OUTPUT 32 "EX_branchPC";
    .port_info 34 /OUTPUT 1 "EX_is_Branch_Taken";
    .port_info 35 /OUTPUT 32 "input_MA_PC";
    .port_info 36 /OUTPUT 32 "input_MA_ALU_Result";
    .port_info 37 /OUTPUT 32 "input_MA_op2";
    .port_info 38 /OUTPUT 32 "input_MA_IR";
    .port_info 39 /OUTPUT 22 "input_MA_controlBus";
    .port_info 40 /OUTPUT 32 "output_MA_PC";
    .port_info 41 /OUTPUT 32 "output_MA_ALU_Result";
    .port_info 42 /OUTPUT 32 "output_MA_IR";
    .port_info 43 /OUTPUT 22 "output_MA_controlBus";
    .port_info 44 /OUTPUT 32 "MA_Ld_Result";
    .port_info 45 /OUTPUT 32 "MDR";
    .port_info 46 /OUTPUT 32 "readData";
    .port_info 47 /OUTPUT 32 "address";
    .port_info 48 /OUTPUT 1 "writeEnable";
    .port_info 49 /OUTPUT 32 "writeData";
    .port_info 50 /OUTPUT 1 "MA_writeEnable";
    .port_info 51 /OUTPUT 32 "input_RW_PC";
    .port_info 52 /OUTPUT 32 "input_RW_Ld_Result";
    .port_info 53 /OUTPUT 32 "input_RW_ALU_Result";
    .port_info 54 /OUTPUT 32 "input_RW_IR";
    .port_info 55 /OUTPUT 22 "input_RW_controlBus";
    .port_info 56 /OUTPUT 32 "RW_Data_value";
    .port_info 57 /OUTPUT 4 "RW_rd";
    .port_info 58 /OUTPUT 1 "RW_isWb";
    .port_info 59 /OUTPUT 32 "output_register_file";
    .port_info 60 /OUTPUT 32 "rdData1";
    .port_info 61 /OUTPUT 32 "rdData2";
    .port_info 62 /OUTPUT 1 "isDataInterLock";
v00000142a0505180_0 .net "ALU_Result", 31 0, v00000142a048cd90_0;  alias, 1 drivers
o00000142a04ab2b8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000142a0505680_0 .net "EX_branchPC", 31 0, o00000142a04ab2b8;  0 drivers
v00000142a05043c0_0 .net "EX_branchTarget", 31 0, v00000142a05004e0_0;  alias, 1 drivers
o00000142a04ab2e8 .functor BUFZ 1, C4<z>; HiZ drive
v00000142a0505220_0 .net "EX_is_Branch_Taken", 0 0, o00000142a04ab2e8;  0 drivers
v00000142a0505400_0 .net "EX_op2", 31 0, v00000142a04f7f30_0;  alias, 1 drivers
v00000142a05054a0_0 .net "IR", 31 0, v00000142a04ffe70_0;  alias, 1 drivers
v00000142a05059a0_0 .net "Input_EX_controlBus", 21 0, v00000142a0500b20_0;  alias, 1 drivers
v00000142a0504780_0 .net "Input_OF_IR", 31 0, v00000142a04ff010_0;  alias, 1 drivers
v00000142a05048c0_0 .net "Input_OF_controlBus", 21 0, v00000142a04fc1d0_0;  alias, 1 drivers
v00000142a0505fe0_0 .net "MA_Ld_Result", 31 0, v00000142a04f7990_0;  alias, 1 drivers
v00000142a0504b40_0 .net "MA_writeEnable", 0 0, v00000142a04f7a30_0;  alias, 1 drivers
v00000142a0506260_0 .net "MDR", 31 0, v00000142a04f8610_0;  alias, 1 drivers
v00000142a0504dc0_0 .net "Operand_2", 31 0, v00000142a04f97c0_0;  alias, 1 drivers
v00000142a0504960_0 .net "Operand_EX_2", 31 0, v00000142a0500c60_0;  alias, 1 drivers
v00000142a05052c0_0 .net "Operand_EX_A", 31 0, v00000142a05009e0_0;  alias, 1 drivers
v00000142a0504460_0 .net "Operand_EX_B", 31 0, v00000142a0501200_0;  alias, 1 drivers
v00000142a0504500_0 .net "Operand_OF_A", 31 0, v00000142a04f9cc0_0;  alias, 1 drivers
v00000142a0504be0_0 .net "Operand_OF_B", 31 0, v00000142a04faee0_0;  alias, 1 drivers
v00000142a05045a0_0 .net "Output_OF_controlBus", 21 0, v00000142a04fa120_0;  alias, 1 drivers
v00000142a0504c80_0 .var "PC", 31 0;
v00000142a0505c20_0 .net "RW_Data_value", 31 0, v00000142a05021a0_0;  alias, 1 drivers
v00000142a0504d20_0 .net "RW_isWb", 0 0, v00000142a0502240_0;  alias, 1 drivers
v00000142a05046e0_0 .net "RW_rd", 3 0, v00000142a05013e0_0;  alias, 1 drivers
o00000142a04ab318 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000142a0504640_0 .net "address", 31 0, o00000142a04ab318;  0 drivers
v00000142a0504820_0 .net "branchPC", 31 0, v00000142a04f7cb0_0;  alias, 1 drivers
v00000142a0504e60_0 .net "branchTarget", 31 0, v00000142a04f9c20_0;  alias, 1 drivers
v00000142a0505720_0 .net "clk", 0 0, v00000142a0509c40_0;  1 drivers
v00000142a0505cc0_0 .net "input_EX_IR", 31 0, v00000142a0501ac0_0;  alias, 1 drivers
v00000142a0505540_0 .net "input_EX_PC", 31 0, v00000142a0501b60_0;  alias, 1 drivers
v00000142a05057c0_0 .net "input_MA_ALU_Result", 31 0, v00000142a04fb870_0;  alias, 1 drivers
v00000142a0504f00_0 .net "input_MA_IR", 31 0, v00000142a04fc310_0;  alias, 1 drivers
v00000142a05055e0_0 .net "input_MA_PC", 31 0, v00000142a04fc590_0;  alias, 1 drivers
v00000142a0504fa0_0 .net "input_MA_controlBus", 21 0, v00000142a04fc6d0_0;  alias, 1 drivers
v00000142a0505900_0 .net "input_MA_op2", 31 0, v00000142a04fbaf0_0;  alias, 1 drivers
v00000142a0505040_0 .net "input_OF_PC", 31 0, v00000142a04fe4d0_0;  alias, 1 drivers
v00000142a0506080_0 .net "input_RW_ALU_Result", 31 0, v00000142a04fe570_0;  alias, 1 drivers
v00000142a0505860_0 .net "input_RW_IR", 31 0, v00000142a04fe6b0_0;  alias, 1 drivers
v00000142a0505a40_0 .net "input_RW_Ld_Result", 31 0, v00000142a0500440_0;  alias, 1 drivers
v00000142a0505d60_0 .net "input_RW_PC", 31 0, v00000142a0502100_0;  alias, 1 drivers
v00000142a0505e00_0 .net "input_RW_controlBus", 21 0, v00000142a05010c0_0;  alias, 1 drivers
v00000142a0505f40_0 .net "isDataInterLock", 0 0, v00000142a04fffb0_0;  alias, 1 drivers
v00000142a0508ac0_0 .net "isReturn_result", 3 0, v00000142a04fa3a0_0;  alias, 1 drivers
v00000142a05097e0_0 .net "isStore_result", 3 0, v00000142a04fa800_0;  alias, 1 drivers
v00000142a0509e20_0 .net "is_Branch_Taken", 0 0, v00000142a04f7e90_0;  alias, 1 drivers
v00000142a0508de0_0 .net "op1", 31 0, v00000142a05012a0_0;  alias, 1 drivers
v00000142a0509ec0_0 .net "op2", 31 0, v00000142a0501a20_0;  alias, 1 drivers
v00000142a05099c0_0 .net "output_EX_IR", 31 0, v00000142a04f8570_0;  alias, 1 drivers
v00000142a0509600_0 .net "output_EX_PC", 31 0, v00000142a04f77b0_0;  alias, 1 drivers
v00000142a0508980_0 .net "output_EX_controlBus", 21 0, v00000142a04f7850_0;  alias, 1 drivers
v00000142a0509f60_0 .net "output_IF_PC", 31 0, v00000142a04fff10_0;  alias, 1 drivers
v00000142a05094c0_0 .net "output_MA_ALU_Result", 31 0, v00000142a04fa1c0_0;  alias, 1 drivers
v00000142a05083e0_0 .net "output_MA_IR", 31 0, v00000142a04fada0_0;  alias, 1 drivers
v00000142a0509560_0 .net "output_MA_PC", 31 0, v00000142a04f9f40_0;  alias, 1 drivers
v00000142a0508c00_0 .net "output_MA_controlBus", 21 0, v00000142a04f9fe0_0;  alias, 1 drivers
v00000142a05092e0_0 .net "output_OF_IR", 31 0, v00000142a04fa300_0;  alias, 1 drivers
v00000142a050a280_0 .net "output_OF_PC", 31 0, v00000142a04fa8a0_0;  alias, 1 drivers
v00000142a0508ca0_0 .net "output_register_file", 31 0, v00000142a0501520_0;  alias, 1 drivers
o00000142a04ab348 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000142a0509ce0_0 .net "rdData1", 31 0, o00000142a04ab348;  0 drivers
o00000142a04ab378 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000142a0508e80_0 .net "rdData2", 31 0, o00000142a04ab378;  0 drivers
v00000142a0509060_0 .net "readData", 31 0, v00000142a04fc810_0;  1 drivers
v00000142a0509d80_0 .var "reset", 0 0;
o00000142a04ab3a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000142a0508b60_0 .net "writeData", 31 0, o00000142a04ab3a8;  0 drivers
o00000142a04ab3d8 .functor BUFZ 1, C4<z>; HiZ drive
v00000142a0509380_0 .net "writeEnable", 0 0, o00000142a04ab3d8;  0 drivers
S_00000142a03ce6e0 .scope module, "ALU_cycle" "ALU_Stage" 4 201, 5 1 0, S_00000142a03a2530;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "input_EX_PC";
    .port_info 1 /INPUT 32 "EX_branchTarget";
    .port_info 2 /INPUT 32 "Operand_EX_A";
    .port_info 3 /INPUT 32 "Operand_EX_B";
    .port_info 4 /INPUT 32 "Operand_EX_2";
    .port_info 5 /INPUT 32 "input_EX_IR";
    .port_info 6 /INPUT 22 "Input_EX_controlBus";
    .port_info 7 /OUTPUT 32 "output_EX_PC";
    .port_info 8 /OUTPUT 32 "ALU_Result";
    .port_info 9 /OUTPUT 32 "EX_op2";
    .port_info 10 /OUTPUT 32 "output_EX_IR";
    .port_info 11 /OUTPUT 22 "output_EX_controlBus";
    .port_info 12 /OUTPUT 32 "EX_branchPC";
    .port_info 13 /OUTPUT 1 "EX_is_Branch_Taken";
v00000142a04f8b10_0 .net "ALU_Result", 31 0, v00000142a048cd90_0;  alias, 1 drivers
v00000142a04f8cf0_0 .net "EX_branchPC", 31 0, v00000142a04f7cb0_0;  alias, 1 drivers
v00000142a04f91f0_0 .net "EX_branchTarget", 31 0, v00000142a05004e0_0;  alias, 1 drivers
v00000142a04f7490_0 .net "EX_is_Branch_Taken", 0 0, v00000142a04f7e90_0;  alias, 1 drivers
v00000142a04f7f30_0 .var "EX_op2", 31 0;
v00000142a04f8930_0 .net "Input_EX_controlBus", 21 0, v00000142a0500b20_0;  alias, 1 drivers
v00000142a04f7fd0_0 .net "Operand_EX_2", 31 0, v00000142a0500c60_0;  alias, 1 drivers
v00000142a04f8430_0 .net "Operand_EX_A", 31 0, v00000142a05009e0_0;  alias, 1 drivers
v00000142a04f7350_0 .net "Operand_EX_B", 31 0, v00000142a0501200_0;  alias, 1 drivers
v00000142a04f84d0_0 .net "flags", 1 0, v00000142a04f73f0_0;  1 drivers
v00000142a04f7710_0 .net "input_EX_IR", 31 0, v00000142a0501ac0_0;  alias, 1 drivers
v00000142a04f8c50_0 .net "input_EX_PC", 31 0, v00000142a0501b60_0;  alias, 1 drivers
v00000142a04f8570_0 .var "output_EX_IR", 31 0;
v00000142a04f77b0_0 .var "output_EX_PC", 31 0;
v00000142a04f7850_0 .var "output_EX_controlBus", 21 0;
E_00000142a04846e0 .event anyedge, v00000142a04f8c50_0, v00000142a04f7710_0, v00000142a04f8f70_0, v00000142a04f7fd0_0;
L_00000142a050b5e0 .part v00000142a0500b20_0, 9, 13;
S_00000142a03ce870 .scope module, "ALU_module" "ALU_Module" 5 31, 6 1 0, S_00000142a03ce6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Operand_EX_A";
    .port_info 1 /INPUT 32 "Operand_EX_B";
    .port_info 2 /INPUT 13 "ALU_Signals";
    .port_info 3 /OUTPUT 2 "flags";
    .port_info 4 /OUTPUT 32 "EX_ALU_Result";
v00000142a048c890_0 .net "ALU_Signals", 21 9, L_00000142a050b5e0;  1 drivers
v00000142a048cd90_0 .var "EX_ALU_Result", 31 0;
v00000142a048ced0_0 .net "Operand_EX_A", 31 0, v00000142a05009e0_0;  alias, 1 drivers
v00000142a048d010_0 .net "Operand_EX_B", 31 0, v00000142a0501200_0;  alias, 1 drivers
v00000142a04f73f0_0 .var "flags", 1 0;
v00000142a04f75d0_0 .var "isAdd", 0 0;
v00000142a04f7b70_0 .var "isAnd", 0 0;
v00000142a04f7d50_0 .var "isAsr", 0 0;
v00000142a04f7ad0_0 .var "isCmp", 0 0;
v00000142a04f87f0_0 .var "isDiv", 0 0;
v00000142a04f7df0_0 .var "isLsl", 0 0;
v00000142a04f82f0_0 .var "isLsr", 0 0;
v00000142a04f81b0_0 .var "isMod", 0 0;
v00000142a04f8070_0 .var "isMov", 0 0;
v00000142a04f8890_0 .var "isMul", 0 0;
v00000142a04f8110_0 .var "isNot", 0 0;
v00000142a04f7c10_0 .var "isOr", 0 0;
v00000142a04f8d90_0 .var "isSub", 0 0;
E_00000142a0484760/0 .event anyedge, v00000142a048c890_0, v00000142a04f75d0_0, v00000142a048ced0_0, v00000142a048d010_0;
E_00000142a0484760/1 .event anyedge, v00000142a04f8d90_0, v00000142a04f7ad0_0, v00000142a048cd90_0, v00000142a04f8890_0;
E_00000142a0484760/2 .event anyedge, v00000142a04f87f0_0, v00000142a04f81b0_0, v00000142a04f7df0_0, v00000142a04f82f0_0;
E_00000142a0484760/3 .event anyedge, v00000142a04f7d50_0, v00000142a04f7c10_0, v00000142a04f7b70_0, v00000142a04f8110_0;
E_00000142a0484760/4 .event anyedge, v00000142a04f8070_0;
E_00000142a0484760 .event/or E_00000142a0484760/0, E_00000142a0484760/1, E_00000142a0484760/2, E_00000142a0484760/3, E_00000142a0484760/4;
S_00000142a03b0e30 .scope module, "branchUnit" "Branch_unit" 5 21, 7 1 0, S_00000142a03ce6e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "EX_branchTarget";
    .port_info 1 /INPUT 32 "Operand_EX_A";
    .port_info 2 /INPUT 2 "flags";
    .port_info 3 /INPUT 22 "Input_EX_controlBus";
    .port_info 4 /OUTPUT 32 "EX_branchPC";
    .port_info 5 /OUTPUT 1 "EX_is_Branch_Taken";
v00000142a04f8ed0_0 .net "EX_branchPC", 31 0, v00000142a04f7cb0_0;  alias, 1 drivers
v00000142a04f9150_0 .net "EX_branchTarget", 31 0, v00000142a05004e0_0;  alias, 1 drivers
v00000142a04f7e90_0 .var "EX_is_Branch_Taken", 0 0;
v00000142a04f8f70_0 .net "Input_EX_controlBus", 21 0, v00000142a0500b20_0;  alias, 1 drivers
v00000142a04f7530_0 .net "Operand_EX_A", 31 0, v00000142a05009e0_0;  alias, 1 drivers
v00000142a04f8390_0 .net "flags", 1 0, v00000142a04f73f0_0;  alias, 1 drivers
v00000142a04f8a70_0 .var "isBeq", 0 0;
v00000142a04f7670_0 .var "isBgt", 0 0;
v00000142a04f8250_0 .var "isRet", 0 0;
v00000142a04f9010_0 .var "isUbranch", 0 0;
E_00000142a0487160/0 .event anyedge, v00000142a04f8f70_0, v00000142a04f8a70_0, v00000142a04f73f0_0, v00000142a04f7670_0;
E_00000142a0487160/1 .event anyedge, v00000142a04f9010_0;
E_00000142a0487160 .event/or E_00000142a0487160/0, E_00000142a0487160/1;
S_00000142a03b0fc0 .scope module, "isReturn_mux" "mux_2x1" 7 14, 8 1 0, S_00000142a03b0e30;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "output_y";
    .port_info 1 /INPUT 32 "input0";
    .port_info 2 /INPUT 32 "input1";
    .port_info 3 /INPUT 1 "selectLine";
P_00000142a0486da0 .param/l "regSize" 0 8 1, +C4<00000000000000000000000000100000>;
v00000142a04f8bb0_0 .net "input0", 31 0, v00000142a05004e0_0;  alias, 1 drivers
v00000142a04f8e30_0 .net "input1", 31 0, v00000142a05009e0_0;  alias, 1 drivers
v00000142a04f7cb0_0 .var "output_y", 31 0;
v00000142a04f90b0_0 .net "selectLine", 0 0, v00000142a04f8250_0;  1 drivers
E_00000142a0486ee0 .event anyedge, v00000142a04f90b0_0, v00000142a048ced0_0, v00000142a04f8bb0_0;
S_00000142a03c2fa0 .scope module, "MA_cycle" "MA_stage" 4 233, 9 1 0, S_00000142a03a2530;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "input_MA_PC";
    .port_info 1 /INPUT 32 "input_MA_ALU_Result";
    .port_info 2 /INPUT 32 "input_MA_op2";
    .port_info 3 /INPUT 32 "input_MA_IR";
    .port_info 4 /INPUT 22 "input_MA_controlBus";
    .port_info 5 /INPUT 32 "readData";
    .port_info 6 /OUTPUT 32 "output_MA_PC";
    .port_info 7 /OUTPUT 32 "output_MA_ALU_Result";
    .port_info 8 /OUTPUT 32 "output_MA_IR";
    .port_info 9 /OUTPUT 22 "output_MA_controlBus";
    .port_info 10 /OUTPUT 32 "MA_Ld_Result";
    .port_info 11 /OUTPUT 32 "MDR";
    .port_info 12 /OUTPUT 1 "MA_writeEnable";
v00000142a04f78f0_0 .var "MAR", 31 0;
v00000142a04f7990_0 .var "MA_Ld_Result", 31 0;
v00000142a04f7a30_0 .var "MA_writeEnable", 0 0;
v00000142a04f8610_0 .var "MDR", 31 0;
v00000142a04f86b0_0 .net "input_MA_ALU_Result", 31 0, v00000142a04fb870_0;  alias, 1 drivers
v00000142a04f8750_0 .net "input_MA_IR", 31 0, v00000142a04fc310_0;  alias, 1 drivers
v00000142a04f89d0_0 .net "input_MA_PC", 31 0, v00000142a04fc590_0;  alias, 1 drivers
v00000142a04fad00_0 .net "input_MA_controlBus", 21 0, v00000142a04fc6d0_0;  alias, 1 drivers
v00000142a04f9540_0 .net "input_MA_op2", 31 0, v00000142a04fbaf0_0;  alias, 1 drivers
v00000142a04fabc0_0 .var "isLd", 0 0;
v00000142a04fac60_0 .var "isSt", 0 0;
v00000142a04fa1c0_0 .var "output_MA_ALU_Result", 31 0;
v00000142a04fada0_0 .var "output_MA_IR", 31 0;
v00000142a04f9f40_0 .var "output_MA_PC", 31 0;
v00000142a04f9fe0_0 .var "output_MA_controlBus", 21 0;
v00000142a04fa620_0 .net "readData", 31 0, v00000142a04fc810_0;  alias, 1 drivers
E_00000142a0487060/0 .event anyedge, v00000142a04fad00_0, v00000142a04fac60_0, v00000142a04f86b0_0, v00000142a04f9540_0;
E_00000142a0487060/1 .event anyedge, v00000142a04f89d0_0, v00000142a04f8750_0, v00000142a04fa620_0;
E_00000142a0487060 .event/or E_00000142a0487060/0, E_00000142a0487060/1;
S_00000142a03c3130 .scope module, "OperandFetch" "OF_stage" 4 164, 10 1 0, S_00000142a03a2530;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Input_OF_PC";
    .port_info 1 /INPUT 32 "Input_OF_IR";
    .port_info 2 /INPUT 22 "Input_OF_controlBus";
    .port_info 3 /INPUT 32 "op1";
    .port_info 4 /INPUT 32 "op2";
    .port_info 5 /OUTPUT 32 "output_OF_PC";
    .port_info 6 /OUTPUT 32 "branchTarget";
    .port_info 7 /OUTPUT 32 "Operand_A";
    .port_info 8 /OUTPUT 32 "Operand_B";
    .port_info 9 /OUTPUT 32 "Operand_2";
    .port_info 10 /OUTPUT 32 "output_OF_IR";
    .port_info 11 /OUTPUT 4 "isStore_result";
    .port_info 12 /OUTPUT 4 "isReturn_result";
    .port_info 13 /OUTPUT 22 "Output_OF_controlBus";
v00000142a04f9400_0 .net "Input_OF_IR", 31 0, v00000142a04ff010_0;  alias, 1 drivers
v00000142a04fb160_0 .net "Input_OF_PC", 31 0, v00000142a04fe4d0_0;  alias, 1 drivers
v00000142a04f9ea0_0 .net "Input_OF_controlBus", 21 0, v00000142a04fc1d0_0;  alias, 1 drivers
v00000142a04f97c0_0 .var "Operand_2", 31 0;
v00000142a04f9cc0_0 .var "Operand_A", 31 0;
v00000142a04fb020_0 .net "Operand_B", 31 0, v00000142a04faee0_0;  alias, 1 drivers
v00000142a04fa120_0 .var "Output_OF_controlBus", 21 0;
v00000142a04faf80_0 .net "branchTarget", 31 0, v00000142a04f9c20_0;  alias, 1 drivers
v00000142a04fa080_0 .net "immediateVlaue", 31 0, v00000142a04f9d60_0;  1 drivers
v00000142a04f9860_0 .var "isImmediate", 0 0;
v00000142a04fb0c0_0 .var "isReturn", 0 0;
v00000142a04fa580_0 .net "isReturn_result", 3 0, v00000142a04fa3a0_0;  alias, 1 drivers
v00000142a04f9900_0 .var "isStore", 0 0;
v00000142a04fa440_0 .net "isStore_result", 3 0, v00000142a04fa800_0;  alias, 1 drivers
v00000142a04fb200_0 .net "op1", 31 0, v00000142a05012a0_0;  alias, 1 drivers
v00000142a04f9b80_0 .net "op2", 31 0, v00000142a0501a20_0;  alias, 1 drivers
v00000142a04fa300_0 .var "output_OF_IR", 31 0;
v00000142a04fa8a0_0 .var "output_OF_PC", 31 0;
v00000142a04fa940_0 .var "ra", 3 0;
v00000142a04f9360_0 .var "rd", 3 0;
v00000142a04fa9e0_0 .var "rs1", 3 0;
v00000142a04f94a0_0 .var "rs2", 3 0;
E_00000142a0487560/0 .event anyedge, v00000142a04fa760_0, v00000142a04f9ea0_0, v00000142a04fa260_0, v00000142a04f99a0_0;
E_00000142a0487560/1 .event anyedge, v00000142a04fb200_0;
E_00000142a0487560 .event/or E_00000142a0487560/0, E_00000142a0487560/1;
S_00000142a03e4430 .scope module, "calc_Immx_branchTarget" "Calculate_Immx_BranchTarget" 10 43, 11 1 0, S_00000142a03c3130;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "input_OF_PC";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /OUTPUT 32 "Immx";
    .port_info 3 /OUTPUT 32 "branchTarget";
v00000142a04f9d60_0 .var "Immx", 31 0;
v00000142a04f9c20_0 .var "branchTarget", 31 0;
v00000142a04f9a40_0 .net "hModifier", 0 0, L_00000142a050c620;  1 drivers
v00000142a04fa260_0 .net "input_OF_PC", 31 0, v00000142a04fe4d0_0;  alias, 1 drivers
v00000142a04fa760_0 .net "instruction", 31 0, v00000142a04ff010_0;  alias, 1 drivers
v00000142a04fae40_0 .var "tempBranchTarget", 31 0;
v00000142a04f95e0_0 .net "uModifier", 0 0, L_00000142a050ca80;  1 drivers
E_00000142a0486e60 .event anyedge, v00000142a04f95e0_0, v00000142a04f9a40_0, v00000142a04fa760_0;
E_00000142a04876e0 .event anyedge, v00000142a04fa760_0, v00000142a04fae40_0, v00000142a04fa260_0;
L_00000142a050ca80 .part v00000142a04ff010_0, 16, 1;
L_00000142a050c620 .part v00000142a04ff010_0, 17, 1;
S_00000142a03e45c0 .scope module, "isImmediate_mux" "mux_2x1" 10 51, 8 1 0, S_00000142a03c3130;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "output_y";
    .port_info 1 /INPUT 32 "input0";
    .port_info 2 /INPUT 32 "input1";
    .port_info 3 /INPUT 1 "selectLine";
P_00000142a0486be0 .param/l "regSize" 0 8 1, +C4<00000000000000000000000000100000>;
v00000142a04f99a0_0 .net "input0", 31 0, v00000142a0501a20_0;  alias, 1 drivers
v00000142a04fa4e0_0 .net "input1", 31 0, v00000142a04f9d60_0;  alias, 1 drivers
v00000142a04faee0_0 .var "output_y", 31 0;
v00000142a04f9ae0_0 .net "selectLine", 0 0, v00000142a04f9860_0;  1 drivers
E_00000142a0487260 .event anyedge, v00000142a04f9ae0_0, v00000142a04f9d60_0, v00000142a04f99a0_0;
S_00000142a03bc250 .scope module, "isRet_Mux" "mux_2x1" 10 36, 8 1 0, S_00000142a03c3130;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "output_y";
    .port_info 1 /INPUT 4 "input0";
    .port_info 2 /INPUT 4 "input1";
    .port_info 3 /INPUT 1 "selectLine";
P_00000142a0487960 .param/l "regSize" 0 8 1, +C4<00000000000000000000000000000100>;
v00000142a04faa80_0 .net "input0", 3 0, v00000142a04fa9e0_0;  1 drivers
v00000142a04f9680_0 .net "input1", 3 0, v00000142a04fa940_0;  1 drivers
v00000142a04fa3a0_0 .var "output_y", 3 0;
v00000142a04f9720_0 .net "selectLine", 0 0, v00000142a04fb0c0_0;  1 drivers
E_00000142a0487120 .event anyedge, v00000142a04f9720_0, v00000142a04f9680_0, v00000142a04faa80_0;
S_00000142a03bc3e0 .scope module, "isStore_mux" "mux_2x1" 10 29, 8 1 0, S_00000142a03c3130;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "output_y";
    .port_info 1 /INPUT 4 "input0";
    .port_info 2 /INPUT 4 "input1";
    .port_info 3 /INPUT 1 "selectLine";
P_00000142a0486ba0 .param/l "regSize" 0 8 1, +C4<00000000000000000000000000000100>;
v00000142a04f9e00_0 .net "input0", 3 0, v00000142a04f94a0_0;  1 drivers
v00000142a04fab20_0 .net "input1", 3 0, v00000142a04f9360_0;  1 drivers
v00000142a04fa800_0 .var "output_y", 3 0;
v00000142a04fa6c0_0 .net "selectLine", 0 0, v00000142a04f9900_0;  1 drivers
E_00000142a04877e0 .event anyedge, v00000142a04fa6c0_0, v00000142a04fab20_0, v00000142a04f9e00_0;
S_00000142a03b72e0 .scope module, "controlUnit" "Control_Unit" 4 158, 12 1 0, S_00000142a03a2530;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Input_OF_IR";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 22 "controlBus";
v00000142a04fd210_0 .var "I", 0 0;
v00000142a04fb370_0 .net "Input_OF_IR", 31 0, v00000142a04ff010_0;  alias, 1 drivers
v00000142a04fc1d0_0 .var "controlBus", 21 0;
v00000142a04fd0d0_0 .var "isAdd", 0 0;
v00000142a04fcdb0_0 .var "isAnd", 0 0;
v00000142a04fc450_0 .var "isAsr", 0 0;
v00000142a04fb690_0 .var "isBeq", 0 0;
v00000142a04fb910_0 .var "isBgt", 0 0;
v00000142a04fc3b0_0 .var "isCall", 0 0;
v00000142a04fc090_0 .var "isCmp", 0 0;
v00000142a04fb410_0 .var "isDiv", 0 0;
v00000142a04fc950_0 .var "isImmediate", 0 0;
v00000142a04fca90_0 .var "isLd", 0 0;
v00000142a04fbd70_0 .var "isLsl", 0 0;
v00000142a04fc130_0 .var "isLsr", 0 0;
v00000142a04fc270_0 .var "isMod", 0 0;
v00000142a04fb9b0_0 .var "isMov", 0 0;
v00000142a04fc8b0_0 .var "isMul", 0 0;
v00000142a04fba50_0 .var "isNot", 0 0;
v00000142a04fd030_0 .var "isOr", 0 0;
v00000142a04fcd10_0 .var "isRet", 0 0;
v00000142a04fd170_0 .var "isSt", 0 0;
v00000142a04fb4b0_0 .var "isSub", 0 0;
v00000142a04fc630_0 .var "isUbranch", 0 0;
v00000142a04fb550_0 .var "isWb", 0 0;
v00000142a04fbe10_0 .var "op1", 0 0;
v00000142a04fc4f0_0 .var "op2", 0 0;
v00000142a04fcc70_0 .var "op3", 0 0;
v00000142a04fbc30_0 .var "op4", 0 0;
v00000142a04fb7d0_0 .var "op5", 0 0;
v00000142a04fc9f0_0 .net "reset", 0 0, v00000142a0509d80_0;  alias, 1 drivers
E_00000142a04875a0/0 .event anyedge, v00000142a04fa760_0, v00000142a04fb7d0_0, v00000142a04fbc30_0, v00000142a04fcc70_0;
E_00000142a04875a0/1 .event anyedge, v00000142a04fc4f0_0, v00000142a04fbe10_0, v00000142a04fd210_0, v00000142a04fb9b0_0;
E_00000142a04875a0/2 .event anyedge, v00000142a04fba50_0, v00000142a04fcdb0_0, v00000142a04fd030_0, v00000142a04fc450_0;
E_00000142a04875a0/3 .event anyedge, v00000142a04fc130_0, v00000142a04fbd70_0, v00000142a04fc270_0, v00000142a04fb410_0;
E_00000142a04875a0/4 .event anyedge, v00000142a04fc8b0_0, v00000142a04fc090_0, v00000142a04fb4b0_0, v00000142a04fd0d0_0;
E_00000142a04875a0/5 .event anyedge, v00000142a04fc3b0_0, v00000142a04fc630_0, v00000142a04fb550_0, v00000142a04fc950_0;
E_00000142a04875a0/6 .event anyedge, v00000142a04fcd10_0, v00000142a04fb910_0, v00000142a04fb690_0, v00000142a04fca90_0;
E_00000142a04875a0/7 .event anyedge, v00000142a04fd170_0;
E_00000142a04875a0 .event/or E_00000142a04875a0/0, E_00000142a04875a0/1, E_00000142a04875a0/2, E_00000142a04875a0/3, E_00000142a04875a0/4, E_00000142a04875a0/5, E_00000142a04875a0/6, E_00000142a04875a0/7;
E_00000142a0486d20 .event posedge, v00000142a04fc9f0_0;
S_00000142a03b7470 .scope module, "data_memory" "memory" 4 129, 13 1 0, S_00000142a03a2530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "readData";
    .port_info 3 /INPUT 32 "address";
    .port_info 4 /INPUT 1 "writeEnable";
    .port_info 5 /INPUT 32 "writeData";
v00000142a04fcbd0_0 .net "address", 31 0, v00000142a04fa1c0_0;  alias, 1 drivers
v00000142a04fb5f0_0 .net "clk", 0 0, v00000142a0509c40_0;  alias, 1 drivers
v00000142a04fce50_0 .var/i "i", 31 0;
v00000142a04fcb30 .array "memory", 536870912 0, 7 0;
v00000142a04fc810_0 .var "readData", 31 0;
v00000142a04fcef0_0 .net "reset", 0 0, v00000142a0509d80_0;  alias, 1 drivers
v00000142a04fbeb0_0 .net "writeData", 31 0, v00000142a04f8610_0;  alias, 1 drivers
v00000142a04fcf90_0 .net "writeEnable", 0 0, v00000142a04f7a30_0;  alias, 1 drivers
E_00000142a04878e0 .event negedge, v00000142a04fb5f0_0;
E_00000142a0486b20 .event anyedge, v00000142a04fa1c0_0;
S_00000142a03cbdd0 .scope module, "ex_ma_latch" "EX_MA_Latch" 4 219, 14 1 0, S_00000142a03a2530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "output_EX_PC";
    .port_info 2 /INPUT 32 "ALU_Result";
    .port_info 3 /INPUT 32 "EX_op2";
    .port_info 4 /INPUT 32 "output_EX_IR";
    .port_info 5 /INPUT 22 "output_EX_controlBus";
    .port_info 6 /OUTPUT 32 "input_MA_PC";
    .port_info 7 /OUTPUT 32 "input_MA_ALU_Result";
    .port_info 8 /OUTPUT 32 "input_MA_op2";
    .port_info 9 /OUTPUT 32 "input_MA_IR";
    .port_info 10 /OUTPUT 22 "input_MA_controlBus";
v00000142a04fbf50_0 .net "ALU_Result", 31 0, v00000142a048cd90_0;  alias, 1 drivers
v00000142a04fbff0_0 .net "EX_op2", 31 0, v00000142a04f7f30_0;  alias, 1 drivers
v00000142a04fb730_0 .net "clk", 0 0, v00000142a0509c40_0;  alias, 1 drivers
v00000142a04fb870_0 .var "input_MA_ALU_Result", 31 0;
v00000142a04fc310_0 .var "input_MA_IR", 31 0;
v00000142a04fc590_0 .var "input_MA_PC", 31 0;
v00000142a04fc6d0_0 .var "input_MA_controlBus", 21 0;
v00000142a04fbaf0_0 .var "input_MA_op2", 31 0;
v00000142a04fbb90_0 .net "output_EX_IR", 31 0, v00000142a04f8570_0;  alias, 1 drivers
v00000142a04fbcd0_0 .net "output_EX_PC", 31 0, v00000142a04f77b0_0;  alias, 1 drivers
v00000142a04fc770_0 .net "output_EX_controlBus", 21 0, v00000142a04f7850_0;  alias, 1 drivers
S_00000142a04fdce0 .scope module, "iFetch" "IF_cycle" 4 140, 15 1 0, S_00000142a03a2530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "inputPC";
    .port_info 3 /INPUT 1 "is_Branch_Taken";
    .port_info 4 /INPUT 32 "branchPC";
    .port_info 5 /OUTPUT 32 "IR";
    .port_info 6 /OUTPUT 32 "outputPC";
v00000142a04feb10_0 .net "IR", 31 0, v00000142a04ffe70_0;  alias, 1 drivers
v00000142a04fe750_0 .var "PC", 31 0;
L_00000142a050d3c8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000142a04fea70_0 .net/2u *"_ivl_0", 31 0, L_00000142a050d3c8;  1 drivers
v00000142a04fe7f0_0 .var "address", 31 0;
v00000142a04ff5b0_0 .net "branchPC", 31 0, v00000142a04f7cb0_0;  alias, 1 drivers
v00000142a04ffdd0_0 .net "clk", 0 0, v00000142a0509c40_0;  alias, 1 drivers
v00000142a04ffab0_0 .net "inputPC", 31 0, v00000142a0504c80_0;  alias, 1 drivers
v00000142a04febb0_0 .net "is_Branch_Taken", 0 0, v00000142a04f7e90_0;  alias, 1 drivers
v00000142a04fef70_0 .net "mux_nextPC", 31 0, v00000142a04ffc90_0;  1 drivers
v00000142a04fff10_0 .var "outputPC", 31 0;
v00000142a04ffbf0_0 .net "reset", 0 0, v00000142a0509d80_0;  alias, 1 drivers
E_00000142a0487820/0 .event negedge, v00000142a04fb5f0_0;
E_00000142a0487820/1 .event posedge, v00000142a04fc9f0_0;
E_00000142a0487820 .event/or E_00000142a0487820/0, E_00000142a0487820/1;
L_00000142a050c4e0 .arith/sum 32, v00000142a04fe750_0, L_00000142a050d3c8;
S_00000142a04fde70 .scope module, "iMemory" "InstructionMemory" 15 27, 16 2 0, S_00000142a04fdce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
v00000142a04fe9d0_0 .net "address", 31 0, v00000142a04fe7f0_0;  1 drivers
v00000142a04ff1f0_0 .var/i "file", 31 0;
v00000142a0500050_0 .var/i "i", 31 0;
v00000142a04ffe70_0 .var "instruction", 31 0;
v00000142a04fed90 .array "instructionMemory", 4095 0, 7 0;
v00000142a04fe390_0 .var/i "readResult", 31 0;
v00000142a04ffb50_0 .var "temp", 31 0;
E_00000142a04879a0 .event anyedge, v00000142a04fe9d0_0;
S_00000142a04fdb50 .scope module, "pc_mux" "mux_2x1" 15 15, 8 1 0, S_00000142a04fdce0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "output_y";
    .port_info 1 /INPUT 32 "input0";
    .port_info 2 /INPUT 32 "input1";
    .port_info 3 /INPUT 1 "selectLine";
P_00000142a0486c20 .param/l "regSize" 0 8 1, +C4<00000000000000000000000000100000>;
v00000142a04ff470_0 .net "input0", 31 0, L_00000142a050c4e0;  1 drivers
v00000142a04fec50_0 .net "input1", 31 0, v00000142a04f7cb0_0;  alias, 1 drivers
v00000142a04ffc90_0 .var "output_y", 31 0;
v00000142a04ff790_0 .net "selectLine", 0 0, v00000142a04f7e90_0;  alias, 1 drivers
E_00000142a0487620 .event anyedge, v00000142a04f7e90_0, v00000142a04f7cb0_0, v00000142a04ff470_0;
S_00000142a04fe000 .scope module, "is_data_interlock" "data_interlock" 4 275, 17 109 0, S_00000142a03a2530;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "OF_instruction";
    .port_info 1 /INPUT 32 "input_EX_IR";
    .port_info 2 /INPUT 32 "input_MA_IR";
    .port_info 3 /INPUT 32 "input_RW_IR";
    .port_info 4 /OUTPUT 1 "isDataInterLock";
v00000142a0500190_0 .var "EX_dest", 3 0;
v00000142a04ff970_0 .var "EX_opcode", 4 0;
v00000142a04fe610_0 .var "MA_opcode", 4 0;
v00000142a04feed0_0 .var "OF_hasSrc1", 0 0;
v00000142a04ff650_0 .var "OF_hasSrc2", 0 0;
v00000142a04ff510_0 .net "OF_instruction", 31 0, v00000142a04ff010_0;  alias, 1 drivers
v00000142a04ffa10_0 .var "OF_opcode", 4 0;
v00000142a04fecf0_0 .var "RW_opcode", 4 0;
v00000142a04ff6f0_0 .net "input_EX_IR", 31 0, v00000142a0501ac0_0;  alias, 1 drivers
v00000142a04fe890_0 .net "input_MA_IR", 31 0, v00000142a04fc310_0;  alias, 1 drivers
v00000142a04ff290_0 .net "input_RW_IR", 31 0, v00000142a04fe6b0_0;  alias, 1 drivers
v00000142a04fffb0_0 .var "isDataInterLock", 0 0;
v00000142a04fe430_0 .var "is_EX_write", 0 0;
v00000142a04ff0b0_0 .var "is_MA_write", 0 0;
v00000142a04fee30_0 .var "is_OF_read", 0 0;
v00000142a04ff330_0 .var "is_RW_write", 0 0;
v00000142a05000f0_0 .var "ra", 3 0;
v00000142a04ffd30_0 .var "src1", 3 0;
v00000142a0500230_0 .var "src2", 3 0;
E_00000142a04872e0/0 .event anyedge, v00000142a04fee30_0, v00000142a04fa760_0, v00000142a04ffa10_0, v00000142a05000f0_0;
E_00000142a04872e0/1 .event anyedge, v00000142a04fe430_0, v00000142a04f7710_0, v00000142a04ff970_0, v00000142a04feed0_0;
E_00000142a04872e0/2 .event anyedge, v00000142a04ffd30_0, v00000142a0500190_0, v00000142a04ff650_0, v00000142a0500230_0;
E_00000142a04872e0 .event/or E_00000142a04872e0/0, E_00000142a04872e0/1, E_00000142a04872e0/2;
E_00000142a04871a0/0 .event anyedge, v00000142a04fa760_0, v00000142a04f7710_0, v00000142a04f8750_0, v00000142a04ff290_0;
E_00000142a04871a0/1 .event anyedge, v00000142a04ffa10_0, v00000142a04ff970_0, v00000142a04fe610_0, v00000142a04fecf0_0;
E_00000142a04871a0 .event/or E_00000142a04871a0/0, E_00000142a04871a0/1;
S_00000142a04fe190 .scope module, "latch_if_of" "IF_OF_Latch" 4 150, 18 1 0, S_00000142a03a2530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "output_IF_PC";
    .port_info 2 /INPUT 32 "IF_instruction";
    .port_info 3 /OUTPUT 32 "Input_OF_PC";
    .port_info 4 /OUTPUT 32 "OF_instruction";
v00000142a04fe930_0 .net "IF_instruction", 31 0, v00000142a04ffe70_0;  alias, 1 drivers
v00000142a04fe4d0_0 .var "Input_OF_PC", 31 0;
v00000142a04ff010_0 .var "OF_instruction", 31 0;
v00000142a04ff150_0 .net "clk", 0 0, v00000142a0509c40_0;  alias, 1 drivers
v00000142a04ff830_0 .net "output_IF_PC", 31 0, v00000142a04fff10_0;  alias, 1 drivers
S_00000142a04fd9c0 .scope module, "ma_ra_latch" "MA_RW_Latch" 4 250, 19 1 0, S_00000142a03a2530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "output_MA_PC";
    .port_info 2 /INPUT 32 "output_MA_ALU_Result";
    .port_info 3 /INPUT 32 "output_MA_IR";
    .port_info 4 /INPUT 22 "output_MA_controlBus";
    .port_info 5 /INPUT 32 "MA_Ld_Result";
    .port_info 6 /OUTPUT 32 "input_RW_PC";
    .port_info 7 /OUTPUT 32 "input_RW_Ld_Result";
    .port_info 8 /OUTPUT 32 "input_RW_ALU_Result";
    .port_info 9 /OUTPUT 32 "input_RW_IR";
    .port_info 10 /OUTPUT 22 "input_RW_controlBus";
v00000142a04ff3d0_0 .net "MA_Ld_Result", 31 0, v00000142a04f7990_0;  alias, 1 drivers
v00000142a04ff8d0_0 .net "clk", 0 0, v00000142a0509c40_0;  alias, 1 drivers
v00000142a04fe570_0 .var "input_RW_ALU_Result", 31 0;
v00000142a04fe6b0_0 .var "input_RW_IR", 31 0;
v00000142a0500440_0 .var "input_RW_Ld_Result", 31 0;
v00000142a0502100_0 .var "input_RW_PC", 31 0;
v00000142a05010c0_0 .var "input_RW_controlBus", 21 0;
v00000142a0501e80_0 .net "output_MA_ALU_Result", 31 0, v00000142a04fa1c0_0;  alias, 1 drivers
v00000142a0500ee0_0 .net "output_MA_IR", 31 0, v00000142a04fada0_0;  alias, 1 drivers
v00000142a0501160_0 .net "output_MA_PC", 31 0, v00000142a04f9f40_0;  alias, 1 drivers
v00000142a0501fc0_0 .net "output_MA_controlBus", 21 0, v00000142a04f9fe0_0;  alias, 1 drivers
S_00000142a04fd6a0 .scope module, "of_ex_latch" "OF_EX_Latch" 4 182, 20 1 0, S_00000142a03a2530;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "output_OF_PC";
    .port_info 2 /INPUT 32 "OF_branchTarget";
    .port_info 3 /INPUT 32 "Operand_OF_A";
    .port_info 4 /INPUT 32 "Operand_OF_B";
    .port_info 5 /INPUT 32 "Operand_OF_2";
    .port_info 6 /INPUT 32 "output_OF_IR";
    .port_info 7 /INPUT 22 "Output_OF_controlBus";
    .port_info 8 /OUTPUT 32 "input_EX_PC";
    .port_info 9 /OUTPUT 32 "EX_branchTarget";
    .port_info 10 /OUTPUT 32 "Operand_EX_A";
    .port_info 11 /OUTPUT 32 "Operand_EX_B";
    .port_info 12 /OUTPUT 32 "Operand_EX_2";
    .port_info 13 /OUTPUT 32 "input_EX_IR";
    .port_info 14 /OUTPUT 22 "Input_EX_controlBus";
v00000142a05004e0_0 .var "EX_branchTarget", 31 0;
v00000142a0500b20_0 .var "Input_EX_controlBus", 21 0;
v00000142a0501d40_0 .net "OF_branchTarget", 31 0, v00000142a04f9c20_0;  alias, 1 drivers
v00000142a0500c60_0 .var "Operand_EX_2", 31 0;
v00000142a05009e0_0 .var "Operand_EX_A", 31 0;
v00000142a0501200_0 .var "Operand_EX_B", 31 0;
v00000142a0501c00_0 .net "Operand_OF_2", 31 0, v00000142a04f97c0_0;  alias, 1 drivers
v00000142a0500f80_0 .net "Operand_OF_A", 31 0, v00000142a04f9cc0_0;  alias, 1 drivers
v00000142a0501020_0 .net "Operand_OF_B", 31 0, v00000142a04faee0_0;  alias, 1 drivers
v00000142a05015c0_0 .net "Output_OF_controlBus", 21 0, v00000142a04fa120_0;  alias, 1 drivers
v00000142a0500940_0 .net "clk", 0 0, v00000142a0509c40_0;  alias, 1 drivers
v00000142a0501ac0_0 .var "input_EX_IR", 31 0;
v00000142a0501b60_0 .var "input_EX_PC", 31 0;
v00000142a0501480_0 .net "output_OF_IR", 31 0, v00000142a04fa300_0;  alias, 1 drivers
v00000142a05006c0_0 .net "output_OF_PC", 31 0, v00000142a04fa8a0_0;  alias, 1 drivers
S_00000142a04fd830 .scope module, "r_File_processor" "registerFile" 4 115, 21 54 0, S_00000142a03a2530;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "rdData1";
    .port_info 1 /OUTPUT 32 "rdData2";
    .port_info 2 /INPUT 32 "wrData";
    .port_info 3 /INPUT 4 "operand1";
    .port_info 4 /INPUT 4 "operand2";
    .port_info 5 /INPUT 4 "dReg";
    .port_info 6 /INPUT 1 "writeEnable";
    .port_info 7 /INPUT 1 "reset";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /OUTPUT 32 "output_register_file";
v00000142a0501ca0_0 .net "clk", 0 0, v00000142a0509c40_0;  alias, 1 drivers
v00000142a0500a80_0 .net "dReg", 3 0, v00000142a05013e0_0;  alias, 1 drivers
v00000142a0500760_0 .var/i "k", 31 0;
v00000142a0500bc0_0 .net "operand1", 3 0, v00000142a04fa3a0_0;  alias, 1 drivers
v00000142a0500d00_0 .net "operand2", 3 0, v00000142a04fa800_0;  alias, 1 drivers
v00000142a0501520_0 .var "output_register_file", 31 0;
v00000142a05012a0_0 .var "rdData1", 31 0;
v00000142a0501a20_0 .var "rdData2", 31 0;
v00000142a0500da0 .array "registerfile", 15 0, 31 0;
v00000142a0501f20_0 .net "reset", 0 0, v00000142a0509d80_0;  alias, 1 drivers
v00000142a0501340_0 .var "temp", 0 0;
v00000142a0501de0_0 .net "wrData", 31 0, v00000142a05021a0_0;  alias, 1 drivers
v00000142a0500e40_0 .net "writeEnable", 0 0, v00000142a0502240_0;  alias, 1 drivers
v00000142a0500da0_0 .array/port v00000142a0500da0, 0;
v00000142a0500da0_1 .array/port v00000142a0500da0, 1;
v00000142a0500da0_2 .array/port v00000142a0500da0, 2;
E_00000142a04870a0/0 .event anyedge, v00000142a04fa3a0_0, v00000142a0500da0_0, v00000142a0500da0_1, v00000142a0500da0_2;
v00000142a0500da0_3 .array/port v00000142a0500da0, 3;
v00000142a0500da0_4 .array/port v00000142a0500da0, 4;
v00000142a0500da0_5 .array/port v00000142a0500da0, 5;
v00000142a0500da0_6 .array/port v00000142a0500da0, 6;
E_00000142a04870a0/1 .event anyedge, v00000142a0500da0_3, v00000142a0500da0_4, v00000142a0500da0_5, v00000142a0500da0_6;
v00000142a0500da0_7 .array/port v00000142a0500da0, 7;
v00000142a0500da0_8 .array/port v00000142a0500da0, 8;
v00000142a0500da0_9 .array/port v00000142a0500da0, 9;
v00000142a0500da0_10 .array/port v00000142a0500da0, 10;
E_00000142a04870a0/2 .event anyedge, v00000142a0500da0_7, v00000142a0500da0_8, v00000142a0500da0_9, v00000142a0500da0_10;
v00000142a0500da0_11 .array/port v00000142a0500da0, 11;
v00000142a0500da0_12 .array/port v00000142a0500da0, 12;
v00000142a0500da0_13 .array/port v00000142a0500da0, 13;
v00000142a0500da0_14 .array/port v00000142a0500da0, 14;
E_00000142a04870a0/3 .event anyedge, v00000142a0500da0_11, v00000142a0500da0_12, v00000142a0500da0_13, v00000142a0500da0_14;
v00000142a0500da0_15 .array/port v00000142a0500da0, 15;
E_00000142a04870a0/4 .event anyedge, v00000142a0500da0_15, v00000142a04fa800_0;
E_00000142a04870a0 .event/or E_00000142a04870a0/0, E_00000142a04870a0/1, E_00000142a04870a0/2, E_00000142a04870a0/3, E_00000142a04870a0/4;
S_00000142a04fd380 .scope module, "rw_stage" "RW_stage" 4 264, 22 1 0, S_00000142a03a2530;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "input_RW_PC";
    .port_info 1 /INPUT 32 "input_RW_Ld_Result";
    .port_info 2 /INPUT 32 "input_RW_ALU_Result";
    .port_info 3 /INPUT 32 "input_RW_IR";
    .port_info 4 /INPUT 22 "input_RW_controlBus";
    .port_info 5 /OUTPUT 32 "RW_Data_value";
    .port_info 6 /OUTPUT 4 "RW_rd";
    .port_info 7 /OUTPUT 1 "RW_isWb";
v00000142a0501980_0 .net "RW_Data_value", 31 0, v00000142a05021a0_0;  alias, 1 drivers
v00000142a0502240_0 .var "RW_isWb", 0 0;
v00000142a0500620_0 .net "RW_rd", 3 0, v00000142a05013e0_0;  alias, 1 drivers
L_00000142a050d410 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000142a05003a0_0 .net/2u *"_ivl_0", 31 0, L_00000142a050d410;  1 drivers
v00000142a05008a0_0 .net "input_RW_ALU_Result", 31 0, v00000142a04fe570_0;  alias, 1 drivers
v00000142a0505360_0 .net "input_RW_IR", 31 0, v00000142a04fe6b0_0;  alias, 1 drivers
v00000142a0506120_0 .net "input_RW_Ld_Result", 31 0, v00000142a0500440_0;  alias, 1 drivers
v00000142a05050e0_0 .net "input_RW_PC", 31 0, v00000142a0502100_0;  alias, 1 drivers
v00000142a0505ea0_0 .net "input_RW_controlBus", 21 0, v00000142a05010c0_0;  alias, 1 drivers
v00000142a0505ae0_0 .var "isCall", 0 0;
v00000142a0504a00_0 .var "isLd", 0 0;
v00000142a0504aa0_0 .var "mux_selectLines", 1 0;
v00000142a05061c0_0 .var "ra", 3 0;
v00000142a0505b80_0 .var "rd", 3 0;
E_00000142a0486f60 .event anyedge, v00000142a05010c0_0, v00000142a04ff290_0, v00000142a0501660_0, v00000142a0504a00_0;
L_00000142a050c6c0 .arith/sum 32, v00000142a0502100_0, L_00000142a050d410;
S_00000142a04fd510 .scope module, "isCall_mux" "mux_2x1" 22 28, 8 1 0, S_00000142a04fd380;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "output_y";
    .port_info 1 /INPUT 4 "input0";
    .port_info 2 /INPUT 4 "input1";
    .port_info 3 /INPUT 1 "selectLine";
P_00000142a0486b60 .param/l "regSize" 0 8 1, +C4<00000000000000000000000000000100>;
v00000142a0500580_0 .net "input0", 3 0, v00000142a0505b80_0;  1 drivers
v00000142a0502060_0 .net "input1", 3 0, v00000142a05061c0_0;  1 drivers
v00000142a05013e0_0 .var "output_y", 3 0;
v00000142a0501660_0 .net "selectLine", 0 0, v00000142a0505ae0_0;  1 drivers
E_00000142a04878a0 .event anyedge, v00000142a0501660_0, v00000142a0502060_0, v00000142a0500580_0;
S_00000142a0503670 .scope module, "isLD_or_isCall_MUX" "mux_3x1" 22 20, 23 1 0, S_00000142a04fd380;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 32 "output_y";
    .port_info 1 /INPUT 32 "input0";
    .port_info 2 /INPUT 32 "input1";
    .port_info 3 /INPUT 32 "input2";
    .port_info 4 /INPUT 2 "selectLine";
P_00000142a04874a0 .param/l "regSize" 0 23 1, +C4<00000000000000000000000000100000>;
v00000142a0500800_0 .net "input0", 31 0, v00000142a04fe570_0;  alias, 1 drivers
v00000142a0501700_0 .net "input1", 31 0, v00000142a0500440_0;  alias, 1 drivers
v00000142a05017a0_0 .net "input2", 31 0, L_00000142a050c6c0;  1 drivers
v00000142a05021a0_0 .var "output_y", 31 0;
v00000142a05018e0_0 .net "selectLine", 1 0, v00000142a0504aa0_0;  1 drivers
E_00000142a04879e0 .event anyedge, v00000142a05018e0_0, v00000142a04fe570_0, v00000142a0500440_0, v00000142a05017a0_0;
    .scope S_00000142a043cf70;
T_0 ;
    %wait E_00000142a0483f20;
    %load/vec4 v00000142a048c250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v00000142a048cc50_0;
    %store/vec4 v00000142a048ccf0_0, 0, 10;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000142a048cb10_0;
    %store/vec4 v00000142a048ccf0_0, 0, 10;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000142a04fd830;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000142a0501340_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_00000142a04fd830;
T_2 ;
    %wait E_00000142a04870a0;
    %load/vec4 v00000142a0500bc0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000142a0500da0, 4;
    %store/vec4 v00000142a05012a0_0, 0, 32;
    %load/vec4 v00000142a0500d00_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000142a0500da0, 4;
    %store/vec4 v00000142a0501a20_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000142a04fd830;
T_3 ;
    %wait E_00000142a04878e0;
    %load/vec4 v00000142a0501f20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000142a0500760_0, 0, 32;
T_3.2 ;
    %load/vec4 v00000142a0500760_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.3, 5;
    %load/vec4 v00000142a0500760_0;
    %ix/getv/s 3, v00000142a0500760_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142a0500da0, 0, 4;
    %load/vec4 v00000142a0500760_0;
    %addi 1, 0, 32;
    %store/vec4 v00000142a0500760_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000142a0500e40_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_3.7, 10;
    %load/vec4 v00000142a0500a80_0;
    %pushi/vec4 14, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.7;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v00000142a0500a80_0;
    %pushi/vec4 15, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000142a0501de0_0;
    %load/vec4 v00000142a0500a80_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142a0500da0, 0, 4;
    %vpi_call 21 94 "$display", "Write operation: Register[%d] <= %d", v00000142a0500a80_0, v00000142a0501de0_0 {0 0 0};
T_3.4 ;
T_3.1 ;
    %load/vec4 v00000142a0500a80_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v00000142a0500da0, 4;
    %assign/vec4 v00000142a0501520_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_00000142a03b7470;
T_4 ;
    %wait E_00000142a0486b20;
    %load/vec4 v00000142a04fcbd0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000142a04fcb30, 4;
    %load/vec4 v00000142a04fcbd0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000142a04fcb30, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000142a04fcbd0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000142a04fcb30, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v00000142a04fcbd0_0;
    %load/vec4a v00000142a04fcb30, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000142a04fc810_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000142a03b7470;
T_5 ;
    %wait E_00000142a04878e0;
    %load/vec4 v00000142a04fcf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v00000142a04fbeb0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v00000142a04fcbd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142a04fcb30, 0, 4;
    %load/vec4 v00000142a04fbeb0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000142a04fcbd0_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142a04fcb30, 0, 4;
    %load/vec4 v00000142a04fbeb0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000142a04fcbd0_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142a04fcb30, 0, 4;
    %load/vec4 v00000142a04fbeb0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v00000142a04fcbd0_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142a04fcb30, 0, 4;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000142a03b7470;
T_6 ;
    %wait E_00000142a0486d20;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000142a04fce50_0, 0, 32;
T_6.0 ;
    %load/vec4 v00000142a04fce50_0;
    %cmpi/s 4000, 0, 32;
    %jmp/0xz T_6.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v00000142a04fce50_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000142a04fcb30, 0, 4;
    %load/vec4 v00000142a04fce50_0;
    %addi 1, 0, 32;
    %store/vec4 v00000142a04fce50_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000142a04fdb50;
T_7 ;
    %wait E_00000142a0487620;
    %load/vec4 v00000142a04ff790_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v00000142a04fec50_0;
    %store/vec4 v00000142a04ffc90_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v00000142a04ff470_0;
    %store/vec4 v00000142a04ffc90_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000142a04fde70;
T_8 ;
    %vpi_func 16 16 "$fopen" 32, "instructions.hex", "r" {0 0 0};
    %store/vec4 v00000142a04ff1f0_0, 0, 32;
    %load/vec4 v00000142a04ff1f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %vpi_call 16 18 "$display", "Error: Could not open file." {0 0 0};
    %vpi_call 16 19 "$finish" {0 0 0};
T_8.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000142a0500050_0, 0, 32;
T_8.2 ;
    %vpi_func 16 24 "$feof" 32, v00000142a04ff1f0_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_8.3, 8;
    %vpi_func 16 25 "$fscanf" 32, v00000142a04ff1f0_0, "%h\012", v00000142a04ffb50_0 {0 0 0};
    %store/vec4 v00000142a04fe390_0, 0, 32;
    %load/vec4 v00000142a04fe390_0;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_8.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000142a04ffb50_0;
    %cmpi/e 0, 4294967295, 32;
    %flag_or 6, 8;
    %flag_mov 4, 6;
T_8.6;
    %jmp/0xz  T_8.4, 4;
    %vpi_call 16 30 "$display", "Reached a blank line or end of file at index %0d", v00000142a0500050_0 {0 0 0};
    %vpi_call 16 31 "$finish" {0 0 0};
T_8.4 ;
    %load/vec4 v00000142a04ffb50_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000142a0500050_0;
    %muli 4, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v00000142a04fed90, 4, 0;
    %load/vec4 v00000142a04ffb50_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000142a0500050_0;
    %muli 4, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v00000142a04fed90, 4, 0;
    %load/vec4 v00000142a04ffb50_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000142a0500050_0;
    %muli 4, 0, 32;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v00000142a04fed90, 4, 0;
    %load/vec4 v00000142a04ffb50_0;
    %parti/s 8, 24, 6;
    %load/vec4 v00000142a0500050_0;
    %muli 4, 0, 32;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %store/vec4a v00000142a04fed90, 4, 0;
    %load/vec4 v00000142a0500050_0;
    %addi 1, 0, 32;
    %store/vec4 v00000142a0500050_0, 0, 32;
    %jmp T_8.2;
T_8.3 ;
    %vpi_call 16 45 "$fclose", v00000142a04ff1f0_0 {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000142a04fed90, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000142a04fed90, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000142a04fed90, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v00000142a04fed90, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 16 48 "$display", "Instruction at address 0 (little-endian): %h", S<0,vec4,u32> {1 0 0};
    %end;
    .thread T_8;
    .scope S_00000142a04fde70;
T_9 ;
    %wait E_00000142a04879a0;
    %load/vec4 v00000142a04fe9d0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000142a04fed90, 4;
    %load/vec4 v00000142a04fe9d0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000142a04fed90, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000142a04fe9d0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v00000142a04fed90, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v00000142a04fe9d0_0;
    %load/vec4a v00000142a04fed90, 4;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000142a04ffe70_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000142a04fdce0;
T_10 ;
    %wait E_00000142a0487820;
    %load/vec4 v00000142a04ffbf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000142a04fe750_0, 0;
    %vpi_call 15 38 "$display", "Resetting everything" {0 0 0};
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000142a04fe750_0;
    %assign/vec4 v00000142a04fe7f0_0, 0;
    %load/vec4 v00000142a04fe750_0;
    %assign/vec4 v00000142a04fff10_0, 0;
    %load/vec4 v00000142a04fef70_0;
    %assign/vec4 v00000142a04fe750_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_00000142a04fe190;
T_11 ;
    %wait E_00000142a04878e0;
    %load/vec4 v00000142a04ff830_0;
    %assign/vec4 v00000142a04fe4d0_0, 0;
    %load/vec4 v00000142a04fe930_0;
    %assign/vec4 v00000142a04ff010_0, 0;
    %jmp T_11;
    .thread T_11;
    .scope S_00000142a03b72e0;
T_12 ;
    %wait E_00000142a0486d20;
    %pushi/vec4 0, 0, 22;
    %assign/vec4 v00000142a04fc1d0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_00000142a03b72e0;
T_13 ;
    %wait E_00000142a04875a0;
    %load/vec4 v00000142a04fb370_0;
    %parti/s 1, 26, 6;
    %assign/vec4 v00000142a04fd210_0, 0;
    %load/vec4 v00000142a04fb370_0;
    %parti/s 1, 27, 6;
    %assign/vec4 v00000142a04fbe10_0, 0;
    %load/vec4 v00000142a04fb370_0;
    %parti/s 1, 28, 6;
    %assign/vec4 v00000142a04fc4f0_0, 0;
    %load/vec4 v00000142a04fb370_0;
    %parti/s 1, 29, 6;
    %assign/vec4 v00000142a04fcc70_0, 0;
    %load/vec4 v00000142a04fb370_0;
    %parti/s 1, 30, 6;
    %assign/vec4 v00000142a04fbc30_0, 0;
    %load/vec4 v00000142a04fb370_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v00000142a04fb7d0_0, 0;
    %load/vec4 v00000142a04fb7d0_0;
    %inv;
    %load/vec4 v00000142a04fbc30_0;
    %and;
    %load/vec4 v00000142a04fcc70_0;
    %and;
    %load/vec4 v00000142a04fc4f0_0;
    %and;
    %load/vec4 v00000142a04fbe10_0;
    %and;
    %assign/vec4 v00000142a04fd170_0, 0;
    %load/vec4 v00000142a04fb7d0_0;
    %inv;
    %load/vec4 v00000142a04fbc30_0;
    %and;
    %load/vec4 v00000142a04fcc70_0;
    %and;
    %load/vec4 v00000142a04fc4f0_0;
    %and;
    %load/vec4 v00000142a04fbe10_0;
    %inv;
    %and;
    %assign/vec4 v00000142a04fca90_0, 0;
    %load/vec4 v00000142a04fb7d0_0;
    %load/vec4 v00000142a04fbc30_0;
    %inv;
    %and;
    %load/vec4 v00000142a04fcc70_0;
    %inv;
    %and;
    %load/vec4 v00000142a04fc4f0_0;
    %inv;
    %and;
    %load/vec4 v00000142a04fbe10_0;
    %inv;
    %and;
    %assign/vec4 v00000142a04fb690_0, 0;
    %load/vec4 v00000142a04fb7d0_0;
    %load/vec4 v00000142a04fbc30_0;
    %inv;
    %and;
    %load/vec4 v00000142a04fcc70_0;
    %inv;
    %and;
    %load/vec4 v00000142a04fc4f0_0;
    %inv;
    %and;
    %load/vec4 v00000142a04fbe10_0;
    %and;
    %assign/vec4 v00000142a04fb910_0, 0;
    %load/vec4 v00000142a04fb7d0_0;
    %load/vec4 v00000142a04fbc30_0;
    %inv;
    %and;
    %load/vec4 v00000142a04fcc70_0;
    %and;
    %load/vec4 v00000142a04fc4f0_0;
    %inv;
    %and;
    %load/vec4 v00000142a04fbe10_0;
    %inv;
    %and;
    %assign/vec4 v00000142a04fcd10_0, 0;
    %load/vec4 v00000142a04fd210_0;
    %assign/vec4 v00000142a04fc950_0, 0;
    %load/vec4 v00000142a04fb7d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_13.1, 9;
    %load/vec4 v00000142a04fb7d0_0;
    %inv;
    %load/vec4 v00000142a04fcc70_0;
    %and;
    %load/vec4 v00000142a04fbe10_0;
    %and;
    %load/vec4 v00000142a04fbc30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_13.2, 9;
    %load/vec4 v00000142a04fc4f0_0;
    %inv;
    %or;
T_13.2;
    %and;
    %or;
T_13.1;
    %inv;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_13.0, 8;
    %load/vec4 v00000142a04fb7d0_0;
    %load/vec4 v00000142a04fbc30_0;
    %inv;
    %and;
    %load/vec4 v00000142a04fcc70_0;
    %inv;
    %and;
    %load/vec4 v00000142a04fc4f0_0;
    %and;
    %load/vec4 v00000142a04fbe10_0;
    %and;
    %or;
T_13.0;
    %assign/vec4 v00000142a04fb550_0, 0;
    %load/vec4 v00000142a04fb7d0_0;
    %load/vec4 v00000142a04fbc30_0;
    %inv;
    %and;
    %load/vec4 v00000142a04fcc70_0;
    %inv;
    %load/vec4 v00000142a04fc4f0_0;
    %and;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_13.3, 8;
    %load/vec4 v00000142a04fcc70_0;
    %load/vec4 v00000142a04fc4f0_0;
    %inv;
    %and;
    %load/vec4 v00000142a04fbe10_0;
    %inv;
    %and;
    %or;
T_13.3;
    %and;
    %assign/vec4 v00000142a04fc630_0, 0;
    %load/vec4 v00000142a04fb7d0_0;
    %load/vec4 v00000142a04fbc30_0;
    %inv;
    %and;
    %load/vec4 v00000142a04fcc70_0;
    %inv;
    %and;
    %load/vec4 v00000142a04fc4f0_0;
    %and;
    %load/vec4 v00000142a04fbe10_0;
    %and;
    %assign/vec4 v00000142a04fc3b0_0, 0;
    %load/vec4 v00000142a04fb7d0_0;
    %inv;
    %load/vec4 v00000142a04fbc30_0;
    %inv;
    %and;
    %load/vec4 v00000142a04fcc70_0;
    %inv;
    %and;
    %load/vec4 v00000142a04fc4f0_0;
    %inv;
    %and;
    %load/vec4 v00000142a04fbe10_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_13.4, 8;
    %load/vec4 v00000142a04fb7d0_0;
    %inv;
    %load/vec4 v00000142a04fbc30_0;
    %and;
    %load/vec4 v00000142a04fcc70_0;
    %and;
    %load/vec4 v00000142a04fc4f0_0;
    %and;
    %or;
T_13.4;
    %assign/vec4 v00000142a04fd0d0_0, 0;
    %load/vec4 v00000142a04fb7d0_0;
    %inv;
    %load/vec4 v00000142a04fbc30_0;
    %inv;
    %and;
    %load/vec4 v00000142a04fcc70_0;
    %inv;
    %and;
    %load/vec4 v00000142a04fc4f0_0;
    %inv;
    %and;
    %load/vec4 v00000142a04fbe10_0;
    %and;
    %assign/vec4 v00000142a04fb4b0_0, 0;
    %load/vec4 v00000142a04fb7d0_0;
    %inv;
    %load/vec4 v00000142a04fbc30_0;
    %inv;
    %and;
    %load/vec4 v00000142a04fcc70_0;
    %and;
    %load/vec4 v00000142a04fc4f0_0;
    %inv;
    %and;
    %load/vec4 v00000142a04fbe10_0;
    %and;
    %assign/vec4 v00000142a04fc090_0, 0;
    %load/vec4 v00000142a04fb7d0_0;
    %inv;
    %load/vec4 v00000142a04fbc30_0;
    %inv;
    %and;
    %load/vec4 v00000142a04fcc70_0;
    %inv;
    %and;
    %load/vec4 v00000142a04fc4f0_0;
    %and;
    %load/vec4 v00000142a04fbe10_0;
    %inv;
    %and;
    %assign/vec4 v00000142a04fc8b0_0, 0;
    %load/vec4 v00000142a04fb7d0_0;
    %inv;
    %load/vec4 v00000142a04fbc30_0;
    %inv;
    %and;
    %load/vec4 v00000142a04fcc70_0;
    %inv;
    %and;
    %load/vec4 v00000142a04fc4f0_0;
    %and;
    %load/vec4 v00000142a04fbe10_0;
    %and;
    %assign/vec4 v00000142a04fb410_0, 0;
    %load/vec4 v00000142a04fb7d0_0;
    %inv;
    %load/vec4 v00000142a04fbc30_0;
    %inv;
    %and;
    %load/vec4 v00000142a04fcc70_0;
    %and;
    %load/vec4 v00000142a04fc4f0_0;
    %inv;
    %and;
    %load/vec4 v00000142a04fbe10_0;
    %inv;
    %and;
    %assign/vec4 v00000142a04fc270_0, 0;
    %load/vec4 v00000142a04fb7d0_0;
    %inv;
    %load/vec4 v00000142a04fbc30_0;
    %and;
    %load/vec4 v00000142a04fcc70_0;
    %inv;
    %and;
    %load/vec4 v00000142a04fc4f0_0;
    %and;
    %load/vec4 v00000142a04fbe10_0;
    %inv;
    %and;
    %assign/vec4 v00000142a04fbd70_0, 0;
    %load/vec4 v00000142a04fb7d0_0;
    %inv;
    %load/vec4 v00000142a04fbc30_0;
    %and;
    %load/vec4 v00000142a04fcc70_0;
    %inv;
    %and;
    %load/vec4 v00000142a04fc4f0_0;
    %and;
    %load/vec4 v00000142a04fbe10_0;
    %and;
    %assign/vec4 v00000142a04fc130_0, 0;
    %load/vec4 v00000142a04fb7d0_0;
    %inv;
    %load/vec4 v00000142a04fbc30_0;
    %and;
    %load/vec4 v00000142a04fcc70_0;
    %and;
    %load/vec4 v00000142a04fc4f0_0;
    %inv;
    %and;
    %load/vec4 v00000142a04fbe10_0;
    %inv;
    %and;
    %assign/vec4 v00000142a04fc450_0, 0;
    %load/vec4 v00000142a04fb7d0_0;
    %inv;
    %load/vec4 v00000142a04fbc30_0;
    %inv;
    %and;
    %load/vec4 v00000142a04fcc70_0;
    %and;
    %load/vec4 v00000142a04fc4f0_0;
    %and;
    %load/vec4 v00000142a04fbe10_0;
    %and;
    %assign/vec4 v00000142a04fd030_0, 0;
    %load/vec4 v00000142a04fb7d0_0;
    %inv;
    %load/vec4 v00000142a04fbc30_0;
    %inv;
    %and;
    %load/vec4 v00000142a04fcc70_0;
    %and;
    %load/vec4 v00000142a04fc4f0_0;
    %and;
    %load/vec4 v00000142a04fbe10_0;
    %inv;
    %and;
    %assign/vec4 v00000142a04fcdb0_0, 0;
    %load/vec4 v00000142a04fb7d0_0;
    %inv;
    %load/vec4 v00000142a04fbc30_0;
    %and;
    %load/vec4 v00000142a04fcc70_0;
    %inv;
    %and;
    %load/vec4 v00000142a04fc4f0_0;
    %inv;
    %and;
    %load/vec4 v00000142a04fbe10_0;
    %inv;
    %and;
    %assign/vec4 v00000142a04fba50_0, 0;
    %load/vec4 v00000142a04fb7d0_0;
    %inv;
    %load/vec4 v00000142a04fbc30_0;
    %and;
    %load/vec4 v00000142a04fcc70_0;
    %inv;
    %and;
    %load/vec4 v00000142a04fc4f0_0;
    %inv;
    %and;
    %load/vec4 v00000142a04fbe10_0;
    %and;
    %assign/vec4 v00000142a04fb9b0_0, 0;
    %load/vec4 v00000142a04fb9b0_0;
    %load/vec4 v00000142a04fba50_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000142a04fcdb0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000142a04fd030_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000142a04fc450_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000142a04fc130_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000142a04fbd70_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000142a04fc270_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000142a04fb410_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000142a04fc8b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000142a04fc090_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000142a04fb4b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000142a04fd0d0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000142a04fc3b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000142a04fc630_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000142a04fb550_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000142a04fc950_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000142a04fcd10_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000142a04fb910_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000142a04fb690_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000142a04fca90_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000142a04fd170_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000142a04fc1d0_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_00000142a03bc3e0;
T_14 ;
    %wait E_00000142a04877e0;
    %load/vec4 v00000142a04fa6c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v00000142a04fab20_0;
    %store/vec4 v00000142a04fa800_0, 0, 4;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000142a04f9e00_0;
    %store/vec4 v00000142a04fa800_0, 0, 4;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000142a03bc250;
T_15 ;
    %wait E_00000142a0487120;
    %load/vec4 v00000142a04f9720_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %load/vec4 v00000142a04f9680_0;
    %store/vec4 v00000142a04fa3a0_0, 0, 4;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000142a04faa80_0;
    %store/vec4 v00000142a04fa3a0_0, 0, 4;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000142a03e4430;
T_16 ;
    %wait E_00000142a04876e0;
    %load/vec4 v00000142a04fa760_0;
    %parti/s 27, 0, 2;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000142a04fae40_0, 4, 5;
    %delay 1000, 0;
    %load/vec4 v00000142a04fae40_0;
    %parti/s 1, 28, 6;
    %replicate 3;
    %ix/load 4, 29, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000142a04fae40_0, 4, 5;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 2;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v00000142a04fae40_0, 4, 5;
    %delay 1000, 0;
    %load/vec4 v00000142a04fae40_0;
    %load/vec4 v00000142a04fa260_0;
    %add;
    %assign/vec4 v00000142a04f9c20_0, 0;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_00000142a03e4430;
T_17 ;
    %wait E_00000142a0486e60;
    %load/vec4 v00000142a04f95e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_17.2, 9;
    %load/vec4 v00000142a04f9a40_0;
    %nor/r;
    %and;
T_17.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v00000142a04fa760_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v00000142a04fa760_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000142a04f9d60_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v00000142a04f95e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.3, 8;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000142a04fa760_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000142a04f9d60_0, 0;
    %jmp T_17.4;
T_17.3 ;
    %load/vec4 v00000142a04f9a40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.5, 8;
    %load/vec4 v00000142a04fa760_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %assign/vec4 v00000142a04f9d60_0, 0;
T_17.5 ;
T_17.4 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_00000142a03e45c0;
T_18 ;
    %wait E_00000142a0487260;
    %load/vec4 v00000142a04f9ae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v00000142a04fa4e0_0;
    %store/vec4 v00000142a04faee0_0, 0, 32;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v00000142a04f99a0_0;
    %store/vec4 v00000142a04faee0_0, 0, 32;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_00000142a03c3130;
T_19 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000142a04fa940_0, 0, 4;
    %end;
    .thread T_19;
    .scope S_00000142a03c3130;
T_20 ;
    %wait E_00000142a0487560;
    %load/vec4 v00000142a04f9400_0;
    %parti/s 4, 22, 6;
    %assign/vec4 v00000142a04f9360_0, 0;
    %load/vec4 v00000142a04f9400_0;
    %parti/s 4, 18, 6;
    %assign/vec4 v00000142a04fa9e0_0, 0;
    %load/vec4 v00000142a04f9400_0;
    %parti/s 4, 14, 5;
    %assign/vec4 v00000142a04f94a0_0, 0;
    %load/vec4 v00000142a04f9ea0_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v00000142a04f9900_0, 0;
    %load/vec4 v00000142a04f9ea0_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v00000142a04fb0c0_0, 0;
    %load/vec4 v00000142a04f9ea0_0;
    %parti/s 1, 5, 4;
    %assign/vec4 v00000142a04f9860_0, 0;
    %load/vec4 v00000142a04fb160_0;
    %assign/vec4 v00000142a04fa8a0_0, 0;
    %load/vec4 v00000142a04f9400_0;
    %assign/vec4 v00000142a04fa300_0, 0;
    %load/vec4 v00000142a04f9b80_0;
    %assign/vec4 v00000142a04f97c0_0, 0;
    %load/vec4 v00000142a04fb200_0;
    %assign/vec4 v00000142a04f9cc0_0, 0;
    %load/vec4 v00000142a04f9ea0_0;
    %assign/vec4 v00000142a04fa120_0, 0;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_00000142a04fd6a0;
T_21 ;
    %wait E_00000142a04878e0;
    %load/vec4 v00000142a05006c0_0;
    %assign/vec4 v00000142a0501b60_0, 0;
    %load/vec4 v00000142a0501d40_0;
    %assign/vec4 v00000142a05004e0_0, 0;
    %load/vec4 v00000142a0500f80_0;
    %assign/vec4 v00000142a05009e0_0, 0;
    %load/vec4 v00000142a0501020_0;
    %assign/vec4 v00000142a0501200_0, 0;
    %load/vec4 v00000142a0501c00_0;
    %assign/vec4 v00000142a0500c60_0, 0;
    %load/vec4 v00000142a0501480_0;
    %assign/vec4 v00000142a0501ac0_0, 0;
    %load/vec4 v00000142a05015c0_0;
    %assign/vec4 v00000142a0500b20_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_00000142a03b0fc0;
T_22 ;
    %wait E_00000142a0486ee0;
    %load/vec4 v00000142a04f90b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %load/vec4 v00000142a04f8e30_0;
    %store/vec4 v00000142a04f7cb0_0, 0, 32;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v00000142a04f8bb0_0;
    %store/vec4 v00000142a04f7cb0_0, 0, 32;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_00000142a03b0e30;
T_23 ;
    %wait E_00000142a0487160;
    %load/vec4 v00000142a04f8f70_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v00000142a04f8250_0, 0;
    %load/vec4 v00000142a04f8f70_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v00000142a04f8a70_0, 0;
    %load/vec4 v00000142a04f8f70_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v00000142a04f7670_0, 0;
    %load/vec4 v00000142a04f8f70_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v00000142a04f9010_0, 0;
    %load/vec4 v00000142a04f8a70_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_23.2, 9;
    %load/vec4 v00000142a04f8390_0;
    %parti/s 1, 0, 2;
    %and;
T_23.2;
    %flag_set/vec4 8;
    %jmp/1 T_23.1, 8;
    %load/vec4 v00000142a04f7670_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_23.3, 10;
    %load/vec4 v00000142a04f8390_0;
    %parti/s 1, 1, 2;
    %and;
T_23.3;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_23.1;
    %flag_get/vec4 8;
    %jmp/1 T_23.0, 8;
    %load/vec4 v00000142a04f9010_0;
    %or;
T_23.0;
    %assign/vec4 v00000142a04f7e90_0, 0;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_00000142a03ce870;
T_24 ;
    %wait E_00000142a0484760;
    %load/vec4 v00000142a048c890_0;
    %parti/s 1, 0, 2;
    %store/vec4 v00000142a04f75d0_0, 0, 1;
    %load/vec4 v00000142a048c890_0;
    %parti/s 1, 1, 2;
    %store/vec4 v00000142a04f8d90_0, 0, 1;
    %load/vec4 v00000142a048c890_0;
    %parti/s 1, 2, 3;
    %store/vec4 v00000142a04f7ad0_0, 0, 1;
    %load/vec4 v00000142a048c890_0;
    %parti/s 1, 3, 3;
    %store/vec4 v00000142a04f8890_0, 0, 1;
    %load/vec4 v00000142a048c890_0;
    %parti/s 1, 4, 4;
    %store/vec4 v00000142a04f87f0_0, 0, 1;
    %load/vec4 v00000142a048c890_0;
    %parti/s 1, 5, 4;
    %store/vec4 v00000142a04f81b0_0, 0, 1;
    %load/vec4 v00000142a048c890_0;
    %parti/s 1, 6, 4;
    %store/vec4 v00000142a04f7df0_0, 0, 1;
    %load/vec4 v00000142a048c890_0;
    %parti/s 1, 7, 4;
    %store/vec4 v00000142a04f82f0_0, 0, 1;
    %load/vec4 v00000142a048c890_0;
    %parti/s 1, 8, 5;
    %store/vec4 v00000142a04f7d50_0, 0, 1;
    %load/vec4 v00000142a048c890_0;
    %parti/s 1, 9, 5;
    %store/vec4 v00000142a04f7c10_0, 0, 1;
    %load/vec4 v00000142a048c890_0;
    %parti/s 1, 10, 5;
    %store/vec4 v00000142a04f7b70_0, 0, 1;
    %load/vec4 v00000142a048c890_0;
    %parti/s 1, 11, 5;
    %store/vec4 v00000142a04f8110_0, 0, 1;
    %load/vec4 v00000142a048c890_0;
    %parti/s 1, 12, 5;
    %store/vec4 v00000142a04f8070_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000142a048cd90_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000142a04f73f0_0, 0, 2;
    %load/vec4 v00000142a04f75d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %load/vec4 v00000142a048ced0_0;
    %load/vec4 v00000142a048d010_0;
    %add;
    %store/vec4 v00000142a048cd90_0, 0, 32;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v00000142a04f8d90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v00000142a048ced0_0;
    %load/vec4 v00000142a048d010_0;
    %sub;
    %store/vec4 v00000142a048cd90_0, 0, 32;
    %jmp T_24.3;
T_24.2 ;
    %load/vec4 v00000142a04f7ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.4, 8;
    %load/vec4 v00000142a048ced0_0;
    %load/vec4 v00000142a048d010_0;
    %sub;
    %store/vec4 v00000142a048cd90_0, 0, 32;
    %load/vec4 v00000142a048cd90_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_24.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_24.7, 8;
T_24.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_24.7, 8;
 ; End of false expr.
    %blend;
T_24.7;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000142a04f73f0_0, 4, 1;
    %load/vec4 v00000142a048cd90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_24.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_24.9, 8;
T_24.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_24.9, 8;
 ; End of false expr.
    %blend;
T_24.9;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000142a04f73f0_0, 4, 1;
    %jmp T_24.5;
T_24.4 ;
    %load/vec4 v00000142a04f8890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.10, 8;
    %load/vec4 v00000142a048ced0_0;
    %load/vec4 v00000142a048d010_0;
    %mul;
    %store/vec4 v00000142a048cd90_0, 0, 32;
    %jmp T_24.11;
T_24.10 ;
    %load/vec4 v00000142a04f87f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.12, 8;
    %load/vec4 v00000142a048ced0_0;
    %load/vec4 v00000142a048d010_0;
    %div;
    %store/vec4 v00000142a048cd90_0, 0, 32;
    %jmp T_24.13;
T_24.12 ;
    %load/vec4 v00000142a04f81b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.14, 8;
    %load/vec4 v00000142a048ced0_0;
    %load/vec4 v00000142a048d010_0;
    %mod;
    %store/vec4 v00000142a048cd90_0, 0, 32;
    %jmp T_24.15;
T_24.14 ;
    %load/vec4 v00000142a04f7df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.16, 8;
    %load/vec4 v00000142a048ced0_0;
    %ix/getv 4, v00000142a048d010_0;
    %shiftl 4;
    %store/vec4 v00000142a048cd90_0, 0, 32;
    %jmp T_24.17;
T_24.16 ;
    %load/vec4 v00000142a04f82f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.18, 8;
    %load/vec4 v00000142a048ced0_0;
    %ix/getv 4, v00000142a048d010_0;
    %shiftr 4;
    %store/vec4 v00000142a048cd90_0, 0, 32;
    %jmp T_24.19;
T_24.18 ;
    %load/vec4 v00000142a04f7d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.20, 8;
    %load/vec4 v00000142a048ced0_0;
    %ix/getv 4, v00000142a048d010_0;
    %shiftr 4;
    %store/vec4 v00000142a048cd90_0, 0, 32;
    %jmp T_24.21;
T_24.20 ;
    %load/vec4 v00000142a04f7c10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.22, 8;
    %load/vec4 v00000142a048ced0_0;
    %load/vec4 v00000142a048d010_0;
    %or;
    %store/vec4 v00000142a048cd90_0, 0, 32;
    %jmp T_24.23;
T_24.22 ;
    %load/vec4 v00000142a04f7b70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.24, 8;
    %load/vec4 v00000142a048ced0_0;
    %load/vec4 v00000142a048d010_0;
    %and;
    %store/vec4 v00000142a048cd90_0, 0, 32;
    %jmp T_24.25;
T_24.24 ;
    %load/vec4 v00000142a04f8110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.26, 8;
    %load/vec4 v00000142a048ced0_0;
    %inv;
    %store/vec4 v00000142a048cd90_0, 0, 32;
    %jmp T_24.27;
T_24.26 ;
    %load/vec4 v00000142a04f8070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.28, 8;
    %load/vec4 v00000142a048d010_0;
    %store/vec4 v00000142a048cd90_0, 0, 32;
T_24.28 ;
T_24.27 ;
T_24.25 ;
T_24.23 ;
T_24.21 ;
T_24.19 ;
T_24.17 ;
T_24.15 ;
T_24.13 ;
T_24.11 ;
T_24.5 ;
T_24.3 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_00000142a03ce6e0;
T_25 ;
    %wait E_00000142a04846e0;
    %load/vec4 v00000142a04f8c50_0;
    %assign/vec4 v00000142a04f77b0_0, 0;
    %load/vec4 v00000142a04f7710_0;
    %assign/vec4 v00000142a04f8570_0, 0;
    %load/vec4 v00000142a04f8930_0;
    %assign/vec4 v00000142a04f7850_0, 0;
    %load/vec4 v00000142a04f7fd0_0;
    %assign/vec4 v00000142a04f7f30_0, 0;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_00000142a03cbdd0;
T_26 ;
    %wait E_00000142a04878e0;
    %load/vec4 v00000142a04fbcd0_0;
    %assign/vec4 v00000142a04fc590_0, 0;
    %load/vec4 v00000142a04fbf50_0;
    %assign/vec4 v00000142a04fb870_0, 0;
    %load/vec4 v00000142a04fbff0_0;
    %assign/vec4 v00000142a04fbaf0_0, 0;
    %load/vec4 v00000142a04fbb90_0;
    %assign/vec4 v00000142a04fc310_0, 0;
    %load/vec4 v00000142a04fc770_0;
    %assign/vec4 v00000142a04fc6d0_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_00000142a03c2fa0;
T_27 ;
    %wait E_00000142a0487060;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000142a04f7a30_0, 0;
    %load/vec4 v00000142a04fad00_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v00000142a04fac60_0, 0;
    %load/vec4 v00000142a04fad00_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v00000142a04fabc0_0, 0;
    %load/vec4 v00000142a04fac60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000142a04f7a30_0, 0;
T_27.0 ;
    %load/vec4 v00000142a04f86b0_0;
    %assign/vec4 v00000142a04f78f0_0, 0;
    %load/vec4 v00000142a04f9540_0;
    %assign/vec4 v00000142a04f8610_0, 0;
    %load/vec4 v00000142a04f89d0_0;
    %assign/vec4 v00000142a04f9f40_0, 0;
    %load/vec4 v00000142a04f86b0_0;
    %assign/vec4 v00000142a04fa1c0_0, 0;
    %load/vec4 v00000142a04f8750_0;
    %assign/vec4 v00000142a04fada0_0, 0;
    %load/vec4 v00000142a04fad00_0;
    %assign/vec4 v00000142a04f9fe0_0, 0;
    %load/vec4 v00000142a04fa620_0;
    %assign/vec4 v00000142a04f7990_0, 0;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_00000142a04fd9c0;
T_28 ;
    %wait E_00000142a04878e0;
    %load/vec4 v00000142a0501160_0;
    %assign/vec4 v00000142a0502100_0, 0;
    %load/vec4 v00000142a04ff3d0_0;
    %assign/vec4 v00000142a0500440_0, 0;
    %load/vec4 v00000142a0501e80_0;
    %assign/vec4 v00000142a04fe570_0, 0;
    %load/vec4 v00000142a0500ee0_0;
    %assign/vec4 v00000142a04fe6b0_0, 0;
    %load/vec4 v00000142a0501fc0_0;
    %assign/vec4 v00000142a05010c0_0, 0;
    %jmp T_28;
    .thread T_28;
    .scope S_00000142a0503670;
T_29 ;
    %wait E_00000142a04879e0;
    %load/vec4 v00000142a05018e0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_29.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_29.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %jmp T_29.3;
T_29.0 ;
    %load/vec4 v00000142a0500800_0;
    %store/vec4 v00000142a05021a0_0, 0, 32;
    %jmp T_29.3;
T_29.1 ;
    %load/vec4 v00000142a0501700_0;
    %store/vec4 v00000142a05021a0_0, 0, 32;
    %jmp T_29.3;
T_29.2 ;
    %load/vec4 v00000142a05017a0_0;
    %store/vec4 v00000142a05021a0_0, 0, 32;
    %jmp T_29.3;
T_29.3 ;
    %pop/vec4 1;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_00000142a04fd510;
T_30 ;
    %wait E_00000142a04878a0;
    %load/vec4 v00000142a0501660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %load/vec4 v00000142a0502060_0;
    %store/vec4 v00000142a05013e0_0, 0, 4;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v00000142a0500580_0;
    %store/vec4 v00000142a05013e0_0, 0, 4;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_00000142a04fd380;
T_31 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000142a05061c0_0, 0, 4;
    %end;
    .thread T_31;
    .scope S_00000142a04fd380;
T_32 ;
    %wait E_00000142a0486f60;
    %load/vec4 v00000142a0505ea0_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v00000142a0504a00_0, 0;
    %load/vec4 v00000142a0505ea0_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v00000142a0505ae0_0, 0;
    %load/vec4 v00000142a0505ea0_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v00000142a0502240_0, 0;
    %load/vec4 v00000142a0505360_0;
    %parti/s 4, 22, 6;
    %assign/vec4 v00000142a0505b80_0, 0;
    %load/vec4 v00000142a0505ae0_0;
    %load/vec4 v00000142a0504a00_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000142a0504aa0_0, 0;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_00000142a04fe000;
T_33 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v00000142a05000f0_0, 0, 4;
    %end;
    .thread T_33;
    .scope S_00000142a04fe000;
T_34 ;
    %wait E_00000142a04871a0;
    %load/vec4 v00000142a04ff510_0;
    %parti/s 5, 27, 6;
    %store/vec4 v00000142a04ffa10_0, 0, 5;
    %load/vec4 v00000142a04ff6f0_0;
    %parti/s 5, 27, 6;
    %store/vec4 v00000142a04ff970_0, 0, 5;
    %load/vec4 v00000142a04fe890_0;
    %parti/s 5, 27, 6;
    %store/vec4 v00000142a04fe610_0, 0, 5;
    %load/vec4 v00000142a04ff290_0;
    %parti/s 5, 27, 6;
    %store/vec4 v00000142a04fecf0_0, 0, 5;
    %load/vec4 v00000142a04ffa10_0;
    %cmpi/e 13, 0, 5;
    %jmp/1 T_34.3, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000142a04ffa10_0;
    %cmpi/e 18, 0, 5;
    %flag_or 4, 8;
T_34.3;
    %jmp/1 T_34.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000142a04ffa10_0;
    %cmpi/e 16, 0, 5;
    %flag_or 4, 8;
T_34.2;
    %jmp/1 T_34.1, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000142a04ffa10_0;
    %cmpi/e 17, 0, 5;
    %flag_or 4, 8;
T_34.1;
    %flag_get/vec4 4;
    %jmp/1 T_34.0, 4;
    %load/vec4 v00000142a04ffa10_0;
    %pushi/vec4 19, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_34.0;
    %inv;
    %store/vec4 v00000142a04fee30_0, 0, 1;
    %load/vec4 v00000142a04ff970_0;
    %cmpi/e 13, 0, 5;
    %jmp/1 T_34.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000142a04ff970_0;
    %cmpi/e 5, 0, 5;
    %flag_or 4, 8;
T_34.9;
    %jmp/1 T_34.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000142a04ff970_0;
    %cmpi/e 15, 0, 5;
    %flag_or 4, 8;
T_34.8;
    %jmp/1 T_34.7, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000142a04ff970_0;
    %cmpi/e 18, 0, 5;
    %flag_or 4, 8;
T_34.7;
    %jmp/1 T_34.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000142a04ff970_0;
    %cmpi/e 16, 0, 5;
    %flag_or 4, 8;
T_34.6;
    %jmp/1 T_34.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000142a04ff970_0;
    %cmpi/e 17, 0, 5;
    %flag_or 4, 8;
T_34.5;
    %flag_get/vec4 4;
    %jmp/1 T_34.4, 4;
    %load/vec4 v00000142a04ff970_0;
    %pushi/vec4 20, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_34.4;
    %inv;
    %store/vec4 v00000142a04fe430_0, 0, 1;
    %load/vec4 v00000142a04fe610_0;
    %cmpi/e 13, 0, 5;
    %jmp/1 T_34.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000142a04fe610_0;
    %cmpi/e 5, 0, 5;
    %flag_or 4, 8;
T_34.15;
    %jmp/1 T_34.14, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000142a04fe610_0;
    %cmpi/e 15, 0, 5;
    %flag_or 4, 8;
T_34.14;
    %jmp/1 T_34.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000142a04fe610_0;
    %cmpi/e 18, 0, 5;
    %flag_or 4, 8;
T_34.13;
    %jmp/1 T_34.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000142a04fe610_0;
    %cmpi/e 16, 0, 5;
    %flag_or 4, 8;
T_34.12;
    %jmp/1 T_34.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000142a04fe610_0;
    %cmpi/e 17, 0, 5;
    %flag_or 4, 8;
T_34.11;
    %flag_get/vec4 4;
    %jmp/1 T_34.10, 4;
    %load/vec4 v00000142a04fe610_0;
    %pushi/vec4 20, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_34.10;
    %inv;
    %store/vec4 v00000142a04ff0b0_0, 0, 1;
    %load/vec4 v00000142a04fecf0_0;
    %cmpi/e 13, 0, 5;
    %jmp/1 T_34.21, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000142a04fecf0_0;
    %cmpi/e 5, 0, 5;
    %flag_or 4, 8;
T_34.21;
    %jmp/1 T_34.20, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000142a04fecf0_0;
    %cmpi/e 15, 0, 5;
    %flag_or 4, 8;
T_34.20;
    %jmp/1 T_34.19, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000142a04fecf0_0;
    %cmpi/e 18, 0, 5;
    %flag_or 4, 8;
T_34.19;
    %jmp/1 T_34.18, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000142a04fecf0_0;
    %cmpi/e 16, 0, 5;
    %flag_or 4, 8;
T_34.18;
    %jmp/1 T_34.17, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000142a04fecf0_0;
    %cmpi/e 17, 0, 5;
    %flag_or 4, 8;
T_34.17;
    %flag_get/vec4 4;
    %jmp/1 T_34.16, 4;
    %load/vec4 v00000142a04fecf0_0;
    %pushi/vec4 20, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_34.16;
    %inv;
    %store/vec4 v00000142a04ff330_0, 0, 1;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_00000142a04fe000;
T_35 ;
    %wait E_00000142a04872e0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000142a04fffb0_0, 0, 1;
    %load/vec4 v00000142a04fee30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v00000142a04ff510_0;
    %parti/s 4, 18, 6;
    %store/vec4 v00000142a04ffd30_0, 0, 4;
    %load/vec4 v00000142a04ff510_0;
    %parti/s 4, 14, 5;
    %store/vec4 v00000142a0500230_0, 0, 4;
    %load/vec4 v00000142a04ffa10_0;
    %cmpi/e 15, 0, 5;
    %jmp/0xz  T_35.2, 4;
    %load/vec4 v00000142a04ff510_0;
    %parti/s 4, 22, 6;
    %store/vec4 v00000142a0500230_0, 0, 4;
T_35.2 ;
    %load/vec4 v00000142a04ffa10_0;
    %cmpi/e 20, 0, 5;
    %jmp/0xz  T_35.4, 4;
    %load/vec4 v00000142a05000f0_0;
    %store/vec4 v00000142a04ffd30_0, 0, 4;
T_35.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000142a04feed0_0, 0, 1;
    %load/vec4 v00000142a04ffa10_0;
    %cmpi/e 8, 0, 5;
    %jmp/1 T_35.8, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000142a04ffa10_0;
    %cmpi/e 9, 0, 5;
    %flag_or 4, 8;
T_35.8;
    %jmp/0xz  T_35.6, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000142a04feed0_0, 0, 1;
T_35.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000142a04ff650_0, 0, 1;
    %load/vec4 v00000142a04ffa10_0;
    %cmpi/ne 15, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_35.11, 4;
    %load/vec4 v00000142a04ff510_0;
    %parti/s 1, 26, 6;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.9, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000142a04ff650_0, 0, 1;
T_35.9 ;
    %load/vec4 v00000142a04fe430_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.12, 8;
    %load/vec4 v00000142a04ff6f0_0;
    %parti/s 4, 22, 6;
    %store/vec4 v00000142a0500190_0, 0, 4;
    %load/vec4 v00000142a04ff970_0;
    %cmpi/e 15, 0, 5;
    %jmp/0xz  T_35.14, 4;
    %load/vec4 v00000142a05000f0_0;
    %store/vec4 v00000142a0500190_0, 0, 4;
T_35.14 ;
    %load/vec4 v00000142a04feed0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_35.19, 9;
    %load/vec4 v00000142a04ffd30_0;
    %load/vec4 v00000142a0500190_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.19;
    %flag_set/vec4 8;
    %jmp/1 T_35.18, 8;
    %load/vec4 v00000142a04ff650_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_35.20, 10;
    %load/vec4 v00000142a0500230_0;
    %load/vec4 v00000142a0500190_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_35.20;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_35.18;
    %jmp/0xz  T_35.16, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000142a04fffb0_0, 0, 1;
T_35.16 ;
T_35.12 ;
T_35.0 ;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_00000142a03a2530;
T_36 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000142a0509d80_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000142a0509d80_0, 0, 1;
    %end;
    .thread T_36;
    .scope S_00000142a044eb50;
T_37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000142a0509c40_0, 0, 1;
T_37.0 ;
    %delay 5000, 0;
    %load/vec4 v00000142a0509c40_0;
    %inv;
    %store/vec4 v00000142a0509c40_0, 0, 1;
    %jmp T_37.0;
    %end;
    .thread T_37;
    .scope S_00000142a044eb50;
T_38 ;
    %vpi_call 3 135 "$dumpfile", "processor.vcd" {0 0 0};
    %vpi_call 3 136 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000142a044eb50 {0 0 0};
    %end;
    .thread T_38;
    .scope S_00000142a044eb50;
T_39 ;
    %delay 1000000, 0;
    %vpi_call 3 143 "$finish" {0 0 0};
    %end;
    .thread T_39;
# The file index is used to find the file name in the following table.
:file_names 24;
    "N/A";
    "<interactive>";
    "./mux_2x1.v";
    ".\processor_tb.v";
    ".\processor.v";
    "./ALU_cycle.v";
    "./ALU_Module.v";
    "./branchUnit.v";
    "./4_bit_mux2x1.v";
    "./MA_Cycle.v";
    "./OF_Cycle.v";
    "./Calculate_Immx_Branchtarget.v";
    "./ControlUnit.v";
    "./memory.v";
    "./EX_MA_Latch.v";
    "./IF_cycle.v";
    "./instructionMemory.v";
    "./data_interlock.v";
    "./IF_OF_latch.v";
    "./MA_RW_latch.v";
    "./OF_EX_latch.v";
    "././registerFile.v";
    "./RW_Cycle.v";
    "./mux_3x1.v";
