<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Lab_8.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PCIMID_RFALUDMRF_TopModule_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PCIMID_RFALUDMRF_TopModule_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="PCIMID_RFALUDMRF_TopModule_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PCIMID_RFALUDMRF_TopModule_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1494397760" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1494397760">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494397760" xil_pn:in_ck="-8591751045108208632" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1494397760">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALUControl.v"/>
      <outfile xil_pn:name="ALUSrc.v"/>
      <outfile xil_pn:name="ALUwithControl.v"/>
      <outfile xil_pn:name="AdderPCout.v"/>
      <outfile xil_pn:name="AdderSE.v"/>
      <outfile xil_pn:name="DataMemory.v"/>
      <outfile xil_pn:name="EX_MEM.v"/>
      <outfile xil_pn:name="ID.v"/>
      <outfile xil_pn:name="ID_EX.v"/>
      <outfile xil_pn:name="IF_ID.v"/>
      <outfile xil_pn:name="IM.v"/>
      <outfile xil_pn:name="LEGv8.v"/>
      <outfile xil_pn:name="MEM_WB.v"/>
      <outfile xil_pn:name="MemtoReg.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="PCIMID_RFALUDMRF_TopModule.v"/>
      <outfile xil_pn:name="PCSrc_Mux.v"/>
      <outfile xil_pn:name="Reg2Loc.v"/>
      <outfile xil_pn:name="SE.v"/>
      <outfile xil_pn:name="Shift_L2.v"/>
      <outfile xil_pn:name="gate1.v"/>
      <outfile xil_pn:name="registerfile.v"/>
    </transform>
    <transform xil_pn:end_ts="1494397760" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="8709309319186023175" xil_pn:start_ts="1494397760">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494397760" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="2628313140150826761" xil_pn:start_ts="1494397760">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494397760" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="8337456142484029008" xil_pn:start_ts="1494397760">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1494397760" xil_pn:in_ck="-8591751045108208632" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1494397760">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALUControl.v"/>
      <outfile xil_pn:name="ALUSrc.v"/>
      <outfile xil_pn:name="ALUwithControl.v"/>
      <outfile xil_pn:name="AdderPCout.v"/>
      <outfile xil_pn:name="AdderSE.v"/>
      <outfile xil_pn:name="DataMemory.v"/>
      <outfile xil_pn:name="EX_MEM.v"/>
      <outfile xil_pn:name="ID.v"/>
      <outfile xil_pn:name="ID_EX.v"/>
      <outfile xil_pn:name="IF_ID.v"/>
      <outfile xil_pn:name="IM.v"/>
      <outfile xil_pn:name="LEGv8.v"/>
      <outfile xil_pn:name="MEM_WB.v"/>
      <outfile xil_pn:name="MemtoReg.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="PCIMID_RFALUDMRF_TopModule.v"/>
      <outfile xil_pn:name="PCSrc_Mux.v"/>
      <outfile xil_pn:name="Reg2Loc.v"/>
      <outfile xil_pn:name="SE.v"/>
      <outfile xil_pn:name="Shift_L2.v"/>
      <outfile xil_pn:name="gate1.v"/>
      <outfile xil_pn:name="registerfile.v"/>
    </transform>
    <transform xil_pn:end_ts="1494397764" xil_pn:in_ck="-8591751045108208632" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="9021756030671844847" xil_pn:start_ts="1494397760">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PCIMID_RFALUDMRF_TopModule_beh.prj"/>
      <outfile xil_pn:name="PCIMID_RFALUDMRF_TopModule_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1494397764" xil_pn:in_ck="7819248811684049727" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-4091007900073883726" xil_pn:start_ts="1494397764">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="PCIMID_RFALUDMRF_TopModule_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
