Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Jul 22 17:22:42 2022
| Host         : LAPTOP-FQ40HM1E running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LED_run_timing_summary_routed.rpt -pb LED_run_timing_summary_routed.pb -rpx LED_run_timing_summary_routed.rpx -warn_on_violation
| Design       : LED_run
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.296        0.000                      0                   28        0.302        0.000                      0                   28        9.500        0.000                       0                    29  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                15.296        0.000                      0                   28        0.302        0.000                      0                   28        9.500        0.000                       0                    29  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack       15.296ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.296ns  (required time - arrival time)
  Source:                 time_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            time_count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.663ns  (logic 2.264ns (48.557%)  route 2.399ns (51.443%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 24.941 - 20.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.731     5.400    CLK_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  time_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.456     5.856 f  time_count_reg[2]/Q
                         net (fo=2, routed)           0.812     6.668    time_count_reg[2]
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.792 r  led_state[1]_i_6/O
                         net (fo=2, routed)           0.671     7.463    led_state[1]_i_6_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.124     7.587 f  time_count[0]_i_7/O
                         net (fo=25, routed)          0.907     8.494    time_count[0]_i_7_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.618 r  time_count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.618    time_count[0]_i_6_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.150 r  time_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.150    time_count_reg[0]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.264 r  time_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.264    time_count_reg[4]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  time_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.378    time_count_reg[8]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.492 r  time_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.492    time_count_reg[12]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  time_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.606    time_count_reg[16]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  time_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.729    time_count_reg[20]_i_1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.063 r  time_count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.063    time_count_reg[24]_i_1_n_6
    SLICE_X43Y75         FDCE                                         r  time_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.549    24.941    CLK_IBUF_BUFG
    SLICE_X43Y75         FDCE                                         r  time_count_reg[25]/C
                         clock pessimism              0.391    25.332    
                         clock uncertainty           -0.035    25.297    
    SLICE_X43Y75         FDCE (Setup_fdce_C_D)        0.062    25.359    time_count_reg[25]
  -------------------------------------------------------------------
                         required time                         25.359    
                         arrival time                         -10.063    
  -------------------------------------------------------------------
                         slack                                 15.296    

Slack (MET) :             15.407ns  (required time - arrival time)
  Source:                 time_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            time_count_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.552ns  (logic 2.153ns (47.303%)  route 2.399ns (52.697%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 24.941 - 20.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.731     5.400    CLK_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  time_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.456     5.856 f  time_count_reg[2]/Q
                         net (fo=2, routed)           0.812     6.668    time_count_reg[2]
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.792 r  led_state[1]_i_6/O
                         net (fo=2, routed)           0.671     7.463    led_state[1]_i_6_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.124     7.587 f  time_count[0]_i_7/O
                         net (fo=25, routed)          0.907     8.494    time_count[0]_i_7_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.618 r  time_count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.618    time_count[0]_i_6_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.150 r  time_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.150    time_count_reg[0]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.264 r  time_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.264    time_count_reg[4]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  time_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.378    time_count_reg[8]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.492 r  time_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.492    time_count_reg[12]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  time_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.606    time_count_reg[16]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.720 r  time_count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.009     9.729    time_count_reg[20]_i_1_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.952 r  time_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.952    time_count_reg[24]_i_1_n_7
    SLICE_X43Y75         FDCE                                         r  time_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.549    24.941    CLK_IBUF_BUFG
    SLICE_X43Y75         FDCE                                         r  time_count_reg[24]/C
                         clock pessimism              0.391    25.332    
                         clock uncertainty           -0.035    25.297    
    SLICE_X43Y75         FDCE (Setup_fdce_C_D)        0.062    25.359    time_count_reg[24]
  -------------------------------------------------------------------
                         required time                         25.359    
                         arrival time                          -9.952    
  -------------------------------------------------------------------
                         slack                                 15.407    

Slack (MET) :             15.457ns  (required time - arrival time)
  Source:                 time_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            time_count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.540ns  (logic 2.150ns (47.362%)  route 2.390ns (52.638%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 24.941 - 20.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.731     5.400    CLK_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  time_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.456     5.856 f  time_count_reg[2]/Q
                         net (fo=2, routed)           0.812     6.668    time_count_reg[2]
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.792 r  led_state[1]_i_6/O
                         net (fo=2, routed)           0.671     7.463    led_state[1]_i_6_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.124     7.587 f  time_count[0]_i_7/O
                         net (fo=25, routed)          0.907     8.494    time_count[0]_i_7_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.618 r  time_count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.618    time_count[0]_i_6_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.150 r  time_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.150    time_count_reg[0]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.264 r  time_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.264    time_count_reg[4]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  time_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.378    time_count_reg[8]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.492 r  time_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.492    time_count_reg[12]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  time_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.606    time_count_reg[16]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.940 r  time_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.940    time_count_reg[20]_i_1_n_6
    SLICE_X43Y74         FDCE                                         r  time_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.549    24.941    CLK_IBUF_BUFG
    SLICE_X43Y74         FDCE                                         r  time_count_reg[21]/C
                         clock pessimism              0.429    25.370    
                         clock uncertainty           -0.035    25.335    
    SLICE_X43Y74         FDCE (Setup_fdce_C_D)        0.062    25.397    time_count_reg[21]
  -------------------------------------------------------------------
                         required time                         25.397    
                         arrival time                          -9.940    
  -------------------------------------------------------------------
                         slack                                 15.457    

Slack (MET) :             15.478ns  (required time - arrival time)
  Source:                 time_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            time_count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.519ns  (logic 2.129ns (47.117%)  route 2.390ns (52.883%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 24.941 - 20.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.731     5.400    CLK_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  time_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.456     5.856 f  time_count_reg[2]/Q
                         net (fo=2, routed)           0.812     6.668    time_count_reg[2]
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.792 r  led_state[1]_i_6/O
                         net (fo=2, routed)           0.671     7.463    led_state[1]_i_6_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.124     7.587 f  time_count[0]_i_7/O
                         net (fo=25, routed)          0.907     8.494    time_count[0]_i_7_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.618 r  time_count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.618    time_count[0]_i_6_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.150 r  time_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.150    time_count_reg[0]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.264 r  time_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.264    time_count_reg[4]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  time_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.378    time_count_reg[8]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.492 r  time_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.492    time_count_reg[12]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  time_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.606    time_count_reg[16]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.919 r  time_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.919    time_count_reg[20]_i_1_n_4
    SLICE_X43Y74         FDCE                                         r  time_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.549    24.941    CLK_IBUF_BUFG
    SLICE_X43Y74         FDCE                                         r  time_count_reg[23]/C
                         clock pessimism              0.429    25.370    
                         clock uncertainty           -0.035    25.335    
    SLICE_X43Y74         FDCE (Setup_fdce_C_D)        0.062    25.397    time_count_reg[23]
  -------------------------------------------------------------------
                         required time                         25.397    
                         arrival time                          -9.919    
  -------------------------------------------------------------------
                         slack                                 15.478    

Slack (MET) :             15.552ns  (required time - arrival time)
  Source:                 time_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            time_count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.445ns  (logic 2.055ns (46.237%)  route 2.390ns (53.763%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 24.941 - 20.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.731     5.400    CLK_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  time_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.456     5.856 f  time_count_reg[2]/Q
                         net (fo=2, routed)           0.812     6.668    time_count_reg[2]
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.792 r  led_state[1]_i_6/O
                         net (fo=2, routed)           0.671     7.463    led_state[1]_i_6_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.124     7.587 f  time_count[0]_i_7/O
                         net (fo=25, routed)          0.907     8.494    time_count[0]_i_7_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.618 r  time_count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.618    time_count[0]_i_6_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.150 r  time_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.150    time_count_reg[0]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.264 r  time_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.264    time_count_reg[4]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  time_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.378    time_count_reg[8]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.492 r  time_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.492    time_count_reg[12]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  time_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.606    time_count_reg[16]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.845 r  time_count_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.845    time_count_reg[20]_i_1_n_5
    SLICE_X43Y74         FDCE                                         r  time_count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.549    24.941    CLK_IBUF_BUFG
    SLICE_X43Y74         FDCE                                         r  time_count_reg[22]/C
                         clock pessimism              0.429    25.370    
                         clock uncertainty           -0.035    25.335    
    SLICE_X43Y74         FDCE (Setup_fdce_C_D)        0.062    25.397    time_count_reg[22]
  -------------------------------------------------------------------
                         required time                         25.397    
                         arrival time                          -9.845    
  -------------------------------------------------------------------
                         slack                                 15.552    

Slack (MET) :             15.568ns  (required time - arrival time)
  Source:                 time_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            time_count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.429ns  (logic 2.039ns (46.043%)  route 2.390ns (53.957%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.941ns = ( 24.941 - 20.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.731     5.400    CLK_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  time_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.456     5.856 f  time_count_reg[2]/Q
                         net (fo=2, routed)           0.812     6.668    time_count_reg[2]
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.792 r  led_state[1]_i_6/O
                         net (fo=2, routed)           0.671     7.463    led_state[1]_i_6_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.124     7.587 f  time_count[0]_i_7/O
                         net (fo=25, routed)          0.907     8.494    time_count[0]_i_7_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.618 r  time_count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.618    time_count[0]_i_6_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.150 r  time_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.150    time_count_reg[0]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.264 r  time_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.264    time_count_reg[4]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  time_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.378    time_count_reg[8]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.492 r  time_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.492    time_count_reg[12]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.606 r  time_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.606    time_count_reg[16]_i_1_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.829 r  time_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.829    time_count_reg[20]_i_1_n_7
    SLICE_X43Y74         FDCE                                         r  time_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.549    24.941    CLK_IBUF_BUFG
    SLICE_X43Y74         FDCE                                         r  time_count_reg[20]/C
                         clock pessimism              0.429    25.370    
                         clock uncertainty           -0.035    25.335    
    SLICE_X43Y74         FDCE (Setup_fdce_C_D)        0.062    25.397    time_count_reg[20]
  -------------------------------------------------------------------
                         required time                         25.397    
                         arrival time                          -9.829    
  -------------------------------------------------------------------
                         slack                                 15.568    

Slack (MET) :             15.573ns  (required time - arrival time)
  Source:                 time_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            time_count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.426ns  (logic 2.036ns (46.006%)  route 2.390ns (53.994%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 24.943 - 20.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.731     5.400    CLK_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  time_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.456     5.856 f  time_count_reg[2]/Q
                         net (fo=2, routed)           0.812     6.668    time_count_reg[2]
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.792 r  led_state[1]_i_6/O
                         net (fo=2, routed)           0.671     7.463    led_state[1]_i_6_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.124     7.587 f  time_count[0]_i_7/O
                         net (fo=25, routed)          0.907     8.494    time_count[0]_i_7_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.618 r  time_count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.618    time_count[0]_i_6_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.150 r  time_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.150    time_count_reg[0]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.264 r  time_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.264    time_count_reg[4]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  time_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.378    time_count_reg[8]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.492 r  time_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.492    time_count_reg[12]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.826 r  time_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.826    time_count_reg[16]_i_1_n_6
    SLICE_X43Y73         FDCE                                         r  time_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.551    24.943    CLK_IBUF_BUFG
    SLICE_X43Y73         FDCE                                         r  time_count_reg[17]/C
                         clock pessimism              0.429    25.372    
                         clock uncertainty           -0.035    25.337    
    SLICE_X43Y73         FDCE (Setup_fdce_C_D)        0.062    25.399    time_count_reg[17]
  -------------------------------------------------------------------
                         required time                         25.399    
                         arrival time                          -9.826    
  -------------------------------------------------------------------
                         slack                                 15.573    

Slack (MET) :             15.594ns  (required time - arrival time)
  Source:                 time_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            time_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.405ns  (logic 2.015ns (45.748%)  route 2.390ns (54.251%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 24.943 - 20.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.731     5.400    CLK_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  time_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.456     5.856 f  time_count_reg[2]/Q
                         net (fo=2, routed)           0.812     6.668    time_count_reg[2]
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.792 r  led_state[1]_i_6/O
                         net (fo=2, routed)           0.671     7.463    led_state[1]_i_6_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.124     7.587 f  time_count[0]_i_7/O
                         net (fo=25, routed)          0.907     8.494    time_count[0]_i_7_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.618 r  time_count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.618    time_count[0]_i_6_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.150 r  time_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.150    time_count_reg[0]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.264 r  time_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.264    time_count_reg[4]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  time_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.378    time_count_reg[8]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.492 r  time_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.492    time_count_reg[12]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.805 r  time_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.805    time_count_reg[16]_i_1_n_4
    SLICE_X43Y73         FDCE                                         r  time_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.551    24.943    CLK_IBUF_BUFG
    SLICE_X43Y73         FDCE                                         r  time_count_reg[19]/C
                         clock pessimism              0.429    25.372    
                         clock uncertainty           -0.035    25.337    
    SLICE_X43Y73         FDCE (Setup_fdce_C_D)        0.062    25.399    time_count_reg[19]
  -------------------------------------------------------------------
                         required time                         25.399    
                         arrival time                          -9.805    
  -------------------------------------------------------------------
                         slack                                 15.594    

Slack (MET) :             15.668ns  (required time - arrival time)
  Source:                 time_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            time_count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.331ns  (logic 1.941ns (44.821%)  route 2.390ns (55.179%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 24.943 - 20.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.731     5.400    CLK_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  time_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.456     5.856 f  time_count_reg[2]/Q
                         net (fo=2, routed)           0.812     6.668    time_count_reg[2]
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.792 r  led_state[1]_i_6/O
                         net (fo=2, routed)           0.671     7.463    led_state[1]_i_6_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.124     7.587 f  time_count[0]_i_7/O
                         net (fo=25, routed)          0.907     8.494    time_count[0]_i_7_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.618 r  time_count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.618    time_count[0]_i_6_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.150 r  time_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.150    time_count_reg[0]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.264 r  time_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.264    time_count_reg[4]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  time_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.378    time_count_reg[8]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.492 r  time_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.492    time_count_reg[12]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.731 r  time_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.731    time_count_reg[16]_i_1_n_5
    SLICE_X43Y73         FDCE                                         r  time_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.551    24.943    CLK_IBUF_BUFG
    SLICE_X43Y73         FDCE                                         r  time_count_reg[18]/C
                         clock pessimism              0.429    25.372    
                         clock uncertainty           -0.035    25.337    
    SLICE_X43Y73         FDCE (Setup_fdce_C_D)        0.062    25.399    time_count_reg[18]
  -------------------------------------------------------------------
                         required time                         25.399    
                         arrival time                          -9.731    
  -------------------------------------------------------------------
                         slack                                 15.668    

Slack (MET) :             15.684ns  (required time - arrival time)
  Source:                 time_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            time_count_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (CLK rise@20.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.315ns  (logic 1.925ns (44.617%)  route 2.390ns (55.383%))
  Logic Levels:           8  (CARRY4=5 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns = ( 24.943 - 20.000 ) 
    Source Clock Delay      (SCD):    5.400ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.568    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.669 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.731     5.400    CLK_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  time_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.456     5.856 f  time_count_reg[2]/Q
                         net (fo=2, routed)           0.812     6.668    time_count_reg[2]
    SLICE_X42Y70         LUT4 (Prop_lut4_I3_O)        0.124     6.792 r  led_state[1]_i_6/O
                         net (fo=2, routed)           0.671     7.463    led_state[1]_i_6_n_0
    SLICE_X42Y71         LUT6 (Prop_lut6_I5_O)        0.124     7.587 f  time_count[0]_i_7/O
                         net (fo=25, routed)          0.907     8.494    time_count[0]_i_7_n_0
    SLICE_X43Y69         LUT6 (Prop_lut6_I4_O)        0.124     8.618 r  time_count[0]_i_6/O
                         net (fo=1, routed)           0.000     8.618    time_count[0]_i_6_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.150 r  time_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.150    time_count_reg[0]_i_1_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.264 r  time_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.264    time_count_reg[4]_i_1_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.378 r  time_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.378    time_count_reg[8]_i_1_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.492 r  time_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.492    time_count_reg[12]_i_1_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.715 r  time_count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.715    time_count_reg[16]_i_1_n_7
    SLICE_X43Y73         FDCE                                         r  time_count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       20.000    20.000 r  
    N18                                               0.000    20.000 r  CLK (IN)
                         net (fo=0)                   0.000    20.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         1.421    21.421 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880    23.301    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.392 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          1.551    24.943    CLK_IBUF_BUFG
    SLICE_X43Y73         FDCE                                         r  time_count_reg[16]/C
                         clock pessimism              0.429    25.372    
                         clock uncertainty           -0.035    25.337    
    SLICE_X43Y73         FDCE (Setup_fdce_C_D)        0.062    25.399    time_count_reg[16]
  -------------------------------------------------------------------
                         required time                         25.399    
                         arrival time                          -9.715    
  -------------------------------------------------------------------
                         slack                                 15.684    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 time_count_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            time_count_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.251ns (61.735%)  route 0.156ns (38.265%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.578     1.491    CLK_IBUF_BUFG
    SLICE_X43Y73         FDCE                                         r  time_count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  time_count_reg[17]/Q
                         net (fo=3, routed)           0.156     1.787    time_count_reg[17]
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.045     1.832 r  time_count[16]_i_4/O
                         net (fo=1, routed)           0.000     1.832    time_count[16]_i_4_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.897 r  time_count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.897    time_count_reg[16]_i_1_n_6
    SLICE_X43Y73         FDCE                                         r  time_count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.845     2.005    CLK_IBUF_BUFG
    SLICE_X43Y73         FDCE                                         r  time_count_reg[17]/C
                         clock pessimism             -0.514     1.491    
    SLICE_X43Y73         FDCE (Hold_fdce_C_D)         0.105     1.596    time_count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 time_count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            time_count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.580     1.493    CLK_IBUF_BUFG
    SLICE_X43Y71         FDCE                                         r  time_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y71         FDCE (Prop_fdce_C_Q)         0.141     1.634 r  time_count_reg[11]/Q
                         net (fo=2, routed)           0.169     1.803    time_count_reg[11]
    SLICE_X43Y71         LUT6 (Prop_lut6_I0_O)        0.045     1.848 r  time_count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.848    time_count[8]_i_2_n_0
    SLICE_X43Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.911 r  time_count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.911    time_count_reg[8]_i_1_n_4
    SLICE_X43Y71         FDCE                                         r  time_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.848     2.008    CLK_IBUF_BUFG
    SLICE_X43Y71         FDCE                                         r  time_count_reg[11]/C
                         clock pessimism             -0.515     1.493    
    SLICE_X43Y71         FDCE (Hold_fdce_C_D)         0.105     1.598    time_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 time_count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            time_count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.249ns (59.540%)  route 0.169ns (40.460%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.580     1.493    CLK_IBUF_BUFG
    SLICE_X43Y72         FDCE                                         r  time_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y72         FDCE (Prop_fdce_C_Q)         0.141     1.634 r  time_count_reg[15]/Q
                         net (fo=2, routed)           0.169     1.803    time_count_reg[15]
    SLICE_X43Y72         LUT6 (Prop_lut6_I0_O)        0.045     1.848 r  time_count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.848    time_count[12]_i_2_n_0
    SLICE_X43Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.911 r  time_count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.911    time_count_reg[12]_i_1_n_4
    SLICE_X43Y72         FDCE                                         r  time_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.847     2.007    CLK_IBUF_BUFG
    SLICE_X43Y72         FDCE                                         r  time_count_reg[15]/C
                         clock pessimism             -0.514     1.493    
    SLICE_X43Y72         FDCE (Hold_fdce_C_D)         0.105     1.598    time_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 time_count_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            time_count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.451ns  (logic 0.251ns (55.634%)  route 0.200ns (44.366%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.578     1.491    CLK_IBUF_BUFG
    SLICE_X43Y73         FDCE                                         r  time_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDCE (Prop_fdce_C_Q)         0.141     1.632 f  time_count_reg[18]/Q
                         net (fo=27, routed)          0.200     1.832    time_count_reg[18]
    SLICE_X43Y75         LUT5 (Prop_lut5_I4_O)        0.045     1.877 r  time_count[24]_i_2/O
                         net (fo=1, routed)           0.000     1.877    time_count[24]_i_2_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.942 r  time_count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.942    time_count_reg[24]_i_1_n_6
    SLICE_X43Y75         FDCE                                         r  time_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.844     2.004    CLK_IBUF_BUFG
    SLICE_X43Y75         FDCE                                         r  time_count_reg[25]/C
                         clock pessimism             -0.481     1.523    
    SLICE_X43Y75         FDCE (Hold_fdce_C_D)         0.105     1.628    time_count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 time_count_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            time_count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.577     1.490    CLK_IBUF_BUFG
    SLICE_X43Y74         FDCE                                         r  time_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  time_count_reg[23]/Q
                         net (fo=2, routed)           0.170     1.801    time_count_reg[23]
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.045     1.846 r  time_count[20]_i_2/O
                         net (fo=1, routed)           0.000     1.846    time_count[20]_i_2_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.909 r  time_count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.909    time_count_reg[20]_i_1_n_4
    SLICE_X43Y74         FDCE                                         r  time_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.844     2.004    CLK_IBUF_BUFG
    SLICE_X43Y74         FDCE                                         r  time_count_reg[23]/C
                         clock pessimism             -0.514     1.490    
    SLICE_X43Y74         FDCE (Hold_fdce_C_D)         0.105     1.595    time_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 time_count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            time_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.582     1.495    CLK_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  time_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y69         FDCE (Prop_fdce_C_Q)         0.141     1.636 r  time_count_reg[3]/Q
                         net (fo=2, routed)           0.170     1.806    time_count_reg[3]
    SLICE_X43Y69         LUT6 (Prop_lut6_I0_O)        0.045     1.851 r  time_count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.851    time_count[0]_i_3_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.914 r  time_count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.914    time_count_reg[0]_i_1_n_4
    SLICE_X43Y69         FDCE                                         r  time_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.850     2.010    CLK_IBUF_BUFG
    SLICE_X43Y69         FDCE                                         r  time_count_reg[3]/C
                         clock pessimism             -0.515     1.495    
    SLICE_X43Y69         FDCE (Hold_fdce_C_D)         0.105     1.600    time_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 time_count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            time_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.581     1.494    CLK_IBUF_BUFG
    SLICE_X43Y70         FDCE                                         r  time_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDCE (Prop_fdce_C_Q)         0.141     1.635 r  time_count_reg[7]/Q
                         net (fo=2, routed)           0.170     1.805    time_count_reg[7]
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.045     1.850 r  time_count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.850    time_count[4]_i_2_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.913 r  time_count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.913    time_count_reg[4]_i_1_n_4
    SLICE_X43Y70         FDCE                                         r  time_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.849     2.009    CLK_IBUF_BUFG
    SLICE_X43Y70         FDCE                                         r  time_count_reg[7]/C
                         clock pessimism             -0.515     1.494    
    SLICE_X43Y70         FDCE (Hold_fdce_C_D)         0.105     1.599    time_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 time_count_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            time_count_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.249ns (59.393%)  route 0.170ns (40.607%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.005ns
    Source Clock Delay      (SCD):    1.491ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.578     1.491    CLK_IBUF_BUFG
    SLICE_X43Y73         FDCE                                         r  time_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDCE (Prop_fdce_C_Q)         0.141     1.632 r  time_count_reg[19]/Q
                         net (fo=2, routed)           0.170     1.802    time_count_reg[19]
    SLICE_X43Y73         LUT6 (Prop_lut6_I0_O)        0.045     1.847 r  time_count[16]_i_2/O
                         net (fo=1, routed)           0.000     1.847    time_count[16]_i_2_n_0
    SLICE_X43Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.910 r  time_count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.910    time_count_reg[16]_i_1_n_4
    SLICE_X43Y73         FDCE                                         r  time_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.845     2.005    CLK_IBUF_BUFG
    SLICE_X43Y73         FDCE                                         r  time_count_reg[19]/C
                         clock pessimism             -0.514     1.491    
    SLICE_X43Y73         FDCE (Hold_fdce_C_D)         0.105     1.596    time_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 time_count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            time_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.581     1.494    CLK_IBUF_BUFG
    SLICE_X43Y70         FDCE                                         r  time_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDCE (Prop_fdce_C_Q)         0.141     1.635 r  time_count_reg[4]/Q
                         net (fo=2, routed)           0.167     1.802    time_count_reg[4]
    SLICE_X43Y70         LUT6 (Prop_lut6_I0_O)        0.045     1.847 r  time_count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.847    time_count[4]_i_5_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.917 r  time_count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.917    time_count_reg[4]_i_1_n_7
    SLICE_X43Y70         FDCE                                         r  time_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.849     2.009    CLK_IBUF_BUFG
    SLICE_X43Y70         FDCE                                         r  time_count_reg[4]/C
                         clock pessimism             -0.515     1.494    
    SLICE_X43Y70         FDCE (Hold_fdce_C_D)         0.105     1.599    time_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 time_count_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            time_count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.423ns  (logic 0.256ns (60.490%)  route 0.167ns (39.510%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.004ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.260     0.260 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.887    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.913 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.577     1.490    CLK_IBUF_BUFG
    SLICE_X43Y74         FDCE                                         r  time_count_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y74         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  time_count_reg[20]/Q
                         net (fo=2, routed)           0.167     1.798    time_count_reg[20]
    SLICE_X43Y74         LUT6 (Prop_lut6_I0_O)        0.045     1.843 r  time_count[20]_i_5/O
                         net (fo=1, routed)           0.000     1.843    time_count[20]_i_5_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.913 r  time_count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.913    time_count_reg[20]_i_1_n_7
    SLICE_X43Y74         FDCE                                         r  time_count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    N18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    N18                  IBUF (Prop_ibuf_I_O)         0.448     0.448 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.131    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.160 r  CLK_IBUF_BUFG_inst/O
                         net (fo=28, routed)          0.844     2.004    CLK_IBUF_BUFG
    SLICE_X43Y74         FDCE                                         r  time_count_reg[20]/C
                         clock pessimism             -0.514     1.490    
    SLICE_X43Y74         FDCE (Hold_fdce_C_D)         0.105     1.595    time_count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.318    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y75   led_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X42Y75   led_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y69   time_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y71   time_count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y71   time_count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y72   time_count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y72   time_count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y72   time_count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X43Y72   time_count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y75   led_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y75   led_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y72   time_count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y72   time_count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y72   time_count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y72   time_count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y73   time_count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y73   time_count_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y73   time_count_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y73   time_count_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y75   led_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X42Y75   led_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y69   time_count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y71   time_count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y71   time_count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y69   time_count_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y74   time_count_reg[20]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y74   time_count_reg[21]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y74   time_count_reg[22]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X43Y74   time_count_reg[23]/C



