module top_module (
    input clk,
    input areset,
    input x,
    output reg z
); 
    parameter A=0,B=1;
    reg state,next_state;
    
    always@(posedge clk,posedge areset)
        begin
            if(areset)
                state<=A;
            else
                state<=next_state;
        end
    
    always@(*)
        begin
            case(state)
                A:begin
                    next_state<=x?B:A;
                    z<=x?1:0;
                end
                B:begin
                    next_state<=x?B:B;
                    z<=x?0:1;
                end
            endcase
        end
    
endmodule
