Analysis & Synthesis report for IPU_Test
Sat Apr 30 16:10:56 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |IPU_Test|IPU:ipu|I2C_CCD_Config:i2c_set|mSetup_ST
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for IPU:ipu|imgdetect:imgproc|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|altsyncram_jug1:altsyncram2
 17. Parameter Settings for User Entity Instance: IPU:ipu|CCD_Capture:camera
 18. Parameter Settings for User Entity Instance: IPU:ipu|imgdetect:imgproc|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component
 19. Parameter Settings for User Entity Instance: IPU:ipu|I2C_CCD_Config:i2c_set
 20. Parameter Settings for User Entity Instance: sdram_pll:clock|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i
 21. altshift_taps Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "sdram_pll:clock"
 23. Port Connectivity Checks: "IPU:ipu|I2C_CCD_Config:i2c_set|I2C_Controller:u0"
 24. Port Connectivity Checks: "IPU:ipu|I2C_CCD_Config:i2c_set"
 25. Port Connectivity Checks: "IPU:ipu|imgdetect:imgproc|Line_Buffer1:u0"
 26. Port Connectivity Checks: "IPU:ipu|imgdetect:imgproc"
 27. Port Connectivity Checks: "IPU:ipu"
 28. Port Connectivity Checks: "Reset_Delay:reset"
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Sat Apr 30 16:10:56 2022       ;
; Quartus Prime Version           ; 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Revision Name                   ; IPU_Test                                    ;
; Top-level Entity Name           ; IPU_Test                                    ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 284                                         ;
; Total pins                      ; 49                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 30,672                                      ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; IPU_Test           ; IPU_Test           ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                   ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+-----------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                             ; Library   ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+-----------+
; v/Line_Buffer1.v                 ; yes             ; User Wizard-Generated File   ; C:/Users/Patron/Desktop/IPU_Test/v/Line_Buffer1.v                        ;           ;
; v/imgdetect.v                    ; yes             ; User Verilog HDL File        ; C:/Users/Patron/Desktop/IPU_Test/v/imgdetect.v                           ;           ;
; v/IPU.v                          ; yes             ; User Verilog HDL File        ; C:/Users/Patron/Desktop/IPU_Test/v/IPU.v                                 ;           ;
; v/Reset_Delay.v                  ; yes             ; User Verilog HDL File        ; C:/Users/Patron/Desktop/IPU_Test/v/Reset_Delay.v                         ;           ;
; v/I2C_Controller.v               ; yes             ; User Verilog HDL File        ; C:/Users/Patron/Desktop/IPU_Test/v/I2C_Controller.v                      ;           ;
; v/I2C_CCD_Config.v               ; yes             ; User Verilog HDL File        ; C:/Users/Patron/Desktop/IPU_Test/v/I2C_CCD_Config.v                      ;           ;
; v/CCD_Capture.v                  ; yes             ; User Verilog HDL File        ; C:/Users/Patron/Desktop/IPU_Test/v/CCD_Capture.v                         ;           ;
; v/sdram_pll.v                    ; yes             ; User Wizard-Generated File   ; C:/Users/Patron/Desktop/IPU_Test/v/sdram_pll.v                           ; sdram_pll ;
; v/sdram_pll/sdram_pll_0002.v     ; yes             ; User Verilog HDL File        ; C:/Users/Patron/Desktop/IPU_Test/v/sdram_pll/sdram_pll_0002.v            ; sdram_pll ;
; ipu_test.v                       ; yes             ; Auto-Found Verilog HDL File  ; C:/Users/Patron/Desktop/IPU_Test/ipu_test.v                              ;           ;
; altshift_taps.tdf                ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift_taps.tdf ;           ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altdpram.inc      ;           ;
; lpm_counter.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_counter.inc   ;           ;
; lpm_compare.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_compare.inc   ;           ;
; lpm_constant.inc                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/lpm_constant.inc  ;           ;
; db/shift_taps_lv51.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Patron/Desktop/IPU_Test/db/shift_taps_lv51.tdf                  ;           ;
; db/altsyncram_jug1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/Patron/Desktop/IPU_Test/db/altsyncram_jug1.tdf                  ;           ;
; db/cntr_7of.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Patron/Desktop/IPU_Test/db/cntr_7of.tdf                         ;           ;
; db/cmpr_qac.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/Patron/Desktop/IPU_Test/db/cmpr_qac.tdf                         ;           ;
; altera_pll.v                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_pll.v      ;           ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+-----------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimate of Logic utilization (ALMs needed) ; 222              ;
;                                             ;                  ;
; Combinational ALUT usage for logic          ; 370              ;
;     -- 7 input functions                    ; 3                ;
;     -- 6 input functions                    ; 60               ;
;     -- 5 input functions                    ; 49               ;
;     -- 4 input functions                    ; 42               ;
;     -- <=3 input functions                  ; 216              ;
;                                             ;                  ;
; Dedicated logic registers                   ; 284              ;
;                                             ;                  ;
; I/O pins                                    ; 49               ;
; Total MLAB memory bits                      ; 0                ;
; Total block memory bits                     ; 30672            ;
;                                             ;                  ;
; Total DSP Blocks                            ; 0                ;
;                                             ;                  ;
; Total PLLs                                  ; 2                ;
;     -- PLLs                                 ; 2                ;
;                                             ;                  ;
; Maximum fan-out node                        ; D5M_PIXCLK~input ;
; Maximum fan-out                             ; 141              ;
; Total fan-out                               ; 2705             ;
; Average fan-out                             ; 3.47             ;
+---------------------------------------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                          ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                    ; Entity Name     ; Library Name ;
+-----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |IPU_Test                                           ; 370 (3)             ; 284 (16)                  ; 30672             ; 0          ; 49   ; 0            ; |IPU_Test                                                                                                                                              ; IPU_Test        ; work         ;
;    |IPU:ipu|                                        ; 320 (0)             ; 232 (0)                   ; 30672             ; 0          ; 0    ; 0            ; |IPU_Test|IPU:ipu                                                                                                                                      ; IPU             ; work         ;
;       |CCD_Capture:camera|                          ; 37 (37)             ; 44 (44)                   ; 0                 ; 0          ; 0    ; 0            ; |IPU_Test|IPU:ipu|CCD_Capture:camera                                                                                                                   ; CCD_Capture     ; work         ;
;       |I2C_CCD_Config:i2c_set|                      ; 178 (122)           ; 131 (93)                  ; 0                 ; 0          ; 0    ; 0            ; |IPU_Test|IPU:ipu|I2C_CCD_Config:i2c_set                                                                                                               ; I2C_CCD_Config  ; work         ;
;          |I2C_Controller:u0|                        ; 56 (56)             ; 38 (38)                   ; 0                 ; 0          ; 0    ; 0            ; |IPU_Test|IPU:ipu|I2C_CCD_Config:i2c_set|I2C_Controller:u0                                                                                             ; I2C_Controller  ; work         ;
;       |imgdetect:imgproc|                           ; 105 (90)            ; 57 (46)                   ; 30672             ; 0          ; 0    ; 0            ; |IPU_Test|IPU:ipu|imgdetect:imgproc                                                                                                                    ; imgdetect       ; work         ;
;          |Line_Buffer1:u0|                          ; 15 (0)              ; 11 (0)                    ; 30672             ; 0          ; 0    ; 0            ; |IPU_Test|IPU:ipu|imgdetect:imgproc|Line_Buffer1:u0                                                                                                    ; Line_Buffer1    ; work         ;
;             |altshift_taps:ALTSHIFT_TAPS_component| ; 15 (0)              ; 11 (0)                    ; 30672             ; 0          ; 0    ; 0            ; |IPU_Test|IPU:ipu|imgdetect:imgproc|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component                                                              ; altshift_taps   ; work         ;
;                |shift_taps_lv51:auto_generated|     ; 15 (0)              ; 11 (0)                    ; 30672             ; 0          ; 0    ; 0            ; |IPU_Test|IPU:ipu|imgdetect:imgproc|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated                               ; shift_taps_lv51 ; work         ;
;                   |altsyncram_jug1:altsyncram2|     ; 0 (0)               ; 0 (0)                     ; 30672             ; 0          ; 0    ; 0            ; |IPU_Test|IPU:ipu|imgdetect:imgproc|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|altsyncram_jug1:altsyncram2   ; altsyncram_jug1 ; work         ;
;                   |cntr_7of:cntr1|                  ; 15 (13)             ; 11 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |IPU_Test|IPU:ipu|imgdetect:imgproc|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|cntr_7of:cntr1                ; cntr_7of        ; work         ;
;                      |cmpr_qac:cmpr4|               ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IPU_Test|IPU:ipu|imgdetect:imgproc|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|cntr_7of:cntr1|cmpr_qac:cmpr4 ; cmpr_qac        ; work         ;
;    |Reset_Delay:reset|                              ; 47 (47)             ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |IPU_Test|Reset_Delay:reset                                                                                                                            ; Reset_Delay     ; work         ;
;    |sdram_pll:clock|                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IPU_Test|sdram_pll:clock                                                                                                                              ; sdram_pll       ; sdram_pll    ;
;       |sdram_pll_0002:sdram_pll_inst|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IPU_Test|sdram_pll:clock|sdram_pll_0002:sdram_pll_inst                                                                                                ; sdram_pll_0002  ; sdram_pll    ;
;          |altera_pll:altera_pll_i|                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |IPU_Test|sdram_pll:clock|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i                                                                        ; altera_pll      ; work         ;
+-----------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+------+
; Name                                                                                                                                                  ; Type       ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+------+
; IPU:ipu|imgdetect:imgproc|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|altsyncram_jug1:altsyncram2|ALTSYNCRAM ; M10K block ; Simple Dual Port ; 1278         ; 24           ; 1278         ; 24           ; 30672 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------+------------------+--------------+--------------+--------------+--------------+-------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                ;
+--------+----------------------------+---------+--------------+--------------+-----------------------------------------------------+------------------+
; Vendor ; IP Core Name               ; Version ; Release Date ; License Type ; Entity Instance                                     ; IP Include File  ;
+--------+----------------------------+---------+--------------+--------------+-----------------------------------------------------+------------------+
; Altera ; altera_pll                 ; 13.1    ; N/A          ; N/A          ; |IPU_Test|sdram_pll:clock                           ; v/sdram_pll.v    ;
; Altera ; Shift register (RAM-based) ; 13.1    ; N/A          ; N/A          ; |IPU_Test|IPU:ipu|imgdetect:imgproc|Line_Buffer1:u0 ; v/Line_Buffer1.v ;
+--------+----------------------------+---------+--------------+--------------+-----------------------------------------------------+------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------+
; State Machine - |IPU_Test|IPU:ipu|I2C_CCD_Config:i2c_set|mSetup_ST ;
+----------------+----------------+----------------+-----------------+
; Name           ; mSetup_ST.0000 ; mSetup_ST.0010 ; mSetup_ST.0001  ;
+----------------+----------------+----------------+-----------------+
; mSetup_ST.0000 ; 0              ; 0              ; 0               ;
; mSetup_ST.0001 ; 1              ; 0              ; 1               ;
; mSetup_ST.0010 ; 1              ; 1              ; 0               ;
+----------------+----------------+----------------+-----------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                          ;
+-------------------------------------------------------------+---------------------------------------------------------------+
; Register name                                               ; Reason for Removal                                            ;
+-------------------------------------------------------------+---------------------------------------------------------------+
; IPU:ipu|I2C_CCD_Config:i2c_set|mI2C_DATA[31]                ; Stuck at VCC due to stuck port data_in                        ;
; IPU:ipu|I2C_CCD_Config:i2c_set|mI2C_DATA[30]                ; Stuck at GND due to stuck port data_in                        ;
; IPU:ipu|I2C_CCD_Config:i2c_set|mI2C_DATA[27..29]            ; Stuck at VCC due to stuck port data_in                        ;
; IPU:ipu|I2C_CCD_Config:i2c_set|mI2C_DATA[26]                ; Stuck at GND due to stuck port data_in                        ;
; IPU:ipu|I2C_CCD_Config:i2c_set|mI2C_DATA[25]                ; Stuck at VCC due to stuck port data_in                        ;
; IPU:ipu|I2C_CCD_Config:i2c_set|mI2C_DATA[24]                ; Stuck at GND due to stuck port data_in                        ;
; IPU:ipu|I2C_CCD_Config:i2c_set|I2C_Controller:u0|SD[31]     ; Stuck at VCC due to stuck port data_in                        ;
; IPU:ipu|I2C_CCD_Config:i2c_set|I2C_Controller:u0|SD[30]     ; Stuck at GND due to stuck port data_in                        ;
; IPU:ipu|I2C_CCD_Config:i2c_set|I2C_Controller:u0|SD[27..29] ; Stuck at VCC due to stuck port data_in                        ;
; IPU:ipu|I2C_CCD_Config:i2c_set|I2C_Controller:u0|SD[26]     ; Stuck at GND due to stuck port data_in                        ;
; IPU:ipu|I2C_CCD_Config:i2c_set|I2C_Controller:u0|SD[25]     ; Stuck at VCC due to stuck port data_in                        ;
; IPU:ipu|I2C_CCD_Config:i2c_set|I2C_Controller:u0|SD[24]     ; Stuck at GND due to stuck port data_in                        ;
; IPU:ipu|I2C_CCD_Config:i2c_set|senosr_exposure[1,2]         ; Merged with IPU:ipu|I2C_CCD_Config:i2c_set|senosr_exposure[0] ;
; IPU:ipu|CCD_Capture:camera|Frame_Cont[1..31]                ; Lost fanout                                                   ;
; IPU:ipu|imgdetect:imgproc|mCCD_G[2..4]                      ; Lost fanout                                                   ;
; IPU:ipu|I2C_CCD_Config:i2c_set|mSetup_ST~9                  ; Lost fanout                                                   ;
; IPU:ipu|I2C_CCD_Config:i2c_set|mSetup_ST~10                 ; Lost fanout                                                   ;
; IPU:ipu|CCD_Capture:camera|Y_Cont[11..15]                   ; Lost fanout                                                   ;
; IPU:ipu|I2C_CCD_Config:i2c_set|LUT_INDEX[5]                 ; Stuck at GND due to stuck port data_in                        ;
; Total Number of Removed Registers = 60                      ;                                                               ;
+-------------------------------------------------------------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                              ;
+----------------------------------------------+---------------------------+-------------------------------------------------------------------------------+
; Register name                                ; Reason for Removal        ; Registers Removed due to This Register                                        ;
+----------------------------------------------+---------------------------+-------------------------------------------------------------------------------+
; IPU:ipu|CCD_Capture:camera|Y_Cont[15]        ; Lost Fanouts              ; IPU:ipu|CCD_Capture:camera|Y_Cont[14], IPU:ipu|CCD_Capture:camera|Y_Cont[13], ;
;                                              ;                           ; IPU:ipu|CCD_Capture:camera|Y_Cont[12], IPU:ipu|CCD_Capture:camera|Y_Cont[11]  ;
; IPU:ipu|I2C_CCD_Config:i2c_set|mI2C_DATA[31] ; Stuck at VCC              ; IPU:ipu|I2C_CCD_Config:i2c_set|I2C_Controller:u0|SD[31]                       ;
;                                              ; due to stuck port data_in ;                                                                               ;
; IPU:ipu|I2C_CCD_Config:i2c_set|mI2C_DATA[30] ; Stuck at GND              ; IPU:ipu|I2C_CCD_Config:i2c_set|I2C_Controller:u0|SD[30]                       ;
;                                              ; due to stuck port data_in ;                                                                               ;
; IPU:ipu|I2C_CCD_Config:i2c_set|mI2C_DATA[29] ; Stuck at VCC              ; IPU:ipu|I2C_CCD_Config:i2c_set|I2C_Controller:u0|SD[29]                       ;
;                                              ; due to stuck port data_in ;                                                                               ;
; IPU:ipu|I2C_CCD_Config:i2c_set|mI2C_DATA[28] ; Stuck at VCC              ; IPU:ipu|I2C_CCD_Config:i2c_set|I2C_Controller:u0|SD[28]                       ;
;                                              ; due to stuck port data_in ;                                                                               ;
; IPU:ipu|I2C_CCD_Config:i2c_set|mI2C_DATA[27] ; Stuck at VCC              ; IPU:ipu|I2C_CCD_Config:i2c_set|I2C_Controller:u0|SD[27]                       ;
;                                              ; due to stuck port data_in ;                                                                               ;
; IPU:ipu|I2C_CCD_Config:i2c_set|mI2C_DATA[26] ; Stuck at GND              ; IPU:ipu|I2C_CCD_Config:i2c_set|I2C_Controller:u0|SD[26]                       ;
;                                              ; due to stuck port data_in ;                                                                               ;
; IPU:ipu|I2C_CCD_Config:i2c_set|mI2C_DATA[25] ; Stuck at VCC              ; IPU:ipu|I2C_CCD_Config:i2c_set|I2C_Controller:u0|SD[25]                       ;
;                                              ; due to stuck port data_in ;                                                                               ;
; IPU:ipu|I2C_CCD_Config:i2c_set|mI2C_DATA[24] ; Stuck at GND              ; IPU:ipu|I2C_CCD_Config:i2c_set|I2C_Controller:u0|SD[24]                       ;
;                                              ; due to stuck port data_in ;                                                                               ;
+----------------------------------------------+---------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 284   ;
; Number of registers using Synchronous Clear  ; 82    ;
; Number of registers using Synchronous Load   ; 23    ;
; Number of registers using Asynchronous Clear ; 209   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 146   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------+
; Inverted Register Statistics                                             ;
+----------------------------------------------------------------+---------+
; Inverted Register                                              ; Fan out ;
+----------------------------------------------------------------+---------+
; IPU:ipu|imgdetect:imgproc|oLoc[0]                              ; 1       ;
; IPU:ipu|imgdetect:imgproc|oLoc[1]                              ; 1       ;
; IPU:ipu|imgdetect:imgproc|oLoc[2]                              ; 1       ;
; IPU:ipu|imgdetect:imgproc|oLoc[3]                              ; 1       ;
; IPU:ipu|I2C_CCD_Config:i2c_set|I2C_Controller:u0|SCLK          ; 3       ;
; IPU:ipu|I2C_CCD_Config:i2c_set|I2C_Controller:u0|SD_COUNTER[5] ; 16      ;
; IPU:ipu|I2C_CCD_Config:i2c_set|I2C_Controller:u0|SD_COUNTER[4] ; 14      ;
; IPU:ipu|I2C_CCD_Config:i2c_set|I2C_Controller:u0|SD_COUNTER[3] ; 23      ;
; IPU:ipu|I2C_CCD_Config:i2c_set|I2C_Controller:u0|SD_COUNTER[2] ; 19      ;
; IPU:ipu|imgdetect:imgproc|curr_loc[2]                          ; 6       ;
; IPU:ipu|imgdetect:imgproc|curr_loc[3]                          ; 6       ;
; IPU:ipu|imgdetect:imgproc|curr_loc[0]                          ; 11      ;
; IPU:ipu|imgdetect:imgproc|curr_loc[1]                          ; 11      ;
; IPU:ipu|I2C_CCD_Config:i2c_set|I2C_Controller:u0|SD_COUNTER[0] ; 18      ;
; IPU:ipu|I2C_CCD_Config:i2c_set|I2C_Controller:u0|SD_COUNTER[1] ; 21      ;
; IPU:ipu|imgdetect:imgproc|prev_loc[3]                          ; 1       ;
; IPU:ipu|imgdetect:imgproc|prev_loc[0]                          ; 1       ;
; IPU:ipu|imgdetect:imgproc|prev_loc[1]                          ; 1       ;
; IPU:ipu|imgdetect:imgproc|prev_loc[2]                          ; 1       ;
; IPU:ipu|I2C_CCD_Config:i2c_set|I2C_Controller:u0|END           ; 5       ;
; IPU:ipu|I2C_CCD_Config:i2c_set|I2C_Controller:u0|SDO           ; 4       ;
; IPU:ipu|I2C_CCD_Config:i2c_set|senosr_exposure[10]             ; 2       ;
; IPU:ipu|I2C_CCD_Config:i2c_set|senosr_exposure[9]              ; 2       ;
; IPU:ipu|I2C_CCD_Config:i2c_set|senosr_exposure[8]              ; 2       ;
; IPU:ipu|I2C_CCD_Config:i2c_set|senosr_exposure[7]              ; 2       ;
; IPU:ipu|I2C_CCD_Config:i2c_set|senosr_exposure[6]              ; 2       ;
; Total number of inverted registers = 26                        ;         ;
+----------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |IPU_Test|IPU:ipu|CCD_Capture:camera|Y_Cont[5]                           ;
; 4:1                ; 16 bits   ; 32 LEs        ; 0 LEs                ; 32 LEs                 ; Yes        ; |IPU_Test|IPU:ipu|CCD_Capture:camera|X_Cont[8]                           ;
; 64:1               ; 12 bits   ; 504 LEs       ; 192 LEs              ; 312 LEs                ; Yes        ; |IPU_Test|IPU:ipu|I2C_CCD_Config:i2c_set|mI2C_DATA[12]                   ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |IPU_Test|IPU:ipu|I2C_CCD_Config:i2c_set|I2C_Controller:u0|SD_COUNTER[5] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for IPU:ipu|imgdetect:imgproc|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|altsyncram_jug1:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IPU:ipu|CCD_Capture:camera ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; COLUMN_WIDTH   ; 1280  ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IPU:ipu|imgdetect:imgproc|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component ;
+----------------+-----------------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value           ; Type                                                                                      ;
+----------------+-----------------+-------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1               ; Untyped                                                                                   ;
; NUMBER_OF_TAPS ; 2               ; Signed Integer                                                                            ;
; TAP_DISTANCE   ; 1280            ; Signed Integer                                                                            ;
; WIDTH          ; 12              ; Signed Integer                                                                            ;
; POWER_UP_STATE ; CLEARED         ; Untyped                                                                                   ;
; CBXI_PARAMETER ; shift_taps_lv51 ; Untyped                                                                                   ;
+----------------+-----------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IPU:ipu|I2C_CCD_Config:i2c_set ;
+-----------------------+------------------+----------------------------------+
; Parameter Name        ; Value            ; Type                             ;
+-----------------------+------------------+----------------------------------+
; default_exposure      ; 0000011111000000 ; Unsigned Binary                  ;
; exposure_change_value ; 0000000011001000 ; Unsigned Binary                  ;
; CLK_Freq              ; 50000000         ; Signed Integer                   ;
; I2C_Freq              ; 20000            ; Signed Integer                   ;
; LUT_SIZE              ; 25               ; Signed Integer                   ;
+-----------------------+------------------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_pll:clock|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                               ;
+--------------------------------------+------------------------+----------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                             ;
; fractional_vco_multiplier            ; false                  ; String                                             ;
; pll_type                             ; General                ; String                                             ;
; pll_subtype                          ; General                ; String                                             ;
; number_of_clocks                     ; 4                      ; Signed Integer                                     ;
; operation_mode                       ; direct                 ; String                                             ;
; deserialization_factor               ; 4                      ; Signed Integer                                     ;
; data_rate                            ; 0                      ; Signed Integer                                     ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                     ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                             ;
; phase_shift0                         ; 0 ps                   ; String                                             ;
; duty_cycle0                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency1              ; 100.000000 MHz         ; String                                             ;
; phase_shift1                         ; 7500 ps                ; String                                             ;
; duty_cycle1                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency2              ; 25.000000 MHz          ; String                                             ;
; phase_shift2                         ; 0 ps                   ; String                                             ;
; duty_cycle2                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency3              ; 25.000000 MHz          ; String                                             ;
; phase_shift3                         ; 0 ps                   ; String                                             ;
; duty_cycle3                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency4              ; 0 MHz                  ; String                                             ;
; phase_shift4                         ; 0 ps                   ; String                                             ;
; duty_cycle4                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency5              ; 0 MHz                  ; String                                             ;
; phase_shift5                         ; 0 ps                   ; String                                             ;
; duty_cycle5                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency6              ; 0 MHz                  ; String                                             ;
; phase_shift6                         ; 0 ps                   ; String                                             ;
; duty_cycle6                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency7              ; 0 MHz                  ; String                                             ;
; phase_shift7                         ; 0 ps                   ; String                                             ;
; duty_cycle7                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency8              ; 0 MHz                  ; String                                             ;
; phase_shift8                         ; 0 ps                   ; String                                             ;
; duty_cycle8                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency9              ; 0 MHz                  ; String                                             ;
; phase_shift9                         ; 0 ps                   ; String                                             ;
; duty_cycle9                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency10             ; 0 MHz                  ; String                                             ;
; phase_shift10                        ; 0 ps                   ; String                                             ;
; duty_cycle10                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency11             ; 0 MHz                  ; String                                             ;
; phase_shift11                        ; 0 ps                   ; String                                             ;
; duty_cycle11                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency12             ; 0 MHz                  ; String                                             ;
; phase_shift12                        ; 0 ps                   ; String                                             ;
; duty_cycle12                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency13             ; 0 MHz                  ; String                                             ;
; phase_shift13                        ; 0 ps                   ; String                                             ;
; duty_cycle13                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency14             ; 0 MHz                  ; String                                             ;
; phase_shift14                        ; 0 ps                   ; String                                             ;
; duty_cycle14                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency15             ; 0 MHz                  ; String                                             ;
; phase_shift15                        ; 0 ps                   ; String                                             ;
; duty_cycle15                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency16             ; 0 MHz                  ; String                                             ;
; phase_shift16                        ; 0 ps                   ; String                                             ;
; duty_cycle16                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency17             ; 0 MHz                  ; String                                             ;
; phase_shift17                        ; 0 ps                   ; String                                             ;
; duty_cycle17                         ; 50                     ; Signed Integer                                     ;
; clock_name_0                         ;                        ; String                                             ;
; clock_name_1                         ;                        ; String                                             ;
; clock_name_2                         ;                        ; String                                             ;
; clock_name_3                         ;                        ; String                                             ;
; clock_name_4                         ;                        ; String                                             ;
; clock_name_5                         ;                        ; String                                             ;
; clock_name_6                         ;                        ; String                                             ;
; clock_name_7                         ;                        ; String                                             ;
; clock_name_8                         ;                        ; String                                             ;
; clock_name_global_0                  ; false                  ; String                                             ;
; clock_name_global_1                  ; false                  ; String                                             ;
; clock_name_global_2                  ; false                  ; String                                             ;
; clock_name_global_3                  ; false                  ; String                                             ;
; clock_name_global_4                  ; false                  ; String                                             ;
; clock_name_global_5                  ; false                  ; String                                             ;
; clock_name_global_6                  ; false                  ; String                                             ;
; clock_name_global_7                  ; false                  ; String                                             ;
; clock_name_global_8                  ; false                  ; String                                             ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                     ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                     ;
; m_cnt_bypass_en                      ; false                  ; String                                             ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                             ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                     ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                     ;
; n_cnt_bypass_en                      ; false                  ; String                                             ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                             ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en0                     ; false                  ; String                                             ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                             ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en1                     ; false                  ; String                                             ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                             ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en2                     ; false                  ; String                                             ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                             ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en3                     ; false                  ; String                                             ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                             ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en4                     ; false                  ; String                                             ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                             ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en5                     ; false                  ; String                                             ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                             ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en6                     ; false                  ; String                                             ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                             ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en7                     ; false                  ; String                                             ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                             ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en8                     ; false                  ; String                                             ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                             ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en9                     ; false                  ; String                                             ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                             ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en10                    ; false                  ; String                                             ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                             ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en11                    ; false                  ; String                                             ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                             ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en12                    ; false                  ; String                                             ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                             ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en13                    ; false                  ; String                                             ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                             ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en14                    ; false                  ; String                                             ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                             ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en15                    ; false                  ; String                                             ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                             ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en16                    ; false                  ; String                                             ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                             ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en17                    ; false                  ; String                                             ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                             ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                     ;
; pll_vco_div                          ; 1                      ; Signed Integer                                     ;
; pll_slf_rst                          ; false                  ; String                                             ;
; pll_bw_sel                           ; low                    ; String                                             ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                             ;
; pll_cp_current                       ; 0                      ; Signed Integer                                     ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                     ;
; pll_fractional_division              ; 1                      ; Signed Integer                                     ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                     ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                             ;
; mimic_fbclk_type                     ; gclk                   ; String                                             ;
; pll_fbclk_mux_1                      ; glb                    ; String                                             ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                             ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                     ;
; refclk1_frequency                    ; 0 MHz                  ; String                                             ;
; pll_clkin_0_src                      ; clk_0                  ; String                                             ;
; pll_clkin_1_src                      ; clk_0                  ; String                                             ;
; pll_clk_loss_sw_en                   ; false                  ; String                                             ;
; pll_auto_clk_sw_en                   ; false                  ; String                                             ;
; pll_manu_clk_sw_en                   ; false                  ; String                                             ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                     ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                             ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                             ;
+--------------------------------------+------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                          ;
+----------------------------+---------------------------------------------------------------------------------+
; Name                       ; Value                                                                           ;
+----------------------------+---------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                               ;
; Entity Instance            ; IPU:ipu|imgdetect:imgproc|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component ;
;     -- NUMBER_OF_TAPS      ; 2                                                                               ;
;     -- TAP_DISTANCE        ; 1280                                                                            ;
;     -- WIDTH               ; 12                                                                              ;
+----------------------------+---------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_pll:clock"                                                                        ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; rst      ; Input  ; Info     ; Stuck at GND                                                                        ;
; outclk_0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; outclk_1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; outclk_3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IPU:ipu|I2C_CCD_Config:i2c_set|I2C_Controller:u0"                                                                                           ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; W_R  ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Port Connectivity Checks: "IPU:ipu|I2C_CCD_Config:i2c_set" ;
+-----------------+-------+----------+-----------------------+
; Port            ; Type  ; Severity ; Details               ;
+-----------------+-------+----------+-----------------------+
; iEXPOSURE_ADJ   ; Input ; Info     ; Stuck at VCC          ;
; iEXPOSURE_DEC_p ; Input ; Info     ; Stuck at GND          ;
; iZOOM_MODE_SW   ; Input ; Info     ; Stuck at GND          ;
+-----------------+-------+----------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IPU:ipu|imgdetect:imgproc|Line_Buffer1:u0"                                                                   ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; shiftout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IPU:ipu|imgdetect:imgproc"                                                                                                                                                           ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; iX_Cont ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (11 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iY_Cont ; Input ; Warning  ; Input port expression (16 bits) is wider than the input port (11 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; iFrame  ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IPU:ipu"                                                                                                       ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                  ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; X_Cont     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Y_Cont     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; Frame_Cont ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; dccd_DVAL  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; dccd_G     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Reset_Delay:reset"                                                                    ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; oRST_0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 284                         ;
;     CLR               ; 69                          ;
;     CLR SCLR          ; 53                          ;
;     ENA               ; 35                          ;
;     ENA CLR           ; 60                          ;
;     ENA CLR SCLR      ; 27                          ;
;     ENA SCLR          ; 1                           ;
;     ENA SLD           ; 23                          ;
;     SCLR              ; 1                           ;
;     plain             ; 15                          ;
; arriav_io_obuf        ; 1                           ;
; arriav_lcell_comb     ; 374                         ;
;     arith             ; 146                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 131                         ;
;         2 data inputs ; 13                          ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 211                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 10                          ;
;         2 data inputs ; 34                          ;
;         3 data inputs ; 15                          ;
;         4 data inputs ; 42                          ;
;         5 data inputs ; 49                          ;
;         6 data inputs ; 60                          ;
;     shared            ; 14                          ;
;         0 data inputs ; 2                           ;
;         3 data inputs ; 12                          ;
; boundary_port         ; 49                          ;
; generic_pll           ; 2                           ;
; stratixv_ram_block    ; 24                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.49                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Sat Apr 30 16:10:43 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off IPU_Test -c IPU_Test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file v/line_buffer1.v
    Info (12023): Found entity 1: Line_Buffer1 File: C:/Users/Patron/Desktop/IPU_Test/v/Line_Buffer1.v Line: 39
Warning (10229): Verilog HDL Expression warning at imgdetect.v(149): truncated literal to match 12 bits File: C:/Users/Patron/Desktop/IPU_Test/v/imgdetect.v Line: 149
Warning (10238): Verilog Module Declaration warning at imgdetect.v(54): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "imgdetect" File: C:/Users/Patron/Desktop/IPU_Test/v/imgdetect.v Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file v/imgdetect.v
    Info (12023): Found entity 1: imgdetect File: C:/Users/Patron/Desktop/IPU_Test/v/imgdetect.v Line: 43
Warning (10275): Verilog HDL Module Instantiation warning at IPU.v(46): ignored dangling comma in List of Port Connections File: C:/Users/Patron/Desktop/IPU_Test/v/IPU.v Line: 46
Warning (10275): Verilog HDL Module Instantiation warning at IPU.v(59): ignored dangling comma in List of Port Connections File: C:/Users/Patron/Desktop/IPU_Test/v/IPU.v Line: 59
Info (12021): Found 1 design units, including 1 entities, in source file v/ipu.v
    Info (12023): Found entity 1: IPU File: C:/Users/Patron/Desktop/IPU_Test/v/IPU.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file v/reset_delay.v
    Info (12023): Found entity 1: Reset_Delay File: C:/Users/Patron/Desktop/IPU_Test/v/Reset_Delay.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_controller.v
    Info (12023): Found entity 1: I2C_Controller File: C:/Users/Patron/Desktop/IPU_Test/v/I2C_Controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file v/i2c_ccd_config.v
    Info (12023): Found entity 1: I2C_CCD_Config File: C:/Users/Patron/Desktop/IPU_Test/v/I2C_CCD_Config.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/ccd_capture.v
    Info (12023): Found entity 1: CCD_Capture File: C:/Users/Patron/Desktop/IPU_Test/v/CCD_Capture.v Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll.v
    Info (12023): Found entity 1: sdram_pll File: C:/Users/Patron/Desktop/IPU_Test/v/sdram_pll.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file v/sdram_pll/sdram_pll_0002.v
    Info (12023): Found entity 1: sdram_pll_0002 File: C:/Users/Patron/Desktop/IPU_Test/v/sdram_pll/sdram_pll_0002.v Line: 2
Warning (10236): Verilog HDL Implicit Net warning at imgdetect.v(116): created implicit net for "interrupt_t" File: C:/Users/Patron/Desktop/IPU_Test/v/imgdetect.v Line: 116
Warning (10275): Verilog HDL Module Instantiation warning at ipu_test.v(139): ignored dangling comma in List of Port Connections File: C:/Users/Patron/Desktop/IPU_Test/ipu_test.v Line: 139
Warning (12125): Using design file ipu_test.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: IPU_Test File: C:/Users/Patron/Desktop/IPU_Test/ipu_test.v Line: 6
Warning (10236): Verilog HDL Implicit Net warning at ipu_test.v(68): created implicit net for "D5M_TRIGER" File: C:/Users/Patron/Desktop/IPU_Test/ipu_test.v Line: 68
Warning (10236): Verilog HDL Implicit Net warning at ipu_test.v(135): created implicit net for "sdram_ctrl_clk" File: C:/Users/Patron/Desktop/IPU_Test/ipu_test.v Line: 135
Warning (10236): Verilog HDL Implicit Net warning at ipu_test.v(136): created implicit net for "DRAM_CLK" File: C:/Users/Patron/Desktop/IPU_Test/ipu_test.v Line: 136
Warning (10236): Verilog HDL Implicit Net warning at ipu_test.v(138): created implicit net for "VGA_CLK" File: C:/Users/Patron/Desktop/IPU_Test/ipu_test.v Line: 138
Info (12127): Elaborating entity "IPU_Test" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at ipu_test.v(68): object "D5M_TRIGER" assigned a value but never read File: C:/Users/Patron/Desktop/IPU_Test/ipu_test.v Line: 68
Warning (10034): Output port "D5M_TRIGGER" at ipu_test.v(32) has no driver File: C:/Users/Patron/Desktop/IPU_Test/ipu_test.v Line: 32
Info (12128): Elaborating entity "Reset_Delay" for hierarchy "Reset_Delay:reset" File: C:/Users/Patron/Desktop/IPU_Test/ipu_test.v Line: 90
Info (12128): Elaborating entity "IPU" for hierarchy "IPU:ipu" File: C:/Users/Patron/Desktop/IPU_Test/ipu_test.v Line: 131
Info (12128): Elaborating entity "CCD_Capture" for hierarchy "IPU:ipu|CCD_Capture:camera" File: C:/Users/Patron/Desktop/IPU_Test/v/IPU.v Line: 46
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(164): object "ifval_fedge" assigned a value but never read File: C:/Users/Patron/Desktop/IPU_Test/v/CCD_Capture.v Line: 164
Warning (10036): Verilog HDL or VHDL warning at CCD_Capture.v(165): object "y_cnt_d" assigned a value but never read File: C:/Users/Patron/Desktop/IPU_Test/v/CCD_Capture.v Line: 165
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(125): truncated value with size 32 to match size of target (16) File: C:/Users/Patron/Desktop/IPU_Test/v/CCD_Capture.v Line: 125
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(129): truncated value with size 32 to match size of target (16) File: C:/Users/Patron/Desktop/IPU_Test/v/CCD_Capture.v Line: 129
Warning (10230): Verilog HDL assignment warning at CCD_Capture.v(185): truncated value with size 32 to match size of target (1) File: C:/Users/Patron/Desktop/IPU_Test/v/CCD_Capture.v Line: 185
Info (12128): Elaborating entity "imgdetect" for hierarchy "IPU:ipu|imgdetect:imgproc" File: C:/Users/Patron/Desktop/IPU_Test/v/IPU.v Line: 59
Warning (10036): Verilog HDL or VHDL warning at imgdetect.v(70): object "oDetect" assigned a value but never read File: C:/Users/Patron/Desktop/IPU_Test/v/imgdetect.v Line: 70
Warning (10036): Verilog HDL or VHDL warning at imgdetect.v(80): object "prev_2loc" assigned a value but never read File: C:/Users/Patron/Desktop/IPU_Test/v/imgdetect.v Line: 80
Info (12128): Elaborating entity "Line_Buffer1" for hierarchy "IPU:ipu|imgdetect:imgproc|Line_Buffer1:u0" File: C:/Users/Patron/Desktop/IPU_Test/v/imgdetect.v Line: 229
Info (12128): Elaborating entity "altshift_taps" for hierarchy "IPU:ipu|imgdetect:imgproc|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component" File: C:/Users/Patron/Desktop/IPU_Test/v/Line_Buffer1.v Line: 79
Info (12130): Elaborated megafunction instantiation "IPU:ipu|imgdetect:imgproc|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component" File: C:/Users/Patron/Desktop/IPU_Test/v/Line_Buffer1.v Line: 79
Info (12133): Instantiated megafunction "IPU:ipu|imgdetect:imgproc|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component" with the following parameter: File: C:/Users/Patron/Desktop/IPU_Test/v/Line_Buffer1.v Line: 79
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "RAM_BLOCK_TYPE=M10K"
    Info (12134): Parameter "lpm_type" = "altshift_taps"
    Info (12134): Parameter "number_of_taps" = "2"
    Info (12134): Parameter "tap_distance" = "1280"
    Info (12134): Parameter "width" = "12"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_lv51.tdf
    Info (12023): Found entity 1: shift_taps_lv51 File: C:/Users/Patron/Desktop/IPU_Test/db/shift_taps_lv51.tdf Line: 27
Info (12128): Elaborating entity "shift_taps_lv51" for hierarchy "IPU:ipu|imgdetect:imgproc|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altshift_taps.tdf Line: 104
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jug1.tdf
    Info (12023): Found entity 1: altsyncram_jug1 File: C:/Users/Patron/Desktop/IPU_Test/db/altsyncram_jug1.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_jug1" for hierarchy "IPU:ipu|imgdetect:imgproc|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|altsyncram_jug1:altsyncram2" File: C:/Users/Patron/Desktop/IPU_Test/db/shift_taps_lv51.tdf Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7of.tdf
    Info (12023): Found entity 1: cntr_7of File: C:/Users/Patron/Desktop/IPU_Test/db/cntr_7of.tdf Line: 28
Info (12128): Elaborating entity "cntr_7of" for hierarchy "IPU:ipu|imgdetect:imgproc|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|cntr_7of:cntr1" File: C:/Users/Patron/Desktop/IPU_Test/db/shift_taps_lv51.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_qac.tdf
    Info (12023): Found entity 1: cmpr_qac File: C:/Users/Patron/Desktop/IPU_Test/db/cmpr_qac.tdf Line: 23
Info (12128): Elaborating entity "cmpr_qac" for hierarchy "IPU:ipu|imgdetect:imgproc|Line_Buffer1:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_lv51:auto_generated|cntr_7of:cntr1|cmpr_qac:cmpr4" File: C:/Users/Patron/Desktop/IPU_Test/db/cntr_7of.tdf Line: 36
Info (12128): Elaborating entity "I2C_CCD_Config" for hierarchy "IPU:ipu|I2C_CCD_Config:i2c_set" File: C:/Users/Patron/Desktop/IPU_Test/v/IPU.v Line: 69
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(126): truncated value with size 32 to match size of target (1) File: C:/Users/Patron/Desktop/IPU_Test/v/I2C_CCD_Config.v Line: 126
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(127): truncated value with size 32 to match size of target (1) File: C:/Users/Patron/Desktop/IPU_Test/v/I2C_CCD_Config.v Line: 127
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(149): truncated value with size 32 to match size of target (25) File: C:/Users/Patron/Desktop/IPU_Test/v/I2C_CCD_Config.v Line: 149
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(154): truncated value with size 32 to match size of target (1) File: C:/Users/Patron/Desktop/IPU_Test/v/I2C_CCD_Config.v Line: 154
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(179): truncated value with size 32 to match size of target (16) File: C:/Users/Patron/Desktop/IPU_Test/v/I2C_CCD_Config.v Line: 179
Warning (10230): Verilog HDL assignment warning at I2C_CCD_Config.v(229): truncated value with size 32 to match size of target (6) File: C:/Users/Patron/Desktop/IPU_Test/v/I2C_CCD_Config.v Line: 229
Info (12128): Elaborating entity "I2C_Controller" for hierarchy "IPU:ipu|I2C_CCD_Config:i2c_set|I2C_Controller:u0" File: C:/Users/Patron/Desktop/IPU_Test/v/I2C_CCD_Config.v Line: 196
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(71): truncated value with size 32 to match size of target (1) File: C:/Users/Patron/Desktop/IPU_Test/v/I2C_Controller.v Line: 71
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(70): truncated value with size 32 to match size of target (1) File: C:/Users/Patron/Desktop/IPU_Test/v/I2C_Controller.v Line: 70
Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(83): truncated value with size 32 to match size of target (7) File: C:/Users/Patron/Desktop/IPU_Test/v/I2C_Controller.v Line: 83
Info (12128): Elaborating entity "sdram_pll" for hierarchy "sdram_pll:clock" File: C:/Users/Patron/Desktop/IPU_Test/ipu_test.v Line: 139
Info (12128): Elaborating entity "sdram_pll_0002" for hierarchy "sdram_pll:clock|sdram_pll_0002:sdram_pll_inst" File: C:/Users/Patron/Desktop/IPU_Test/v/sdram_pll.v Line: 25
Info (12128): Elaborating entity "altera_pll" for hierarchy "sdram_pll:clock|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i" File: C:/Users/Patron/Desktop/IPU_Test/v/sdram_pll/sdram_pll_0002.v Line: 94
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "sdram_pll:clock|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i" File: C:/Users/Patron/Desktop/IPU_Test/v/sdram_pll/sdram_pll_0002.v Line: 94
Info (12133): Instantiated megafunction "sdram_pll:clock|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/Patron/Desktop/IPU_Test/v/sdram_pll/sdram_pll_0002.v Line: 94
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "4"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "7500 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "25.000000 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following PLL node(s):
        Warning (14320): Synthesized away node "sdram_pll:clock|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i|outclk_wire[1]" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
        Warning (14320): Synthesized away node "sdram_pll:clock|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i|outclk_wire[3]" File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/Patron/Desktop/IPU_Test/ipu_test.v Line: 18
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/Patron/Desktop/IPU_Test/ipu_test.v Line: 18
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/Patron/Desktop/IPU_Test/ipu_test.v Line: 18
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/Patron/Desktop/IPU_Test/ipu_test.v Line: 18
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/Patron/Desktop/IPU_Test/ipu_test.v Line: 18
    Warning (13410): Pin "D5M_TRIGGER" is stuck at GND File: C:/Users/Patron/Desktop/IPU_Test/ipu_test.v Line: 32
Info (286030): Timing-Driven Synthesis is running
Info (17049): 41 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 6 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance sdram_pll:clock|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i|general[2].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: RST port on the PLL is not properly connected on instance sdram_pll:clock|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning: OUTCLK port on the PLL is not properly connected on instance sdram_pll:clock|sdram_pll_0002:sdram_pll_inst|altera_pll:altera_pll_i|general[0].gpll. The output clock port on the PLL must be connected. File: c:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altera_pll.v Line: 749
    Info: Must be connected
Warning (21074): Design contains 14 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/Patron/Desktop/IPU_Test/ipu_test.v Line: 10
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/Patron/Desktop/IPU_Test/ipu_test.v Line: 11
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/Patron/Desktop/IPU_Test/ipu_test.v Line: 15
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/Patron/Desktop/IPU_Test/ipu_test.v Line: 21
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/Patron/Desktop/IPU_Test/ipu_test.v Line: 21
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/Patron/Desktop/IPU_Test/ipu_test.v Line: 21
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/Patron/Desktop/IPU_Test/ipu_test.v Line: 21
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/Patron/Desktop/IPU_Test/ipu_test.v Line: 21
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/Patron/Desktop/IPU_Test/ipu_test.v Line: 21
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/Patron/Desktop/IPU_Test/ipu_test.v Line: 21
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/Patron/Desktop/IPU_Test/ipu_test.v Line: 21
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/Patron/Desktop/IPU_Test/ipu_test.v Line: 21
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/Patron/Desktop/IPU_Test/ipu_test.v Line: 21
    Warning (15610): No output dependent on input pin "D5M_STROBE" File: C:/Users/Patron/Desktop/IPU_Test/ipu_test.v Line: 31
Info (21057): Implemented 535 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 34 input pins
    Info (21059): Implemented 14 output pins
    Info (21060): Implemented 1 bidirectional pins
    Info (21061): Implemented 460 logic cells
    Info (21064): Implemented 24 RAM segments
    Info (21065): Implemented 2 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings
    Info: Peak virtual memory: 4868 megabytes
    Info: Processing ended: Sat Apr 30 16:10:56 2022
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:28


