<def f='llvm/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h' l='311' ll='314' type='bool llvm::TargetSubtargetInfo::ignoreCSRForAllocationOrder(const llvm::MachineFunction &amp; MF, unsigned int PhysReg) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetSubtargetInfo.h' l='308'>/// True if the register allocator should use the allocation orders exactly as
  /// written in the tablegen descriptions, false if it should allocate
  /// the specified physical register later if is it callee-saved.</doc>
<use f='llvm/llvm/lib/CodeGen/RegisterClassInfo.cpp' l='119' u='c' c='_ZNK4llvm17RegisterClassInfo7computeEPKNS_19TargetRegisterClassE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMSubtarget.cpp' l='476' c='_ZNK4llvm12ARMSubtarget27ignoreCSRForAllocationOrderERKNS_15MachineFunctionEj'/>
