{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1712690209886 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1712690209886 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr  9 20:16:49 2024 " "Processing started: Tue Apr  9 20:16:49 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1712690209886 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712690209886 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MiniProjetoTreino -c MiniProjetoTreino " "Command: quartus_map --read_settings_files=on --write_settings_files=off MiniProjetoTreino -c MiniProjetoTreino" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712690209886 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1712690210392 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1712690210392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/MARTIM/Desktop/Disciplinas/LSD/Mini-Projeto(Slides)/MiniProjetoTreino/MiniProjetoTreino/Bin7SegDecoder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712690216773 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "C:/Users/MARTIM/Desktop/Disciplinas/LSD/Mini-Projeto(Slides)/MiniProjetoTreino/MiniProjetoTreino/Bin7SegDecoder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712690216773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712690216773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bintobcd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bintobcd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BinToBCD-Behavioral " "Found design unit 1: BinToBCD-Behavioral" {  } { { "BinToBCD.vhd" "" { Text "C:/Users/MARTIM/Desktop/Disciplinas/LSD/Mini-Projeto(Slides)/MiniProjetoTreino/MiniProjetoTreino/BinToBCD.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712690216774 ""} { "Info" "ISGN_ENTITY_NAME" "1 BinToBCD " "Found entity 1: BinToBCD" {  } { { "BinToBCD.vhd" "" { Text "C:/Users/MARTIM/Desktop/Disciplinas/LSD/Mini-Projeto(Slides)/MiniProjetoTreino/MiniProjetoTreino/BinToBCD.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712690216774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712690216774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojtreino.bdf 1 1 " "Found 1 design units, including 1 entities, in source file miniprojtreino.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MiniProjTreino " "Found entity 1: MiniProjTreino" {  } { { "MiniProjTreino.bdf" "" { Schematic "C:/Users/MARTIM/Desktop/Disciplinas/LSD/Mini-Projeto(Slides)/MiniProjetoTreino/MiniProjetoTreino/MiniProjTreino.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712690216776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712690216776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "countermod12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file countermod12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CounterMod12-Behavioral " "Found design unit 1: CounterMod12-Behavioral" {  } { { "CounterMod12.vhd" "" { Text "C:/Users/MARTIM/Desktop/Disciplinas/LSD/Mini-Projeto(Slides)/MiniProjetoTreino/MiniProjetoTreino/CounterMod12.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712690216778 ""} { "Info" "ISGN_ENTITY_NAME" "1 CounterMod12 " "Found entity 1: CounterMod12" {  } { { "CounterMod12.vhd" "" { Text "C:/Users/MARTIM/Desktop/Disciplinas/LSD/Mini-Projeto(Slides)/MiniProjetoTreino/MiniProjetoTreino/CounterMod12.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712690216778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712690216778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pulse_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pulse_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pulse_gen-Behavioral " "Found design unit 1: pulse_gen-Behavioral" {  } { { "pulse_gen.vhd" "" { Text "C:/Users/MARTIM/Desktop/Disciplinas/LSD/Mini-Projeto(Slides)/MiniProjetoTreino/MiniProjetoTreino/pulse_gen.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712690216779 ""} { "Info" "ISGN_ENTITY_NAME" "1 pulse_gen " "Found entity 1: pulse_gen" {  } { { "pulse_gen.vhd" "" { Text "C:/Users/MARTIM/Desktop/Disciplinas/LSD/Mini-Projeto(Slides)/MiniProjetoTreino/MiniProjetoTreino/pulse_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712690216779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712690216779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blink_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file blink_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 blink_gen-Behavioral " "Found design unit 1: blink_gen-Behavioral" {  } { { "blink_gen.vhd" "" { Text "C:/Users/MARTIM/Desktop/Disciplinas/LSD/Mini-Projeto(Slides)/MiniProjetoTreino/MiniProjetoTreino/blink_gen.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712690216780 ""} { "Info" "ISGN_ENTITY_NAME" "1 blink_gen " "Found entity 1: blink_gen" {  } { { "blink_gen.vhd" "" { Text "C:/Users/MARTIM/Desktop/Disciplinas/LSD/Mini-Projeto(Slides)/MiniProjetoTreino/MiniProjetoTreino/blink_gen.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712690216780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712690216780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "miniprojetotreino.vhd 2 1 " "Found 2 design units, including 1 entities, in source file miniprojetotreino.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MiniProjetoTreino-Shell " "Found design unit 1: MiniProjetoTreino-Shell" {  } { { "MiniProjetoTreino.vhd" "" { Text "C:/Users/MARTIM/Desktop/Disciplinas/LSD/Mini-Projeto(Slides)/MiniProjetoTreino/MiniProjetoTreino/MiniProjetoTreino.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712690216782 ""} { "Info" "ISGN_ENTITY_NAME" "1 MiniProjetoTreino " "Found entity 1: MiniProjetoTreino" {  } { { "MiniProjetoTreino.vhd" "" { Text "C:/Users/MARTIM/Desktop/Disciplinas/LSD/Mini-Projeto(Slides)/MiniProjetoTreino/MiniProjetoTreino/MiniProjetoTreino.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712690216782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712690216782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register4Bits-Behavioral " "Found design unit 1: Register4Bits-Behavioral" {  } { { "Register4Bits.vhd" "" { Text "C:/Users/MARTIM/Desktop/Disciplinas/LSD/Mini-Projeto(Slides)/MiniProjetoTreino/MiniProjetoTreino/Register4Bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712690216783 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register4Bits " "Found entity 1: Register4Bits" {  } { { "Register4Bits.vhd" "" { Text "C:/Users/MARTIM/Desktop/Disciplinas/LSD/Mini-Projeto(Slides)/MiniProjetoTreino/MiniProjetoTreino/Register4Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712690216783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712690216783 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MiniProjetoTreino " "Elaborating entity \"MiniProjetoTreino\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1712690216835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "pulse_gen pulse_gen:pulse A:behavioral " "Elaborating entity \"pulse_gen\" using architecture \"A:behavioral\" for hierarchy \"pulse_gen:pulse\"" {  } { { "MiniProjetoTreino.vhd" "pulse" { Text "C:/Users/MARTIM/Desktop/Disciplinas/LSD/Mini-Projeto(Slides)/MiniProjetoTreino/MiniProjetoTreino/MiniProjetoTreino.vhd" 25 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712690216838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "blink_gen blink_gen:blink A:behavioral " "Elaborating entity \"blink_gen\" using architecture \"A:behavioral\" for hierarchy \"blink_gen:blink\"" {  } { { "MiniProjetoTreino.vhd" "blink" { Text "C:/Users/MARTIM/Desktop/Disciplinas/LSD/Mini-Projeto(Slides)/MiniProjetoTreino/MiniProjetoTreino/MiniProjetoTreino.vhd" 37 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712690216839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Register4Bits Register4Bits:reg4Bits A:behavioral " "Elaborating entity \"Register4Bits\" using architecture \"A:behavioral\" for hierarchy \"Register4Bits:reg4Bits\"" {  } { { "MiniProjetoTreino.vhd" "reg4Bits" { Text "C:/Users/MARTIM/Desktop/Disciplinas/LSD/Mini-Projeto(Slides)/MiniProjetoTreino/MiniProjetoTreino/MiniProjetoTreino.vhd" 44 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712690216839 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable Register4Bits.vhd(18) " "VHDL Process Statement warning at Register4Bits.vhd(18): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Register4Bits.vhd" "" { Text "C:/Users/MARTIM/Desktop/Disciplinas/LSD/Mini-Projeto(Slides)/MiniProjetoTreino/MiniProjetoTreino/Register4Bits.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712690216840 "|MiniProjetoTreino|Register4Bits:reg4Bits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "CounterMod12 CounterMod12:counter A:behavioral " "Elaborating entity \"CounterMod12\" using architecture \"A:behavioral\" for hierarchy \"CounterMod12:counter\"" {  } { { "MiniProjetoTreino.vhd" "counter" { Text "C:/Users/MARTIM/Desktop/Disciplinas/LSD/Mini-Projeto(Slides)/MiniProjetoTreino/MiniProjetoTreino/MiniProjetoTreino.vhd" 55 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712690216840 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable CounterMod12.vhd(17) " "VHDL Process Statement warning at CounterMod12.vhd(17): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CounterMod12.vhd" "" { Text "C:/Users/MARTIM/Desktop/Disciplinas/LSD/Mini-Projeto(Slides)/MiniProjetoTreino/MiniProjetoTreino/CounterMod12.vhd" 17 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1712690216841 "|MiniProjetoTreino|CounterMod12:counter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BinToBCD BinToBCD:bin2BCD A:behavioral " "Elaborating entity \"BinToBCD\" using architecture \"A:behavioral\" for hierarchy \"BinToBCD:bin2BCD\"" {  } { { "MiniProjetoTreino.vhd" "bin2BCD" { Text "C:/Users/MARTIM/Desktop/Disciplinas/LSD/Mini-Projeto(Slides)/MiniProjetoTreino/MiniProjetoTreino/MiniProjetoTreino.vhd" 65 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712690216841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Bin7SegDecoder Bin7SegDecoder:bin7Seg1 A:behavioral " "Elaborating entity \"Bin7SegDecoder\" using architecture \"A:behavioral\" for hierarchy \"Bin7SegDecoder:bin7Seg1\"" {  } { { "MiniProjetoTreino.vhd" "bin7Seg1" { Text "C:/Users/MARTIM/Desktop/Disciplinas/LSD/Mini-Projeto(Slides)/MiniProjetoTreino/MiniProjetoTreino/MiniProjetoTreino.vhd" 75 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712690216842 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToBCD:bin2BCD\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToBCD:bin2BCD\|Mod0\"" {  } { { "BinToBCD.vhd" "Mod0" { Text "C:/Users/MARTIM/Desktop/Disciplinas/LSD/Mini-Projeto(Slides)/MiniProjetoTreino/MiniProjetoTreino/BinToBCD.vhd" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1712690217044 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "BinToBCD:bin2BCD\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"BinToBCD:bin2BCD\|Div0\"" {  } { { "BinToBCD.vhd" "Div0" { Text "C:/Users/MARTIM/Desktop/Disciplinas/LSD/Mini-Projeto(Slides)/MiniProjetoTreino/MiniProjetoTreino/BinToBCD.vhd" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1712690217044 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1712690217044 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinToBCD:bin2BCD\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"BinToBCD:bin2BCD\|lpm_divide:Mod0\"" {  } { { "BinToBCD.vhd" "" { Text "C:/Users/MARTIM/Desktop/Disciplinas/LSD/Mini-Projeto(Slides)/MiniProjetoTreino/MiniProjetoTreino/BinToBCD.vhd" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712690217091 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinToBCD:bin2BCD\|lpm_divide:Mod0 " "Instantiated megafunction \"BinToBCD:bin2BCD\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712690217091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712690217091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712690217091 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712690217091 ""}  } { { "BinToBCD.vhd" "" { Text "C:/Users/MARTIM/Desktop/Disciplinas/LSD/Mini-Projeto(Slides)/MiniProjetoTreino/MiniProjetoTreino/BinToBCD.vhd" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712690217091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_i9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_i9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_i9m " "Found entity 1: lpm_divide_i9m" {  } { { "db/lpm_divide_i9m.tdf" "" { Text "C:/Users/MARTIM/Desktop/Disciplinas/LSD/Mini-Projeto(Slides)/MiniProjetoTreino/MiniProjetoTreino/db/lpm_divide_i9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712690217150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712690217150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7kh " "Found entity 1: sign_div_unsign_7kh" {  } { { "db/sign_div_unsign_7kh.tdf" "" { Text "C:/Users/MARTIM/Desktop/Disciplinas/LSD/Mini-Projeto(Slides)/MiniProjetoTreino/MiniProjetoTreino/db/sign_div_unsign_7kh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712690217160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712690217160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_24f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_24f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_24f " "Found entity 1: alt_u_div_24f" {  } { { "db/alt_u_div_24f.tdf" "" { Text "C:/Users/MARTIM/Desktop/Disciplinas/LSD/Mini-Projeto(Slides)/MiniProjetoTreino/MiniProjetoTreino/db/alt_u_div_24f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712690217170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712690217170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/MARTIM/Desktop/Disciplinas/LSD/Mini-Projeto(Slides)/MiniProjetoTreino/MiniProjetoTreino/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712690217205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712690217205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/MARTIM/Desktop/Disciplinas/LSD/Mini-Projeto(Slides)/MiniProjetoTreino/MiniProjetoTreino/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712690217237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712690217237 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BinToBCD:bin2BCD\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"BinToBCD:bin2BCD\|lpm_divide:Div0\"" {  } { { "BinToBCD.vhd" "" { Text "C:/Users/MARTIM/Desktop/Disciplinas/LSD/Mini-Projeto(Slides)/MiniProjetoTreino/MiniProjetoTreino/BinToBCD.vhd" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712690217253 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BinToBCD:bin2BCD\|lpm_divide:Div0 " "Instantiated megafunction \"BinToBCD:bin2BCD\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 4 " "Parameter \"LPM_WIDTHN\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712690217253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712690217253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712690217253 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1712690217253 ""}  } { { "BinToBCD.vhd" "" { Text "C:/Users/MARTIM/Desktop/Disciplinas/LSD/Mini-Projeto(Slides)/MiniProjetoTreino/MiniProjetoTreino/BinToBCD.vhd" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1712690217253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fhm " "Found entity 1: lpm_divide_fhm" {  } { { "db/lpm_divide_fhm.tdf" "" { Text "C:/Users/MARTIM/Desktop/Disciplinas/LSD/Mini-Projeto(Slides)/MiniProjetoTreino/MiniProjetoTreino/db/lpm_divide_fhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1712690217281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1712690217281 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "MiniProjetoTreino.vhd" "" { Text "C:/Users/MARTIM/Desktop/Disciplinas/LSD/Mini-Projeto(Slides)/MiniProjetoTreino/MiniProjetoTreino/MiniProjetoTreino.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1712690217447 "|MiniProjetoTreino|HEX1[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1712690217447 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1712690217505 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1712690218164 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1712690218164 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "143 " "Implemented 143 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1712690218597 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1712690218597 ""} { "Info" "ICUT_CUT_TM_LCELLS" "123 " "Implemented 123 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1712690218597 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1712690218597 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4821 " "Peak virtual memory: 4821 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712690218613 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr  9 20:16:58 2024 " "Processing ended: Tue Apr  9 20:16:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712690218613 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712690218613 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712690218613 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1712690218613 ""}
