0.7
2020.2
Apr 18 2022
15:53:03
/home/aditya/vivado_projects/clock_gen_udemy_sv_3/clock_gen_udemy_sv_3.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,uvm,,,,,,
/home/aditya/vivado_projects/clock_gen_udemy_sv_3/clock_gen_udemy_sv_3.srcs/sim_1/new/tb.sv,1661578547,systemVerilog,,,,tb,,uvm,,,,,,
