verilog work "clock_divider.v"
verilog work "counter.v"
