Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Thu Jul 16 13:14:50 2015
| Host              : headlight-pc running 64-bit Ubuntu 12.04.5 LTS
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design            : design_1_wrapper
| Device            : 7z030-fbg676
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.949        0.000                      0                65083        0.015        0.000                      0                64850        0.264        0.000                       0                 35859  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                      ------------         ----------      --------------
channel_x_clk_p                                            {0.000 10.416}       20.833          48.001          
  rx_mmcmout_x1                                            {0.000 10.416}       20.833          48.001          
  rx_mmcmout_xs                                            {0.000 1.488}        2.976           336.005         
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK      {0.000 15.000}       30.000          33.333          
  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}       60.000          16.667          
design_1_i/clk_wiz_0/inst/clk_in1                          {0.000 2.500}        5.000           200.000         
  clk_out1_design_1_clk_wiz_0_0                            {0.000 8.333}        16.667          60.000          
  clk_out2_design_1_clk_wiz_0_0                            {0.000 8.333}        16.667          60.000          
  clkfbout_design_1_clk_wiz_0_0                            {0.000 12.500}       25.000          40.000          
refclkin_clk_p                                             {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
channel_x_clk_p                                                                                                                                                                                             19.584        0.000                       0                     1  
  rx_mmcmout_x1                                                  4.731        0.000                      0                51146        0.015        0.000                      0                51020        9.506        0.000                       0                 28591  
  rx_mmcmout_xs                                                                                                                                                                                              1.376        0.000                       0                    56  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK           25.265        0.000                      0                  925        0.048        0.000                      0                  925       14.090        0.000                       0                   464  
  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       59.306        0.000                      0                    1        0.210        0.000                      0                    1       29.650        0.000                       0                     2  
design_1_i/clk_wiz_0/inst/clk_in1                                                                                                                                                                            3.751        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0                                  3.949        0.000                      0                10048        0.020        0.000                      0                 9982        7.553        0.000                       0                  5296  
  clk_out2_design_1_clk_wiz_0_0                                  8.219        0.000                      0                 2158        0.023        0.000                      0                 2146        7.553        0.000                       0                  1116  
  clkfbout_design_1_clk_wiz_0_0                                 17.145        0.000                      0                  554        0.054        0.000                      0                  554       11.720        0.000                       0                   330  
refclkin_clk_p                                                                                                                                                                                               0.264        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                               To Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                               --------                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         57.836        0.000                      0                   18       30.127        0.000                      0                   18  
clk_out2_design_1_clk_wiz_0_0                            clk_out1_design_1_clk_wiz_0_0                                 15.056        0.000                      0                   15                                                                        
clk_out1_design_1_clk_wiz_0_0                            clk_out2_design_1_clk_wiz_0_0                                 15.089        0.000                      0                   14                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                             From Clock                                             To Clock                                                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                             ----------                                             --------                                                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                      dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       25.460        0.000                      0                   98        0.312        0.000                      0                   98  
**async_default**                                      rx_mmcmout_x1                                          rx_mmcmout_x1                                               17.707        0.000                      0                  106        0.304        0.000                      0                  106  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  channel_x_clk_p
  To Clock:  channel_x_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       19.584ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         channel_x_clk_p
Waveform:           { 0 10.4165 }
Period:             20.833
Sources:            { channel_x_clk_p }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                                                                                       
Min Period  n/a     MMCME2_ADV/CLKIN1  n/a            1.249     20.833  19.584  MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKIN1  
Max Period  n/a     MMCME2_ADV/CLKIN1  n/a            100.000   20.833  79.167  MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  rx_mmcmout_x1
  To Clock:  rx_mmcmout_x1

Setup :            0  Failing Endpoints,  Worst Slack        4.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.506ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.731ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (rx_mmcmout_x1 rise@20.833ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        16.056ns  (logic 0.510ns (3.176%)  route 15.546ns (96.824%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.891ns = ( 19.942 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.400ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       1.397    -1.400    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X33Y98                                                      r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.246    -1.154 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/Q
                         net (fo=397, routed)        14.467    13.313    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/s_daddr_o[4]
    SLICE_X97Y73         LUT6 (Prop_lut6_I0_O)        0.158    13.471 f  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state[3]_i_5__15/O
                         net (fo=1, routed)           0.457    13.928    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/n_0_current_state[3]_i_5__15
    SLICE_X97Y73         LUT4 (Prop_lut4_I2_O)        0.053    13.981 f  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state[3]_i_4__15/O
                         net (fo=3, routed)           0.622    14.603    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/reg_ce
    SLICE_X96Y73         LUT6 (Prop_lut6_I2_O)        0.053    14.656 r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state[0]_i_1__16/O
                         net (fo=1, routed)           0.000    14.656    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/next_state[0]
    SLICE_X96Y73         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     20.833    20.833 r  
    AC23                                              0.000    20.833 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    20.833    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    21.663 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    21.663    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    22.387 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    23.602    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    16.580 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    18.497    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    18.610 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       1.332    19.942    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/I1
    SLICE_X96Y73                                                      r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state_reg[0]/C
                         clock pessimism             -0.564    19.378    
                         clock uncertainty           -0.063    19.316    
    SLICE_X96Y73         FDRE (Setup_fdre_C_D)        0.071    19.387    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         19.387    
                         arrival time                         -14.656    
  -------------------------------------------------------------------
                         slack                                  4.731    

Slack (MET) :             4.735ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (rx_mmcmout_x1 rise@20.833ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        16.053ns  (logic 0.510ns (3.177%)  route 15.543ns (96.823%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.891ns = ( 19.942 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.400ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       1.397    -1.400    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X33Y98                                                      r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.246    -1.154 f  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/Q
                         net (fo=397, routed)        14.467    13.313    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/s_daddr_o[4]
    SLICE_X97Y73         LUT6 (Prop_lut6_I0_O)        0.158    13.471 r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state[3]_i_5__15/O
                         net (fo=1, routed)           0.457    13.928    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/n_0_current_state[3]_i_5__15
    SLICE_X97Y73         LUT4 (Prop_lut4_I2_O)        0.053    13.981 r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state[3]_i_4__15/O
                         net (fo=3, routed)           0.619    14.600    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/reg_ce
    SLICE_X96Y73         LUT4 (Prop_lut4_I1_O)        0.053    14.653 r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state[1]_i_1__16/O
                         net (fo=1, routed)           0.000    14.653    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/next_state[1]
    SLICE_X96Y73         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     20.833    20.833 r  
    AC23                                              0.000    20.833 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    20.833    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    21.663 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    21.663    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    22.387 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    23.602    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    16.580 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    18.497    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    18.610 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       1.332    19.942    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/I1
    SLICE_X96Y73                                                      r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state_reg[1]/C
                         clock pessimism             -0.564    19.378    
                         clock uncertainty           -0.063    19.316    
    SLICE_X96Y73         FDRE (Setup_fdre_C_D)        0.072    19.388    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         19.388    
                         arrival time                         -14.653    
  -------------------------------------------------------------------
                         slack                                  4.735    

Slack (MET) :             4.812ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (rx_mmcmout_x1 rise@20.833ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        15.937ns  (logic 0.510ns (3.200%)  route 15.427ns (96.800%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.893ns = ( 19.940 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.400ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       1.397    -1.400    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X33Y98                                                      r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.246    -1.154 f  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/Q
                         net (fo=397, routed)        14.240    13.087    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/s_daddr_o[4]
    SLICE_X96Y76         LUT6 (Prop_lut6_I0_O)        0.158    13.245 f  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/current_state[3]_i_5__26/O
                         net (fo=1, routed)           0.457    13.702    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/n_0_current_state[3]_i_5__26
    SLICE_X96Y76         LUT4 (Prop_lut4_I2_O)        0.053    13.755 f  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/current_state[3]_i_4__26/O
                         net (fo=3, routed)           0.729    14.484    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/reg_ce
    SLICE_X94Y75         LUT6 (Prop_lut6_I2_O)        0.053    14.537 r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/current_state[0]_i_1__27/O
                         net (fo=1, routed)           0.000    14.537    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/next_state[0]
    SLICE_X94Y75         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     20.833    20.833 r  
    AC23                                              0.000    20.833 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    20.833    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    21.663 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    21.663    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    22.387 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    23.602    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    16.580 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    18.497    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    18.610 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       1.330    19.940    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/I1
    SLICE_X94Y75                                                      r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/current_state_reg[0]/C
                         clock pessimism             -0.564    19.376    
                         clock uncertainty           -0.063    19.314    
    SLICE_X94Y75         FDRE (Setup_fdre_C_D)        0.035    19.349    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         19.349    
                         arrival time                         -14.537    
  -------------------------------------------------------------------
                         slack                                  4.812    

Slack (MET) :             4.929ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (rx_mmcmout_x1 rise@20.833ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        15.822ns  (logic 0.510ns (3.223%)  route 15.312ns (96.777%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.890ns = ( 19.943 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.400ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       1.397    -1.400    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X33Y98                                                      r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.246    -1.154 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/Q
                         net (fo=397, routed)        14.422    13.268    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/s_daddr_o[4]
    SLICE_X95Y73         LUT6 (Prop_lut6_I0_O)        0.158    13.426 r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/current_state[3]_i_5__27/O
                         net (fo=1, routed)           0.457    13.883    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/n_0_current_state[3]_i_5__27
    SLICE_X95Y73         LUT4 (Prop_lut4_I2_O)        0.053    13.936 r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/current_state[3]_i_4__27/O
                         net (fo=3, routed)           0.434    14.369    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/reg_ce
    SLICE_X98Y73         LUT6 (Prop_lut6_I5_O)        0.053    14.422 r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/current_state[3]_i_1__28/O
                         net (fo=1, routed)           0.000    14.422    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/next_state[3]
    SLICE_X98Y73         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     20.833    20.833 r  
    AC23                                              0.000    20.833 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    20.833    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    21.663 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    21.663    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    22.387 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    23.602    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    16.580 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    18.497    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    18.610 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       1.333    19.943    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/I1
    SLICE_X98Y73                                                      r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/current_state_reg[3]/C
                         clock pessimism             -0.564    19.379    
                         clock uncertainty           -0.063    19.317    
    SLICE_X98Y73         FDRE (Setup_fdre_C_D)        0.035    19.352    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         19.352    
                         arrival time                         -14.422    
  -------------------------------------------------------------------
                         slack                                  4.929    

Slack (MET) :             4.978ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (rx_mmcmout_x1 rise@20.833ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        15.811ns  (logic 0.510ns (3.226%)  route 15.301ns (96.774%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.891ns = ( 19.942 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.400ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       1.397    -1.400    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X33Y98                                                      r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.246    -1.154 f  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/Q
                         net (fo=397, routed)        14.467    13.313    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/s_daddr_o[4]
    SLICE_X97Y73         LUT6 (Prop_lut6_I0_O)        0.158    13.471 r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state[3]_i_5__15/O
                         net (fo=1, routed)           0.457    13.928    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/n_0_current_state[3]_i_5__15
    SLICE_X97Y73         LUT4 (Prop_lut4_I2_O)        0.053    13.981 r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state[3]_i_4__15/O
                         net (fo=3, routed)           0.377    14.358    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/reg_ce
    SLICE_X96Y73         LUT6 (Prop_lut6_I5_O)        0.053    14.411 r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state[3]_i_1__16/O
                         net (fo=1, routed)           0.000    14.411    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/next_state[3]
    SLICE_X96Y73         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     20.833    20.833 r  
    AC23                                              0.000    20.833 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    20.833    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    21.663 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    21.663    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    22.387 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    23.602    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    16.580 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    18.497    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    18.610 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       1.332    19.942    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/I1
    SLICE_X96Y73                                                      r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state_reg[3]/C
                         clock pessimism             -0.564    19.378    
                         clock uncertainty           -0.063    19.316    
    SLICE_X96Y73         FDRE (Setup_fdre_C_D)        0.073    19.389    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         19.389    
                         arrival time                         -14.411    
  -------------------------------------------------------------------
                         slack                                  4.978    

Slack (MET) :             5.064ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/current_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (rx_mmcmout_x1 rise@20.833ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        15.684ns  (logic 0.510ns (3.252%)  route 15.174ns (96.748%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.893ns = ( 19.940 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.400ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       1.397    -1.400    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X33Y98                                                      r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.246    -1.154 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/Q
                         net (fo=397, routed)        14.240    13.087    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/s_daddr_o[4]
    SLICE_X96Y76         LUT6 (Prop_lut6_I0_O)        0.158    13.245 r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/current_state[3]_i_5__26/O
                         net (fo=1, routed)           0.457    13.702    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/n_0_current_state[3]_i_5__26
    SLICE_X96Y76         LUT4 (Prop_lut4_I2_O)        0.053    13.755 r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/current_state[3]_i_4__26/O
                         net (fo=3, routed)           0.477    14.231    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/reg_ce
    SLICE_X94Y75         LUT6 (Prop_lut6_I5_O)        0.053    14.284 r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/current_state[3]_i_1__27/O
                         net (fo=1, routed)           0.000    14.284    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/next_state[3]
    SLICE_X94Y75         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     20.833    20.833 r  
    AC23                                              0.000    20.833 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    20.833    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    21.663 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    21.663    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    22.387 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    23.602    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    16.580 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    18.497    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    18.610 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       1.330    19.940    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/I1
    SLICE_X94Y75                                                      r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/current_state_reg[3]/C
                         clock pessimism             -0.564    19.376    
                         clock uncertainty           -0.063    19.314    
    SLICE_X94Y75         FDRE (Setup_fdre_C_D)        0.035    19.349    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/current_state_reg[3]
  -------------------------------------------------------------------
                         required time                         19.349    
                         arrival time                         -14.284    
  -------------------------------------------------------------------
                         slack                                  5.064    

Slack (MET) :             5.101ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (rx_mmcmout_x1 rise@20.833ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        15.650ns  (logic 0.510ns (3.259%)  route 15.140ns (96.741%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.890ns = ( 19.943 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.400ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       1.397    -1.400    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X33Y98                                                      r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.246    -1.154 f  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/Q
                         net (fo=397, routed)        14.422    13.268    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/s_daddr_o[4]
    SLICE_X95Y73         LUT6 (Prop_lut6_I0_O)        0.158    13.426 f  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/current_state[3]_i_5__27/O
                         net (fo=1, routed)           0.457    13.883    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/n_0_current_state[3]_i_5__27
    SLICE_X95Y73         LUT4 (Prop_lut4_I2_O)        0.053    13.936 f  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/current_state[3]_i_4__27/O
                         net (fo=3, routed)           0.262    14.197    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/reg_ce
    SLICE_X98Y73         LUT6 (Prop_lut6_I2_O)        0.053    14.250 r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/current_state[0]_i_1__28/O
                         net (fo=1, routed)           0.000    14.250    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/next_state[0]
    SLICE_X98Y73         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     20.833    20.833 r  
    AC23                                              0.000    20.833 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    20.833    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    21.663 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    21.663    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    22.387 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    23.602    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    16.580 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    18.497    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    18.610 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       1.333    19.943    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/I1
    SLICE_X98Y73                                                      r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/current_state_reg[0]/C
                         clock pessimism             -0.564    19.379    
                         clock uncertainty           -0.063    19.317    
    SLICE_X98Y73         FDRE (Setup_fdre_C_D)        0.035    19.352    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         19.352    
                         arrival time                         -14.250    
  -------------------------------------------------------------------
                         slack                                  5.101    

Slack (MET) :             5.103ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (rx_mmcmout_x1 rise@20.833ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        15.647ns  (logic 0.510ns (3.259%)  route 15.137ns (96.741%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.890ns = ( 19.943 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.400ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       1.397    -1.400    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X33Y98                                                      r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.246    -1.154 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/Q
                         net (fo=397, routed)        14.422    13.268    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/s_daddr_o[4]
    SLICE_X95Y73         LUT6 (Prop_lut6_I0_O)        0.158    13.426 r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/current_state[3]_i_5__27/O
                         net (fo=1, routed)           0.457    13.883    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/n_0_current_state[3]_i_5__27
    SLICE_X95Y73         LUT4 (Prop_lut4_I2_O)        0.053    13.936 r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/current_state[3]_i_4__27/O
                         net (fo=3, routed)           0.259    14.194    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/reg_ce
    SLICE_X98Y73         LUT4 (Prop_lut4_I1_O)        0.053    14.247 r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/current_state[1]_i_1__28/O
                         net (fo=1, routed)           0.000    14.247    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/next_state[1]
    SLICE_X98Y73         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     20.833    20.833 r  
    AC23                                              0.000    20.833 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    20.833    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    21.663 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    21.663    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    22.387 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    23.602    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    16.580 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    18.497    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    18.610 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       1.333    19.943    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/I1
    SLICE_X98Y73                                                      r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/current_state_reg[1]/C
                         clock pessimism             -0.564    19.379    
                         clock uncertainty           -0.063    19.317    
    SLICE_X98Y73         FDRE (Setup_fdre_C_D)        0.034    19.351    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         19.351    
                         arrival time                         -14.247    
  -------------------------------------------------------------------
                         slack                                  5.103    

Slack (MET) :             5.123ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (rx_mmcmout_x1 rise@20.833ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        15.625ns  (logic 0.510ns (3.264%)  route 15.115ns (96.736%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.893ns = ( 19.940 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.400ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       1.397    -1.400    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X33Y98                                                      r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.246    -1.154 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/Q
                         net (fo=397, routed)        14.240    13.087    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/s_daddr_o[4]
    SLICE_X96Y76         LUT6 (Prop_lut6_I0_O)        0.158    13.245 r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/current_state[3]_i_5__26/O
                         net (fo=1, routed)           0.457    13.702    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/n_0_current_state[3]_i_5__26
    SLICE_X96Y76         LUT4 (Prop_lut4_I2_O)        0.053    13.755 r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/current_state[3]_i_4__26/O
                         net (fo=3, routed)           0.417    14.172    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/reg_ce
    SLICE_X94Y75         LUT4 (Prop_lut4_I1_O)        0.053    14.225 r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/current_state[1]_i_1__27/O
                         net (fo=1, routed)           0.000    14.225    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/next_state[1]
    SLICE_X94Y75         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     20.833    20.833 r  
    AC23                                              0.000    20.833 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    20.833    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    21.663 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    21.663    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    22.387 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    23.602    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    16.580 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    18.497    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    18.610 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       1.330    19.940    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/I1
    SLICE_X94Y75                                                      r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/current_state_reg[1]/C
                         clock pessimism             -0.564    19.376    
                         clock uncertainty           -0.063    19.314    
    SLICE_X94Y75         FDRE (Setup_fdre_C_D)        0.034    19.348    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         19.348    
                         arrival time                         -14.225    
  -------------------------------------------------------------------
                         slack                                  5.123    

Slack (MET) :             5.225ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (rx_mmcmout_x1 rise@20.833ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        15.565ns  (logic 0.510ns (3.277%)  route 15.055ns (96.723%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.887ns = ( 19.946 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.400ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       1.397    -1.400    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X33Y98                                                      r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y98         FDRE (Prop_fdre_C_Q)         0.246    -1.154 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[4]/Q
                         net (fo=397, routed)        14.037    12.884    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/s_daddr_o[4]
    SLICE_X102Y70        LUT6 (Prop_lut6_I0_O)        0.158    13.042 f  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/current_state[3]_i_5__12/O
                         net (fo=1, routed)           0.457    13.499    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/n_0_current_state[3]_i_5__12
    SLICE_X102Y70        LUT4 (Prop_lut4_I2_O)        0.053    13.552 f  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/current_state[3]_i_4__12/O
                         net (fo=3, routed)           0.561    14.113    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/reg_ce
    SLICE_X100Y70        LUT6 (Prop_lut6_I2_O)        0.053    14.166 r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/current_state[0]_i_1__13/O
                         net (fo=1, routed)           0.000    14.166    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/next_state[0]
    SLICE_X100Y70        FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     20.833    20.833 r  
    AC23                                              0.000    20.833 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    20.833    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    21.663 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    21.663    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    22.387 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    23.602    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    16.580 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    18.497    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    18.610 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       1.336    19.946    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/I18
    SLICE_X100Y70                                                     r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/current_state_reg[0]/C
                         clock pessimism             -0.564    19.382    
                         clock uncertainty           -0.063    19.320    
    SLICE_X100Y70        FDRE (Setup_fdre_C_D)        0.071    19.391    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         19.391    
                         arrival time                         -14.166    
  -------------------------------------------------------------------
                         slack                                  5.225    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/shadow_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/serial_dout_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.100ns (31.199%)  route 0.221ns (68.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    -0.129ns
    Clock Pessimism Removal (CPR):    -0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       0.547    -0.129    u_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/I1
    SLICE_X43Y54                                                      r  u_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/shadow_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y54         FDRE (Prop_fdre_C_Q)         0.100    -0.029 r  u_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/shadow_reg[0]/Q
                         net (fo=1, routed)           0.221     0.192    u_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/n_0_shadow_reg[0]
    SLICE_X43Y49         FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/serial_dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       0.821     0.019    u_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/I1
    SLICE_X43Y49                                                      r  u_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/serial_dout_reg/C
                         clock pessimism              0.118     0.137    
    SLICE_X43Y49         FDRE (Hold_fdre_C_D)         0.040     0.177    u_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/serial_dout_reg
  -------------------------------------------------------------------
                         required time                         -0.177    
                         arrival time                           0.192    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shadow_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/serial_dout_reg/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.223%)  route 0.149ns (59.777%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.076ns
    Source Clock Delay      (SCD):    -0.152ns
    Clock Pessimism Removal (CPR):    -0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       0.524    -0.152    u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/I1
    SLICE_X59Y137                                                     r  u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shadow_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y137        FDRE (Prop_fdre_C_Q)         0.100    -0.052 r  u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/shadow_reg[0]/Q
                         net (fo=1, routed)           0.149     0.097    u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/n_0_shadow_reg[0]
    SLICE_X57Y136        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/serial_dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       0.726    -0.076    u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/I1
    SLICE_X57Y136                                                     r  u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/serial_dout_reg/C
                         clock pessimism              0.118     0.042    
    SLICE_X57Y136        FDRE (Hold_fdre_C_D)         0.040     0.082    u_ila_1/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/serial_dout_reg
  -------------------------------------------------------------------
                         required time                         -0.082    
                         arrival time                           0.097    
  -------------------------------------------------------------------
                         slack                                  0.015    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/shadow_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/shadow_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.128ns (47.021%)  route 0.144ns (52.979%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.010ns
    Source Clock Delay      (SCD):    -0.082ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       0.594    -0.082    u_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/I1
    SLICE_X59Y46                                                      r  u_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/shadow_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y46         FDRE (Prop_fdre_C_Q)         0.100     0.018 r  u_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/shadow_reg[2]/Q
                         net (fo=1, routed)           0.144     0.162    u_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/n_0_shadow_reg[2]
    SLICE_X57Y46         LUT6 (Prop_lut6_I3_O)        0.028     0.190 r  u_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/shadow[1]_i_1__110/O
                         net (fo=1, routed)           0.000     0.190    u_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/n_0_shadow[1]_i_1__110
    SLICE_X57Y46         FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/shadow_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       0.812     0.010    u_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/I1
    SLICE_X57Y46                                                      r  u_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/shadow_reg[1]/C
                         clock pessimism              0.098     0.108    
    SLICE_X57Y46         FDRE (Hold_fdre_C_D)         0.060     0.168    u_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/shadow_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.168    
                         arrival time                           0.190    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.316%)  route 0.174ns (57.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.053ns
    Source Clock Delay      (SCD):    -0.142ns
    Clock Pessimism Removal (CPR):    -0.126ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       0.534    -0.142    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X41Y100                                                     r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y100        FDRE (Prop_fdre_C_Q)         0.100    -0.042 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_do_reg[10]/Q
                         net (fo=1, routed)           0.174     0.133    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_reg_do_reg[10]
    SLICE_X43Y99         LUT3 (Prop_lut3_I0_O)        0.028     0.161 r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r[10]_i_1/O
                         net (fo=1, routed)           0.000     0.161    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/n_0_G_1PIPE_IFACE.s_do_r[10]_i_1
    SLICE_X43Y99         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       0.749    -0.053    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X43Y99                                                      r  u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[10]/C
                         clock pessimism              0.126     0.073    
    SLICE_X43Y99         FDRE (Hold_fdre_C_D)         0.061     0.134    u_ila_2/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_do_r_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.134    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/parallel_dout_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/parallel_dout_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.100ns (37.820%)  route 0.164ns (62.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.012ns
    Source Clock Delay      (SCD):    -0.086ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       0.590    -0.086    u_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/I3
    SLICE_X57Y7                                                       r  u_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/parallel_dout_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y7          FDRE (Prop_fdre_C_Q)         0.100     0.014 r  u_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/parallel_dout_reg[5]/Q
                         net (fo=2, routed)           0.164     0.178    u_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/slaveRegDo_muConfig[4135]_40[5]
    SLICE_X58Y6          FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/parallel_dout_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       0.814     0.012    u_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/I3
    SLICE_X58Y6                                                       r  u_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/parallel_dout_reg[4]/C
                         clock pessimism              0.098     0.110    
    SLICE_X58Y6          FDRE (Hold_fdre_C_D)         0.040     0.150    u_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/parallel_dout_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.150    
                         arrival time                           0.178    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/parallel_dout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/parallel_dout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.431%)  route 0.160ns (61.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.012ns
    Source Clock Delay      (SCD):    -0.086ns
    Clock Pessimism Removal (CPR):    -0.098ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       0.590    -0.086    u_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/I3
    SLICE_X57Y7                                                       r  u_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/parallel_dout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y7          FDRE (Prop_fdre_C_Q)         0.100     0.014 r  u_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/parallel_dout_reg[2]/Q
                         net (fo=2, routed)           0.160     0.174    u_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/slaveRegDo_muConfig[4135]_40[2]
    SLICE_X58Y6          FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/parallel_dout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       0.814     0.012    u_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/I3
    SLICE_X58Y6                                                       r  u_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/parallel_dout_reg[1]/C
                         clock pessimism              0.098     0.110    
    SLICE_X58Y6          FDRE (Hold_fdre_C_D)         0.032     0.142    u_ila_3/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/parallel_dout_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.142    
                         arrival time                           0.174    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.100ns (36.560%)  route 0.174ns (63.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.072ns
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    -0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       0.526    -0.150    u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X59Y109                                                     r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y109        FDRE (Prop_fdre_C_Q)         0.100    -0.050 r  u_ila_1/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_di_r_reg[11]/Q
                         net (fo=58, routed)          0.174     0.124    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/s_di_o[11]
    SLICE_X56Y109        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       0.730    -0.072    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/I11
    SLICE_X56Y109                                                     r  u_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]/C
                         clock pessimism              0.118     0.046    
    SLICE_X56Y109        FDRE (Hold_fdre_C_D)         0.038     0.084    u_ila_1/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.084    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.940%)  route 0.209ns (62.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.235ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.020ns
    Source Clock Delay      (SCD):    -0.097ns
    Clock Pessimism Removal (CPR):    -0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       0.579    -0.097    u_ila_3/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/I12
    SLICE_X31Y51                                                      r  u_ila_3/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y51         FDRE (Prop_fdre_C_Q)         0.100     0.003 r  u_ila_3/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[9]/Q
                         net (fo=1, routed)           0.209     0.212    u_ila_3/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/n_0_shadow_reg[9]
    SLICE_X33Y49         LUT6 (Prop_lut6_I3_O)        0.028     0.240 r  u_ila_3/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow[8]_i_1__0/O
                         net (fo=1, routed)           0.000     0.240    u_ila_3/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/n_0_shadow[8]_i_1__0
    SLICE_X33Y49         FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       0.822     0.020    u_ila_3/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/I12
    SLICE_X33Y49                                                      r  u_ila_3/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[8]/C
                         clock pessimism              0.118     0.138    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.061     0.199    u_ila_3/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/shadow_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.199    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.890%)  route 0.239ns (65.110%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    -0.127ns
    Clock Pessimism Removal (CPR):    -0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       0.549    -0.127    u_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/I1
    SLICE_X39Y50                                                      r  u_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y50         FDRE (Prop_fdre_C_Q)         0.100    -0.027 r  u_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow_reg[8]/Q
                         net (fo=1, routed)           0.239     0.212    u_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/n_0_shadow_reg[8]
    SLICE_X39Y49         LUT6 (Prop_lut6_I3_O)        0.028     0.240 r  u_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow[7]_i_1__106/O
                         net (fo=1, routed)           0.000     0.240    u_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/n_0_shadow[7]_i_1__106
    SLICE_X39Y49         FDRE                                         r  u_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       0.821     0.019    u_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/I1
    SLICE_X39Y49                                                      r  u_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow_reg[7]/C
                         clock pessimism              0.118     0.137    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.060     0.197    u_ila_3/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/shadow_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.197    
                         arrival time                           0.240    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shadow_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shadow_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             rx_mmcmout_x1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.931%)  route 0.170ns (57.069%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.076ns
    Source Clock Delay      (SCD):    -0.150ns
    Clock Pessimism Removal (CPR):    -0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       0.526    -0.150    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/I19
    SLICE_X57Y74                                                      r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shadow_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDRE (Prop_fdre_C_Q)         0.100    -0.050 r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shadow_reg[9]/Q
                         net (fo=1, routed)           0.170     0.120    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/n_0_shadow_reg[9]
    SLICE_X59Y74         LUT6 (Prop_lut6_I3_O)        0.028     0.148 r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shadow[8]_i_1__20/O
                         net (fo=1, routed)           0.000     0.148    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/n_0_shadow[8]_i_1__20
    SLICE_X59Y74         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shadow_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       0.726    -0.076    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/I19
    SLICE_X59Y74                                                      r  u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shadow_reg[8]/C
                         clock pessimism              0.118     0.042    
    SLICE_X59Y74         FDRE (Hold_fdre_C_D)         0.061     0.103    u_ila_2/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shadow_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.103    
                         arrival time                           0.148    
  -------------------------------------------------------------------
                         slack                                  0.045    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_mmcmout_x1
Waveform:           { 0 10.4165 }
Period:             20.833
Sources:            { design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT }

Check Type        Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                                                                                                                              
Min Period        n/a     RAMB18E1/CLKARDCLK   n/a            2.495     20.833  18.338   RAMB18_X5Y40     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK   n/a            2.495     20.833  18.338   RAMB18_X5Y40     u_ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK   n/a            2.495     20.833  18.338   RAMB18_X2Y40     u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK   n/a            2.495     20.833  18.338   RAMB36_X3Y13     u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK   n/a            2.495     20.833  18.338   RAMB18_X1Y4      u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK   n/a            2.495     20.833  18.338   RAMB36_X1Y3      u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK   n/a            2.495     20.833  18.338   RAMB36_X0Y3      u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK   n/a            2.495     20.833  18.338   RAMB36_X1Y1      u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK   n/a            2.495     20.833  18.338   RAMB36_X2Y1      u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK   n/a            2.495     20.833  18.338   RAMB36_X0Y1      u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK  
Max Period        n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   20.833  79.167   MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBIN                                                                                                                                        
Max Period        n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   20.833  192.527  MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT                                                                                                                                       
Low Pulse Width   Slow    RAMD64E/CLK          n/a            0.910     10.416  9.506    SLICE_X38Y117    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMA/CLK                                                                                                                                                           
Low Pulse Width   Slow    RAMD64E/CLK          n/a            0.910     10.416  9.506    SLICE_X38Y117    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMB/CLK                                                                                                                                                           
Low Pulse Width   Slow    RAMD64E/CLK          n/a            0.910     10.416  9.506    SLICE_X38Y117    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMC/CLK                                                                                                                                                           
Low Pulse Width   Slow    RAMD64E/CLK          n/a            0.910     10.416  9.506    SLICE_X38Y117    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_12_14/RAMD/CLK                                                                                                                                                           
Low Pulse Width   Slow    RAMD64E/CLK          n/a            0.910     10.416  9.506    SLICE_X32Y117    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/RAMA/CLK                                                                                                                                                             
Low Pulse Width   Slow    RAMD64E/CLK          n/a            0.910     10.416  9.506    SLICE_X32Y117    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/RAMB/CLK                                                                                                                                                             
Low Pulse Width   Slow    RAMD64E/CLK          n/a            0.910     10.416  9.506    SLICE_X32Y117    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/RAMC/CLK                                                                                                                                                             
Low Pulse Width   Slow    RAMD64E/CLK          n/a            0.910     10.416  9.506    SLICE_X32Y117    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/RAMD/CLK                                                                                                                                                             
Low Pulse Width   Slow    RAMD64E/CLK          n/a            0.910     10.416  9.506    SLICE_X36Y117    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_12_14/RAMA/CLK                                                                                                                                                         
Low Pulse Width   Slow    RAMD64E/CLK          n/a            0.910     10.416  9.506    SLICE_X36Y117    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_12_14/RAMB/CLK                                                                                                                                                         
High Pulse Width  Fast    RAMD64E/CLK          n/a            0.910     10.416  9.506    SLICE_X88Y111    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMA/CLK                                                                                                                                                             
High Pulse Width  Fast    RAMD64E/CLK          n/a            0.910     10.416  9.506    SLICE_X88Y111    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMB/CLK                                                                                                                                                             
High Pulse Width  Fast    RAMD64E/CLK          n/a            0.910     10.416  9.506    SLICE_X88Y111    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMC/CLK                                                                                                                                                             
High Pulse Width  Fast    RAMD64E/CLK          n/a            0.910     10.416  9.506    SLICE_X88Y111    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2/RAMD/CLK                                                                                                                                                             
High Pulse Width  Slow    RAMD64E/CLK          n/a            0.910     10.416  9.506    SLICE_X88Y114    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMA/CLK                                                                                                                                                           
High Pulse Width  Fast    RAMD64E/CLK          n/a            0.910     10.416  9.506    SLICE_X88Y114    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMA/CLK                                                                                                                                                           
High Pulse Width  Slow    RAMD64E/CLK          n/a            0.910     10.416  9.506    SLICE_X88Y114    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMB/CLK                                                                                                                                                           
High Pulse Width  Fast    RAMD64E/CLK          n/a            0.910     10.416  9.506    SLICE_X88Y114    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMB/CLK                                                                                                                                                           
High Pulse Width  Slow    RAMD64E/CLK          n/a            0.910     10.416  9.506    SLICE_X88Y114    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMC/CLK                                                                                                                                                           
High Pulse Width  Fast    RAMD64E/CLK          n/a            0.910     10.416  9.506    SLICE_X88Y114    u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_15_17/RAMC/CLK                                                                                                                                                           



---------------------------------------------------------------------------------------------------
From Clock:  rx_mmcmout_xs
  To Clock:  rx_mmcmout_xs

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.376ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_mmcmout_xs
Waveform:           { 0 1.48807 }
Period:             2.976
Sources:            { design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                          
Min Period  n/a     BUFG/I              n/a            1.600     2.976   1.376    BUFGCTRL_X0Y1    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_xn/I              
Min Period  n/a     ISERDESE2/CLK       n/a            1.249     2.976   1.727    ILOGIC_X0Y72     design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/iserdes_cm/CLK           
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249     2.976   1.727    ILOGIC_X0Y72     design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/iserdes_cm/CLKB          
Min Period  n/a     ISERDESE2/CLK       n/a            1.249     2.976   1.727    ILOGIC_X0Y70     design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].iserdes_m/CLK   
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249     2.976   1.727    ILOGIC_X0Y70     design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].iserdes_m/CLKB  
Min Period  n/a     ISERDESE2/CLK       n/a            1.249     2.976   1.727    ILOGIC_X0Y69     design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].iserdes_s/CLK   
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249     2.976   1.727    ILOGIC_X0Y69     design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[0].iserdes_s/CLKB  
Min Period  n/a     ISERDESE2/CLK       n/a            1.249     2.976   1.727    ILOGIC_X0Y64     design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].iserdes_m/CLK   
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249     2.976   1.727    ILOGIC_X0Y64     design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].iserdes_m/CLKB  
Min Period  n/a     ISERDESE2/CLK       n/a            1.249     2.976   1.727    ILOGIC_X0Y63     design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/loop0[1].rxn/loop3[1].iserdes_s/CLK   
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   2.976   210.384  MMCME2_ADV_X0Y0  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKOUT0    



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       25.265ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.090ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.265ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 0.490ns (11.573%)  route 3.744ns (88.427%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 32.802 - 30.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     1.767 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.388     3.155    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X59Y107                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y107        FDCE (Prop_fdce_C_Q)         0.269     3.424 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.678     4.103    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X59Y108        LUT6 (Prop_lut6_I5_O)        0.053     4.156 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=12, routed)          0.854     5.010    dbg_hub/inst/U_ICON/U_CMD/O10
    SLICE_X55Y105        LUT6 (Prop_lut6_I0_O)        0.053     5.063 r  dbg_hub/inst/U_ICON/U_CMD/gic0.gc0.count_d1[3]_i_2/O
                         net (fo=10, routed)          0.899     5.962    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/I5[0]
    SLICE_X36Y106        LUT3 (Prop_lut3_I1_O)        0.053     6.015 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gpr1.dout_i[15]_i_2/O
                         net (fo=22, routed)          0.577     6.591    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X35Y105        LUT4 (Prop_lut4_I0_O)        0.062     6.653 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.736     7.390    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/I3[0]
    SLICE_X40Y104        FDRE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.417    31.417    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    31.530 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.272    32.802    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/idrck
    SLICE_X40Y104                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]/C
                         clock pessimism              0.247    33.049    
                         clock uncertainty           -0.035    33.014    
    SLICE_X40Y104        FDRE (Setup_fdre_C_CE)      -0.360    32.654    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[15]
  -------------------------------------------------------------------
                         required time                         32.654    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                 25.265    

Slack (MET) :             25.265ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 0.490ns (11.573%)  route 3.744ns (88.427%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 32.802 - 30.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     1.767 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.388     3.155    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X59Y107                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y107        FDCE (Prop_fdce_C_Q)         0.269     3.424 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.678     4.103    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X59Y108        LUT6 (Prop_lut6_I5_O)        0.053     4.156 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=12, routed)          0.854     5.010    dbg_hub/inst/U_ICON/U_CMD/O10
    SLICE_X55Y105        LUT6 (Prop_lut6_I0_O)        0.053     5.063 r  dbg_hub/inst/U_ICON/U_CMD/gic0.gc0.count_d1[3]_i_2/O
                         net (fo=10, routed)          0.899     5.962    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/I5[0]
    SLICE_X36Y106        LUT3 (Prop_lut3_I1_O)        0.053     6.015 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gpr1.dout_i[15]_i_2/O
                         net (fo=22, routed)          0.577     6.591    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X35Y105        LUT4 (Prop_lut4_I0_O)        0.062     6.653 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.736     7.390    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/I3[0]
    SLICE_X40Y104        FDRE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.417    31.417    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    31.530 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.272    32.802    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/idrck
    SLICE_X40Y104                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]/C
                         clock pessimism              0.247    33.049    
                         clock uncertainty           -0.035    33.014    
    SLICE_X40Y104        FDRE (Setup_fdre_C_CE)      -0.360    32.654    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[5]
  -------------------------------------------------------------------
                         required time                         32.654    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                 25.265    

Slack (MET) :             25.265ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 0.490ns (11.573%)  route 3.744ns (88.427%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 32.802 - 30.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     1.767 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.388     3.155    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X59Y107                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y107        FDCE (Prop_fdce_C_Q)         0.269     3.424 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.678     4.103    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X59Y108        LUT6 (Prop_lut6_I5_O)        0.053     4.156 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=12, routed)          0.854     5.010    dbg_hub/inst/U_ICON/U_CMD/O10
    SLICE_X55Y105        LUT6 (Prop_lut6_I0_O)        0.053     5.063 r  dbg_hub/inst/U_ICON/U_CMD/gic0.gc0.count_d1[3]_i_2/O
                         net (fo=10, routed)          0.899     5.962    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/I5[0]
    SLICE_X36Y106        LUT3 (Prop_lut3_I1_O)        0.053     6.015 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gpr1.dout_i[15]_i_2/O
                         net (fo=22, routed)          0.577     6.591    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X35Y105        LUT4 (Prop_lut4_I0_O)        0.062     6.653 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.736     7.390    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/I3[0]
    SLICE_X40Y104        FDRE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.417    31.417    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    31.530 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.272    32.802    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/idrck
    SLICE_X40Y104                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]/C
                         clock pessimism              0.247    33.049    
                         clock uncertainty           -0.035    33.014    
    SLICE_X40Y104        FDRE (Setup_fdre_C_CE)      -0.360    32.654    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[6]
  -------------------------------------------------------------------
                         required time                         32.654    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                 25.265    

Slack (MET) :             25.265ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.234ns  (logic 0.490ns (11.573%)  route 3.744ns (88.427%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 32.802 - 30.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     1.767 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.388     3.155    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X59Y107                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y107        FDCE (Prop_fdce_C_Q)         0.269     3.424 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.678     4.103    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X59Y108        LUT6 (Prop_lut6_I5_O)        0.053     4.156 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=12, routed)          0.854     5.010    dbg_hub/inst/U_ICON/U_CMD/O10
    SLICE_X55Y105        LUT6 (Prop_lut6_I0_O)        0.053     5.063 r  dbg_hub/inst/U_ICON/U_CMD/gic0.gc0.count_d1[3]_i_2/O
                         net (fo=10, routed)          0.899     5.962    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/I5[0]
    SLICE_X36Y106        LUT3 (Prop_lut3_I1_O)        0.053     6.015 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gpr1.dout_i[15]_i_2/O
                         net (fo=22, routed)          0.577     6.591    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X35Y105        LUT4 (Prop_lut4_I0_O)        0.062     6.653 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.736     7.390    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/I3[0]
    SLICE_X40Y104        FDRE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.417    31.417    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    31.530 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.272    32.802    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/idrck
    SLICE_X40Y104                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/C
                         clock pessimism              0.247    33.049    
                         clock uncertainty           -0.035    33.014    
    SLICE_X40Y104        FDRE (Setup_fdre_C_CE)      -0.360    32.654    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]
  -------------------------------------------------------------------
                         required time                         32.654    
                         arrival time                          -7.390    
  -------------------------------------------------------------------
                         slack                                 25.265    

Slack (MET) :             25.409ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 0.990ns (22.505%)  route 3.409ns (77.495%))
  Logic Levels:           6  (LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.794ns = ( 32.794 - 30.000 ) 
    Source Clock Delay      (SCD):    3.223ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     1.767 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.456     3.223    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/idrck
    SLICE_X26Y98                                                      r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y98         FDRE (Prop_fdre_C_Q)         0.308     3.531 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg[0]/Q
                         net (fo=39, routed)          1.342     4.874    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/stat_addr_bit_cnt_reg__0[0]
    SLICE_X18Y98         LUT6 (Prop_lut6_I4_O)        0.053     4.927 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/icn_cmd_dout_i_53/O
                         net (fo=1, routed)           0.000     4.927    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/n_0_icn_cmd_dout_i_53
    SLICE_X18Y98         MUXF7 (Prop_muxf7_I0_O)      0.136     5.063 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/icn_cmd_dout_reg_i_33/O
                         net (fo=1, routed)           0.000     5.063    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/n_0_icn_cmd_dout_reg_i_33
    SLICE_X18Y98         MUXF8 (Prop_muxf8_I0_O)      0.057     5.120 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/icn_cmd_dout_reg_i_23/O
                         net (fo=1, routed)           0.744     5.864    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/n_0_icn_cmd_dout_reg_i_23
    SLICE_X27Y98         LUT6 (Prop_lut6_I3_O)        0.156     6.020 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/icn_cmd_dout_i_17/O
                         net (fo=1, routed)           0.000     6.020    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/n_0_icn_cmd_dout_i_17
    SLICE_X27Y98         MUXF7 (Prop_muxf7_I0_O)      0.127     6.147 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/icn_cmd_dout_reg_i_6/O
                         net (fo=1, routed)           1.323     7.469    dbg_hub/inst/U_ICON/U_CMD/p_5_in
    SLICE_X57Y106        LUT6 (Prop_lut6_I4_O)        0.153     7.622 r  dbg_hub/inst/U_ICON/U_CMD/icn_cmd_dout_i_1/O
                         net (fo=1, routed)           0.000     7.622    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_next
    SLICE_X57Y106        FDRE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.417    31.417    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    31.530 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.264    32.794    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/idrck
    SLICE_X57Y106                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg/C
                         clock pessimism              0.237    33.031    
                         clock uncertainty           -0.035    32.996    
    SLICE_X57Y106        FDRE (Setup_fdre_C_D)        0.035    33.031    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/icn_cmd_dout_reg
  -------------------------------------------------------------------
                         required time                         33.031    
                         arrival time                          -7.622    
  -------------------------------------------------------------------
                         slack                                 25.409    

Slack (MET) :             25.433ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 0.490ns (12.053%)  route 3.575ns (87.947%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 32.802 - 30.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     1.767 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.388     3.155    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X59Y107                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y107        FDCE (Prop_fdce_C_Q)         0.269     3.424 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.678     4.103    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X59Y108        LUT6 (Prop_lut6_I5_O)        0.053     4.156 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=12, routed)          0.854     5.010    dbg_hub/inst/U_ICON/U_CMD/O10
    SLICE_X55Y105        LUT6 (Prop_lut6_I0_O)        0.053     5.063 r  dbg_hub/inst/U_ICON/U_CMD/gic0.gc0.count_d1[3]_i_2/O
                         net (fo=10, routed)          0.899     5.962    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/I5[0]
    SLICE_X36Y106        LUT3 (Prop_lut3_I1_O)        0.053     6.015 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gpr1.dout_i[15]_i_2/O
                         net (fo=22, routed)          0.577     6.591    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X35Y105        LUT4 (Prop_lut4_I0_O)        0.062     6.653 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.567     7.221    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/I3[0]
    SLICE_X40Y105        FDRE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.417    31.417    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    31.530 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.272    32.802    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/idrck
    SLICE_X40Y105                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]/C
                         clock pessimism              0.247    33.049    
                         clock uncertainty           -0.035    33.014    
    SLICE_X40Y105        FDRE (Setup_fdre_C_CE)      -0.360    32.654    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         32.654    
                         arrival time                          -7.221    
  -------------------------------------------------------------------
                         slack                                 25.433    

Slack (MET) :             25.433ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 0.490ns (12.053%)  route 3.575ns (87.947%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 32.802 - 30.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     1.767 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.388     3.155    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X59Y107                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y107        FDCE (Prop_fdce_C_Q)         0.269     3.424 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.678     4.103    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X59Y108        LUT6 (Prop_lut6_I5_O)        0.053     4.156 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=12, routed)          0.854     5.010    dbg_hub/inst/U_ICON/U_CMD/O10
    SLICE_X55Y105        LUT6 (Prop_lut6_I0_O)        0.053     5.063 r  dbg_hub/inst/U_ICON/U_CMD/gic0.gc0.count_d1[3]_i_2/O
                         net (fo=10, routed)          0.899     5.962    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/I5[0]
    SLICE_X36Y106        LUT3 (Prop_lut3_I1_O)        0.053     6.015 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gpr1.dout_i[15]_i_2/O
                         net (fo=22, routed)          0.577     6.591    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X35Y105        LUT4 (Prop_lut4_I0_O)        0.062     6.653 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.567     7.221    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/I3[0]
    SLICE_X40Y105        FDRE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.417    31.417    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    31.530 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.272    32.802    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/idrck
    SLICE_X40Y105                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]/C
                         clock pessimism              0.247    33.049    
                         clock uncertainty           -0.035    33.014    
    SLICE_X40Y105        FDRE (Setup_fdre_C_CE)      -0.360    32.654    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[10]
  -------------------------------------------------------------------
                         required time                         32.654    
                         arrival time                          -7.221    
  -------------------------------------------------------------------
                         slack                                 25.433    

Slack (MET) :             25.433ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 0.490ns (12.053%)  route 3.575ns (87.947%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 32.802 - 30.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     1.767 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.388     3.155    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X59Y107                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y107        FDCE (Prop_fdce_C_Q)         0.269     3.424 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.678     4.103    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X59Y108        LUT6 (Prop_lut6_I5_O)        0.053     4.156 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=12, routed)          0.854     5.010    dbg_hub/inst/U_ICON/U_CMD/O10
    SLICE_X55Y105        LUT6 (Prop_lut6_I0_O)        0.053     5.063 r  dbg_hub/inst/U_ICON/U_CMD/gic0.gc0.count_d1[3]_i_2/O
                         net (fo=10, routed)          0.899     5.962    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/I5[0]
    SLICE_X36Y106        LUT3 (Prop_lut3_I1_O)        0.053     6.015 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gpr1.dout_i[15]_i_2/O
                         net (fo=22, routed)          0.577     6.591    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X35Y105        LUT4 (Prop_lut4_I0_O)        0.062     6.653 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.567     7.221    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/I3[0]
    SLICE_X40Y105        FDRE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.417    31.417    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    31.530 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.272    32.802    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/idrck
    SLICE_X40Y105                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]/C
                         clock pessimism              0.247    33.049    
                         clock uncertainty           -0.035    33.014    
    SLICE_X40Y105        FDRE (Setup_fdre_C_CE)      -0.360    32.654    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[2]
  -------------------------------------------------------------------
                         required time                         32.654    
                         arrival time                          -7.221    
  -------------------------------------------------------------------
                         slack                                 25.433    

Slack (MET) :             25.433ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.065ns  (logic 0.490ns (12.053%)  route 3.575ns (87.947%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 32.802 - 30.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     1.767 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.388     3.155    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X59Y107                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y107        FDCE (Prop_fdce_C_Q)         0.269     3.424 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.678     4.103    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X59Y108        LUT6 (Prop_lut6_I5_O)        0.053     4.156 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=12, routed)          0.854     5.010    dbg_hub/inst/U_ICON/U_CMD/O10
    SLICE_X55Y105        LUT6 (Prop_lut6_I0_O)        0.053     5.063 r  dbg_hub/inst/U_ICON/U_CMD/gic0.gc0.count_d1[3]_i_2/O
                         net (fo=10, routed)          0.899     5.962    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/I5[0]
    SLICE_X36Y106        LUT3 (Prop_lut3_I1_O)        0.053     6.015 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gpr1.dout_i[15]_i_2/O
                         net (fo=22, routed)          0.577     6.591    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X35Y105        LUT4 (Prop_lut4_I0_O)        0.062     6.653 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/goreg_dm.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.567     7.221    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/I3[0]
    SLICE_X40Y105        FDRE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.417    31.417    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    31.530 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.272    32.802    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/idrck
    SLICE_X40Y105                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]/C
                         clock pessimism              0.247    33.049    
                         clock uncertainty           -0.035    33.014    
    SLICE_X40Y105        FDRE (Setup_fdre_C_CE)      -0.360    32.654    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[4]
  -------------------------------------------------------------------
                         required time                         32.654    
                         arrival time                          -7.221    
  -------------------------------------------------------------------
                         slack                                 25.433    

Slack (MET) :             25.513ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.985ns  (logic 0.484ns (12.145%)  route 3.501ns (87.855%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.802ns = ( 32.802 - 30.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     1.767 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.388     3.155    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X59Y107                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y107        FDCE (Prop_fdce_C_Q)         0.269     3.424 f  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.678     4.103    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X59Y108        LUT6 (Prop_lut6_I5_O)        0.053     4.156 r  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=12, routed)          0.854     5.010    dbg_hub/inst/U_ICON/U_CMD/O10
    SLICE_X55Y105        LUT6 (Prop_lut6_I0_O)        0.053     5.063 r  dbg_hub/inst/U_ICON/U_CMD/gic0.gc0.count_d1[3]_i_2/O
                         net (fo=10, routed)          0.899     5.962    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/I5[0]
    SLICE_X36Y106        LUT3 (Prop_lut3_I1_O)        0.053     6.015 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gpr1.dout_i[15]_i_2/O
                         net (fo=22, routed)          0.575     6.589    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/fifo_rd_en
    SLICE_X35Y105        LUT4 (Prop_lut4_I2_O)        0.056     6.645 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpr1.dout_i[15]_i_1/O
                         net (fo=16, routed)          0.495     7.141    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/I1
    SLICE_X40Y106        FDRE                                         r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.417    31.417    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    31.530 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.272    32.802    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/idrck
    SLICE_X40Y106                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]/C
                         clock pessimism              0.247    33.049    
                         clock uncertainty           -0.035    33.014    
    SLICE_X40Y106        FDRE (Setup_fdre_C_CE)      -0.361    32.653    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/gpr1.dout_i_reg[0]
  -------------------------------------------------------------------
                         required time                         32.653    
                         arrival time                          -7.141    
  -------------------------------------------------------------------
                         slack                                 25.513    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.091ns (58.613%)  route 0.064ns (41.387%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.768     0.768    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.794 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.533     1.327    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X35Y108                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y108        FDCE (Prop_fdce_C_Q)         0.091     1.418 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.064     1.483    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X34Y108        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.887     0.887    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.917 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.739     1.656    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X34Y108                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.318     1.338    
    SLICE_X34Y108        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.096     1.434    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.483    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.100ns (32.240%)  route 0.210ns (67.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.768     0.768    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.794 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.534     1.328    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X33Y105                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDCE (Prop_fdce_C_Q)         0.100     1.428 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.210     1.639    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X32Y106        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.887     0.887    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.917 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.740     1.657    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X32Y106                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.315     1.342    
    SLICE_X32Y106        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     1.583    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.100ns (32.240%)  route 0.210ns (67.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.768     0.768    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.794 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.534     1.328    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X33Y105                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDCE (Prop_fdce_C_Q)         0.100     1.428 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.210     1.639    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X32Y106        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.887     0.887    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.917 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.740     1.657    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X32Y106                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.315     1.342    
    SLICE_X32Y106        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     1.583    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.100ns (32.240%)  route 0.210ns (67.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.768     0.768    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.794 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.534     1.328    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X33Y105                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDCE (Prop_fdce_C_Q)         0.100     1.428 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.210     1.639    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X32Y106        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.887     0.887    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.917 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.740     1.657    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X32Y106                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.315     1.342    
    SLICE_X32Y106        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     1.583    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.100ns (32.240%)  route 0.210ns (67.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.768     0.768    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.794 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.534     1.328    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X33Y105                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDCE (Prop_fdce_C_Q)         0.100     1.428 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.210     1.639    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X32Y106        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.887     0.887    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.917 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.740     1.657    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X32Y106                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.315     1.342    
    SLICE_X32Y106        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     1.583    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.100ns (32.240%)  route 0.210ns (67.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.768     0.768    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.794 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.534     1.328    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X33Y105                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDCE (Prop_fdce_C_Q)         0.100     1.428 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.210     1.639    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X32Y106        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.887     0.887    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.917 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.740     1.657    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X32Y106                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.315     1.342    
    SLICE_X32Y106        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     1.583    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.100ns (32.240%)  route 0.210ns (67.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.768     0.768    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.794 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.534     1.328    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X33Y105                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDCE (Prop_fdce_C_Q)         0.100     1.428 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.210     1.639    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X32Y106        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.887     0.887    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.917 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.740     1.657    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X32Y106                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.315     1.342    
    SLICE_X32Y106        RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     1.583    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.100ns (32.240%)  route 0.210ns (67.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.768     0.768    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.794 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.534     1.328    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X33Y105                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDCE (Prop_fdce_C_Q)         0.100     1.428 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.210     1.639    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X32Y106        RAMS32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.887     0.887    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.917 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.740     1.657    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X32Y106                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.315     1.342    
    SLICE_X32Y106        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.241     1.583    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR2
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.100ns (32.240%)  route 0.210ns (67.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.657ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.768     0.768    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.794 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.534     1.328    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X33Y105                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDCE (Prop_fdce_C_Q)         0.100     1.428 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.210     1.639    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/ADDRD2
    SLICE_X32Y106        RAMS32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.887     0.887    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.917 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.740     1.657    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X32Y106                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.315     1.342    
    SLICE_X32Y106        RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.241     1.583    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.639    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.105%)  route 0.108ns (51.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.328ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.768     0.768    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.794 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.534     1.328    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X35Y106                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y106        FDCE (Prop_fdce_C_Q)         0.100     1.428 r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.108     1.536    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X34Y107        RAMD32                                       r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.887     0.887    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.917 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.739     1.656    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X34Y107                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.315     1.341    
    SLICE_X34Y107        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.473    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.473    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform:           { 0 15 }
Period:             30.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required  Actual  Slack   Location       Pin                                                                                                                                                                                             
Min Period        n/a     BUFG/I      n/a            1.600     30.000  28.400  BUFGCTRL_X0Y5  dbg_hub/inst/u_bufg_icon/I                                                                                                                                                                      
Min Period        n/a     FDRE/C      n/a            0.750     30.000  29.250  SLICE_X56Y107  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C                                                                                                                           
Min Period        n/a     FDRE/C      n/a            0.750     30.000  29.250  SLICE_X56Y107  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C                                                                                                                           
Min Period        n/a     FDRE/C      n/a            0.750     30.000  29.250  SLICE_X56Y107  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[4]/C                                                                                                                           
Min Period        n/a     FDRE/C      n/a            0.750     30.000  29.250  SLICE_X55Y107  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C                                                                                                                           
Min Period        n/a     FDRE/C      n/a            0.750     30.000  29.250  SLICE_X57Y101  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[5]/C                                                                                                                           
Min Period        n/a     FDCE/C      n/a            0.750     30.000  29.250  SLICE_X53Y104  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C                                                                                                                           
Min Period        n/a     FDCE/C      n/a            0.750     30.000  29.250  SLICE_X53Y103  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C                                                                                                                          
Min Period        n/a     FDCE/C      n/a            0.750     30.000  29.250  SLICE_X53Y102  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C                                                                                                                          
Min Period        n/a     FDCE/C      n/a            0.750     30.000  29.250  SLICE_X53Y102  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C                                                                                                                          
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X34Y107  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK     
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X34Y107  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK     
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X34Y107  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK  
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X34Y107  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK  
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X34Y107  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK     
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X34Y107  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK     
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X34Y107  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK  
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X34Y107  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK  
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X34Y107  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/CLK     
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X34Y107  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/CLK     
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X32Y106  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK       
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X32Y106  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK    
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X32Y106  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK       
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X32Y106  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK    
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X32Y106  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK       
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X32Y106  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK    
High Pulse Width  Slow    RAMS32/CLK  n/a            0.910     15.000  14.090  SLICE_X32Y106  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK       
High Pulse Width  Slow    RAMS32/CLK  n/a            0.910     15.000  14.090  SLICE_X32Y106  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK    
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X34Y107  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK     
High Pulse Width  Slow    RAMD32/CLK  n/a            0.910     15.000  14.090  SLICE_X34Y107  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK  



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       59.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.210ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             59.306ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.361ns (49.467%)  route 0.369ns (50.533%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 62.801 - 60.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.653     1.653    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     1.773 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.391     3.164    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X62Y105                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDCE (Prop_fdce_C_Q)         0.308     3.472 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.369     3.841    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X62Y105        LUT1 (Prop_lut1_I0_O)        0.053     3.894 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.000     3.894    dbg_hub/inst/U_ICON/n_0_U_SYNC
    SLICE_X62Y105        FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.417    61.417    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.113    61.530 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.271    62.801    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X62Y105                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.363    63.164    
                         clock uncertainty           -0.035    63.129    
    SLICE_X62Y105        FDCE (Setup_fdce_C_D)        0.071    63.200    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         63.200    
                         arrival time                          -3.894    
  -------------------------------------------------------------------
                         slack                                 59.306    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.146ns (49.195%)  route 0.151ns (50.805%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.660ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    0.333ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.772     0.772    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026     0.798 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.529     1.327    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X62Y105                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDCE (Prop_fdce_C_Q)         0.118     1.445 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.151     1.596    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X62Y105        LUT1 (Prop_lut1_I0_O)        0.028     1.624 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.000     1.624    dbg_hub/inst/U_ICON/n_0_U_SYNC
    SLICE_X62Y105        FDCE                                         r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.895     0.895    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.030     0.925 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.735     1.660    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X62Y105                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.333     1.327    
    SLICE_X62Y105        FDCE (Hold_fdce_C_D)         0.087     1.414    dbg_hub/inst/U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -1.414    
                         arrival time                           1.624    
  -------------------------------------------------------------------
                         slack                                  0.210    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform:           { 0 30 }
Period:             60.000
Sources:            { dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required  Actual  Slack   Location       Pin                                  
Min Period        n/a     BUFG/I   n/a            1.600     60.000  58.400  BUFGCTRL_X0Y7  dbg_hub/inst/u_bufg_icon_update/I    
Min Period        n/a     FDCE/C   n/a            0.700     60.000  59.300  SLICE_X62Y105  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C  
Low Pulse Width   Slow    FDCE/C   n/a            0.350     30.000  29.650  SLICE_X62Y105  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C  
Low Pulse Width   Fast    FDCE/C   n/a            0.350     30.000  29.650  SLICE_X62Y105  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C  
High Pulse Width  Fast    FDCE/C   n/a            0.350     30.000  29.650  SLICE_X62Y105  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C  
High Pulse Width  Slow    FDCE/C   n/a            0.350     30.000  29.650  SLICE_X62Y105  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C  



---------------------------------------------------------------------------------------------------
From Clock:  design_1_i/clk_wiz_0/inst/clk_in1
  To Clock:  design_1_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         design_1_i/clk_wiz_0/inst/clk_in1
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { design_1_i/clk_wiz_0/inst/clk_in1 }

Check Type  Corner  Lib Pin           Reference Pin  Required  Actual  Slack   Location        Pin                                              
Min Period  n/a     PLLE2_ADV/CLKIN1  n/a            1.249     5.000   3.751   PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1  
Max Period  n/a     PLLE2_ADV/CLKIN1  n/a            52.633    5.000   47.633  PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.949ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.020ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.949ns  (required time - arrival time)
  Source:                 design_1_i/hls_cropping_strm_0/inst/cur_trans_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@16.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.341ns  (logic 1.839ns (14.902%)  route 10.502ns (85.098%))
  Logic Levels:           19  (LUT2=1 LUT3=1 LUT4=1 LUT5=2 LUT6=12 MUXF7=2)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 17.959 - 16.667 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5294, routed)        1.600     1.600    design_1_i/hls_cropping_strm_0/inst/ap_clk
    SLICE_X78Y49                                                      r  design_1_i/hls_cropping_strm_0/inst/cur_trans_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49         FDRE (Prop_fdre_C_Q)         0.246     1.846 f  design_1_i/hls_cropping_strm_0/inst/cur_trans_reg[1]/Q
                         net (fo=147, routed)         0.916     2.762    design_1_i/hls_cropping_strm_0/inst/n_0_cur_trans_reg[1]
    SLICE_X89Y50         LUT2 (Prop_lut2_I1_O)        0.172     2.934 r  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_47[15]_i_3/O
                         net (fo=523, routed)         0.973     3.908    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer1b_V_47[15]_i_3
    SLICE_X92Y52         LUT4 (Prop_lut4_I0_O)        0.168     4.076 f  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_0[14]_i_39/O
                         net (fo=3, routed)           0.559     4.634    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer1b_V_0[14]_i_39
    SLICE_X92Y51         LUT6 (Prop_lut6_I3_O)        0.053     4.687 r  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_0[14]_i_13/O
                         net (fo=1, routed)           0.678     5.366    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer1b_V_0[14]_i_13
    SLICE_X88Y49         LUT6 (Prop_lut6_I3_O)        0.053     5.419 r  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_0[14]_i_5/O
                         net (fo=81, routed)          0.916     6.334    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer1b_V_0[14]_i_5
    SLICE_X92Y62         LUT6 (Prop_lut6_I0_O)        0.053     6.387 r  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_0[12]_i_10/O
                         net (fo=1, routed)           0.633     7.020    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer1b_V_0[12]_i_10
    SLICE_X86Y62         LUT6 (Prop_lut6_I0_O)        0.053     7.073 r  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_0[12]_i_5/O
                         net (fo=2, routed)           0.467     7.540    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer1b_V_0[12]_i_5
    SLICE_X87Y57         LUT6 (Prop_lut6_I3_O)        0.053     7.593 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[12]_i_68/O
                         net (fo=12, routed)          0.727     8.320    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[12]_i_68
    SLICE_X91Y63         LUT3 (Prop_lut3_I0_O)        0.053     8.373 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[12]_i_207/O
                         net (fo=1, routed)           0.462     8.835    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[12]_i_207
    SLICE_X91Y63         LUT5 (Prop_lut5_I0_O)        0.053     8.888 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[12]_i_185/O
                         net (fo=1, routed)           0.702     9.590    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[12]_i_185
    SLICE_X99Y57         LUT6 (Prop_lut6_I3_O)        0.053     9.643 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[12]_i_172/O
                         net (fo=1, routed)           0.492    10.135    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[12]_i_172
    SLICE_X102Y57        LUT6 (Prop_lut6_I0_O)        0.053    10.188 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[12]_i_165/O
                         net (fo=1, routed)           0.559    10.748    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[12]_i_165
    SLICE_X101Y59        LUT5 (Prop_lut5_I0_O)        0.053    10.801 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[12]_i_158/O
                         net (fo=1, routed)           0.000    10.801    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[12]_i_158
    SLICE_X101Y59        MUXF7 (Prop_muxf7_I1_O)      0.129    10.930 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[12]_i_131/O
                         net (fo=1, routed)           0.246    11.175    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[12]_i_131
    SLICE_X101Y61        LUT6 (Prop_lut6_I3_O)        0.153    11.328 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[12]_i_92/O
                         net (fo=1, routed)           0.489    11.818    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[12]_i_92
    SLICE_X92Y64         LUT6 (Prop_lut6_I0_O)        0.053    11.871 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[12]_i_70/O
                         net (fo=1, routed)           0.000    11.871    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[12]_i_70
    SLICE_X92Y64         MUXF7 (Prop_muxf7_I1_O)      0.129    12.000 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[12]_i_39/O
                         net (fo=1, routed)           0.451    12.451    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[12]_i_39
    SLICE_X90Y64         LUT6 (Prop_lut6_I5_O)        0.153    12.604 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[12]_i_16/O
                         net (fo=1, routed)           0.650    13.254    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[12]_i_16
    SLICE_X79Y58         LUT6 (Prop_lut6_I0_O)        0.053    13.307 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[12]_i_6/O
                         net (fo=1, routed)           0.581    13.888    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[12]_i_6
    SLICE_X80Y53         LUT6 (Prop_lut6_I5_O)        0.053    13.941 r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[12]_i_1/O
                         net (fo=1, routed)           0.000    13.941    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[12]_i_1
    SLICE_X80Y53         FDRE                                         r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    16.667 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    18.337    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.643 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    16.554    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    16.667 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5294, routed)        1.292    17.959    design_1_i/hls_cropping_strm_0/inst/ap_clk
    SLICE_X80Y53                                                      r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[12]/C
                         clock pessimism              0.010    17.969    
                         clock uncertainty           -0.114    17.855    
    SLICE_X80Y53         FDRE (Setup_fdre_C_D)        0.035    17.890    design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[12]
  -------------------------------------------------------------------
                         required time                         17.890    
                         arrival time                         -13.941    
  -------------------------------------------------------------------
                         slack                                  3.949    

Slack (MET) :             4.062ns  (required time - arrival time)
  Source:                 design_1_i/hls_cropping_strm_0/inst/cur_trans_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@16.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.228ns  (logic 1.563ns (12.782%)  route 10.665ns (87.218%))
  Logic Levels:           18  (LUT2=1 LUT3=2 LUT4=1 LUT5=3 LUT6=11)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 17.959 - 16.667 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5294, routed)        1.600     1.600    design_1_i/hls_cropping_strm_0/inst/ap_clk
    SLICE_X78Y49                                                      r  design_1_i/hls_cropping_strm_0/inst/cur_trans_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49         FDRE (Prop_fdre_C_Q)         0.246     1.846 r  design_1_i/hls_cropping_strm_0/inst/cur_trans_reg[1]/Q
                         net (fo=147, routed)         0.916     2.762    design_1_i/hls_cropping_strm_0/inst/n_0_cur_trans_reg[1]
    SLICE_X89Y50         LUT2 (Prop_lut2_I1_O)        0.172     2.934 f  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_47[15]_i_3/O
                         net (fo=523, routed)         0.973     3.908    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer1b_V_47[15]_i_3
    SLICE_X92Y52         LUT4 (Prop_lut4_I0_O)        0.168     4.076 r  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_0[14]_i_39/O
                         net (fo=3, routed)           0.559     4.634    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer1b_V_0[14]_i_39
    SLICE_X92Y51         LUT6 (Prop_lut6_I3_O)        0.053     4.687 f  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_0[14]_i_13/O
                         net (fo=1, routed)           0.678     5.366    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer1b_V_0[14]_i_13
    SLICE_X88Y49         LUT6 (Prop_lut6_I3_O)        0.053     5.419 f  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_0[14]_i_5/O
                         net (fo=81, routed)          0.951     6.370    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer1b_V_0[14]_i_5
    SLICE_X80Y41         LUT3 (Prop_lut3_I2_O)        0.053     6.423 f  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0[0]_i_3/O
                         net (fo=1, routed)           0.459     6.882    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer2b_V_0[0]_i_3
    SLICE_X80Y41         LUT6 (Prop_lut6_I3_O)        0.053     6.935 r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0[0]_i_1/O
                         net (fo=107, routed)         0.725     7.660    design_1_i/hls_cropping_strm_0/inst/p_Result_s_fu_47826_p2[0]
    SLICE_X81Y46         LUT3 (Prop_lut3_I2_O)        0.065     7.725 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[0]_i_107/O
                         net (fo=1, routed)           0.552     8.276    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[0]_i_107
    SLICE_X82Y46         LUT6 (Prop_lut6_I3_O)        0.170     8.446 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[0]_i_91/O
                         net (fo=1, routed)           0.621     9.067    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[0]_i_91
    SLICE_X94Y46         LUT6 (Prop_lut6_I0_O)        0.053     9.120 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[0]_i_85/O
                         net (fo=1, routed)           0.444     9.564    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[0]_i_85
    SLICE_X95Y42         LUT5 (Prop_lut5_I2_O)        0.053     9.617 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[0]_i_77/O
                         net (fo=1, routed)           0.396    10.013    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[0]_i_77
    SLICE_X95Y40         LUT5 (Prop_lut5_I0_O)        0.053    10.066 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[0]_i_65/O
                         net (fo=1, routed)           0.411    10.477    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[0]_i_65
    SLICE_X99Y40         LUT6 (Prop_lut6_I5_O)        0.053    10.530 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[0]_i_50/O
                         net (fo=1, routed)           0.565    11.095    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[0]_i_50
    SLICE_X100Y36        LUT6 (Prop_lut6_I0_O)        0.053    11.148 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[0]_i_43/O
                         net (fo=1, routed)           0.471    11.619    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[0]_i_43
    SLICE_X95Y39         LUT5 (Prop_lut5_I0_O)        0.053    11.672 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[0]_i_34/O
                         net (fo=1, routed)           0.316    11.988    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[0]_i_34
    SLICE_X92Y39         LUT6 (Prop_lut6_I5_O)        0.053    12.041 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[0]_i_17/O
                         net (fo=1, routed)           0.656    12.697    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[0]_i_17
    SLICE_X80Y37         LUT6 (Prop_lut6_I0_O)        0.053    12.750 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[0]_i_8/O
                         net (fo=1, routed)           0.418    13.168    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[0]_i_8
    SLICE_X80Y40         LUT6 (Prop_lut6_I5_O)        0.053    13.221 r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[0]_i_2/O
                         net (fo=1, routed)           0.554    13.775    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[0]_i_2
    SLICE_X80Y53         LUT6 (Prop_lut6_I0_O)        0.053    13.828 r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[0]_i_1/O
                         net (fo=1, routed)           0.000    13.828    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[0]_i_1
    SLICE_X80Y53         FDRE                                         r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    16.667 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    18.337    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.643 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    16.554    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    16.667 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5294, routed)        1.292    17.959    design_1_i/hls_cropping_strm_0/inst/ap_clk
    SLICE_X80Y53                                                      r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[0]/C
                         clock pessimism              0.010    17.969    
                         clock uncertainty           -0.114    17.855    
    SLICE_X80Y53         FDRE (Setup_fdre_C_D)        0.035    17.890    design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[0]
  -------------------------------------------------------------------
                         required time                         17.890    
                         arrival time                         -13.828    
  -------------------------------------------------------------------
                         slack                                  4.062    

Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 design_1_i/hls_cropping_strm_0/inst/cur_trans_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@16.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.214ns  (logic 1.959ns (16.039%)  route 10.255ns (83.961%))
  Logic Levels:           19  (LUT2=1 LUT3=1 LUT4=2 LUT5=4 LUT6=9 MUXF7=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 17.960 - 16.667 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5294, routed)        1.600     1.600    design_1_i/hls_cropping_strm_0/inst/ap_clk
    SLICE_X78Y49                                                      r  design_1_i/hls_cropping_strm_0/inst/cur_trans_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49         FDRE (Prop_fdre_C_Q)         0.246     1.846 f  design_1_i/hls_cropping_strm_0/inst/cur_trans_reg[1]/Q
                         net (fo=147, routed)         0.916     2.762    design_1_i/hls_cropping_strm_0/inst/n_0_cur_trans_reg[1]
    SLICE_X89Y50         LUT2 (Prop_lut2_I1_O)        0.172     2.934 r  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_47[15]_i_3/O
                         net (fo=523, routed)         0.973     3.908    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer1b_V_47[15]_i_3
    SLICE_X92Y52         LUT4 (Prop_lut4_I0_O)        0.168     4.076 f  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_0[14]_i_39/O
                         net (fo=3, routed)           0.559     4.634    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer1b_V_0[14]_i_39
    SLICE_X92Y51         LUT6 (Prop_lut6_I3_O)        0.053     4.687 r  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_0[14]_i_13/O
                         net (fo=1, routed)           0.678     5.366    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer1b_V_0[14]_i_13
    SLICE_X88Y49         LUT6 (Prop_lut6_I3_O)        0.053     5.419 r  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_0[14]_i_5/O
                         net (fo=81, routed)          0.951     6.370    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer1b_V_0[14]_i_5
    SLICE_X80Y41         LUT3 (Prop_lut3_I1_O)        0.065     6.435 r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0[2]_i_6/O
                         net (fo=2, routed)           0.317     6.752    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer2b_V_0[2]_i_6
    SLICE_X80Y41         LUT6 (Prop_lut6_I5_O)        0.170     6.922 r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0[2]_i_1/O
                         net (fo=106, routed)         1.051     7.973    design_1_i/hls_cropping_strm_0/inst/p_Result_s_fu_47826_p2[2]
    SLICE_X100Y44        LUT4 (Prop_lut4_I0_O)        0.053     8.026 r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[2]_i_122/O
                         net (fo=1, routed)           0.459     8.485    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[2]_i_122
    SLICE_X100Y44        LUT6 (Prop_lut6_I5_O)        0.053     8.538 r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[2]_i_104/O
                         net (fo=1, routed)           0.413     8.950    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[2]_i_104
    SLICE_X98Y44         LUT6 (Prop_lut6_I5_O)        0.053     9.003 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[2]_i_90/O
                         net (fo=1, routed)           0.458     9.462    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[2]_i_90
    SLICE_X100Y43        LUT5 (Prop_lut5_I2_O)        0.053     9.515 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[2]_i_81/O
                         net (fo=1, routed)           0.239     9.753    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[2]_i_81
    SLICE_X100Y42        LUT5 (Prop_lut5_I0_O)        0.053     9.806 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[2]_i_75/O
                         net (fo=1, routed)           0.000     9.806    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[2]_i_75
    SLICE_X100Y42        MUXF7 (Prop_muxf7_I1_O)      0.123     9.929 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[2]_i_62/O
                         net (fo=1, routed)           0.534    10.463    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[2]_i_62
    SLICE_X100Y39        LUT6 (Prop_lut6_I5_O)        0.150    10.613 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[2]_i_47/O
                         net (fo=1, routed)           0.586    11.199    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[2]_i_47
    SLICE_X91Y39         LUT6 (Prop_lut6_I0_O)        0.053    11.252 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[2]_i_42/O
                         net (fo=1, routed)           0.000    11.252    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[2]_i_42
    SLICE_X91Y39         MUXF7 (Prop_muxf7_I1_O)      0.129    11.381 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[2]_i_29/O
                         net (fo=1, routed)           0.400    11.782    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[2]_i_29
    SLICE_X89Y39         LUT6 (Prop_lut6_I5_O)        0.153    11.935 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[2]_i_12/O
                         net (fo=1, routed)           0.565    12.500    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[2]_i_12
    SLICE_X81Y37         LUT6 (Prop_lut6_I0_O)        0.053    12.553 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[2]_i_5/O
                         net (fo=1, routed)           0.471    13.024    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[2]_i_5
    SLICE_X81Y40         LUT5 (Prop_lut5_I0_O)        0.053    13.077 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[2]_i_2/O
                         net (fo=1, routed)           0.684    13.761    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[2]_i_2
    SLICE_X80Y52         LUT5 (Prop_lut5_I0_O)        0.053    13.814 r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[2]_i_1/O
                         net (fo=1, routed)           0.000    13.814    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[2]_i_1
    SLICE_X80Y52         FDRE                                         r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    16.667 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    18.337    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.643 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    16.554    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    16.667 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5294, routed)        1.293    17.960    design_1_i/hls_cropping_strm_0/inst/ap_clk
    SLICE_X80Y52                                                      r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[2]/C
                         clock pessimism              0.010    17.970    
                         clock uncertainty           -0.114    17.856    
    SLICE_X80Y52         FDRE (Setup_fdre_C_D)        0.035    17.891    design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[2]
  -------------------------------------------------------------------
                         required time                         17.891    
                         arrival time                         -13.814    
  -------------------------------------------------------------------
                         slack                                  4.077    

Slack (MET) :             4.284ns  (required time - arrival time)
  Source:                 design_1_i/hls_cropping_strm_0/inst/cur_trans_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@16.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.006ns  (logic 1.786ns (14.876%)  route 10.220ns (85.124%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT5=4 LUT6=10 MUXF7=2)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 17.960 - 16.667 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5294, routed)        1.600     1.600    design_1_i/hls_cropping_strm_0/inst/ap_clk
    SLICE_X78Y49                                                      r  design_1_i/hls_cropping_strm_0/inst/cur_trans_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49         FDRE (Prop_fdre_C_Q)         0.246     1.846 f  design_1_i/hls_cropping_strm_0/inst/cur_trans_reg[1]/Q
                         net (fo=147, routed)         0.916     2.762    design_1_i/hls_cropping_strm_0/inst/n_0_cur_trans_reg[1]
    SLICE_X89Y50         LUT2 (Prop_lut2_I1_O)        0.172     2.934 r  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_47[15]_i_3/O
                         net (fo=523, routed)         1.484     4.419    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer1b_V_47[15]_i_3
    SLICE_X103Y65        LUT6 (Prop_lut6_I2_O)        0.168     4.587 f  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_0[5]_i_32/O
                         net (fo=1, routed)           0.000     4.587    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer1b_V_0[5]_i_32
    SLICE_X103Y65        MUXF7 (Prop_muxf7_I1_O)      0.129     4.716 f  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_0_reg[5]_i_20/O
                         net (fo=1, routed)           0.573     5.288    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer1b_V_0_reg[5]_i_20
    SLICE_X98Y64         LUT6 (Prop_lut6_I2_O)        0.153     5.441 r  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_0[5]_i_10/O
                         net (fo=1, routed)           1.016     6.457    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer1b_V_0[5]_i_10
    SLICE_X79Y60         LUT6 (Prop_lut6_I0_O)        0.053     6.510 r  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_0[5]_i_6/O
                         net (fo=1, routed)           0.454     6.964    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer1b_V_0[5]_i_6
    SLICE_X81Y58         LUT6 (Prop_lut6_I5_O)        0.053     7.017 r  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_0[5]_i_1/O
                         net (fo=108, routed)         0.954     7.971    design_1_i/hls_cropping_strm_0/inst/p_Result_1_fu_47268_p2[5]
    SLICE_X88Y61         LUT3 (Prop_lut3_I0_O)        0.053     8.024 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[5]_i_113/O
                         net (fo=1, routed)           0.468     8.492    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[5]_i_113
    SLICE_X88Y61         LUT5 (Prop_lut5_I0_O)        0.053     8.545 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[5]_i_95/O
                         net (fo=1, routed)           0.726     9.271    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[5]_i_95
    SLICE_X98Y57         LUT6 (Prop_lut6_I3_O)        0.053     9.324 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[5]_i_85/O
                         net (fo=1, routed)           0.379     9.704    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[5]_i_85
    SLICE_X102Y57        LUT6 (Prop_lut6_I0_O)        0.053     9.757 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[5]_i_77/O
                         net (fo=1, routed)           0.499    10.255    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[5]_i_77
    SLICE_X99Y60         LUT5 (Prop_lut5_I0_O)        0.053    10.308 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[5]_i_70/O
                         net (fo=1, routed)           0.000    10.308    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[5]_i_70
    SLICE_X99Y60         MUXF7 (Prop_muxf7_I1_O)      0.129    10.437 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[5]_i_52/O
                         net (fo=1, routed)           0.409    10.847    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[5]_i_52
    SLICE_X99Y61         LUT6 (Prop_lut6_I3_O)        0.153    11.000 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[5]_i_43/O
                         net (fo=1, routed)           0.343    11.343    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[5]_i_43
    SLICE_X99Y64         LUT6 (Prop_lut6_I0_O)        0.053    11.396 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[5]_i_38/O
                         net (fo=1, routed)           0.406    11.803    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[5]_i_38
    SLICE_X95Y63         LUT5 (Prop_lut5_I0_O)        0.053    11.856 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[5]_i_20/O
                         net (fo=1, routed)           0.550    12.406    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[5]_i_20
    SLICE_X85Y62         LUT6 (Prop_lut6_I5_O)        0.053    12.459 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[5]_i_8/O
                         net (fo=1, routed)           0.481    12.940    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[5]_i_8
    SLICE_X80Y58         LUT6 (Prop_lut6_I0_O)        0.053    12.993 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[5]_i_3/O
                         net (fo=1, routed)           0.560    13.553    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[5]_i_3
    SLICE_X80Y52         LUT5 (Prop_lut5_I3_O)        0.053    13.606 r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[5]_i_1/O
                         net (fo=1, routed)           0.000    13.606    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[5]_i_1
    SLICE_X80Y52         FDRE                                         r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    16.667 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    18.337    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.643 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    16.554    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    16.667 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5294, routed)        1.293    17.960    design_1_i/hls_cropping_strm_0/inst/ap_clk
    SLICE_X80Y52                                                      r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[5]/C
                         clock pessimism              0.010    17.970    
                         clock uncertainty           -0.114    17.856    
    SLICE_X80Y52         FDRE (Setup_fdre_C_D)        0.034    17.890    design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[5]
  -------------------------------------------------------------------
                         required time                         17.890    
                         arrival time                         -13.606    
  -------------------------------------------------------------------
                         slack                                  4.284    

Slack (MET) :             4.309ns  (required time - arrival time)
  Source:                 design_1_i/hls_cropping_strm_0/inst/cur_trans_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@16.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        12.018ns  (logic 1.552ns (12.914%)  route 10.466ns (87.086%))
  Logic Levels:           18  (LUT2=1 LUT3=2 LUT4=2 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.297ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 17.960 - 16.667 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5294, routed)        1.600     1.600    design_1_i/hls_cropping_strm_0/inst/ap_clk
    SLICE_X78Y49                                                      r  design_1_i/hls_cropping_strm_0/inst/cur_trans_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49         FDRE (Prop_fdre_C_Q)         0.246     1.846 r  design_1_i/hls_cropping_strm_0/inst/cur_trans_reg[1]/Q
                         net (fo=147, routed)         0.916     2.762    design_1_i/hls_cropping_strm_0/inst/n_0_cur_trans_reg[1]
    SLICE_X89Y50         LUT2 (Prop_lut2_I1_O)        0.172     2.934 f  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_47[15]_i_3/O
                         net (fo=523, routed)         0.973     3.908    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer1b_V_47[15]_i_3
    SLICE_X92Y52         LUT4 (Prop_lut4_I0_O)        0.168     4.076 r  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_0[14]_i_39/O
                         net (fo=3, routed)           0.559     4.634    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer1b_V_0[14]_i_39
    SLICE_X92Y51         LUT6 (Prop_lut6_I3_O)        0.053     4.687 f  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_0[14]_i_13/O
                         net (fo=1, routed)           0.678     5.366    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer1b_V_0[14]_i_13
    SLICE_X88Y49         LUT6 (Prop_lut6_I3_O)        0.053     5.419 f  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_0[14]_i_5/O
                         net (fo=81, routed)          0.756     6.175    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer1b_V_0[14]_i_5
    SLICE_X84Y42         LUT3 (Prop_lut3_I2_O)        0.056     6.231 f  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0[9]_i_3/O
                         net (fo=1, routed)           0.681     6.912    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer2b_V_0[9]_i_3
    SLICE_X88Y44         LUT6 (Prop_lut6_I2_O)        0.168     7.080 r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0[9]_i_1/O
                         net (fo=108, routed)         0.772     7.852    design_1_i/hls_cropping_strm_0/inst/p_Result_s_fu_47826_p2[9]
    SLICE_X88Y41         LUT3 (Prop_lut3_I0_O)        0.053     7.905 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[9]_i_105/O
                         net (fo=1, routed)           0.807     8.713    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[9]_i_105
    SLICE_X88Y45         LUT6 (Prop_lut6_I1_O)        0.053     8.766 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[9]_i_91/O
                         net (fo=1, routed)           0.576     9.342    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[9]_i_91
    SLICE_X97Y47         LUT6 (Prop_lut6_I0_O)        0.053     9.395 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[9]_i_85/O
                         net (fo=1, routed)           0.474     9.869    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[9]_i_85
    SLICE_X100Y43        LUT5 (Prop_lut5_I2_O)        0.053     9.922 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[9]_i_79/O
                         net (fo=1, routed)           0.330    10.252    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[9]_i_79
    SLICE_X99Y42         LUT5 (Prop_lut5_I0_O)        0.053    10.305 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[9]_i_65/O
                         net (fo=1, routed)           0.228    10.533    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[9]_i_65
    SLICE_X99Y41         LUT6 (Prop_lut6_I5_O)        0.053    10.586 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[9]_i_48/O
                         net (fo=1, routed)           0.394    10.980    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[9]_i_48
    SLICE_X99Y36         LUT6 (Prop_lut6_I0_O)        0.053    11.033 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[9]_i_41/O
                         net (fo=1, routed)           0.448    11.480    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[9]_i_41
    SLICE_X93Y39         LUT5 (Prop_lut5_I0_O)        0.053    11.533 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[9]_i_29/O
                         net (fo=1, routed)           0.484    12.018    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[9]_i_29
    SLICE_X88Y39         LUT6 (Prop_lut6_I5_O)        0.053    12.071 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[9]_i_14/O
                         net (fo=1, routed)           0.457    12.528    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[9]_i_14
    SLICE_X85Y35         LUT6 (Prop_lut6_I0_O)        0.053    12.581 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[9]_i_7/O
                         net (fo=1, routed)           0.359    12.939    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[9]_i_7
    SLICE_X85Y39         LUT6 (Prop_lut6_I5_O)        0.053    12.992 r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[9]_i_2/O
                         net (fo=1, routed)           0.572    13.565    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[9]_i_2
    SLICE_X84Y53         LUT4 (Prop_lut4_I0_O)        0.053    13.618 r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[9]_i_1/O
                         net (fo=1, routed)           0.000    13.618    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[9]_i_1
    SLICE_X84Y53         FDRE                                         r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    16.667 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    18.337    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.643 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    16.554    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    16.667 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5294, routed)        1.293    17.960    design_1_i/hls_cropping_strm_0/inst/ap_clk
    SLICE_X84Y53                                                      r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[9]/C
                         clock pessimism              0.010    17.970    
                         clock uncertainty           -0.114    17.856    
    SLICE_X84Y53         FDRE (Setup_fdre_C_D)        0.071    17.927    design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[9]
  -------------------------------------------------------------------
                         required time                         17.927    
                         arrival time                         -13.618    
  -------------------------------------------------------------------
                         slack                                  4.309    

Slack (MET) :             4.401ns  (required time - arrival time)
  Source:                 design_1_i/hls_cropping_strm_0/inst/cur_trans_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@16.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.891ns  (logic 1.742ns (14.650%)  route 10.149ns (85.350%))
  Logic Levels:           18  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=11 MUXF7=1)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 17.961 - 16.667 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5294, routed)        1.600     1.600    design_1_i/hls_cropping_strm_0/inst/ap_clk
    SLICE_X78Y49                                                      r  design_1_i/hls_cropping_strm_0/inst/cur_trans_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49         FDRE (Prop_fdre_C_Q)         0.246     1.846 f  design_1_i/hls_cropping_strm_0/inst/cur_trans_reg[1]/Q
                         net (fo=147, routed)         0.916     2.762    design_1_i/hls_cropping_strm_0/inst/n_0_cur_trans_reg[1]
    SLICE_X89Y50         LUT2 (Prop_lut2_I1_O)        0.172     2.934 r  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_47[15]_i_3/O
                         net (fo=523, routed)         0.963     3.897    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer1b_V_47[15]_i_3
    SLICE_X81Y49         LUT3 (Prop_lut3_I1_O)        0.168     4.065 r  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_0[13]_i_24/O
                         net (fo=45, routed)          1.077     5.142    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer1b_V_0[13]_i_24
    SLICE_X78Y66         LUT6 (Prop_lut6_I4_O)        0.053     5.195 f  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_0[7]_i_16/O
                         net (fo=2, routed)           0.324     5.519    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer1b_V_0[7]_i_16
    SLICE_X80Y66         LUT6 (Prop_lut6_I5_O)        0.053     5.572 r  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_0[7]_i_9/O
                         net (fo=2, routed)           0.820     6.392    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer1b_V_0[7]_i_9
    SLICE_X87Y59         LUT6 (Prop_lut6_I4_O)        0.053     6.445 r  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_0[7]_i_4/O
                         net (fo=2, routed)           0.608     7.053    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer1b_V_0[7]_i_4
    SLICE_X87Y56         LUT6 (Prop_lut6_I3_O)        0.053     7.106 r  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_0[7]_i_1/O
                         net (fo=94, routed)          0.680     7.786    design_1_i/hls_cropping_strm_0/inst/p_Result_1_fu_47268_p2[7]
    SLICE_X90Y60         LUT4 (Prop_lut4_I0_O)        0.056     7.842 r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[7]_i_117/O
                         net (fo=1, routed)           0.584     8.426    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[7]_i_117
    SLICE_X92Y61         LUT6 (Prop_lut6_I5_O)        0.168     8.594 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[7]_i_96/O
                         net (fo=1, routed)           0.508     9.102    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[7]_i_96
    SLICE_X99Y54         LUT6 (Prop_lut6_I3_O)        0.053     9.155 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[7]_i_86/O
                         net (fo=1, routed)           0.598     9.753    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[7]_i_86
    SLICE_X102Y54        LUT6 (Prop_lut6_I0_O)        0.053     9.806 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[7]_i_78/O
                         net (fo=1, routed)           0.435    10.241    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[7]_i_78
    SLICE_X98Y59         LUT5 (Prop_lut5_I0_O)        0.053    10.294 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[7]_i_71/O
                         net (fo=1, routed)           0.000    10.294    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[7]_i_71
    SLICE_X98Y59         MUXF7 (Prop_muxf7_I1_O)      0.145    10.439 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[7]_i_53/O
                         net (fo=1, routed)           0.606    11.045    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[7]_i_53
    SLICE_X98Y64         LUT6 (Prop_lut6_I3_O)        0.151    11.196 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[7]_i_44/O
                         net (fo=1, routed)           0.238    11.434    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[7]_i_44
    SLICE_X97Y64         LUT6 (Prop_lut6_I0_O)        0.053    11.487 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[7]_i_39/O
                         net (fo=1, routed)           0.353    11.840    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[7]_i_39
    SLICE_X96Y61         LUT5 (Prop_lut5_I0_O)        0.053    11.893 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[7]_i_20/O
                         net (fo=1, routed)           0.628    12.521    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[7]_i_20
    SLICE_X84Y61         LUT6 (Prop_lut6_I5_O)        0.053    12.574 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[7]_i_8/O
                         net (fo=1, routed)           0.354    12.928    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[7]_i_8
    SLICE_X84Y58         LUT6 (Prop_lut6_I0_O)        0.053    12.981 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[7]_i_4/O
                         net (fo=1, routed)           0.457    13.438    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[7]_i_4
    SLICE_X85Y52         LUT5 (Prop_lut5_I4_O)        0.053    13.491 r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[7]_i_1/O
                         net (fo=1, routed)           0.000    13.491    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[7]_i_1
    SLICE_X85Y52         FDRE                                         r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    16.667 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    18.337    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.643 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    16.554    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    16.667 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5294, routed)        1.294    17.961    design_1_i/hls_cropping_strm_0/inst/ap_clk
    SLICE_X85Y52                                                      r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[7]/C
                         clock pessimism              0.010    17.971    
                         clock uncertainty           -0.114    17.857    
    SLICE_X85Y52         FDRE (Setup_fdre_C_D)        0.035    17.892    design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[7]
  -------------------------------------------------------------------
                         required time                         17.892    
                         arrival time                         -13.491    
  -------------------------------------------------------------------
                         slack                                  4.401    

Slack (MET) :             4.438ns  (required time - arrival time)
  Source:                 design_1_i/hls_cropping_strm_0/inst/cur_trans3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@16.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.889ns  (logic 1.866ns (15.696%)  route 10.023ns (84.304%))
  Logic Levels:           21  (CARRY4=2 LUT2=1 LUT3=1 LUT4=2 LUT5=5 LUT6=10)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.293ns = ( 17.960 - 16.667 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5294, routed)        1.601     1.601    design_1_i/hls_cropping_strm_0/inst/ap_clk
    SLICE_X82Y49                                                      r  design_1_i/hls_cropping_strm_0/inst/cur_trans3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y49         FDRE (Prop_fdre_C_Q)         0.269     1.870 f  design_1_i/hls_cropping_strm_0/inst/cur_trans3_reg[1]/Q
                         net (fo=46, routed)          0.632     2.502    design_1_i/hls_cropping_strm_0/inst/cur_trans3_reg[1]
    SLICE_X84Y51         LUT2 (Prop_lut2_I0_O)        0.053     2.555 r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[15]_i_48/O
                         net (fo=1, routed)           0.000     2.555    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[15]_i_48
    SLICE_X84Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.297     2.852 r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[15]_i_18/CO[3]
                         net (fo=1, routed)           0.000     2.852    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[15]_i_18
    SLICE_X84Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060     2.912 r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[15]_i_6/CO[3]
                         net (fo=24, routed)          0.949     3.861    design_1_i/hls_cropping_strm_0/inst/tmp_13_fu_48456_p2
    SLICE_X90Y42         LUT3 (Prop_lut3_I1_O)        0.055     3.916 r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[15]_i_29/O
                         net (fo=10, routed)          0.446     4.362    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[15]_i_29
    SLICE_X85Y42         LUT5 (Prop_lut5_I4_O)        0.167     4.529 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[15]_i_282/O
                         net (fo=17, routed)          1.106     5.635    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[15]_i_282
    SLICE_X73Y49         LUT6 (Prop_lut6_I0_O)        0.170     5.805 r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[13]_i_137/O
                         net (fo=1, routed)           0.470     6.275    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[13]_i_137
    SLICE_X70Y47         LUT4 (Prop_lut4_I1_O)        0.053     6.328 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[13]_i_131/O
                         net (fo=1, routed)           0.483     6.812    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[13]_i_131
    SLICE_X78Y47         LUT5 (Prop_lut5_I0_O)        0.053     6.865 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[13]_i_129/O
                         net (fo=1, routed)           0.418     7.282    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[13]_i_129
    SLICE_X78Y45         LUT6 (Prop_lut6_I0_O)        0.053     7.335 r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[13]_i_123/O
                         net (fo=1, routed)           0.309     7.644    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[13]_i_123
    SLICE_X78Y45         LUT6 (Prop_lut6_I5_O)        0.053     7.697 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[13]_i_106/O
                         net (fo=1, routed)           0.414     8.111    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[13]_i_106
    SLICE_X82Y45         LUT6 (Prop_lut6_I5_O)        0.053     8.164 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[13]_i_92/O
                         net (fo=1, routed)           0.707     8.871    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[13]_i_92
    SLICE_X97Y45         LUT6 (Prop_lut6_I0_O)        0.053     8.924 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[13]_i_87/O
                         net (fo=1, routed)           0.455     9.379    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[13]_i_87
    SLICE_X97Y43         LUT5 (Prop_lut5_I2_O)        0.053     9.432 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[13]_i_78/O
                         net (fo=1, routed)           0.340     9.772    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[13]_i_78
    SLICE_X97Y42         LUT5 (Prop_lut5_I0_O)        0.053     9.825 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[13]_i_61/O
                         net (fo=1, routed)           0.353    10.177    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[13]_i_61
    SLICE_X97Y41         LUT6 (Prop_lut6_I5_O)        0.053    10.230 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[13]_i_51/O
                         net (fo=1, routed)           0.581    10.811    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[13]_i_51
    SLICE_X97Y35         LUT6 (Prop_lut6_I0_O)        0.053    10.864 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[13]_i_46/O
                         net (fo=1, routed)           0.240    11.104    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[13]_i_46
    SLICE_X96Y34         LUT5 (Prop_lut5_I0_O)        0.053    11.157 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[13]_i_32/O
                         net (fo=1, routed)           0.260    11.417    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[13]_i_32
    SLICE_X94Y33         LUT6 (Prop_lut6_I5_O)        0.053    11.470 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[13]_i_15/O
                         net (fo=1, routed)           0.662    12.133    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[13]_i_15
    SLICE_X81Y34         LUT6 (Prop_lut6_I0_O)        0.053    12.186 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[13]_i_7/O
                         net (fo=1, routed)           0.459    12.645    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[13]_i_7
    SLICE_X82Y40         LUT6 (Prop_lut6_I5_O)        0.053    12.698 r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[13]_i_2/O
                         net (fo=1, routed)           0.739    13.437    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[13]_i_2
    SLICE_X84Y53         LUT4 (Prop_lut4_I0_O)        0.053    13.490 r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[13]_i_1/O
                         net (fo=1, routed)           0.000    13.490    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[13]_i_1
    SLICE_X84Y53         FDRE                                         r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    16.667 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    18.337    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.643 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    16.554    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    16.667 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5294, routed)        1.293    17.960    design_1_i/hls_cropping_strm_0/inst/ap_clk
    SLICE_X84Y53                                                      r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[13]/C
                         clock pessimism              0.010    17.970    
                         clock uncertainty           -0.114    17.856    
    SLICE_X84Y53         FDRE (Setup_fdre_C_D)        0.072    17.928    design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[13]
  -------------------------------------------------------------------
                         required time                         17.928    
                         arrival time                         -13.490    
  -------------------------------------------------------------------
                         slack                                  4.438    

Slack (MET) :             4.481ns  (required time - arrival time)
  Source:                 design_1_i/hls_cropping_strm_0/inst/cur_trans_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@16.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.809ns  (logic 1.434ns (12.143%)  route 10.375ns (87.857%))
  Logic Levels:           18  (LUT2=1 LUT4=2 LUT5=3 LUT6=12)
  Clock Path Skew:        -0.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.294ns = ( 17.961 - 16.667 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5294, routed)        1.600     1.600    design_1_i/hls_cropping_strm_0/inst/ap_clk
    SLICE_X78Y49                                                      r  design_1_i/hls_cropping_strm_0/inst/cur_trans_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49         FDRE (Prop_fdre_C_Q)         0.246     1.846 f  design_1_i/hls_cropping_strm_0/inst/cur_trans_reg[1]/Q
                         net (fo=147, routed)         0.916     2.762    design_1_i/hls_cropping_strm_0/inst/n_0_cur_trans_reg[1]
    SLICE_X89Y50         LUT2 (Prop_lut2_I1_O)        0.172     2.934 r  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_47[15]_i_3/O
                         net (fo=523, routed)         0.973     3.908    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer1b_V_47[15]_i_3
    SLICE_X92Y52         LUT4 (Prop_lut4_I0_O)        0.168     4.076 f  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_0[14]_i_39/O
                         net (fo=3, routed)           0.559     4.634    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer1b_V_0[14]_i_39
    SLICE_X92Y51         LUT6 (Prop_lut6_I3_O)        0.053     4.687 r  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_0[14]_i_13/O
                         net (fo=1, routed)           0.678     5.366    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer1b_V_0[14]_i_13
    SLICE_X88Y49         LUT6 (Prop_lut6_I3_O)        0.053     5.419 r  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_0[14]_i_5/O
                         net (fo=81, routed)          0.834     6.253    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer1b_V_0[14]_i_5
    SLICE_X84Y42         LUT6 (Prop_lut6_I0_O)        0.053     6.306 r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0[1]_i_4/O
                         net (fo=2, routed)           0.475     6.780    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer2b_V_0[1]_i_4
    SLICE_X84Y47         LUT6 (Prop_lut6_I4_O)        0.053     6.833 r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0[1]_i_1/O
                         net (fo=98, routed)          0.612     7.445    design_1_i/hls_cropping_strm_0/inst/p_Result_s_fu_47826_p2[1]
    SLICE_X92Y49         LUT4 (Prop_lut4_I0_O)        0.053     7.498 r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[1]_i_114/O
                         net (fo=1, routed)           0.447     7.945    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[1]_i_114
    SLICE_X92Y49         LUT6 (Prop_lut6_I5_O)        0.053     7.998 r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[1]_i_95/O
                         net (fo=1, routed)           0.612     8.610    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[1]_i_95
    SLICE_X89Y46         LUT6 (Prop_lut6_I1_O)        0.053     8.663 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[1]_i_87/O
                         net (fo=1, routed)           0.552     9.215    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[1]_i_87
    SLICE_X94Y46         LUT6 (Prop_lut6_I0_O)        0.053     9.268 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[1]_i_80/O
                         net (fo=1, routed)           0.344     9.613    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[1]_i_80
    SLICE_X94Y43         LUT5 (Prop_lut5_I2_O)        0.053     9.666 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[1]_i_64/O
                         net (fo=1, routed)           0.433    10.099    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[1]_i_64
    SLICE_X94Y40         LUT6 (Prop_lut6_I5_O)        0.053    10.152 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[1]_i_50/O
                         net (fo=1, routed)           0.525    10.677    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[1]_i_50
    SLICE_X100Y40        LUT6 (Prop_lut6_I0_O)        0.053    10.730 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[1]_i_44/O
                         net (fo=1, routed)           0.503    11.234    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[1]_i_44
    SLICE_X92Y35         LUT5 (Prop_lut5_I0_O)        0.053    11.287 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[1]_i_32/O
                         net (fo=1, routed)           0.363    11.650    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[1]_i_32
    SLICE_X91Y35         LUT5 (Prop_lut5_I0_O)        0.053    11.703 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[1]_i_14/O
                         net (fo=1, routed)           0.449    12.152    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[1]_i_14
    SLICE_X88Y34         LUT6 (Prop_lut6_I5_O)        0.053    12.205 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[1]_i_6/O
                         net (fo=1, routed)           0.384    12.589    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[1]_i_6
    SLICE_X83Y34         LUT6 (Prop_lut6_I0_O)        0.053    12.642 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[1]_i_2/O
                         net (fo=1, routed)           0.714    13.356    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[1]_i_2
    SLICE_X85Y51         LUT6 (Prop_lut6_I0_O)        0.053    13.409 r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[1]_i_1/O
                         net (fo=1, routed)           0.000    13.409    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[1]_i_1
    SLICE_X85Y51         FDRE                                         r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    16.667 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    18.337    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.643 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    16.554    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    16.667 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5294, routed)        1.294    17.961    design_1_i/hls_cropping_strm_0/inst/ap_clk
    SLICE_X85Y51                                                      r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[1]/C
                         clock pessimism              0.010    17.971    
                         clock uncertainty           -0.114    17.857    
    SLICE_X85Y51         FDRE (Setup_fdre_C_D)        0.034    17.891    design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[1]
  -------------------------------------------------------------------
                         required time                         17.891    
                         arrival time                         -13.409    
  -------------------------------------------------------------------
                         slack                                  4.481    

Slack (MET) :             4.513ns  (required time - arrival time)
  Source:                 design_1_i/hls_cropping_strm_0/inst/cur_trans_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@16.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.777ns  (logic 1.297ns (11.013%)  route 10.480ns (88.987%))
  Logic Levels:           17  (LUT2=1 LUT4=2 LUT5=4 LUT6=10)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 17.959 - 16.667 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5294, routed)        1.600     1.600    design_1_i/hls_cropping_strm_0/inst/ap_clk
    SLICE_X78Y49                                                      r  design_1_i/hls_cropping_strm_0/inst/cur_trans_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49         FDRE (Prop_fdre_C_Q)         0.269     1.869 r  design_1_i/hls_cropping_strm_0/inst/cur_trans_reg[2]/Q
                         net (fo=127, routed)         0.938     2.807    design_1_i/hls_cropping_strm_0/inst/n_0_cur_trans_reg[2]
    SLICE_X94Y50         LUT2 (Prop_lut2_I0_O)        0.053     2.860 r  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_55[15]_i_3/O
                         net (fo=344, routed)         1.120     3.980    design_1_i/hls_cropping_strm_0/inst/p_cur_trans_load_fu_32060_p3[2]
    SLICE_X77Y49         LUT4 (Prop_lut4_I2_O)        0.053     4.033 r  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_0[12]_i_21/O
                         net (fo=49, routed)          1.387     5.420    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer1b_V_0[12]_i_21
    SLICE_X88Y65         LUT6 (Prop_lut6_I2_O)        0.053     5.473 r  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_0[10]_i_10/O
                         net (fo=1, routed)           0.746     6.218    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer1b_V_0[10]_i_10
    SLICE_X87Y61         LUT6 (Prop_lut6_I0_O)        0.053     6.271 r  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_0[10]_i_4/O
                         net (fo=2, routed)           0.566     6.837    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer1b_V_0[10]_i_4
    SLICE_X87Y56         LUT6 (Prop_lut6_I2_O)        0.053     6.890 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[10]_i_38/O
                         net (fo=15, routed)          0.851     7.741    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[10]_i_38
    SLICE_X88Y63         LUT4 (Prop_lut4_I0_O)        0.065     7.806 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[10]_i_115/O
                         net (fo=1, routed)           0.426     8.232    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[10]_i_115
    SLICE_X90Y62         LUT6 (Prop_lut6_I4_O)        0.168     8.400 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[10]_i_98/O
                         net (fo=1, routed)           0.629     9.029    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[10]_i_98
    SLICE_X99Y56         LUT6 (Prop_lut6_I1_O)        0.053     9.082 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[10]_i_87/O
                         net (fo=1, routed)           0.302     9.385    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[10]_i_87
    SLICE_X99Y56         LUT6 (Prop_lut6_I0_O)        0.053     9.438 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[10]_i_79/O
                         net (fo=1, routed)           0.475     9.913    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[10]_i_79
    SLICE_X99Y59         LUT5 (Prop_lut5_I0_O)        0.053     9.966 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[10]_i_70/O
                         net (fo=1, routed)           0.194    10.159    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[10]_i_70
    SLICE_X99Y59         LUT5 (Prop_lut5_I0_O)        0.053    10.212 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[10]_i_53/O
                         net (fo=1, routed)           0.376    10.588    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[10]_i_53
    SLICE_X100Y62        LUT6 (Prop_lut6_I3_O)        0.053    10.641 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[10]_i_44/O
                         net (fo=1, routed)           0.565    11.206    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[10]_i_44
    SLICE_X97Y64         LUT6 (Prop_lut6_I0_O)        0.053    11.259 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[10]_i_39/O
                         net (fo=1, routed)           0.496    11.756    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[10]_i_39
    SLICE_X90Y61         LUT5 (Prop_lut5_I0_O)        0.053    11.809 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[10]_i_20/O
                         net (fo=1, routed)           0.457    12.265    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[10]_i_20
    SLICE_X85Y61         LUT6 (Prop_lut6_I5_O)        0.053    12.318 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[10]_i_8/O
                         net (fo=1, routed)           0.601    12.919    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[10]_i_8
    SLICE_X80Y56         LUT6 (Prop_lut6_I0_O)        0.053    12.972 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[10]_i_4/O
                         net (fo=1, routed)           0.352    13.324    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[10]_i_4
    SLICE_X80Y53         LUT5 (Prop_lut5_I4_O)        0.053    13.377 r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[10]_i_1/O
                         net (fo=1, routed)           0.000    13.377    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[10]_i_1
    SLICE_X80Y53         FDRE                                         r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    16.667 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    18.337    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.643 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    16.554    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    16.667 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5294, routed)        1.292    17.959    design_1_i/hls_cropping_strm_0/inst/ap_clk
    SLICE_X80Y53                                                      r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[10]/C
                         clock pessimism              0.010    17.969    
                         clock uncertainty           -0.114    17.855    
    SLICE_X80Y53         FDRE (Setup_fdre_C_D)        0.035    17.890    design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[10]
  -------------------------------------------------------------------
                         required time                         17.890    
                         arrival time                         -13.377    
  -------------------------------------------------------------------
                         slack                                  4.513    

Slack (MET) :             4.547ns  (required time - arrival time)
  Source:                 design_1_i/hls_cropping_strm_0/inst/cur_trans_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out1_design_1_clk_wiz_0_0 rise@16.667ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        11.742ns  (logic 1.434ns (12.213%)  route 10.308ns (87.787%))
  Logic Levels:           18  (LUT2=2 LUT4=3 LUT5=3 LUT6=10)
  Clock Path Skew:        -0.298ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.292ns = ( 17.959 - 16.667 ) 
    Source Clock Delay      (SCD):    1.600ns
    Clock Pessimism Removal (CPR):    0.010ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5294, routed)        1.600     1.600    design_1_i/hls_cropping_strm_0/inst/ap_clk
    SLICE_X78Y49                                                      r  design_1_i/hls_cropping_strm_0/inst/cur_trans_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y49         FDRE (Prop_fdre_C_Q)         0.246     1.846 r  design_1_i/hls_cropping_strm_0/inst/cur_trans_reg[1]/Q
                         net (fo=147, routed)         0.916     2.762    design_1_i/hls_cropping_strm_0/inst/n_0_cur_trans_reg[1]
    SLICE_X89Y50         LUT2 (Prop_lut2_I1_O)        0.172     2.934 f  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_47[15]_i_3/O
                         net (fo=523, routed)         0.973     3.908    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer1b_V_47[15]_i_3
    SLICE_X92Y52         LUT4 (Prop_lut4_I0_O)        0.168     4.076 r  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_0[14]_i_39/O
                         net (fo=3, routed)           0.559     4.634    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer1b_V_0[14]_i_39
    SLICE_X92Y51         LUT6 (Prop_lut6_I3_O)        0.053     4.687 f  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_0[14]_i_13/O
                         net (fo=1, routed)           0.678     5.366    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer1b_V_0[14]_i_13
    SLICE_X88Y49         LUT6 (Prop_lut6_I3_O)        0.053     5.419 f  design_1_i/hls_cropping_strm_0/inst/linebuffer1b_V_0[14]_i_5/O
                         net (fo=81, routed)          0.845     6.264    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer1b_V_0[14]_i_5
    SLICE_X86Y40         LUT2 (Prop_lut2_I0_O)        0.053     6.317 f  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0[4]_i_4/O
                         net (fo=1, routed)           0.350     6.666    design_1_i/hls_cropping_strm_0/inst/n_0_linebuffer2b_V_0[4]_i_4
    SLICE_X86Y41         LUT6 (Prop_lut6_I5_O)        0.053     6.719 r  design_1_i/hls_cropping_strm_0/inst/linebuffer2b_V_0[4]_i_2/O
                         net (fo=108, routed)         0.983     7.703    design_1_i/hls_cropping_strm_0/inst/p_Result_s_fu_47826_p2[4]
    SLICE_X99Y47         LUT4 (Prop_lut4_I1_O)        0.053     7.756 r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[4]_i_101/O
                         net (fo=1, routed)           0.407     8.163    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[4]_i_101
    SLICE_X99Y47         LUT6 (Prop_lut6_I5_O)        0.053     8.216 r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[4]_i_87/O
                         net (fo=1, routed)           0.551     8.767    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[4]_i_87
    SLICE_X99Y46         LUT6 (Prop_lut6_I1_O)        0.053     8.820 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[4]_i_80/O
                         net (fo=1, routed)           0.344     9.164    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[4]_i_80
    SLICE_X98Y43         LUT5 (Prop_lut5_I2_O)        0.053     9.217 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[4]_i_71/O
                         net (fo=1, routed)           0.347     9.565    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[4]_i_71
    SLICE_X98Y40         LUT5 (Prop_lut5_I0_O)        0.053     9.618 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[4]_i_54/O
                         net (fo=1, routed)           0.461    10.078    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[4]_i_54
    SLICE_X98Y40         LUT6 (Prop_lut6_I5_O)        0.053    10.131 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[4]_i_44/O
                         net (fo=1, routed)           0.314    10.445    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[4]_i_44
    SLICE_X98Y38         LUT6 (Prop_lut6_I0_O)        0.053    10.498 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[4]_i_39/O
                         net (fo=1, routed)           0.360    10.858    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[4]_i_39
    SLICE_X92Y38         LUT5 (Prop_lut5_I0_O)        0.053    10.911 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[4]_i_29/O
                         net (fo=1, routed)           0.347    11.258    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[4]_i_29
    SLICE_X90Y39         LUT6 (Prop_lut6_I5_O)        0.053    11.311 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[4]_i_13/O
                         net (fo=1, routed)           0.602    11.913    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[4]_i_13
    SLICE_X82Y36         LUT6 (Prop_lut6_I0_O)        0.053    11.966 f  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[4]_i_7/O
                         net (fo=1, routed)           0.412    12.378    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[4]_i_7
    SLICE_X83Y39         LUT6 (Prop_lut6_I5_O)        0.053    12.431 r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[4]_i_2/O
                         net (fo=1, routed)           0.858    13.289    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[4]_i_2
    SLICE_X80Y53         LUT4 (Prop_lut4_I0_O)        0.053    13.342 r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[4]_i_1/O
                         net (fo=1, routed)           0.000    13.342    design_1_i/hls_cropping_strm_0/inst/n_0_ap_reg_phiprechg_tmp_V_reg_31992pp0_it2[4]_i_1
    SLICE_X80Y53         FDRE                                         r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    16.667 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    18.337    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.694    14.643 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.911    16.554    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    16.667 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5294, routed)        1.292    17.959    design_1_i/hls_cropping_strm_0/inst/ap_clk
    SLICE_X80Y53                                                      r  design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[4]/C
                         clock pessimism              0.010    17.969    
                         clock uncertainty           -0.114    17.855    
    SLICE_X80Y53         FDRE (Setup_fdre_C_D)        0.034    17.889    design_1_i/hls_cropping_strm_0/inst/ap_reg_phiprechg_tmp_V_reg_31992pp0_it2_reg[4]
  -------------------------------------------------------------------
                         required time                         17.889    
                         arrival time                         -13.342    
  -------------------------------------------------------------------
                         slack                                  4.547    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.020ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/shifted_data_in_reg[8][76]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.107ns (32.370%)  route 0.224ns (67.630%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5294, routed)        0.624     0.624    u_ila_3/inst/ila_core_inst/clk
    SLICE_X8Y23                                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[8][76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.107     0.731 r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[8][76]/Q
                         net (fo=1, routed)           0.224     0.955    u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DINA[22]
    RAMB36_X0Y3          RAMB36E1                                     r  u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5294, routed)        0.883     0.883    u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y3                                                       r  u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.208     0.675    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.260     0.935    u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.935    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.020    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/shifted_data_in_reg[8][77]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.107ns (32.361%)  route 0.224ns (67.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.883ns
    Source Clock Delay      (SCD):    0.624ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5294, routed)        0.624     0.624    u_ila_3/inst/ila_core_inst/clk
    SLICE_X8Y23                                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[8][77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.107     0.731 r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[8][77]/Q
                         net (fo=1, routed)           0.224     0.955    u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DINA[23]
    RAMB36_X0Y3          RAMB36E1                                     r  u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5294, routed)        0.883     0.883    u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y3                                                       r  u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.208     0.675    
    RAMB36_X0Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.258     0.933    u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.933    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/u_trig/genblk1[19].U_TC/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.100ns (31.418%)  route 0.218ns (68.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.819ns
    Source Clock Delay      (SCD):    0.547ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5294, routed)        0.547     0.547    u_ila_3/inst/ila_core_inst/u_trig/genblk1[19].U_TC/clk
    SLICE_X45Y51                                                      r  u_ila_3/inst/ila_core_inst/u_trig/genblk1[19].U_TC/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y51         FDRE (Prop_fdre_C_Q)         0.100     0.647 r  u_ila_3/inst/ila_core_inst/u_trig/genblk1[19].U_TC/yes_output_reg.dout_reg_reg/Q
                         net (fo=1, routed)           0.218     0.865    u_ila_3/inst/ila_core_inst/u_trig/trigEqOut[19]
    SLICE_X45Y46         FDRE                                         r  u_ila_3/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5294, routed)        0.819     0.819    u_ila_3/inst/ila_core_inst/u_trig/clk
    SLICE_X45Y46                                                      r  u_ila_3/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[19]/C
                         clock pessimism             -0.008     0.811    
    SLICE_X45Y46         FDRE (Hold_fdre_C_D)         0.032     0.843    u_ila_3/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.843    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/rd_data_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_trig/U_TM/G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.118ns (36.726%)  route 0.203ns (63.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5294, routed)        0.585     0.585    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/aclk
    SLICE_X8Y50                                                       r  design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/rd_data_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y50          FDRE (Prop_fdre_C_Q)         0.118     0.703 r  design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/rd_data_reg[34]/Q
                         net (fo=4, routed)           0.203     0.906    u_ila_3/inst/ila_core_inst/u_trig/U_TM/G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probe2[34]
    SLICE_X11Y47         FDRE                                         r  u_ila_3/inst/ila_core_inst/u_trig/U_TM/G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5294, routed)        0.859     0.859    u_ila_3/inst/ila_core_inst/u_trig/U_TM/G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/clk
    SLICE_X11Y47                                                      r  u_ila_3/inst/ila_core_inst/u_trig/U_TM/G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[34]/C
                         clock pessimism             -0.008     0.851    
    SLICE_X11Y47         FDRE (Hold_fdre_C_D)         0.033     0.884    u_ila_3/inst/ila_core_inst/u_trig/U_TM/G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.884    
                         arrival time                           0.906    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/u_trig/genblk1[1].U_TC/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.100ns (30.820%)  route 0.224ns (69.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5294, routed)        0.549     0.549    u_ila_3/inst/ila_core_inst/u_trig/genblk1[1].U_TC/clk
    SLICE_X33Y50                                                      r  u_ila_3/inst/ila_core_inst/u_trig/genblk1[1].U_TC/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.100     0.649 r  u_ila_3/inst/ila_core_inst/u_trig/genblk1[1].U_TC/yes_output_reg.dout_reg_reg/Q
                         net (fo=1, routed)           0.224     0.873    u_ila_3/inst/ila_core_inst/u_trig/trigEqOut[1]
    SLICE_X37Y47         FDRE                                         r  u_ila_3/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5294, routed)        0.821     0.821    u_ila_3/inst/ila_core_inst/u_trig/clk
    SLICE_X37Y47                                                      r  u_ila_3/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[1]/C
                         clock pessimism             -0.008     0.813    
    SLICE_X37Y47         FDRE (Hold_fdre_C_D)         0.038     0.851    u_ila_3/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.851    
                         arrival time                           0.873    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/rd_data_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ila_3/inst/ila_core_inst/u_trig/U_TM/G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.100ns (29.516%)  route 0.239ns (70.484%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.584ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5294, routed)        0.584     0.584    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/aclk
    SLICE_X9Y53                                                       r  design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/rd_data_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y53          FDRE (Prop_fdre_C_Q)         0.100     0.684 r  design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/rd_data_reg[59]/Q
                         net (fo=4, routed)           0.239     0.923    u_ila_3/inst/ila_core_inst/u_trig/U_TM/G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probe2[59]
    SLICE_X11Y48         FDRE                                         r  u_ila_3/inst/ila_core_inst/u_trig/U_TM/G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5294, routed)        0.859     0.859    u_ila_3/inst/ila_core_inst/u_trig/U_TM/G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/clk
    SLICE_X11Y48                                                      r  u_ila_3/inst/ila_core_inst/u_trig/U_TM/G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[59]/C
                         clock pessimism             -0.008     0.851    
    SLICE_X11Y48         FDRE (Hold_fdre_C_D)         0.049     0.900    u_ila_3/inst/ila_core_inst/u_trig/U_TM/G_NMU[8].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[59]
  -------------------------------------------------------------------
                         required time                         -0.900    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/shifted_data_in_reg[8][162]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.118ns (31.946%)  route 0.251ns (68.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.633ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5294, routed)        0.633     0.633    u_ila_3/inst/ila_core_inst/clk
    SLICE_X8Y12                                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[8][162]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.118     0.751 r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[8][162]/Q
                         net (fo=1, routed)           0.251     1.002    u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DINA[0]
    RAMB36_X0Y1          RAMB36E1                                     r  u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5294, routed)        0.891     0.891    u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y1                                                       r  u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.208     0.683    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.979    u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.979    
                         arrival time                           1.002    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[77]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data_reg[237]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.091ns (27.910%)  route 0.235ns (72.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.890ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5294, routed)        0.585     0.585    design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/ACLK
    SLICE_X11Y51                                                      r  design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[77]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y51         FDRE (Prop_fdre_C_Q)         0.091     0.676 r  design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[77]/Q
                         net (fo=3, routed)           0.235     0.911    design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data[77]
    SLICE_X6Y49          FDRE                                         r  design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data_reg[237]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5294, routed)        0.890     0.890    design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/ACLK
    SLICE_X6Y49                                                       r  design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data_reg[237]/C
                         clock pessimism             -0.008     0.882    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.004     0.886    design_1_i/axis_dwidth_converter_0/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data_reg[237]
  -------------------------------------------------------------------
                         required time                         -0.886    
                         arrival time                           0.911    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/shifted_data_in_reg[8][149]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.107ns (30.446%)  route 0.244ns (69.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.854ns
    Source Clock Delay      (SCD):    0.598ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5294, routed)        0.598     0.598    u_ila_3/inst/ila_core_inst/clk
    SLICE_X34Y11                                                      r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[8][149]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDRE (Prop_fdre_C_Q)         0.107     0.705 r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[8][149]/Q
                         net (fo=1, routed)           0.244     0.949    u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DINA[23]
    RAMB36_X2Y1          RAMB36E1                                     r  u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5294, routed)        0.854     0.854    u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clk
    RAMB36_X2Y1                                                       r  u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.188     0.666    
    RAMB36_X2Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.258     0.924    u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.924    
                         arrival time                           0.949    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 u_ila_3/inst/ila_core_inst/shifted_data_in_reg[8][180]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.107ns (31.782%)  route 0.230ns (68.218%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.891ns
    Source Clock Delay      (SCD):    0.634ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5294, routed)        0.634     0.634    u_ila_3/inst/ila_core_inst/clk
    SLICE_X8Y11                                                       r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[8][180]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.107     0.741 r  u_ila_3/inst/ila_core_inst/shifted_data_in_reg[8][180]/Q
                         net (fo=1, routed)           0.230     0.971    u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DINA[18]
    RAMB36_X0Y1          RAMB36E1                                     r  u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=5294, routed)        0.891     0.891    u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clk
    RAMB36_X0Y1                                                       r  u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.208     0.683    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[16])
                                                      0.260     0.943    u_ila_3/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.943    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.028    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform:           { 0 8.33333 }
Period:             16.667
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location        Pin                                                                                                                             
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495     16.667  14.172   RAMB18_X4Y22    design_1_i/hls_cropping_vert_strm_0/inst/linebuffer1_V_U/hls_cropping_vert_strm_linebuffer1_V_ram_U/ram_reg/CLKARDCLK           
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495     16.667  14.172   RAMB18_X4Y20    design_1_i/hls_cropping_vert_strm_0/inst/linebuffer1b_V_U/hls_cropping_vert_strm_linebuffer1_V_ram_U/ram_reg/CLKARDCLK          
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495     16.667  14.172   RAMB18_X4Y21    design_1_i/hls_cropping_vert_strm_0/inst/linebuffer2_V_U/hls_cropping_vert_strm_linebuffer2_V_ram_U/ram_reg/CLKARDCLK           
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.495     16.667  14.172   RAMB18_X3Y20    design_1_i/hls_cropping_vert_strm_0/inst/linebuffer2b_V_U/hls_cropping_vert_strm_linebuffer1_V_ram_U/ram_reg/CLKARDCLK          
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183     16.667  14.484   RAMB36_X0Y11    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_0/CLKBWRCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183     16.667  14.484   RAMB36_X0Y10    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_1/CLKBWRCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183     16.667  14.484   RAMB18_X0Y24    design_1_i/cameralink_to_axis_0/inst/v_vid_in_axi4s_0_inst/inst/in_coupler_i/in_bridge_async_fifo_2_i/fifo_ram_reg_2/CLKBWRCLK  
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183     16.667  14.484   RAMB18_X4Y22    design_1_i/hls_cropping_vert_strm_0/inst/linebuffer1_V_U/hls_cropping_vert_strm_linebuffer1_V_ram_U/ram_reg/CLKBWRCLK           
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183     16.667  14.484   RAMB18_X4Y20    design_1_i/hls_cropping_vert_strm_0/inst/linebuffer1b_V_U/hls_cropping_vert_strm_linebuffer1_V_ram_U/ram_reg/CLKBWRCLK          
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.183     16.667  14.484   RAMB18_X4Y21    design_1_i/hls_cropping_vert_strm_0/inst/linebuffer2_V_U/hls_cropping_vert_strm_linebuffer2_V_ram_U/ram_reg/CLKBWRCLK           
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000   16.667  143.333  PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0                                                                                
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780     8.333   7.553    SLICE_X22Y9     u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK                                                                   
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780     8.333   7.553    SLICE_X20Y26    u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][100]_srl8/CLK                                                                 
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780     8.333   7.553    SLICE_X20Y26    u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][101]_srl8/CLK                                                                 
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780     8.333   7.553    SLICE_X20Y26    u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][102]_srl8/CLK                                                                 
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780     8.333   7.553    SLICE_X20Y26    u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][103]_srl8/CLK                                                                 
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780     8.333   7.553    SLICE_X22Y8     u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK                                                                  
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780     8.333   7.553    SLICE_X22Y7     u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl8/CLK                                                                 
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780     8.333   7.553    SLICE_X22Y7     u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][113]_srl8/CLK                                                                 
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780     8.333   7.553    SLICE_X22Y7     u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][114]_srl8/CLK                                                                 
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780     8.333   7.553    SLICE_X22Y7     u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][115]_srl8/CLK                                                                 
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780     8.333   7.553    SLICE_X6Y23     u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][184]_srl8/CLK                                                                 
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780     8.333   7.553    SLICE_X6Y23     u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][185]_srl8/CLK                                                                 
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780     8.333   7.553    SLICE_X6Y23     u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][186]_srl8/CLK                                                                 
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780     8.333   7.553    SLICE_X6Y23     u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][187]_srl8/CLK                                                                 
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780     8.333   7.553    SLICE_X6Y23     u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][188]_srl8/CLK                                                                 
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780     8.333   7.553    SLICE_X6Y23     u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][189]_srl8/CLK                                                                 
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780     8.333   7.553    SLICE_X6Y23     u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][190]_srl8/CLK                                                                 
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780     8.333   7.553    SLICE_X6Y23     u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][191]_srl8/CLK                                                                 
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780     8.333   7.553    SLICE_X34Y16    u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][232]_srl8/CLK                                                                 
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780     8.333   7.553    SLICE_X22Y9     u_ila_3/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK                                                                   



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        8.219ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.023ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.553ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.219ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_design_1_clk_wiz_0_0 rise@16.667ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.119ns  (logic 0.795ns (9.792%)  route 7.324ns (90.208%))
  Logic Levels:           5  (LUT4=1 LUT5=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.328ns = ( 17.995 - 16.667 ) 
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1114, routed)        1.381     1.381    u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/clk
    SLICE_X46Y71                                                      r  u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.308     1.689 r  u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]/Q
                         net (fo=68, routed)          2.689     4.378    u_ila_2/inst/ila_core_inst/u_trig/addra[2]
    SLICE_X47Y93         MUXF7 (Prop_muxf7_S_O)       0.174     4.552 r  u_ila_2/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_6/O
                         net (fo=1, routed)           0.000     4.552    u_ila_2/inst/ila_core_inst/u_trig/n_0_fsm_mem_data_reg_r1_0_63_0_2_i_6
    SLICE_X47Y93         MUXF8 (Prop_muxf8_I1_O)      0.054     4.606 r  u_ila_2/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_2/O
                         net (fo=48, routed)          1.972     6.578    u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5/ADDRC2
    SLICE_X38Y71         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.153     6.731 r  u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5/RAMC/O
                         net (fo=1, routed)           0.601     7.332    u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_2_fsm_mem_data_reg_r1_64_127_3_5
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.053     7.385 r  u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[0].U_COUNTER_i_2/O
                         net (fo=1, routed)           0.577     7.962    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CNT_CTRL[1]
    SLICE_X39Y73         LUT5 (Prop_lut5_I0_O)        0.053     8.015 r  u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1/O
                         net (fo=20, routed)          1.485     9.500    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/n_0_counter[16]_i_1
    SLICE_X25Y74         FDRE                                         r  u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    16.667 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    18.337    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    14.643 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    16.554    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    16.667 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1114, routed)        1.328    17.995    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CLK
    SLICE_X25Y74                                                      r  u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[10]/C
                         clock pessimism              0.082    18.077    
                         clock uncertainty           -0.114    17.963    
    SLICE_X25Y74         FDRE (Setup_fdre_C_CE)      -0.244    17.719    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         17.719    
                         arrival time                          -9.500    
  -------------------------------------------------------------------
                         slack                                  8.219    

Slack (MET) :             8.219ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_design_1_clk_wiz_0_0 rise@16.667ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.119ns  (logic 0.795ns (9.792%)  route 7.324ns (90.208%))
  Logic Levels:           5  (LUT4=1 LUT5=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.328ns = ( 17.995 - 16.667 ) 
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1114, routed)        1.381     1.381    u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/clk
    SLICE_X46Y71                                                      r  u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.308     1.689 r  u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]/Q
                         net (fo=68, routed)          2.689     4.378    u_ila_2/inst/ila_core_inst/u_trig/addra[2]
    SLICE_X47Y93         MUXF7 (Prop_muxf7_S_O)       0.174     4.552 r  u_ila_2/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_6/O
                         net (fo=1, routed)           0.000     4.552    u_ila_2/inst/ila_core_inst/u_trig/n_0_fsm_mem_data_reg_r1_0_63_0_2_i_6
    SLICE_X47Y93         MUXF8 (Prop_muxf8_I1_O)      0.054     4.606 r  u_ila_2/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_2/O
                         net (fo=48, routed)          1.972     6.578    u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5/ADDRC2
    SLICE_X38Y71         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.153     6.731 r  u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5/RAMC/O
                         net (fo=1, routed)           0.601     7.332    u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_2_fsm_mem_data_reg_r1_64_127_3_5
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.053     7.385 r  u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[0].U_COUNTER_i_2/O
                         net (fo=1, routed)           0.577     7.962    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CNT_CTRL[1]
    SLICE_X39Y73         LUT5 (Prop_lut5_I0_O)        0.053     8.015 r  u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1/O
                         net (fo=20, routed)          1.485     9.500    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/n_0_counter[16]_i_1
    SLICE_X25Y74         FDRE                                         r  u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    16.667 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    18.337    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    14.643 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    16.554    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    16.667 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1114, routed)        1.328    17.995    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CLK
    SLICE_X25Y74                                                      r  u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[6]/C
                         clock pessimism              0.082    18.077    
                         clock uncertainty           -0.114    17.963    
    SLICE_X25Y74         FDRE (Setup_fdre_C_CE)      -0.244    17.719    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         17.719    
                         arrival time                          -9.500    
  -------------------------------------------------------------------
                         slack                                  8.219    

Slack (MET) :             8.255ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_design_1_clk_wiz_0_0 rise@16.667ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.087ns  (logic 0.795ns (9.831%)  route 7.292ns (90.169%))
  Logic Levels:           5  (LUT4=1 LUT5=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 17.999 - 16.667 ) 
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1114, routed)        1.381     1.381    u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/clk
    SLICE_X46Y71                                                      r  u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.308     1.689 r  u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]/Q
                         net (fo=68, routed)          2.617     4.306    u_ila_2/inst/ila_core_inst/u_trig/addra[2]
    SLICE_X53Y91         MUXF7 (Prop_muxf7_S_O)       0.174     4.480 r  u_ila_2/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_8/O
                         net (fo=1, routed)           0.000     4.480    u_ila_2/inst/ila_core_inst/u_trig/n_0_fsm_mem_data_reg_r1_0_63_0_2_i_8
    SLICE_X53Y91         MUXF8 (Prop_muxf8_I1_O)      0.054     4.534 r  u_ila_2/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
                         net (fo=48, routed)          2.095     6.629    u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/ADDRA1
    SLICE_X38Y72         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.153     6.782 r  u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/RAMA/O
                         net (fo=1, routed)           0.581     7.364    u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_0_fsm_mem_data_reg_r1_0_63_6_8
    SLICE_X39Y77         LUT4 (Prop_lut4_I1_O)        0.053     7.417 r  u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[1].U_COUNTER_i_2/O
                         net (fo=41, routed)          0.639     8.056    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CNT_CTRL[0]
    SLICE_X33Y77         LUT5 (Prop_lut5_I2_O)        0.053     8.109 r  u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1/O
                         net (fo=20, routed)          1.359     9.468    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/n_0_counter[16]_i_1
    SLICE_X24Y78         FDRE                                         r  u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    16.667 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    18.337    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    14.643 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    16.554    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    16.667 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1114, routed)        1.332    17.999    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CLK
    SLICE_X24Y78                                                      r  u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[6]/C
                         clock pessimism              0.082    18.081    
                         clock uncertainty           -0.114    17.967    
    SLICE_X24Y78         FDRE (Setup_fdre_C_CE)      -0.244    17.723    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         17.723    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  8.255    

Slack (MET) :             8.255ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_design_1_clk_wiz_0_0 rise@16.667ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.087ns  (logic 0.795ns (9.831%)  route 7.292ns (90.169%))
  Logic Levels:           5  (LUT4=1 LUT5=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.332ns = ( 17.999 - 16.667 ) 
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1114, routed)        1.381     1.381    u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/clk
    SLICE_X46Y71                                                      r  u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.308     1.689 r  u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]/Q
                         net (fo=68, routed)          2.617     4.306    u_ila_2/inst/ila_core_inst/u_trig/addra[2]
    SLICE_X53Y91         MUXF7 (Prop_muxf7_S_O)       0.174     4.480 r  u_ila_2/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_8/O
                         net (fo=1, routed)           0.000     4.480    u_ila_2/inst/ila_core_inst/u_trig/n_0_fsm_mem_data_reg_r1_0_63_0_2_i_8
    SLICE_X53Y91         MUXF8 (Prop_muxf8_I1_O)      0.054     4.534 r  u_ila_2/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
                         net (fo=48, routed)          2.095     6.629    u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/ADDRA1
    SLICE_X38Y72         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.153     6.782 r  u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/RAMA/O
                         net (fo=1, routed)           0.581     7.364    u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_0_fsm_mem_data_reg_r1_0_63_6_8
    SLICE_X39Y77         LUT4 (Prop_lut4_I1_O)        0.053     7.417 r  u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[1].U_COUNTER_i_2/O
                         net (fo=41, routed)          0.639     8.056    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CNT_CTRL[0]
    SLICE_X33Y77         LUT5 (Prop_lut5_I2_O)        0.053     8.109 r  u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1/O
                         net (fo=20, routed)          1.359     9.468    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/n_0_counter[16]_i_1
    SLICE_X24Y78         FDRE                                         r  u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    16.667 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    18.337    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    14.643 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    16.554    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    16.667 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1114, routed)        1.332    17.999    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CLK
    SLICE_X24Y78                                                      r  u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[7]/C
                         clock pessimism              0.082    18.081    
                         clock uncertainty           -0.114    17.967    
    SLICE_X24Y78         FDRE (Setup_fdre_C_CE)      -0.244    17.723    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         17.723    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  8.255    

Slack (MET) :             8.422ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_design_1_clk_wiz_0_0 rise@16.667ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.244ns  (logic 0.931ns (11.294%)  route 7.313ns (88.706%))
  Logic Levels:           6  (LUT4=1 LUT5=1 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.328ns = ( 17.995 - 16.667 ) 
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1114, routed)        1.381     1.381    u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/clk
    SLICE_X46Y71                                                      r  u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.308     1.689 r  u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]/Q
                         net (fo=68, routed)          2.617     4.306    u_ila_2/inst/ila_core_inst/u_trig/addra[2]
    SLICE_X53Y91         MUXF7 (Prop_muxf7_S_O)       0.174     4.480 r  u_ila_2/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_8/O
                         net (fo=1, routed)           0.000     4.480    u_ila_2/inst/ila_core_inst/u_trig/n_0_fsm_mem_data_reg_r1_0_63_0_2_i_8
    SLICE_X53Y91         MUXF8 (Prop_muxf8_I1_O)      0.054     4.534 r  u_ila_2/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
                         net (fo=48, routed)          2.135     6.669    u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_3_5/ADDRB1
    SLICE_X42Y70         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.153     6.822 r  u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_3_5/RAMB/O
                         net (fo=1, routed)           0.672     7.494    u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_1_fsm_mem_data_reg_r1_0_63_3_5
    SLICE_X39Y71         LUT4 (Prop_lut4_I1_O)        0.053     7.547 r  u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[0].U_COUNTER_i_3/O
                         net (fo=41, routed)          1.888     9.436    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CNT_CTRL[0]
    SLICE_X26Y74         LUT5 (Prop_lut5_I1_O)        0.053     9.489 r  u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[9]_i_2/O
                         net (fo=1, routed)           0.000     9.489    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/n_0_counter[9]_i_2
    SLICE_X26Y74         MUXF7 (Prop_muxf7_I0_O)      0.136     9.625 r  u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     9.625    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/n_0_counter_reg[9]_i_1
    SLICE_X26Y74         FDRE                                         r  u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    16.667 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    18.337    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    14.643 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    16.554    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    16.667 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1114, routed)        1.328    17.995    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CLK
    SLICE_X26Y74                                                      r  u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[9]/C
                         clock pessimism              0.082    18.077    
                         clock uncertainty           -0.114    17.963    
    SLICE_X26Y74         FDRE (Setup_fdre_C_D)        0.084    18.047    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         18.047    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                  8.422    

Slack (MET) :             8.436ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_design_1_clk_wiz_0_0 rise@16.667ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.902ns  (logic 0.795ns (10.061%)  route 7.107ns (89.939%))
  Logic Levels:           5  (LUT4=1 LUT5=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.328ns = ( 17.995 - 16.667 ) 
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1114, routed)        1.381     1.381    u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/clk
    SLICE_X46Y71                                                      r  u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.308     1.689 r  u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]/Q
                         net (fo=68, routed)          2.689     4.378    u_ila_2/inst/ila_core_inst/u_trig/addra[2]
    SLICE_X47Y93         MUXF7 (Prop_muxf7_S_O)       0.174     4.552 r  u_ila_2/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_6/O
                         net (fo=1, routed)           0.000     4.552    u_ila_2/inst/ila_core_inst/u_trig/n_0_fsm_mem_data_reg_r1_0_63_0_2_i_6
    SLICE_X47Y93         MUXF8 (Prop_muxf8_I1_O)      0.054     4.606 r  u_ila_2/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_2/O
                         net (fo=48, routed)          1.972     6.578    u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5/ADDRC2
    SLICE_X38Y71         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.153     6.731 r  u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5/RAMC/O
                         net (fo=1, routed)           0.601     7.332    u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_2_fsm_mem_data_reg_r1_64_127_3_5
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.053     7.385 r  u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[0].U_COUNTER_i_2/O
                         net (fo=1, routed)           0.577     7.962    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CNT_CTRL[1]
    SLICE_X39Y73         LUT5 (Prop_lut5_I0_O)        0.053     8.015 r  u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1/O
                         net (fo=20, routed)          1.268     9.283    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/n_0_counter[16]_i_1
    SLICE_X25Y75         FDRE                                         r  u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    16.667 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    18.337    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    14.643 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    16.554    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    16.667 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1114, routed)        1.328    17.995    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CLK
    SLICE_X25Y75                                                      r  u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[11]/C
                         clock pessimism              0.082    18.077    
                         clock uncertainty           -0.114    17.963    
    SLICE_X25Y75         FDRE (Setup_fdre_C_CE)      -0.244    17.719    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         17.719    
                         arrival time                          -9.283    
  -------------------------------------------------------------------
                         slack                                  8.436    

Slack (MET) :             8.436ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_design_1_clk_wiz_0_0 rise@16.667ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.902ns  (logic 0.795ns (10.061%)  route 7.107ns (89.939%))
  Logic Levels:           5  (LUT4=1 LUT5=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.328ns = ( 17.995 - 16.667 ) 
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1114, routed)        1.381     1.381    u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/clk
    SLICE_X46Y71                                                      r  u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.308     1.689 r  u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]/Q
                         net (fo=68, routed)          2.689     4.378    u_ila_2/inst/ila_core_inst/u_trig/addra[2]
    SLICE_X47Y93         MUXF7 (Prop_muxf7_S_O)       0.174     4.552 r  u_ila_2/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_6/O
                         net (fo=1, routed)           0.000     4.552    u_ila_2/inst/ila_core_inst/u_trig/n_0_fsm_mem_data_reg_r1_0_63_0_2_i_6
    SLICE_X47Y93         MUXF8 (Prop_muxf8_I1_O)      0.054     4.606 r  u_ila_2/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_2/O
                         net (fo=48, routed)          1.972     6.578    u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5/ADDRC2
    SLICE_X38Y71         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.153     6.731 r  u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5/RAMC/O
                         net (fo=1, routed)           0.601     7.332    u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_2_fsm_mem_data_reg_r1_64_127_3_5
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.053     7.385 r  u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[0].U_COUNTER_i_2/O
                         net (fo=1, routed)           0.577     7.962    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CNT_CTRL[1]
    SLICE_X39Y73         LUT5 (Prop_lut5_I0_O)        0.053     8.015 r  u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1/O
                         net (fo=20, routed)          1.268     9.283    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/n_0_counter[16]_i_1
    SLICE_X25Y75         FDRE                                         r  u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    16.667 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    18.337    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    14.643 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    16.554    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    16.667 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1114, routed)        1.328    17.995    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CLK
    SLICE_X25Y75                                                      r  u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[12]/C
                         clock pessimism              0.082    18.077    
                         clock uncertainty           -0.114    17.963    
    SLICE_X25Y75         FDRE (Setup_fdre_C_CE)      -0.244    17.719    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         17.719    
                         arrival time                          -9.283    
  -------------------------------------------------------------------
                         slack                                  8.436    

Slack (MET) :             8.456ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_design_1_clk_wiz_0_0 rise@16.667ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.884ns  (logic 0.795ns (10.084%)  route 7.089ns (89.916%))
  Logic Levels:           5  (LUT4=1 LUT5=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.330ns = ( 17.997 - 16.667 ) 
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1114, routed)        1.381     1.381    u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/clk
    SLICE_X46Y71                                                      r  u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.308     1.689 r  u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]/Q
                         net (fo=68, routed)          2.689     4.378    u_ila_2/inst/ila_core_inst/u_trig/addra[2]
    SLICE_X47Y93         MUXF7 (Prop_muxf7_S_O)       0.174     4.552 r  u_ila_2/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_6/O
                         net (fo=1, routed)           0.000     4.552    u_ila_2/inst/ila_core_inst/u_trig/n_0_fsm_mem_data_reg_r1_0_63_0_2_i_6
    SLICE_X47Y93         MUXF8 (Prop_muxf8_I1_O)      0.054     4.606 r  u_ila_2/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_2/O
                         net (fo=48, routed)          1.972     6.578    u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5/ADDRC2
    SLICE_X38Y71         RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.153     6.731 r  u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_3_5/RAMC/O
                         net (fo=1, routed)           0.601     7.332    u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_2_fsm_mem_data_reg_r1_64_127_3_5
    SLICE_X39Y71         LUT4 (Prop_lut4_I3_O)        0.053     7.385 r  u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[0].U_COUNTER_i_2/O
                         net (fo=1, routed)           0.577     7.962    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CNT_CTRL[1]
    SLICE_X39Y73         LUT5 (Prop_lut5_I0_O)        0.053     8.015 r  u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1/O
                         net (fo=20, routed)          1.250     9.265    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/n_0_counter[16]_i_1
    SLICE_X27Y76         FDRE                                         r  u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    16.667 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    18.337    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    14.643 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    16.554    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    16.667 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1114, routed)        1.330    17.997    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CLK
    SLICE_X27Y76                                                      r  u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[16]/C
                         clock pessimism              0.082    18.079    
                         clock uncertainty           -0.114    17.965    
    SLICE_X27Y76         FDRE (Setup_fdre_C_CE)      -0.244    17.721    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         17.721    
                         arrival time                          -9.265    
  -------------------------------------------------------------------
                         slack                                  8.456    

Slack (MET) :             8.456ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_design_1_clk_wiz_0_0 rise@16.667ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.213ns  (logic 0.918ns (11.178%)  route 7.295ns (88.822%))
  Logic Levels:           6  (LUT4=1 LUT6=1 MUXF7=2 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.331ns = ( 17.998 - 16.667 ) 
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1114, routed)        1.381     1.381    u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/clk
    SLICE_X46Y71                                                      r  u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.308     1.689 r  u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]/Q
                         net (fo=68, routed)          2.617     4.306    u_ila_2/inst/ila_core_inst/u_trig/addra[2]
    SLICE_X53Y91         MUXF7 (Prop_muxf7_S_O)       0.174     4.480 r  u_ila_2/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_8/O
                         net (fo=1, routed)           0.000     4.480    u_ila_2/inst/ila_core_inst/u_trig/n_0_fsm_mem_data_reg_r1_0_63_0_2_i_8
    SLICE_X53Y91         MUXF8 (Prop_muxf8_I1_O)      0.054     4.534 r  u_ila_2/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
                         net (fo=48, routed)          2.135     6.669    u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_3_5/ADDRB1
    SLICE_X42Y70         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.153     6.822 r  u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_3_5/RAMB/O
                         net (fo=1, routed)           0.672     7.494    u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_1_fsm_mem_data_reg_r1_0_63_3_5
    SLICE_X39Y71         LUT4 (Prop_lut4_I1_O)        0.053     7.547 r  u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[0].U_COUNTER_i_3/O
                         net (fo=41, routed)          1.870     9.418    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CNT_CTRL[0]
    SLICE_X26Y77         LUT6 (Prop_lut6_I3_O)        0.053     9.471 r  u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[17]_i_3/O
                         net (fo=1, routed)           0.000     9.471    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/n_0_counter[17]_i_3
    SLICE_X26Y77         MUXF7 (Prop_muxf7_I1_O)      0.123     9.594 r  u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     9.594    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/n_0_counter_reg[17]_i_1
    SLICE_X26Y77         FDRE                                         r  u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    16.667 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    18.337    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    14.643 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    16.554    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    16.667 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1114, routed)        1.331    17.998    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/CLK
    SLICE_X26Y77                                                      r  u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[17]/C
                         clock pessimism              0.082    18.080    
                         clock uncertainty           -0.114    17.966    
    SLICE_X26Y77         FDRE (Setup_fdre_C_D)        0.084    18.050    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         18.050    
                         arrival time                          -9.594    
  -------------------------------------------------------------------
                         slack                                  8.456    

Slack (MET) :             8.503ns  (required time - arrival time)
  Source:                 u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (clk_out2_design_1_clk_wiz_0_0 rise@16.667ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.840ns  (logic 0.795ns (10.141%)  route 7.045ns (89.859%))
  Logic Levels:           5  (LUT4=1 LUT5=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.333ns = ( 18.000 - 16.667 ) 
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.082ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1114, routed)        1.381     1.381    u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/clk
    SLICE_X46Y71                                                      r  u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y71         FDRE (Prop_fdre_C_Q)         0.308     1.689 r  u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]/Q
                         net (fo=68, routed)          2.617     4.306    u_ila_2/inst/ila_core_inst/u_trig/addra[2]
    SLICE_X53Y91         MUXF7 (Prop_muxf7_S_O)       0.174     4.480 r  u_ila_2/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_8/O
                         net (fo=1, routed)           0.000     4.480    u_ila_2/inst/ila_core_inst/u_trig/n_0_fsm_mem_data_reg_r1_0_63_0_2_i_8
    SLICE_X53Y91         MUXF8 (Prop_muxf8_I1_O)      0.054     4.534 r  u_ila_2/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_3/O
                         net (fo=48, routed)          2.095     6.629    u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/ADDRA1
    SLICE_X38Y72         RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.153     6.782 r  u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/RAMA/O
                         net (fo=1, routed)           0.581     7.364    u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_0_fsm_mem_data_reg_r1_0_63_6_8
    SLICE_X39Y77         LUT4 (Prop_lut4_I1_O)        0.053     7.417 r  u_ila_2/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[1].U_COUNTER_i_2/O
                         net (fo=41, routed)          0.639     8.056    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CNT_CTRL[0]
    SLICE_X33Y77         LUT5 (Prop_lut5_I2_O)        0.053     8.109 r  u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1/O
                         net (fo=20, routed)          1.112     9.221    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/n_0_counter[16]_i_1
    SLICE_X24Y79         FDRE                                         r  u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     16.667    16.667 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    16.667 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    18.337    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    14.643 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.911    16.554    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.113    16.667 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1114, routed)        1.333    18.000    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CLK
    SLICE_X24Y79                                                      r  u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[11]/C
                         clock pessimism              0.082    18.082    
                         clock uncertainty           -0.114    17.968    
    SLICE_X24Y79         FDRE (Setup_fdre_C_CE)      -0.244    17.724    u_ila_2/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         17.724    
                         arrival time                          -9.221    
  -------------------------------------------------------------------
                         slack                                  8.503    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.023ns  (arrival time - required time)
  Source:                 u_ila_2/inst/ila_core_inst/u_trig/U_TM/G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_trig/U_TM/G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.100ns (37.881%)  route 0.164ns (62.119%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.732ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1114, routed)        0.530     0.530    u_ila_2/inst/ila_core_inst/u_trig/U_TM/G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/clk
    SLICE_X56Y70                                                      r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.100     0.630 r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[8]/Q
                         net (fo=9, routed)           0.164     0.794    u_ila_2/inst/ila_core_inst/u_trig/U_TM/G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/all_in[16]
    SLICE_X59Y69         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1114, routed)        0.732     0.732    u_ila_2/inst/ila_core_inst/u_trig/U_TM/G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/clk
    SLICE_X59Y69                                                      r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[8]/C
                         clock pessimism             -0.008     0.724    
    SLICE_X59Y69         FDRE (Hold_fdre_C_D)         0.047     0.771    u_ila_2/inst/ila_core_inst/u_trig/U_TM/G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.771    
                         arrival time                           0.794    
  -------------------------------------------------------------------
                         slack                                  0.023    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 u_ila_2/inst/ila_core_inst/u_trig/U_TM/G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ila_2/inst/ila_core_inst/u_trig/U_TM/G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.100ns (38.070%)  route 0.163ns (61.930%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.732ns
    Source Clock Delay      (SCD):    0.530ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1114, routed)        0.530     0.530    u_ila_2/inst/ila_core_inst/u_trig/U_TM/G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/clk
    SLICE_X56Y70                                                      r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y70         FDRE (Prop_fdre_C_Q)         0.100     0.630 r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/probeDelay1_reg[10]/Q
                         net (fo=9, routed)           0.163     0.793    u_ila_2/inst/ila_core_inst/u_trig/U_TM/G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/all_in[20]
    SLICE_X59Y69         FDRE                                         r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1114, routed)        0.732     0.732    u_ila_2/inst/ila_core_inst/u_trig/U_TM/G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/clk
    SLICE_X59Y69                                                      r  u_ila_2/inst/ila_core_inst/u_trig/U_TM/G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[10]/C
                         clock pessimism             -0.008     0.724    
    SLICE_X59Y69         FDRE (Hold_fdre_C_D)         0.032     0.756    u_ila_2/inst/ila_core_inst/u_trig/U_TM/G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_allx_typeA_inst/i_use_input_reg_eq1.probeDelay2_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.756    
                         arrival time                           0.793    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/vid_out_formatter_i/in_hblank_mux_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.100ns (29.467%)  route 0.239ns (70.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1114, routed)        0.535     0.535    design_1_i/v_axi4s_vid_out_0/inst/vid_out_formatter_i/video_out_clk
    SLICE_X59Y68                                                      r  design_1_i/v_axi4s_vid_out_0/inst/vid_out_formatter_i/in_hblank_mux_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y68         FDRE (Prop_fdre_C_Q)         0.100     0.635 r  design_1_i/v_axi4s_vid_out_0/inst/vid_out_formatter_i/in_hblank_mux_reg/Q
                         net (fo=2, routed)           0.239     0.874    u_ila_2/inst/ila_core_inst/probe5[0]
    SLICE_X54Y68         SRL16E                                       r  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1114, routed)        0.735     0.735    u_ila_2/inst/ila_core_inst/clk
    SLICE_X54Y68                                                      r  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8/CLK
                         clock pessimism             -0.008     0.727    
    SLICE_X54Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     0.829    u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][20]_srl8
  -------------------------------------------------------------------
                         required time                         -0.829    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/vid_out_formatter_i/in_field_id_mux_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.100ns (29.515%)  route 0.239ns (70.485%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1114, routed)        0.535     0.535    design_1_i/v_axi4s_vid_out_0/inst/vid_out_formatter_i/video_out_clk
    SLICE_X59Y68                                                      r  design_1_i/v_axi4s_vid_out_0/inst/vid_out_formatter_i/in_field_id_mux_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y68         FDRE (Prop_fdre_C_Q)         0.100     0.635 r  design_1_i/v_axi4s_vid_out_0/inst/vid_out_formatter_i/in_field_id_mux_reg/Q
                         net (fo=2, routed)           0.239     0.874    u_ila_2/inst/ila_core_inst/probe4[0]
    SLICE_X54Y68         SRL16E                                       r  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1114, routed)        0.735     0.735    u_ila_2/inst/ila_core_inst/clk
    SLICE_X54Y68                                                      r  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/CLK
                         clock pessimism             -0.008     0.727    
    SLICE_X54Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     0.822    u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8
  -------------------------------------------------------------------
                         required time                         -0.822    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/vid_out_formatter_i/in_hsync_mux_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.100ns (29.059%)  route 0.244ns (70.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1114, routed)        0.535     0.535    design_1_i/v_axi4s_vid_out_0/inst/vid_out_formatter_i/video_out_clk
    SLICE_X59Y68                                                      r  design_1_i/v_axi4s_vid_out_0/inst/vid_out_formatter_i/in_hsync_mux_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y68         FDRE (Prop_fdre_C_Q)         0.100     0.635 r  design_1_i/v_axi4s_vid_out_0/inst/vid_out_formatter_i/in_hsync_mux_reg/Q
                         net (fo=2, routed)           0.244     0.879    u_ila_2/inst/ila_core_inst/probe6[0]
    SLICE_X54Y68         SRL16E                                       r  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1114, routed)        0.735     0.735    u_ila_2/inst/ila_core_inst/clk
    SLICE_X54Y68                                                      r  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8/CLK
                         clock pessimism             -0.008     0.727    
    SLICE_X54Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.099     0.826    u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][21]_srl8
  -------------------------------------------------------------------
                         required time                         -0.826    
                         arrival time                           0.879    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.091ns (31.962%)  route 0.194ns (68.038%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.769ns
    Source Clock Delay      (SCD):    0.533ns
    Clock Pessimism Removal (CPR):    0.168ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1114, routed)        0.533     0.533    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X56Y67                                                      r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y67         FDRE (Prop_fdre_C_Q)         0.091     0.624 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[9]/Q
                         net (fo=1, routed)           0.194     0.818    u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[9]
    RAMB36_X3Y13         RAMB36E1                                     r  u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1114, routed)        0.769     0.769    u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y13                                                      r  u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.168     0.601    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.147     0.748    u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.748    
                         arrival time                           0.818    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/out_sync_i/fifo_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/vid_out_formatter_i/first_full_frame_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.128ns (40.211%)  route 0.190ns (59.789%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.733ns
    Source Clock Delay      (SCD):    0.538ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1114, routed)        0.538     0.538    design_1_i/v_axi4s_vid_out_0/inst/out_sync_i/video_out_clk
    SLICE_X59Y63                                                      r  design_1_i/v_axi4s_vid_out_0/inst/out_sync_i/fifo_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.100     0.638 f  design_1_i/v_axi4s_vid_out_0/inst/out_sync_i/fifo_rst_reg/Q
                         net (fo=3, routed)           0.190     0.828    design_1_i/v_axi4s_vid_out_0/inst/vid_out_formatter_i/rst
    SLICE_X57Y66         LUT3 (Prop_lut3_I2_O)        0.028     0.856 r  design_1_i/v_axi4s_vid_out_0/inst/vid_out_formatter_i/first_full_frame_i_1/O
                         net (fo=1, routed)           0.000     0.856    design_1_i/v_axi4s_vid_out_0/inst/vid_out_formatter_i/n_0_first_full_frame_i_1
    SLICE_X57Y66         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/vid_out_formatter_i/first_full_frame_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1114, routed)        0.733     0.733    design_1_i/v_axi4s_vid_out_0/inst/vid_out_formatter_i/video_out_clk
    SLICE_X57Y66                                                      r  design_1_i/v_axi4s_vid_out_0/inst/vid_out_formatter_i/first_full_frame_reg/C
                         clock pessimism             -0.008     0.725    
    SLICE_X57Y66         FDRE (Hold_fdre_C_D)         0.060     0.785    design_1_i/v_axi4s_vid_out_0/inst/vid_out_formatter_i/first_full_frame_reg
  -------------------------------------------------------------------
                         required time                         -0.785    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/out_sync_i/pre_clock_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/out_sync_i/clock_en_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.155ns (48.075%)  route 0.167ns (51.925%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.189ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    0.538ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1114, routed)        0.538     0.538    design_1_i/v_axi4s_vid_out_0/inst/out_sync_i/video_out_clk
    SLICE_X59Y63                                                      r  design_1_i/v_axi4s_vid_out_0/inst/out_sync_i/pre_clock_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.091     0.629 r  design_1_i/v_axi4s_vid_out_0/inst/out_sync_i/pre_clock_en_reg/Q
                         net (fo=1, routed)           0.167     0.796    design_1_i/v_axi4s_vid_out_0/inst/out_sync_i/pre_clock_en
    SLICE_X57Y63         LUT2 (Prop_lut2_I0_O)        0.064     0.860 r  design_1_i/v_axi4s_vid_out_0/inst/out_sync_i/clock_en_i_1/O
                         net (fo=1, routed)           0.000     0.860    design_1_i/v_axi4s_vid_out_0/inst/out_sync_i/clock_en0
    SLICE_X57Y63         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/out_sync_i/clock_en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1114, routed)        0.735     0.735    design_1_i/v_axi4s_vid_out_0/inst/out_sync_i/video_out_clk
    SLICE_X57Y63                                                      r  design_1_i/v_axi4s_vid_out_0/inst/out_sync_i/clock_en_reg/C
                         clock pessimism             -0.008     0.727    
    SLICE_X57Y63         FDRE (Hold_fdre_C_D)         0.060     0.787    design_1_i/v_axi4s_vid_out_0/inst/out_sync_i/clock_en_reg
  -------------------------------------------------------------------
                         required time                         -0.787    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.100ns (32.820%)  route 0.205ns (67.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.769ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    0.187ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1114, routed)        0.535     0.535    u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X55Y69                                                      r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y69         FDRE (Prop_fdre_C_Q)         0.100     0.635 r  u_ila_2/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/Q
                         net (fo=1, routed)           0.205     0.840    u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[5]
    RAMB36_X3Y13         RAMB36E1                                     r  u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1114, routed)        0.769     0.769    u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X3Y13                                                      r  u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.187     0.582    
    RAMB36_X3Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.765    u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/out_sync_i/locked_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Destination:            u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@8.333ns period=16.667ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.100ns (27.928%)  route 0.258ns (72.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.190ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    0.537ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1114, routed)        0.537     0.537    design_1_i/v_axi4s_vid_out_0/inst/out_sync_i/video_out_clk
    SLICE_X59Y66                                                      r  design_1_i/v_axi4s_vid_out_0/inst/out_sync_i/locked_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y66         FDRE (Prop_fdre_C_Q)         0.100     0.637 r  design_1_i/v_axi4s_vid_out_0/inst/out_sync_i/locked_reg/Q
                         net (fo=4, routed)           0.258     0.895    u_ila_2/inst/ila_core_inst/probe1[0]
    SLICE_X54Y68         SRL16E                                       r  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=1114, routed)        0.735     0.735    u_ila_2/inst/ila_core_inst/clk
    SLICE_X54Y68                                                      r  u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK
                         clock pessimism             -0.008     0.727    
    SLICE_X54Y68         SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     0.819    u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8
  -------------------------------------------------------------------
                         required time                         -0.819    
                         arrival time                           0.895    
  -------------------------------------------------------------------
                         slack                                  0.076    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform:           { 0 8.33333 }
Period:             16.667
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location        Pin                                                                                                                                                                                                                                              
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.183     16.667  14.484   RAMB36_X3Y12    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/fifo_ram_reg/CLKBWRCLK                                                                                                                                                     
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.183     16.667  14.484   RAMB36_X3Y13    u_ila_2/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     BUFG/I              n/a            1.600     16.667  15.067   BUFGCTRL_X0Y4   design_1_i/clk_wiz_0/inst/clkout2_buf/I                                                                                                                                                                                                          
Min Period        n/a     PLLE2_ADV/CLKOUT1   n/a            1.249     16.667  15.418   PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1                                                                                                                                                                                                 
Min Period        n/a     FDRE/C              n/a            0.750     16.667  15.917   SLICE_X49Y64    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ack_rd_dom_1_reg/C                                                                                                                                                         
Min Period        n/a     FDRE/C              n/a            0.750     16.667  15.917   SLICE_X49Y64    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ack_rd_dom_3_reg/C                                                                                                                                                         
Min Period        n/a     FDRE/C              n/a            0.750     16.667  15.917   SLICE_X54Y62    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample_reg[3]/C                                                                                                                                                     
Min Period        n/a     FDRE/C              n/a            0.750     16.667  15.917   SLICE_X54Y62    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample_reg[4]/C                                                                                                                                                     
Min Period        n/a     FDRE/C              n/a            0.750     16.667  15.917   SLICE_X54Y62    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample_reg[5]/C                                                                                                                                                     
Min Period        n/a     FDRE/C              n/a            0.750     16.667  15.917   SLICE_X54Y62    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample_reg[7]/C                                                                                                                                                     
Max Period        n/a     PLLE2_ADV/CLKOUT1   n/a            160.000   16.667  143.333  PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT1                                                                                                                                                                                                 
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780     8.333   7.553    SLICE_X54Y67    u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK                                                                                                                                                                                   
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780     8.333   7.553    SLICE_X54Y67    u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK                                                                                                                                                                                   
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780     8.333   7.553    SLICE_X54Y67    u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK                                                                                                                                                                                   
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780     8.333   7.553    SLICE_X54Y67    u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK                                                                                                                                                                                   
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780     8.333   7.553    SLICE_X54Y67    u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][14]_srl8/CLK                                                                                                                                                                                   
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780     8.333   7.553    SLICE_X54Y67    u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][15]_srl8/CLK                                                                                                                                                                                   
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780     8.333   7.553    SLICE_X54Y68    u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][16]_srl8/CLK                                                                                                                                                                                   
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780     8.333   7.553    SLICE_X54Y68    u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][17]_srl8/CLK                                                                                                                                                                                   
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780     8.333   7.553    SLICE_X54Y68    u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/CLK                                                                                                                                                                                   
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780     8.333   7.553    SLICE_X54Y68    u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][19]_srl8/CLK                                                                                                                                                                                   
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780     8.333   7.553    SLICE_X54Y66    u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK                                                                                                                                                                                    
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780     8.333   7.553    SLICE_X54Y66    u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK                                                                                                                                                                                    
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780     8.333   7.553    SLICE_X54Y67    u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK                                                                                                                                                                                   
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780     8.333   7.553    SLICE_X54Y67    u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][10]_srl8/CLK                                                                                                                                                                                   
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780     8.333   7.553    SLICE_X54Y67    u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK                                                                                                                                                                                   
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780     8.333   7.553    SLICE_X54Y67    u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][11]_srl8/CLK                                                                                                                                                                                   
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780     8.333   7.553    SLICE_X54Y67    u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK                                                                                                                                                                                   
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780     8.333   7.553    SLICE_X54Y67    u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][12]_srl8/CLK                                                                                                                                                                                   
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780     8.333   7.553    SLICE_X54Y67    u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK                                                                                                                                                                                   
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780     8.333   7.553    SLICE_X54Y67    u_ila_2/inst/ila_core_inst/shifted_data_in_reg[7][13]_srl8/CLK                                                                                                                                                                                   



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       17.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.054ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       11.720ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.145ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clkfbout_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkfbout_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkfbout_design_1_clk_wiz_0_0 rise@25.000ns - clkfbout_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.523ns  (logic 0.764ns (10.156%)  route 6.759ns (89.844%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 26.257 - 25.000 ) 
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=328, routed)         1.383     1.383    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/clk
    SLICE_X33Y117                                                     r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDRE (Prop_fdre_C_Q)         0.269     1.652 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[0]/Q
                         net (fo=72, routed)          2.441     4.093    u_ila_1/inst/ila_core_inst/u_trig/addra[0]
    SLICE_X49Y127        LUT6 (Prop_lut6_I4_O)        0.053     4.146 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_12/O
                         net (fo=1, routed)           0.000     4.146    u_ila_1/inst/ila_core_inst/u_trig/n_0_fsm_mem_data_reg_r1_0_63_0_2_i_12
    SLICE_X49Y127        MUXF7 (Prop_muxf7_I1_O)      0.129     4.275 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_6/O
                         net (fo=1, routed)           0.000     4.275    u_ila_1/inst/ila_core_inst/u_trig/n_0_fsm_mem_data_reg_r1_0_63_0_2_i_6
    SLICE_X49Y127        MUXF8 (Prop_muxf8_I1_O)      0.054     4.329 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_2/O
                         net (fo=48, routed)          2.111     6.439    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/ADDRC2
    SLICE_X32Y117        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.153     6.592 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/RAMC/O
                         net (fo=1, routed)           0.550     7.143    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_2_fsm_mem_data_reg_r1_0_63_6_8
    SLICE_X35Y117        LUT4 (Prop_lut4_I1_O)        0.053     7.196 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[2].U_COUNTER_i_2/O
                         net (fo=41, routed)          0.466     7.662    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/CNT_CTRL[0]
    SLICE_X35Y119        LUT5 (Prop_lut5_I2_O)        0.053     7.715 r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1/O
                         net (fo=20, routed)          1.191     8.906    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/n_0_counter[16]_i_1
    SLICE_X32Y125        FDRE                                         r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    26.670    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.694    22.976 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.911    24.887    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    25.000 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=328, routed)         1.257    26.257    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/CLK
    SLICE_X32Y125                                                     r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[18]/C
                         clock pessimism              0.089    26.346    
                         clock uncertainty           -0.076    26.270    
    SLICE_X32Y125        FDRE (Setup_fdre_C_CE)      -0.219    26.051    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         26.051    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                 17.145    

Slack (MET) :             17.145ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clkfbout_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkfbout_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkfbout_design_1_clk_wiz_0_0 rise@25.000ns - clkfbout_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.523ns  (logic 0.764ns (10.156%)  route 6.759ns (89.844%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.257ns = ( 26.257 - 25.000 ) 
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=328, routed)         1.383     1.383    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/clk
    SLICE_X33Y117                                                     r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDRE (Prop_fdre_C_Q)         0.269     1.652 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[0]/Q
                         net (fo=72, routed)          2.441     4.093    u_ila_1/inst/ila_core_inst/u_trig/addra[0]
    SLICE_X49Y127        LUT6 (Prop_lut6_I4_O)        0.053     4.146 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_12/O
                         net (fo=1, routed)           0.000     4.146    u_ila_1/inst/ila_core_inst/u_trig/n_0_fsm_mem_data_reg_r1_0_63_0_2_i_12
    SLICE_X49Y127        MUXF7 (Prop_muxf7_I1_O)      0.129     4.275 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_6/O
                         net (fo=1, routed)           0.000     4.275    u_ila_1/inst/ila_core_inst/u_trig/n_0_fsm_mem_data_reg_r1_0_63_0_2_i_6
    SLICE_X49Y127        MUXF8 (Prop_muxf8_I1_O)      0.054     4.329 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_2/O
                         net (fo=48, routed)          2.111     6.439    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/ADDRC2
    SLICE_X32Y117        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.153     6.592 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/RAMC/O
                         net (fo=1, routed)           0.550     7.143    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_2_fsm_mem_data_reg_r1_0_63_6_8
    SLICE_X35Y117        LUT4 (Prop_lut4_I1_O)        0.053     7.196 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[2].U_COUNTER_i_2/O
                         net (fo=41, routed)          0.466     7.662    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/CNT_CTRL[0]
    SLICE_X35Y119        LUT5 (Prop_lut5_I2_O)        0.053     7.715 r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1/O
                         net (fo=20, routed)          1.191     8.906    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/n_0_counter[16]_i_1
    SLICE_X32Y125        FDRE                                         r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    26.670    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.694    22.976 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.911    24.887    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    25.000 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=328, routed)         1.257    26.257    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/CLK
    SLICE_X32Y125                                                     r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[19]/C
                         clock pessimism              0.089    26.346    
                         clock uncertainty           -0.076    26.270    
    SLICE_X32Y125        FDRE (Setup_fdre_C_CE)      -0.219    26.051    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         26.051    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                 17.145    

Slack (MET) :             17.318ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clkfbout_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkfbout_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkfbout_design_1_clk_wiz_0_0 rise@25.000ns - clkfbout_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.366ns  (logic 0.764ns (10.372%)  route 6.602ns (89.628%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 26.297 - 25.000 ) 
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=328, routed)         1.383     1.383    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/clk
    SLICE_X33Y117                                                     r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDRE (Prop_fdre_C_Q)         0.269     1.652 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[0]/Q
                         net (fo=72, routed)          2.441     4.093    u_ila_1/inst/ila_core_inst/u_trig/addra[0]
    SLICE_X49Y127        LUT6 (Prop_lut6_I4_O)        0.053     4.146 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_12/O
                         net (fo=1, routed)           0.000     4.146    u_ila_1/inst/ila_core_inst/u_trig/n_0_fsm_mem_data_reg_r1_0_63_0_2_i_12
    SLICE_X49Y127        MUXF7 (Prop_muxf7_I1_O)      0.129     4.275 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_6/O
                         net (fo=1, routed)           0.000     4.275    u_ila_1/inst/ila_core_inst/u_trig/n_0_fsm_mem_data_reg_r1_0_63_0_2_i_6
    SLICE_X49Y127        MUXF8 (Prop_muxf8_I1_O)      0.054     4.329 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_2/O
                         net (fo=48, routed)          2.022     6.351    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/ADDRA2
    SLICE_X32Y117        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.153     6.504 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/RAMA/O
                         net (fo=1, routed)           0.558     7.062    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_0_fsm_mem_data_reg_r1_0_63_6_8
    SLICE_X33Y117        LUT4 (Prop_lut4_I1_O)        0.053     7.115 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[1].U_COUNTER_i_2/O
                         net (fo=41, routed)          0.557     7.672    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CNT_CTRL[0]
    SLICE_X33Y118        LUT5 (Prop_lut5_I2_O)        0.053     7.725 r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1/O
                         net (fo=20, routed)          1.024     8.749    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/n_0_counter[16]_i_1
    SLICE_X28Y121        FDRE                                         r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    26.670    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.694    22.976 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.911    24.887    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    25.000 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=328, routed)         1.297    26.297    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CLK
    SLICE_X28Y121                                                     r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[17]/C
                         clock pessimism              0.089    26.386    
                         clock uncertainty           -0.076    26.310    
    SLICE_X28Y121        FDRE (Setup_fdre_C_CE)      -0.244    26.066    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         26.066    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                 17.318    

Slack (MET) :             17.318ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clkfbout_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkfbout_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkfbout_design_1_clk_wiz_0_0 rise@25.000ns - clkfbout_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.366ns  (logic 0.764ns (10.372%)  route 6.602ns (89.628%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 26.297 - 25.000 ) 
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=328, routed)         1.383     1.383    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/clk
    SLICE_X33Y117                                                     r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDRE (Prop_fdre_C_Q)         0.269     1.652 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[0]/Q
                         net (fo=72, routed)          2.441     4.093    u_ila_1/inst/ila_core_inst/u_trig/addra[0]
    SLICE_X49Y127        LUT6 (Prop_lut6_I4_O)        0.053     4.146 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_12/O
                         net (fo=1, routed)           0.000     4.146    u_ila_1/inst/ila_core_inst/u_trig/n_0_fsm_mem_data_reg_r1_0_63_0_2_i_12
    SLICE_X49Y127        MUXF7 (Prop_muxf7_I1_O)      0.129     4.275 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_6/O
                         net (fo=1, routed)           0.000     4.275    u_ila_1/inst/ila_core_inst/u_trig/n_0_fsm_mem_data_reg_r1_0_63_0_2_i_6
    SLICE_X49Y127        MUXF8 (Prop_muxf8_I1_O)      0.054     4.329 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_2/O
                         net (fo=48, routed)          2.022     6.351    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/ADDRA2
    SLICE_X32Y117        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.153     6.504 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/RAMA/O
                         net (fo=1, routed)           0.558     7.062    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_0_fsm_mem_data_reg_r1_0_63_6_8
    SLICE_X33Y117        LUT4 (Prop_lut4_I1_O)        0.053     7.115 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[1].U_COUNTER_i_2/O
                         net (fo=41, routed)          0.557     7.672    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CNT_CTRL[0]
    SLICE_X33Y118        LUT5 (Prop_lut5_I2_O)        0.053     7.725 r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1/O
                         net (fo=20, routed)          1.024     8.749    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/n_0_counter[16]_i_1
    SLICE_X28Y121        FDRE                                         r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    26.670    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.694    22.976 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.911    24.887    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    25.000 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=328, routed)         1.297    26.297    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CLK
    SLICE_X28Y121                                                     r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[18]/C
                         clock pessimism              0.089    26.386    
                         clock uncertainty           -0.076    26.310    
    SLICE_X28Y121        FDRE (Setup_fdre_C_CE)      -0.244    26.066    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         26.066    
                         arrival time                          -8.749    
  -------------------------------------------------------------------
                         slack                                 17.318    

Slack (MET) :             17.324ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkfbout_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkfbout_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkfbout_design_1_clk_wiz_0_0 rise@25.000ns - clkfbout_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.384ns  (logic 0.764ns (10.347%)  route 6.620ns (89.653%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 26.297 - 25.000 ) 
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=328, routed)         1.383     1.383    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/clk
    SLICE_X33Y117                                                     r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDRE (Prop_fdre_C_Q)         0.269     1.652 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[0]/Q
                         net (fo=72, routed)          2.441     4.093    u_ila_1/inst/ila_core_inst/u_trig/addra[0]
    SLICE_X49Y127        LUT6 (Prop_lut6_I4_O)        0.053     4.146 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_12/O
                         net (fo=1, routed)           0.000     4.146    u_ila_1/inst/ila_core_inst/u_trig/n_0_fsm_mem_data_reg_r1_0_63_0_2_i_12
    SLICE_X49Y127        MUXF7 (Prop_muxf7_I1_O)      0.129     4.275 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_6/O
                         net (fo=1, routed)           0.000     4.275    u_ila_1/inst/ila_core_inst/u_trig/n_0_fsm_mem_data_reg_r1_0_63_0_2_i_6
    SLICE_X49Y127        MUXF8 (Prop_muxf8_I1_O)      0.054     4.329 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_2/O
                         net (fo=48, routed)          2.022     6.351    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/ADDRA2
    SLICE_X32Y117        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.153     6.504 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/RAMA/O
                         net (fo=1, routed)           0.558     7.062    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_0_fsm_mem_data_reg_r1_0_63_6_8
    SLICE_X33Y117        LUT4 (Prop_lut4_I1_O)        0.053     7.115 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[1].U_COUNTER_i_2/O
                         net (fo=41, routed)          0.557     7.672    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CNT_CTRL[0]
    SLICE_X33Y118        LUT5 (Prop_lut5_I2_O)        0.053     7.725 r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1/O
                         net (fo=20, routed)          1.042     8.767    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/n_0_counter[16]_i_1
    SLICE_X26Y118        FDRE                                         r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    26.670    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.694    22.976 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.911    24.887    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    25.000 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=328, routed)         1.297    26.297    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CLK
    SLICE_X26Y118                                                     r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[4]/C
                         clock pessimism              0.089    26.386    
                         clock uncertainty           -0.076    26.310    
    SLICE_X26Y118        FDRE (Setup_fdre_C_CE)      -0.219    26.091    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         26.091    
                         arrival time                          -8.767    
  -------------------------------------------------------------------
                         slack                                 17.324    

Slack (MET) :             17.324ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkfbout_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkfbout_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkfbout_design_1_clk_wiz_0_0 rise@25.000ns - clkfbout_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.384ns  (logic 0.764ns (10.347%)  route 6.620ns (89.653%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.297ns = ( 26.297 - 25.000 ) 
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=328, routed)         1.383     1.383    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/clk
    SLICE_X33Y117                                                     r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDRE (Prop_fdre_C_Q)         0.269     1.652 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[0]/Q
                         net (fo=72, routed)          2.441     4.093    u_ila_1/inst/ila_core_inst/u_trig/addra[0]
    SLICE_X49Y127        LUT6 (Prop_lut6_I4_O)        0.053     4.146 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_12/O
                         net (fo=1, routed)           0.000     4.146    u_ila_1/inst/ila_core_inst/u_trig/n_0_fsm_mem_data_reg_r1_0_63_0_2_i_12
    SLICE_X49Y127        MUXF7 (Prop_muxf7_I1_O)      0.129     4.275 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_6/O
                         net (fo=1, routed)           0.000     4.275    u_ila_1/inst/ila_core_inst/u_trig/n_0_fsm_mem_data_reg_r1_0_63_0_2_i_6
    SLICE_X49Y127        MUXF8 (Prop_muxf8_I1_O)      0.054     4.329 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_2/O
                         net (fo=48, routed)          2.022     6.351    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/ADDRA2
    SLICE_X32Y117        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.153     6.504 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/RAMA/O
                         net (fo=1, routed)           0.558     7.062    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_0_fsm_mem_data_reg_r1_0_63_6_8
    SLICE_X33Y117        LUT4 (Prop_lut4_I1_O)        0.053     7.115 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[1].U_COUNTER_i_2/O
                         net (fo=41, routed)          0.557     7.672    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CNT_CTRL[0]
    SLICE_X33Y118        LUT5 (Prop_lut5_I2_O)        0.053     7.725 r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1/O
                         net (fo=20, routed)          1.042     8.767    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/n_0_counter[16]_i_1
    SLICE_X26Y118        FDRE                                         r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    26.670    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.694    22.976 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.911    24.887    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    25.000 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=328, routed)         1.297    26.297    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CLK
    SLICE_X26Y118                                                     r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[6]/C
                         clock pessimism              0.089    26.386    
                         clock uncertainty           -0.076    26.310    
    SLICE_X26Y118        FDRE (Setup_fdre_C_CE)      -0.219    26.091    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         26.091    
                         arrival time                          -8.767    
  -------------------------------------------------------------------
                         slack                                 17.324    

Slack (MET) :             17.332ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clkfbout_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkfbout_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkfbout_design_1_clk_wiz_0_0 rise@25.000ns - clkfbout_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.375ns  (logic 0.764ns (10.360%)  route 6.611ns (89.640%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 26.295 - 25.000 ) 
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=328, routed)         1.383     1.383    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/clk
    SLICE_X33Y117                                                     r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDRE (Prop_fdre_C_Q)         0.269     1.652 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[0]/Q
                         net (fo=72, routed)          2.441     4.093    u_ila_1/inst/ila_core_inst/u_trig/addra[0]
    SLICE_X49Y127        LUT6 (Prop_lut6_I4_O)        0.053     4.146 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_12/O
                         net (fo=1, routed)           0.000     4.146    u_ila_1/inst/ila_core_inst/u_trig/n_0_fsm_mem_data_reg_r1_0_63_0_2_i_12
    SLICE_X49Y127        MUXF7 (Prop_muxf7_I1_O)      0.129     4.275 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_6/O
                         net (fo=1, routed)           0.000     4.275    u_ila_1/inst/ila_core_inst/u_trig/n_0_fsm_mem_data_reg_r1_0_63_0_2_i_6
    SLICE_X49Y127        MUXF8 (Prop_muxf8_I1_O)      0.054     4.329 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_2/O
                         net (fo=48, routed)          2.022     6.351    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/ADDRA2
    SLICE_X32Y117        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.153     6.504 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/RAMA/O
                         net (fo=1, routed)           0.558     7.062    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_0_fsm_mem_data_reg_r1_0_63_6_8
    SLICE_X33Y117        LUT4 (Prop_lut4_I1_O)        0.053     7.115 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[1].U_COUNTER_i_2/O
                         net (fo=41, routed)          0.557     7.672    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CNT_CTRL[0]
    SLICE_X33Y118        LUT5 (Prop_lut5_I2_O)        0.053     7.725 r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1/O
                         net (fo=20, routed)          1.033     8.758    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/n_0_counter[16]_i_1
    SLICE_X26Y120        FDRE                                         r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    26.670    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.694    22.976 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.911    24.887    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    25.000 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=328, routed)         1.295    26.295    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CLK
    SLICE_X26Y120                                                     r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[12]/C
                         clock pessimism              0.089    26.384    
                         clock uncertainty           -0.076    26.308    
    SLICE_X26Y120        FDRE (Setup_fdre_C_CE)      -0.219    26.089    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         26.089    
                         arrival time                          -8.758    
  -------------------------------------------------------------------
                         slack                                 17.332    

Slack (MET) :             17.332ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clkfbout_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkfbout_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkfbout_design_1_clk_wiz_0_0 rise@25.000ns - clkfbout_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.375ns  (logic 0.764ns (10.360%)  route 6.611ns (89.640%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.295ns = ( 26.295 - 25.000 ) 
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=328, routed)         1.383     1.383    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/clk
    SLICE_X33Y117                                                     r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDRE (Prop_fdre_C_Q)         0.269     1.652 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[0]/Q
                         net (fo=72, routed)          2.441     4.093    u_ila_1/inst/ila_core_inst/u_trig/addra[0]
    SLICE_X49Y127        LUT6 (Prop_lut6_I4_O)        0.053     4.146 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_12/O
                         net (fo=1, routed)           0.000     4.146    u_ila_1/inst/ila_core_inst/u_trig/n_0_fsm_mem_data_reg_r1_0_63_0_2_i_12
    SLICE_X49Y127        MUXF7 (Prop_muxf7_I1_O)      0.129     4.275 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_6/O
                         net (fo=1, routed)           0.000     4.275    u_ila_1/inst/ila_core_inst/u_trig/n_0_fsm_mem_data_reg_r1_0_63_0_2_i_6
    SLICE_X49Y127        MUXF8 (Prop_muxf8_I1_O)      0.054     4.329 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_2/O
                         net (fo=48, routed)          2.022     6.351    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/ADDRA2
    SLICE_X32Y117        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.153     6.504 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_6_8/RAMA/O
                         net (fo=1, routed)           0.558     7.062    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_0_fsm_mem_data_reg_r1_0_63_6_8
    SLICE_X33Y117        LUT4 (Prop_lut4_I1_O)        0.053     7.115 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[1].U_COUNTER_i_2/O
                         net (fo=41, routed)          0.557     7.672    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CNT_CTRL[0]
    SLICE_X33Y118        LUT5 (Prop_lut5_I2_O)        0.053     7.725 r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1/O
                         net (fo=20, routed)          1.033     8.758    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/n_0_counter[16]_i_1
    SLICE_X26Y120        FDRE                                         r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    26.670    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.694    22.976 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.911    24.887    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    25.000 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=328, routed)         1.295    26.295    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/CLK
    SLICE_X26Y120                                                     r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[15]/C
                         clock pessimism              0.089    26.384    
                         clock uncertainty           -0.076    26.308    
    SLICE_X26Y120        FDRE (Setup_fdre_C_CE)      -0.219    26.089    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         26.089    
                         arrival time                          -8.758    
  -------------------------------------------------------------------
                         slack                                 17.332    

Slack (MET) :             17.337ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clkfbout_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkfbout_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkfbout_design_1_clk_wiz_0_0 rise@25.000ns - clkfbout_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.308ns  (logic 0.764ns (10.455%)  route 6.544ns (89.545%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 26.258 - 25.000 ) 
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=328, routed)         1.383     1.383    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/clk
    SLICE_X33Y117                                                     r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDRE (Prop_fdre_C_Q)         0.269     1.652 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[0]/Q
                         net (fo=72, routed)          2.441     4.093    u_ila_1/inst/ila_core_inst/u_trig/addra[0]
    SLICE_X49Y127        LUT6 (Prop_lut6_I4_O)        0.053     4.146 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_12/O
                         net (fo=1, routed)           0.000     4.146    u_ila_1/inst/ila_core_inst/u_trig/n_0_fsm_mem_data_reg_r1_0_63_0_2_i_12
    SLICE_X49Y127        MUXF7 (Prop_muxf7_I1_O)      0.129     4.275 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_6/O
                         net (fo=1, routed)           0.000     4.275    u_ila_1/inst/ila_core_inst/u_trig/n_0_fsm_mem_data_reg_r1_0_63_0_2_i_6
    SLICE_X49Y127        MUXF8 (Prop_muxf8_I1_O)      0.054     4.329 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_2/O
                         net (fo=48, routed)          2.335     6.664    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/ADDRC2
    SLICE_X34Y119        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.153     6.817 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMC/O
                         net (fo=1, routed)           0.342     7.159    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_2_fsm_mem_data_reg_r1_0_63_9_11
    SLICE_X39Y119        LUT4 (Prop_lut4_I1_O)        0.053     7.212 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_1/O
                         net (fo=1, routed)           0.308     7.520    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[1]
    SLICE_X39Y119        LUT5 (Prop_lut5_I0_O)        0.053     7.573 r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
                         net (fo=20, routed)          1.118     8.691    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/n_0_counter[16]_i_1
    SLICE_X39Y125        FDRE                                         r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    26.670    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.694    22.976 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.911    24.887    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    25.000 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=328, routed)         1.258    26.258    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X39Y125                                                     r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[14]/C
                         clock pessimism              0.089    26.347    
                         clock uncertainty           -0.076    26.271    
    SLICE_X39Y125        FDRE (Setup_fdre_C_CE)      -0.244    26.027    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         26.027    
                         arrival time                          -8.691    
  -------------------------------------------------------------------
                         slack                                 17.337    

Slack (MET) :             17.337ns  (required time - arrival time)
  Source:                 u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clkfbout_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkfbout_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clkfbout_design_1_clk_wiz_0_0 rise@25.000ns - clkfbout_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.308ns  (logic 0.764ns (10.455%)  route 6.544ns (89.545%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1 RAMD64E=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.258ns = ( 26.258 - 25.000 ) 
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.134ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.805     1.805    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.934    -2.129 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.009    -0.120    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120    -0.000 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=328, routed)         1.383     1.383    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/clk
    SLICE_X33Y117                                                     r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y117        FDRE (Prop_fdre_C_Q)         0.269     1.652 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[0]/Q
                         net (fo=72, routed)          2.441     4.093    u_ila_1/inst/ila_core_inst/u_trig/addra[0]
    SLICE_X49Y127        LUT6 (Prop_lut6_I4_O)        0.053     4.146 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_12/O
                         net (fo=1, routed)           0.000     4.146    u_ila_1/inst/ila_core_inst/u_trig/n_0_fsm_mem_data_reg_r1_0_63_0_2_i_12
    SLICE_X49Y127        MUXF7 (Prop_muxf7_I1_O)      0.129     4.275 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_6/O
                         net (fo=1, routed)           0.000     4.275    u_ila_1/inst/ila_core_inst/u_trig/n_0_fsm_mem_data_reg_r1_0_63_0_2_i_6
    SLICE_X49Y127        MUXF8 (Prop_muxf8_I1_O)      0.054     4.329 r  u_ila_1/inst/ila_core_inst/u_trig/fsm_mem_data_reg_r1_0_63_0_2_i_2/O
                         net (fo=48, routed)          2.335     6.664    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/ADDRC2
    SLICE_X34Y119        RAMD64E (Prop_ramd64e_RADR2_O)
                                                      0.153     6.817 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_9_11/RAMC/O
                         net (fo=1, routed)           0.342     7.159    u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/n_2_fsm_mem_data_reg_r1_0_63_9_11
    SLICE_X39Y119        LUT4 (Prop_lut4_I1_O)        0.053     7.212 r  u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/G_COUNTER[3].U_COUNTER_i_1/O
                         net (fo=1, routed)           0.308     7.520    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CNT_CTRL[1]
    SLICE_X39Y119        LUT5 (Prop_lut5_I0_O)        0.053     7.573 r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1/O
                         net (fo=20, routed)          1.118     8.691    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/n_0_counter[16]_i_1
    SLICE_X39Y125        FDRE                                         r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                     25.000    25.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    25.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           1.670    26.670    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -3.694    22.976 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.911    24.887    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    25.000 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=328, routed)         1.258    26.258    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/CLK
    SLICE_X39Y125                                                     r  u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[18]/C
                         clock pessimism              0.089    26.347    
                         clock uncertainty           -0.076    26.271    
    SLICE_X39Y125        FDRE (Setup_fdre_C_CE)      -0.244    26.027    u_ila_1/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         26.027    
                         arrival time                          -8.691    
  -------------------------------------------------------------------
                         slack                                 17.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clkfbout_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkfbout_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_design_1_clk_wiz_0_0 rise@0.000ns - clkfbout_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.100ns (25.062%)  route 0.299ns (74.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=328, routed)         0.552     0.552    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/clk
    SLICE_X31Y111                                                     r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y111        FDRE (Prop_fdre_C_Q)         0.100     0.652 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/CAP_TRIGGER_O_reg/Q
                         net (fo=2, routed)           0.299     0.951    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DIADI[1]
    RAMB18_X2Y40         RAMB18E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=328, routed)         0.774     0.774    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y40                                                      r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.173     0.601    
    RAMB18_X2Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[8])
                                                      0.296     0.897    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.897    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clkfbout_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkfbout_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_design_1_clk_wiz_0_0 rise@0.000ns - clkfbout_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.118ns (36.910%)  route 0.202ns (63.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.774ns
    Source Clock Delay      (SCD):    0.535ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=328, routed)         0.535     0.535    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X32Y102                                                     r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y102        FDRE (Prop_fdre_C_Q)         0.118     0.653 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[6]/Q
                         net (fo=1, routed)           0.202     0.855    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[6]
    RAMB18_X2Y40         RAMB18E1                                     r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=328, routed)         0.774     0.774    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB18_X2Y40                                                      r  u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.192     0.582    
    RAMB18_X2Y40         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.765    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clkfbout_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkfbout_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_design_1_clk_wiz_0_0 rise@0.000ns - clkfbout_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.292%)  route 0.099ns (49.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.759ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=328, routed)         0.554     0.554    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X29Y106                                                     r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.100     0.654 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[2]/Q
                         net (fo=1, routed)           0.099     0.753    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[2]
    SLICE_X30Y106        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=328, routed)         0.759     0.759    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X30Y106                                                     r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]/C
                         clock pessimism             -0.191     0.568    
    SLICE_X30Y106        FDRE (Hold_fdre_C_D)         0.059     0.627    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkfbout_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkfbout_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_design_1_clk_wiz_0_0 rise@0.000ns - clkfbout_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.100ns (48.980%)  route 0.104ns (51.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.759ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=328, routed)         0.553     0.553    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X29Y107                                                     r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y107        FDRE (Prop_fdre_C_Q)         0.100     0.653 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[4]/Q
                         net (fo=1, routed)           0.104     0.757    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[4]
    SLICE_X30Y106        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=328, routed)         0.759     0.759    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X30Y106                                                     r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]/C
                         clock pessimism             -0.191     0.568    
    SLICE_X30Y106        FDRE (Hold_fdre_C_D)         0.059     0.627    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.627    
                         arrival time                           0.757    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkfbout_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkfbout_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_design_1_clk_wiz_0_0 rise@0.000ns - clkfbout_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.305%)  route 0.099ns (49.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.759ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=328, routed)         0.554     0.554    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X29Y106                                                     r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y106        FDRE (Prop_fdre_C_Q)         0.100     0.654 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.icap_addr_reg[5]/Q
                         net (fo=1, routed)           0.099     0.753    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_addr[5]
    SLICE_X30Y106        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=328, routed)         0.759     0.759    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X30Y106                                                     r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/C
                         clock pessimism             -0.191     0.568    
    SLICE_X30Y106        FDRE (Hold_fdre_C_D)         0.042     0.610    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.610    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_wr_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/CAP_WR_EN_O_reg/D
                            (rising edge-triggered cell FDRE clocked by clkfbout_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkfbout_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_design_1_clk_wiz_0_0 rise@0.000ns - clkfbout_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.755%)  route 0.101ns (50.245%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.757ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=328, routed)         0.552     0.552    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X28Y111                                                     r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_wr_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y111        FDRE (Prop_fdre_C_Q)         0.100     0.652 r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_wr_en_reg/Q
                         net (fo=1, routed)           0.101     0.753    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/icap_wr_en
    SLICE_X31Y111        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/CAP_WR_EN_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=328, routed)         0.757     0.757    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X31Y111                                                     r  u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/CAP_WR_EN_O_reg/C
                         clock pessimism             -0.191     0.566    
    SLICE_X31Y111        FDRE (Hold_fdre_C_D)         0.038     0.604    u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/CAP_WR_EN_O_reg
  -------------------------------------------------------------------
                         required time                         -0.604    
                         arrival time                           0.753    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_trig/genblk1[25].U_TC/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clkfbout_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkfbout_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_design_1_clk_wiz_0_0 rise@0.000ns - clkfbout_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.529%)  route 0.106ns (51.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.726ns
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=328, routed)         0.525     0.525    u_ila_1/inst/ila_core_inst/u_trig/genblk1[25].U_TC/clk
    SLICE_X37Y129                                                     r  u_ila_1/inst/ila_core_inst/u_trig/genblk1[25].U_TC/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y129        FDRE (Prop_fdre_C_Q)         0.100     0.625 r  u_ila_1/inst/ila_core_inst/u_trig/genblk1[25].U_TC/yes_output_reg.dout_reg_reg/Q
                         net (fo=1, routed)           0.106     0.731    u_ila_1/inst/ila_core_inst/u_trig/trigEqOut[25]
    SLICE_X37Y127        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=328, routed)         0.726     0.726    u_ila_1/inst/ila_core_inst/u_trig/clk
    SLICE_X37Y127                                                     r  u_ila_1/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[25]/C
                         clock pessimism             -0.191     0.535    
    SLICE_X37Y127        FDRE (Hold_fdre_C_D)         0.047     0.582    u_ila_1/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.582    
                         arrival time                           0.731    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_trig/genblk1[5].U_TC/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkfbout_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkfbout_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_design_1_clk_wiz_0_0 rise@0.000ns - clkfbout_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.100ns (48.529%)  route 0.106ns (51.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.725ns
    Source Clock Delay      (SCD):    0.523ns
    Clock Pessimism Removal (CPR):    0.192ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=328, routed)         0.523     0.523    u_ila_1/inst/ila_core_inst/u_trig/genblk1[5].U_TC/clk
    SLICE_X47Y129                                                     r  u_ila_1/inst/ila_core_inst/u_trig/genblk1[5].U_TC/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y129        FDRE (Prop_fdre_C_Q)         0.100     0.623 r  u_ila_1/inst/ila_core_inst/u_trig/genblk1[5].U_TC/yes_output_reg.dout_reg_reg/Q
                         net (fo=1, routed)           0.106     0.729    u_ila_1/inst/ila_core_inst/u_trig/trigEqOut[5]
    SLICE_X47Y127        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=328, routed)         0.725     0.725    u_ila_1/inst/ila_core_inst/u_trig/clk
    SLICE_X47Y127                                                     r  u_ila_1/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[5]/C
                         clock pessimism             -0.192     0.533    
    SLICE_X47Y127        FDRE (Hold_fdre_C_D)         0.044     0.577    u_ila_1/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.577    
                         arrival time                           0.729    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_trig/genblk1[24].U_TC/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clkfbout_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkfbout_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_design_1_clk_wiz_0_0 rise@0.000ns - clkfbout_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.100ns (50.547%)  route 0.098ns (49.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.726ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    0.191ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=328, routed)         0.524     0.524    u_ila_1/inst/ila_core_inst/u_trig/genblk1[24].U_TC/clk
    SLICE_X37Y128                                                     r  u_ila_1/inst/ila_core_inst/u_trig/genblk1[24].U_TC/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y128        FDRE (Prop_fdre_C_Q)         0.100     0.624 r  u_ila_1/inst/ila_core_inst/u_trig/genblk1[24].U_TC/yes_output_reg.dout_reg_reg/Q
                         net (fo=1, routed)           0.098     0.722    u_ila_1/inst/ila_core_inst/u_trig/trigEqOut[24]
    SLICE_X37Y127        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=328, routed)         0.726     0.726    u_ila_1/inst/ila_core_inst/u_trig/clk
    SLICE_X37Y127                                                     r  u_ila_1/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[24]/C
                         clock pessimism             -0.191     0.535    
    SLICE_X37Y127        FDRE (Hold_fdre_C_D)         0.033     0.568    u_ila_1/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[24]
  -------------------------------------------------------------------
                         required time                         -0.568    
                         arrival time                           0.722    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 u_ila_1/inst/ila_core_inst/u_trig/genblk1[4].U_TC/yes_output_reg.dout_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clkfbout_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_ila_1/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clkfbout_design_1_clk_wiz_0_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clkfbout_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkfbout_design_1_clk_wiz_0_0 rise@0.000ns - clkfbout_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.091ns (45.500%)  route 0.109ns (54.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.725ns
    Source Clock Delay      (SCD):    0.522ns
    Clock Pessimism Removal (CPR):    0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.655     0.655    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.452    -0.797 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.771    -0.026    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=328, routed)         0.522     0.522    u_ila_1/inst/ila_core_inst/u_trig/genblk1[4].U_TC/clk
    SLICE_X49Y128                                                     r  u_ila_1/inst/ila_core_inst/u_trig/genblk1[4].U_TC/yes_output_reg.dout_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y128        FDRE (Prop_fdre_C_Q)         0.091     0.613 r  u_ila_1/inst/ila_core_inst/u_trig/genblk1[4].U_TC/yes_output_reg.dout_reg_reg/Q
                         net (fo=1, routed)           0.109     0.722    u_ila_1/inst/ila_core_inst/u_trig/trigEqOut[4]
    SLICE_X47Y127        FDRE                                         r  u_ila_1/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkfbout_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/O
                         net (fo=2, routed)           0.887     0.887    design_1_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -1.757    -0.870 r  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.840    -0.030    design_1_i/clk_wiz_0/inst/clkfbout_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.030     0.000 r  design_1_i/clk_wiz_0/inst/clkf_buf/O
                         net (fo=328, routed)         0.725     0.725    u_ila_1/inst/ila_core_inst/u_trig/clk
    SLICE_X47Y127                                                     r  u_ila_1/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[4]/C
                         clock pessimism             -0.173     0.552    
    SLICE_X47Y127        FDRE (Hold_fdre_C_D)         0.011     0.563    u_ila_1/inst/ila_core_inst/u_trig/TRIGGER_EQ_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.563    
                         arrival time                           0.722    
  -------------------------------------------------------------------
                         slack                                  0.159    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform:           { 0 12.5 }
Period:             25.000
Sources:            { design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location        Pin                                                                                                                                                                                                                                              
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.183     25.000  22.817   RAMB18_X2Y40    u_ila_1/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK  
Min Period        n/a     BUFG/I              n/a            1.600     25.000  23.400   BUFGCTRL_X0Y6   design_1_i/clk_wiz_0/inst/clkf_buf/I                                                                                                                                                                                                             
Min Period        n/a     PLLE2_ADV/CLKFBIN   n/a            1.249     25.000  23.751   PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN                                                                                                                                                                                                 
Min Period        n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249     25.000  23.751   PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT                                                                                                                                                                                                
Min Period        n/a     FDRE/C              n/a            0.750     25.000  24.250   SLICE_X33Y117   u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]/C                                                                                                                                                                            
Min Period        n/a     FDRE/C              n/a            0.750     25.000  24.250   SLICE_X33Y117   u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[3]/C                                                                                                                                                                            
Min Period        n/a     FDRE/C              n/a            0.750     25.000  24.250   SLICE_X37Y110   u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]/C                                                                                                                                                                
Min Period        n/a     FDRE/C              n/a            0.750     25.000  24.250   SLICE_X37Y110   u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[9]/C                                                                                                                                                                
Min Period        n/a     FDRE/C              n/a            0.750     25.000  24.250   SLICE_X30Y106   u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[5]/C                                                                                                                                                             
Min Period        n/a     FDRE/C              n/a            0.750     25.000  24.250   SLICE_X30Y106   u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/i_intcap.CAP_ADDR_O_reg[7]/C                                                                                                                                                             
Max Period        n/a     PLLE2_ADV/CLKFBIN   n/a            52.633    25.000  27.633   PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN                                                                                                                                                                                                 
Max Period        n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000   25.000  135.000  PLLE2_ADV_X0Y0  design_1_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT                                                                                                                                                                                                
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.780     12.500  11.720   SLICE_X30Y100   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK                                                                                                                                                                                    
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.780     12.500  11.720   SLICE_X30Y100   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK                                                                                                                                                                                    
Low Pulse Width   Slow    FDRE/C              n/a            0.400     12.500  12.100   SLICE_X33Y117   u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[2]/C                                                                                                                                                                            
Low Pulse Width   Slow    FDRE/C              n/a            0.400     12.500  12.100   SLICE_X33Y117   u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/current_state_reg[3]/C                                                                                                                                                                            
Low Pulse Width   Slow    FDRE/C              n/a            0.400     12.500  12.100   SLICE_X30Y115   u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/arm_detection_inst/last_din_reg/C                                                                                                                                                                    
Low Pulse Width   Slow    FDRE/C              n/a            0.400     12.500  12.100   SLICE_X28Y115   u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_in_transfer_inst/dout_reg0_reg/C                                                                                                                                           
Low Pulse Width   Slow    FDRE/C              n/a            0.400     12.500  12.100   SLICE_X30Y115   u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/halt_out_reg/C                                                                                                                                                                                       
Low Pulse Width   Slow    FDRE/C              n/a            0.400     12.500  12.100   SLICE_X30Y115   u_ila_1/inst/ila_core_inst/u_ila_reset_ctrl/prev_cap_done_reg/C                                                                                                                                                                                  
Low Pulse Width   Slow    FDRE/C              n/a            0.400     12.500  12.100   SLICE_X37Y129   u_ila_1/inst/ila_core_inst/u_trig/genblk1[30].U_TC/yes_output_reg.dout_reg_reg/C                                                                                                                                                                 
Low Pulse Width   Slow    FDRE/C              n/a            0.400     12.500  12.100   SLICE_X37Y110   u_ila_1/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/captured_samples_reg[5]/C                                                                                                                                                                
High Pulse Width  Fast    SRL16E/CLK          n/a            0.780     12.500  11.720   SLICE_X30Y100   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK                                                                                                                                                                                    
High Pulse Width  Slow    SRL16E/CLK          n/a            0.780     12.500  11.720   SLICE_X30Y100   u_ila_1/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK                                                                                                                                                                                    
High Pulse Width  Slow    FDRE/C              n/a            0.350     12.500  12.150   SLICE_X39Y119   u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/FLAG1_O_reg/C                                                                                                                                                                                     
High Pulse Width  Slow    FDRE/C              n/a            0.350     12.500  12.150   SLICE_X37Y118   u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/FLAG2_O_reg/C                                                                                                                                                                                     
High Pulse Width  Slow    FDRE/C              n/a            0.350     12.500  12.150   SLICE_X37Y118   u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/FLAG3_O_reg/C                                                                                                                                                                                     
High Pulse Width  Slow    FDRE/C              n/a            0.350     12.500  12.150   SLICE_X48Y122   u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[10]/C                                                                                                                                                                       
High Pulse Width  Slow    FDRE/C              n/a            0.350     12.500  12.150   SLICE_X50Y116   u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[13]/C                                                                                                                                                                       
High Pulse Width  Slow    FDRE/C              n/a            0.350     12.500  12.150   SLICE_X41Y118   u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[15]/C                                                                                                                                                                       
High Pulse Width  Slow    FDRE/C              n/a            0.350     12.500  12.150   SLICE_X37Y118   u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[1]/C                                                                                                                                                                        
High Pulse Width  Slow    FDRE/C              n/a            0.350     12.500  12.150   SLICE_X41Y118   u_ila_1/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O_reg[2]/C                                                                                                                                                                        



---------------------------------------------------------------------------------------------------
From Clock:  refclkin_clk_p
  To Clock:  refclkin_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         refclkin_clk_p
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { refclkin_clk_p }

Check Type  Corner  Lib Pin            Reference Pin  Required  Actual  Slack  Location         Pin                                                                                        
Min Period  n/a     IDELAYCTRL/REFCLK  n/a            3.225     5.000   1.775  IDELAYCTRL_X0Y1  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/icontrol/REFCLK         
Min Period  n/a     BUFG/I             n/a            1.600     5.000   3.400  BUFGCTRL_X0Y2    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/refclk_out_BUFG_inst/I  
Max Period  n/a     IDELAYCTRL/REFCLK  n/a            5.264     5.000   0.264  IDELAYCTRL_X0Y1  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/icontrol/REFCLK         



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       57.836ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       30.127ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             57.836ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.361ns (23.750%)  route 1.159ns (76.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 32.799 - 30.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.653     1.653    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     1.773 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.391     3.164    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X62Y105                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDCE (Prop_fdce_C_Q)         0.308     3.472 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.567     4.040    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X60Y105        LUT2 (Prop_lut2_I1_O)        0.053     4.093 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.592     4.684    dbg_hub/inst/U_ICON/U_CMD/I8[0]
    SLICE_X60Y108        FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.417    61.417    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    61.530 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.269    62.799    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X60Y108                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.000    62.799    
                         clock uncertainty           -0.035    62.764    
    SLICE_X60Y108        FDCE (Setup_fdce_C_CE)      -0.244    62.520    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         62.520    
                         arrival time                          -4.684    
  -------------------------------------------------------------------
                         slack                                 57.836    

Slack (MET) :             57.836ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.361ns (23.750%)  route 1.159ns (76.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 32.799 - 30.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.653     1.653    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     1.773 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.391     3.164    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X62Y105                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDCE (Prop_fdce_C_Q)         0.308     3.472 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.567     4.040    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X60Y105        LUT2 (Prop_lut2_I1_O)        0.053     4.093 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.592     4.684    dbg_hub/inst/U_ICON/U_CMD/I8[0]
    SLICE_X60Y108        FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.417    61.417    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    61.530 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.269    62.799    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X60Y108                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.000    62.799    
                         clock uncertainty           -0.035    62.764    
    SLICE_X60Y108        FDCE (Setup_fdce_C_CE)      -0.244    62.520    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         62.520    
                         arrival time                          -4.684    
  -------------------------------------------------------------------
                         slack                                 57.836    

Slack (MET) :             57.836ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.520ns  (logic 0.361ns (23.750%)  route 1.159ns (76.250%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 32.799 - 30.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.653     1.653    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     1.773 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.391     3.164    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X62Y105                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDCE (Prop_fdce_C_Q)         0.308     3.472 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.567     4.040    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X60Y105        LUT2 (Prop_lut2_I1_O)        0.053     4.093 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.592     4.684    dbg_hub/inst/U_ICON/U_CMD/I8[0]
    SLICE_X60Y108        FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.417    61.417    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    61.530 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.269    62.799    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X60Y108                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.000    62.799    
                         clock uncertainty           -0.035    62.764    
    SLICE_X60Y108        FDCE (Setup_fdce_C_CE)      -0.244    62.520    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         62.520    
                         arrival time                          -4.684    
  -------------------------------------------------------------------
                         slack                                 57.836    

Slack (MET) :             57.933ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.361ns (27.252%)  route 0.964ns (72.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 32.801 - 30.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.653     1.653    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     1.773 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.391     3.164    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X62Y105                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDCE (Prop_fdce_C_Q)         0.308     3.472 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.369     3.841    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X62Y105        LUT1 (Prop_lut1_I0_O)        0.053     3.894 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.595     4.489    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X62Y108        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.417    61.417    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    61.530 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.271    62.801    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X62Y108                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                         clock pessimism              0.000    62.801    
                         clock uncertainty           -0.035    62.766    
    SLICE_X62Y108        FDRE (Setup_fdre_C_R)       -0.344    62.422    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[2]
  -------------------------------------------------------------------
                         required time                         62.422    
                         arrival time                          -4.489    
  -------------------------------------------------------------------
                         slack                                 57.933    

Slack (MET) :             57.933ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.361ns (27.252%)  route 0.964ns (72.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 32.801 - 30.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.653     1.653    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     1.773 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.391     3.164    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X62Y105                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDCE (Prop_fdce_C_Q)         0.308     3.472 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.369     3.841    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X62Y105        LUT1 (Prop_lut1_I0_O)        0.053     3.894 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.595     4.489    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X62Y108        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.417    61.417    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    61.530 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.271    62.801    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X62Y108                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[3]/C
                         clock pessimism              0.000    62.801    
                         clock uncertainty           -0.035    62.766    
    SLICE_X62Y108        FDRE (Setup_fdre_C_R)       -0.344    62.422    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[3]
  -------------------------------------------------------------------
                         required time                         62.422    
                         arrival time                          -4.489    
  -------------------------------------------------------------------
                         slack                                 57.933    

Slack (MET) :             57.933ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.361ns (27.252%)  route 0.964ns (72.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 32.801 - 30.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.653     1.653    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     1.773 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.391     3.164    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X62Y105                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDCE (Prop_fdce_C_Q)         0.308     3.472 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.369     3.841    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X62Y105        LUT1 (Prop_lut1_I0_O)        0.053     3.894 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.595     4.489    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X62Y108        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.417    61.417    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    61.530 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.271    62.801    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X62Y108                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[4]/C
                         clock pessimism              0.000    62.801    
                         clock uncertainty           -0.035    62.766    
    SLICE_X62Y108        FDRE (Setup_fdre_C_R)       -0.344    62.422    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[4]
  -------------------------------------------------------------------
                         required time                         62.422    
                         arrival time                          -4.489    
  -------------------------------------------------------------------
                         slack                                 57.933    

Slack (MET) :             57.933ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.361ns (27.252%)  route 0.964ns (72.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 32.801 - 30.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.653     1.653    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     1.773 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.391     3.164    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X62Y105                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDCE (Prop_fdce_C_Q)         0.308     3.472 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.369     3.841    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X62Y105        LUT1 (Prop_lut1_I0_O)        0.053     3.894 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.595     4.489    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X62Y108        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.417    61.417    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    61.530 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.271    62.801    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X62Y108                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]/C
                         clock pessimism              0.000    62.801    
                         clock uncertainty           -0.035    62.766    
    SLICE_X62Y108        FDRE (Setup_fdre_C_R)       -0.344    62.422    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]
  -------------------------------------------------------------------
                         required time                         62.422    
                         arrival time                          -4.489    
  -------------------------------------------------------------------
                         slack                                 57.933    

Slack (MET) :             57.933ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.325ns  (logic 0.361ns (27.252%)  route 0.964ns (72.748%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.363ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.801ns = ( 32.801 - 30.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.653     1.653    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     1.773 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.391     3.164    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X62Y105                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDCE (Prop_fdce_C_Q)         0.308     3.472 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.369     3.841    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X62Y105        LUT1 (Prop_lut1_I0_O)        0.053     3.894 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.595     4.489    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X62Y108        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.417    61.417    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    61.530 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.271    62.801    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X62Y108                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[6]/C
                         clock pessimism              0.000    62.801    
                         clock uncertainty           -0.035    62.766    
    SLICE_X62Y108        FDRE (Setup_fdre_C_R)       -0.344    62.422    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[6]
  -------------------------------------------------------------------
                         required time                         62.422    
                         arrival time                          -4.489    
  -------------------------------------------------------------------
                         slack                                 57.933    

Slack (MET) :             57.960ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.361ns (25.859%)  route 1.035ns (74.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 32.799 - 30.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.653     1.653    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     1.773 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.391     3.164    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X62Y105                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDCE (Prop_fdce_C_Q)         0.308     3.472 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.567     4.040    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X60Y105        LUT2 (Prop_lut2_I1_O)        0.053     4.093 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.468     4.560    dbg_hub/inst/U_ICON/U_CMD/I8[0]
    SLICE_X59Y107        FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.417    61.417    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    61.530 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.269    62.799    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X59Y107                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.000    62.799    
                         clock uncertainty           -0.035    62.764    
    SLICE_X59Y107        FDCE (Setup_fdce_C_CE)      -0.244    62.520    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         62.520    
                         arrival time                          -4.560    
  -------------------------------------------------------------------
                         slack                                 57.960    

Slack (MET) :             57.960ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.361ns (25.859%)  route 1.035ns (74.141%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.799ns = ( 32.799 - 30.000 ) 
    Source Clock Delay      (SCD):    3.164ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.653     1.653    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.120     1.773 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           1.391     3.164    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X62Y105                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDCE (Prop_fdce_C_Q)         0.308     3.472 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.567     4.040    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X60Y105        LUT2 (Prop_lut2_I1_O)        0.053     4.093 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.468     4.560    dbg_hub/inst/U_ICON/U_CMD/I8[0]
    SLICE_X59Y107        FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.417    61.417    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    61.530 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.269    62.799    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X59Y107                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.000    62.799    
                         clock uncertainty           -0.035    62.764    
    SLICE_X59Y107        FDCE (Setup_fdce_C_CE)      -0.244    62.520    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         62.520    
                         arrival time                          -4.560    
  -------------------------------------------------------------------
                         slack                                 57.960    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.492ns  (logic 0.146ns (29.650%)  route 0.346ns (70.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.772    60.772    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    60.798 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.529    61.327    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X62Y105                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDCE (Prop_fdce_C_Q)         0.118    61.445 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.151    61.596    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X62Y105        LUT1 (Prop_lut1_I0_O)        0.028    61.624 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.196    61.820    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X62Y107        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.887    30.887    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    30.917 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.734    31.651    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X62Y107                                                     r  dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000    31.651    
                         clock uncertainty            0.035    31.687    
    SLICE_X62Y107        FDRE (Hold_fdre_C_R)         0.006    31.693    dbg_hub/inst/U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                        -31.693    
                         arrival time                          61.820    
  -------------------------------------------------------------------
                         slack                                 30.127    

Slack (MET) :             30.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.492ns  (logic 0.146ns (29.650%)  route 0.346ns (70.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.772    60.772    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    60.798 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.529    61.327    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X62Y105                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDCE (Prop_fdce_C_Q)         0.118    61.445 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.151    61.596    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X62Y105        LUT1 (Prop_lut1_I0_O)        0.028    61.624 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.196    61.820    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X62Y107        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.887    30.887    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    30.917 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.734    31.651    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X62Y107                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]/C
                         clock pessimism              0.000    31.651    
                         clock uncertainty            0.035    31.687    
    SLICE_X62Y107        FDRE (Hold_fdre_C_R)         0.006    31.693    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[0]
  -------------------------------------------------------------------
                         required time                        -31.693    
                         arrival time                          61.820    
  -------------------------------------------------------------------
                         slack                                 30.127    

Slack (MET) :             30.127ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.492ns  (logic 0.146ns (29.650%)  route 0.346ns (70.350%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.772    60.772    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    60.798 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.529    61.327    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X62Y105                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDCE (Prop_fdce_C_Q)         0.118    61.445 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.151    61.596    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X62Y105        LUT1 (Prop_lut1_I0_O)        0.028    61.624 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.196    61.820    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X62Y107        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.887    30.887    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    30.917 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.734    31.651    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X62Y107                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism              0.000    31.651    
                         clock uncertainty            0.035    31.687    
    SLICE_X62Y107        FDRE (Hold_fdre_C_R)         0.006    31.693    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                        -31.693    
                         arrival time                          61.820    
  -------------------------------------------------------------------
                         slack                                 30.127    

Slack (MET) :             30.161ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.549ns  (logic 0.146ns (26.574%)  route 0.403ns (73.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.772    60.772    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    60.798 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.529    61.327    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X62Y105                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDCE (Prop_fdce_C_Q)         0.118    61.445 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.243    61.689    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X60Y105        LUT2 (Prop_lut2_I1_O)        0.028    61.717 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.160    61.877    dbg_hub/inst/U_ICON/U_CMD/I8[0]
    SLICE_X58Y105        FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.887    30.887    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    30.917 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.733    31.650    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X58Y105                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000    31.650    
                         clock uncertainty            0.035    31.686    
    SLICE_X58Y105        FDCE (Hold_fdce_C_CE)        0.030    31.716    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                        -31.716    
                         arrival time                          61.877    
  -------------------------------------------------------------------
                         slack                                 30.161    

Slack (MET) :             30.161ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.549ns  (logic 0.146ns (26.574%)  route 0.403ns (73.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.772    60.772    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    60.798 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.529    61.327    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X62Y105                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDCE (Prop_fdce_C_Q)         0.118    61.445 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.243    61.689    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X60Y105        LUT2 (Prop_lut2_I1_O)        0.028    61.717 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.160    61.877    dbg_hub/inst/U_ICON/U_CMD/I8[0]
    SLICE_X58Y105        FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.887    30.887    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    30.917 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.733    31.650    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X58Y105                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.000    31.650    
                         clock uncertainty            0.035    31.686    
    SLICE_X58Y105        FDCE (Hold_fdce_C_CE)        0.030    31.716    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                        -31.716    
                         arrival time                          61.877    
  -------------------------------------------------------------------
                         slack                                 30.161    

Slack (MET) :             30.161ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.549ns  (logic 0.146ns (26.574%)  route 0.403ns (73.426%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.772    60.772    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    60.798 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.529    61.327    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X62Y105                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDCE (Prop_fdce_C_Q)         0.118    61.445 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.243    61.689    dbg_hub/inst/bscan_inst/iDATA_CMD
    SLICE_X60Y105        LUT2 (Prop_lut2_I1_O)        0.028    61.717 r  dbg_hub/inst/bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.160    61.877    dbg_hub/inst/U_ICON/U_CMD/I8[0]
    SLICE_X58Y105        FDCE                                         r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.887    30.887    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    30.917 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.733    31.650    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X58Y105                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.000    31.650    
                         clock uncertainty            0.035    31.686    
    SLICE_X58Y105        FDCE (Hold_fdce_C_CE)        0.030    31.716    dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                        -31.716    
                         arrival time                          61.877    
  -------------------------------------------------------------------
                         slack                                 30.161    

Slack (MET) :             30.171ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.537ns  (logic 0.146ns (27.205%)  route 0.391ns (72.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.772    60.772    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    60.798 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.529    61.327    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X62Y105                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDCE (Prop_fdce_C_Q)         0.118    61.445 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.151    61.596    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X62Y105        LUT1 (Prop_lut1_I0_O)        0.028    61.624 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.240    61.864    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X62Y108        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.887    30.887    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    30.917 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.734    31.651    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X62Y108                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                         clock pessimism              0.000    31.651    
                         clock uncertainty            0.035    31.687    
    SLICE_X62Y108        FDRE (Hold_fdre_C_R)         0.006    31.693    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[2]
  -------------------------------------------------------------------
                         required time                        -31.693    
                         arrival time                          61.864    
  -------------------------------------------------------------------
                         slack                                 30.171    

Slack (MET) :             30.171ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.537ns  (logic 0.146ns (27.205%)  route 0.391ns (72.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.772    60.772    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    60.798 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.529    61.327    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X62Y105                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDCE (Prop_fdce_C_Q)         0.118    61.445 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.151    61.596    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X62Y105        LUT1 (Prop_lut1_I0_O)        0.028    61.624 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.240    61.864    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X62Y108        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.887    30.887    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    30.917 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.734    31.651    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X62Y108                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[3]/C
                         clock pessimism              0.000    31.651    
                         clock uncertainty            0.035    31.687    
    SLICE_X62Y108        FDRE (Hold_fdre_C_R)         0.006    31.693    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[3]
  -------------------------------------------------------------------
                         required time                        -31.693    
                         arrival time                          61.864    
  -------------------------------------------------------------------
                         slack                                 30.171    

Slack (MET) :             30.171ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.537ns  (logic 0.146ns (27.205%)  route 0.391ns (72.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.772    60.772    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    60.798 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.529    61.327    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X62Y105                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDCE (Prop_fdce_C_Q)         0.118    61.445 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.151    61.596    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X62Y105        LUT1 (Prop_lut1_I0_O)        0.028    61.624 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.240    61.864    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X62Y108        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.887    30.887    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    30.917 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.734    31.651    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X62Y108                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[4]/C
                         clock pessimism              0.000    31.651    
                         clock uncertainty            0.035    31.687    
    SLICE_X62Y108        FDRE (Hold_fdre_C_R)         0.006    31.693    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[4]
  -------------------------------------------------------------------
                         required time                        -31.693    
                         arrival time                          61.864    
  -------------------------------------------------------------------
                         slack                                 30.171    

Slack (MET) :             30.171ns  (arrival time - required time)
  Source:                 dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns)
  Data Path Delay:        0.537ns  (logic 0.146ns (27.205%)  route 0.391ns (72.795%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.651ns
    Source Clock Delay      (SCD):    1.327ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -start 1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.772    60.772    dbg_hub/inst/UPDATE_temp
    BUFGCTRL_X0Y7        BUFG (Prop_bufg_I_O)         0.026    60.798 r  dbg_hub/inst/u_bufg_icon_update/O
                         net (fo=1, routed)           0.529    61.327    dbg_hub/inst/U_ICON/UPDATE
    SLICE_X62Y105                                                     r  dbg_hub/inst/U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y105        FDCE (Prop_fdce_C_Q)         0.118    61.445 f  dbg_hub/inst/U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.151    61.596    dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD
    SLICE_X62Y105        LUT1 (Prop_lut1_I0_O)        0.028    61.624 r  dbg_hub/inst/U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.240    61.864    dbg_hub/inst/U_ICON/U_SYNC/SR[0]
    SLICE_X62Y108        FDRE                                         r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.887    30.887    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030    30.917 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.734    31.651    dbg_hub/inst/U_ICON/U_SYNC/CLK
    SLICE_X62Y108                                                     r  dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]/C
                         clock pessimism              0.000    31.651    
                         clock uncertainty            0.035    31.687    
    SLICE_X62Y108        FDRE (Hold_fdre_C_R)         0.006    31.693    dbg_hub/inst/U_ICON/U_SYNC/iSYNC_WORD_reg[5]
  -------------------------------------------------------------------
                         required time                        -31.693    
                         arrival time                          61.864    
  -------------------------------------------------------------------
                         slack                                 30.171    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       15.056ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.056ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/out_sync_i/fifo_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0)
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rst_wr_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0)
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        1.577ns  (logic 0.322ns (20.415%)  route 1.255ns (79.585%))
  Logic Levels:           1  (LUT3=1)
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y63                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/out_sync_i/fifo_rst_reg/C
    SLICE_X59Y63         FDRE (Prop_fdre_C_Q)         0.269     0.269 r  design_1_i/v_axi4s_vid_out_0/inst/out_sync_i/fifo_rst_reg/Q
                         net (fo=3, routed)           0.554     0.823    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/fifo_rst
    SLICE_X62Y63         LUT3 (Prop_lut3_I2_O)        0.053     0.876 r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i_i_1/O
                         net (fo=2, routed)           0.702     1.577    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rst
    SLICE_X63Y63         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rst_wr_1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X63Y63         FDRE (Setup_fdre_C_D)       -0.034    16.633    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rst_wr_1_reg
  -------------------------------------------------------------------
                         required time                         16.633    
                         arrival time                          -1.577    
  -------------------------------------------------------------------
                         slack                                 15.056    

Slack (MET) :             15.135ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ack_rd_dom_3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0)
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/req_wr_dom_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0)
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        1.512ns  (logic 0.399ns (26.384%)  route 1.113ns (73.616%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y64                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ack_rd_dom_3_reg/C
    SLICE_X49Y64         FDRE (Prop_fdre_C_Q)         0.246     0.246 f  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ack_rd_dom_3_reg/Q
                         net (fo=2, routed)           0.450     0.696    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ack_rd_dom_3
    SLICE_X49Y63         LUT1 (Prop_lut1_I0_O)        0.153     0.849 r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/req_wr_dom_1_i_1/O
                         net (fo=1, routed)           0.664     1.512    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_to_wr_req
    SLICE_X49Y63         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/req_wr_dom_1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X49Y63         FDRE (Setup_fdre_C_D)       -0.020    16.647    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/req_wr_dom_1_reg
  -------------------------------------------------------------------
                         required time                         16.647    
                         arrival time                          -1.512    
  -------------------------------------------------------------------
                         slack                                 15.135    

Slack (MET) :             15.588ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0)
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_wr_dom_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0)
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.970ns  (logic 0.282ns (29.076%)  route 0.688ns (70.924%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample_reg[5]/C
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.282     0.282 r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample_reg[5]/Q
                         net (fo=1, routed)           0.688     0.970    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample[5]
    SLICE_X52Y63         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_wr_dom_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X52Y63         FDRE (Setup_fdre_C_D)       -0.109    16.558    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_wr_dom_reg[5]
  -------------------------------------------------------------------
                         required time                         16.558    
                         arrival time                          -0.970    
  -------------------------------------------------------------------
                         slack                                 15.588    

Slack (MET) :             15.612ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0)
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_wr_dom_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0)
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.957ns  (logic 0.282ns (29.480%)  route 0.675ns (70.520%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample_reg[3]/C
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.282     0.282 r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample_reg[3]/Q
                         net (fo=1, routed)           0.675     0.957    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample[3]
    SLICE_X52Y62         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_wr_dom_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X52Y62         FDRE (Setup_fdre_C_D)       -0.098    16.569    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_wr_dom_reg[3]
  -------------------------------------------------------------------
                         required time                         16.569    
                         arrival time                          -0.957    
  -------------------------------------------------------------------
                         slack                                 15.612    

Slack (MET) :             15.616ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/req_rd_dom_3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0)
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ack_wr_dom_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0)
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.931ns  (logic 0.246ns (26.411%)  route 0.685ns (73.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y61                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/req_rd_dom_3_reg/C
    SLICE_X51Y61         FDRE (Prop_fdre_C_Q)         0.246     0.246 r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/req_rd_dom_3_reg/Q
                         net (fo=2, routed)           0.685     0.931    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/req_rd_dom_3
    SLICE_X51Y62         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ack_wr_dom_1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X51Y62         FDRE (Setup_fdre_C_D)       -0.120    16.547    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ack_wr_dom_1_reg
  -------------------------------------------------------------------
                         required time                         16.547    
                         arrival time                          -0.931    
  -------------------------------------------------------------------
                         slack                                 15.616    

Slack (MET) :             15.673ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0)
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_wr_dom_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0)
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.987ns  (logic 0.308ns (31.209%)  route 0.679ns (68.791%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y63                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample_reg[6]/C
    SLICE_X54Y63         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample_reg[6]/Q
                         net (fo=1, routed)           0.679     0.987    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample[6]
    SLICE_X52Y63         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_wr_dom_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X52Y63         FDRE (Setup_fdre_C_D)       -0.007    16.660    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_wr_dom_reg[6]
  -------------------------------------------------------------------
                         required time                         16.660    
                         arrival time                          -0.987    
  -------------------------------------------------------------------
                         slack                                 15.673    

Slack (MET) :             15.675ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0)
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_wr_dom_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0)
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.986ns  (logic 0.308ns (31.230%)  route 0.678ns (68.770%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y63                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample_reg[9]/C
    SLICE_X54Y63         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample_reg[9]/Q
                         net (fo=1, routed)           0.678     0.986    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample[9]
    SLICE_X52Y63         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_wr_dom_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X52Y63         FDRE (Setup_fdre_C_D)       -0.006    16.661    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_wr_dom_reg[9]
  -------------------------------------------------------------------
                         required time                         16.661    
                         arrival time                          -0.986    
  -------------------------------------------------------------------
                         slack                                 15.675    

Slack (MET) :             15.697ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0)
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_wr_dom_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0)
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.963ns  (logic 0.308ns (31.982%)  route 0.655ns (68.018%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample_reg[2]/C
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample_reg[2]/Q
                         net (fo=1, routed)           0.655     0.963    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample[2]
    SLICE_X52Y62         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_wr_dom_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X52Y62         FDRE (Setup_fdre_C_D)       -0.007    16.660    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_wr_dom_reg[2]
  -------------------------------------------------------------------
                         required time                         16.660    
                         arrival time                          -0.963    
  -------------------------------------------------------------------
                         slack                                 15.697    

Slack (MET) :             15.705ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0)
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_wr_dom_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0)
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.964ns  (logic 0.308ns (31.957%)  route 0.656ns (68.043%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y63                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample_reg[8]/C
    SLICE_X54Y63         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample_reg[8]/Q
                         net (fo=1, routed)           0.656     0.964    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample[8]
    SLICE_X52Y63         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_wr_dom_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X52Y63         FDRE (Setup_fdre_C_D)        0.002    16.669    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_wr_dom_reg[8]
  -------------------------------------------------------------------
                         required time                         16.669    
                         arrival time                          -0.964    
  -------------------------------------------------------------------
                         slack                                 15.705    

Slack (MET) :             15.719ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0)
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_wr_dom_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0)
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.863ns  (logic 0.282ns (32.663%)  route 0.581ns (67.337%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample_reg[4]/C
    SLICE_X54Y62         FDRE (Prop_fdre_C_Q)         0.282     0.282 r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample_reg[4]/Q
                         net (fo=1, routed)           0.581     0.863    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_sample[4]
    SLICE_X52Y63         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_wr_dom_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X52Y63         FDRE (Setup_fdre_C_D)       -0.085    16.582    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/rd_ptr_wr_dom_reg[4]
  -------------------------------------------------------------------
                         required time                         16.582    
                         arrival time                          -0.863    
  -------------------------------------------------------------------
                         slack                                 15.719    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       15.089ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.089ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ack_wr_dom_3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0)
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/req_rd_dom_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0)
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        1.558ns  (logic 0.399ns (25.602%)  route 1.159ns (74.398%))
  Logic Levels:           1  (LUT1=1)
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ack_wr_dom_3_reg/C
    SLICE_X51Y62         FDRE (Prop_fdre_C_Q)         0.246     0.246 f  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ack_wr_dom_3_reg/Q
                         net (fo=2, routed)           0.467     0.713    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ack_wr_dom_3
    SLICE_X51Y62         LUT1 (Prop_lut1_I0_O)        0.153     0.866 r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/req_rd_dom_1_i_1/O
                         net (fo=1, routed)           0.693     1.558    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_to_rd_req
    SLICE_X51Y61         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/req_rd_dom_1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X51Y61         FDRE (Setup_fdre_C_D)       -0.020    16.647    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/req_rd_dom_1_reg
  -------------------------------------------------------------------
                         required time                         16.647    
                         arrival time                          -1.558    
  -------------------------------------------------------------------
                         slack                                 15.089    

Slack (MET) :             15.547ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0)
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0)
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        1.100ns  (logic 0.308ns (27.998%)  route 0.792ns (72.002%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample_reg[0]/C
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample_reg[0]/Q
                         net (fo=1, routed)           0.792     1.100    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample[0]
    SLICE_X59Y60         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X59Y60         FDRE (Setup_fdre_C_D)       -0.020    16.647    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[0]
  -------------------------------------------------------------------
                         required time                         16.647    
                         arrival time                          -1.100    
  -------------------------------------------------------------------
                         slack                                 15.547    

Slack (MET) :             15.597ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/req_wr_dom_3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0)
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ack_rd_dom_1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0)
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.950ns  (logic 0.246ns (25.887%)  route 0.704ns (74.113%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y63                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/req_wr_dom_3_reg/C
    SLICE_X49Y63         FDRE (Prop_fdre_C_Q)         0.246     0.246 r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/req_wr_dom_3_reg/Q
                         net (fo=2, routed)           0.704     0.950    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/req_wr_dom_3
    SLICE_X49Y64         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ack_rd_dom_1_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X49Y64         FDRE (Setup_fdre_C_D)       -0.120    16.547    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/ack_rd_dom_1_reg
  -------------------------------------------------------------------
                         required time                         16.547    
                         arrival time                          -0.950    
  -------------------------------------------------------------------
                         slack                                 15.597    

Slack (MET) :             15.704ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0)
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0)
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.954ns  (logic 0.269ns (28.199%)  route 0.685ns (71.801%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y59                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample_reg[2]/C
    SLICE_X57Y59         FDRE (Prop_fdre_C_Q)         0.269     0.269 r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample_reg[2]/Q
                         net (fo=1, routed)           0.685     0.954    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample[2]
    SLICE_X58Y60         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X58Y60         FDRE (Setup_fdre_C_D)       -0.009    16.658    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[2]
  -------------------------------------------------------------------
                         required time                         16.658    
                         arrival time                          -0.954    
  -------------------------------------------------------------------
                         slack                                 15.704    

Slack (MET) :             15.725ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0)
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0)
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.918ns  (logic 0.269ns (29.305%)  route 0.649ns (70.695%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y61                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample_reg[7]/C
    SLICE_X61Y61         FDRE (Prop_fdre_C_Q)         0.269     0.269 r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample_reg[7]/Q
                         net (fo=1, routed)           0.649     0.918    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample[7]
    SLICE_X59Y60         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X59Y60         FDRE (Setup_fdre_C_D)       -0.024    16.643    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[7]
  -------------------------------------------------------------------
                         required time                         16.643    
                         arrival time                          -0.918    
  -------------------------------------------------------------------
                         slack                                 15.725    

Slack (MET) :             15.733ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0)
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0)
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.916ns  (logic 0.308ns (33.624%)  route 0.608ns (66.376%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample_reg[3]/C
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample_reg[3]/Q
                         net (fo=1, routed)           0.608     0.916    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample[3]
    SLICE_X58Y60         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X58Y60         FDRE (Setup_fdre_C_D)       -0.018    16.649    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[3]
  -------------------------------------------------------------------
                         required time                         16.649    
                         arrival time                          -0.916    
  -------------------------------------------------------------------
                         slack                                 15.733    

Slack (MET) :             15.741ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0)
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0)
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.896ns  (logic 0.308ns (34.357%)  route 0.588ns (65.643%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y58                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample_reg[1]/C
    SLICE_X58Y58         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample_reg[1]/Q
                         net (fo=1, routed)           0.588     0.896    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample[1]
    SLICE_X59Y60         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X59Y60         FDRE (Setup_fdre_C_D)       -0.030    16.637    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[1]
  -------------------------------------------------------------------
                         required time                         16.637    
                         arrival time                          -0.896    
  -------------------------------------------------------------------
                         slack                                 15.741    

Slack (MET) :             15.748ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0)
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0)
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.885ns  (logic 0.269ns (30.406%)  route 0.616ns (69.594%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample_reg[10]/C
    SLICE_X55Y64         FDRE (Prop_fdre_C_Q)         0.269     0.269 r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample_reg[10]/Q
                         net (fo=1, routed)           0.616     0.885    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample[10]
    SLICE_X55Y63         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X55Y63         FDRE (Setup_fdre_C_D)       -0.034    16.633    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[10]
  -------------------------------------------------------------------
                         required time                         16.633    
                         arrival time                          -0.885    
  -------------------------------------------------------------------
                         slack                                 15.748    

Slack (MET) :             15.757ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0)
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0)
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.903ns  (logic 0.308ns (34.101%)  route 0.595ns (65.899%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample_reg[6]/C
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample_reg[6]/Q
                         net (fo=1, routed)           0.595     0.903    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample[6]
    SLICE_X58Y60         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X58Y60         FDRE (Setup_fdre_C_D)       -0.007    16.660    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[6]
  -------------------------------------------------------------------
                         required time                         16.660    
                         arrival time                          -0.903    
  -------------------------------------------------------------------
                         slack                                 15.757    

Slack (MET) :             15.787ns  (required time - arrival time)
  Source:                 design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0)
  Destination:            design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0)
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (MaxDelay Path 16.667ns)
  Data Path Delay:        0.873ns  (logic 0.308ns (35.265%)  route 0.565ns (64.735%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 16.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y59                                      0.000     0.000 r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample_reg[8]/C
    SLICE_X58Y59         FDRE (Prop_fdre_C_Q)         0.308     0.308 r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample_reg[8]/Q
                         net (fo=1, routed)           0.565     0.873    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_sample[8]
    SLICE_X58Y60         FDRE                                         r  design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   16.667    16.667    
    SLICE_X58Y60         FDRE (Setup_fdre_C_D)       -0.007    16.660    design_1_i/v_axi4s_vid_out_0/inst/out_coupler_i/bridge_async_fifo_2_i/wr_ptr_rd_dom_reg[8]
  -------------------------------------------------------------------
                         required time                         16.660    
                         arrival time                          -0.873    
  -------------------------------------------------------------------
                         slack                                 15.787    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       25.460ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.312ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.460ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.428ns (10.326%)  route 3.717ns (89.674%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 32.803 - 30.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     1.767 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.388     3.155    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X59Y107                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y107        FDCE (Prop_fdce_C_Q)         0.269     3.424 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.678     4.103    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X59Y108        LUT6 (Prop_lut6_I5_O)        0.053     4.156 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=12, routed)          1.018     5.174    dbg_hub/inst/U_ICON/U_CMD/O10
    SLICE_X57Y105        LUT6 (Prop_lut6_I0_O)        0.053     5.227 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.558     5.785    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X53Y105        LUT2 (Prop_lut2_I0_O)        0.053     5.838 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.463     7.300    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X35Y108        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.417    31.417    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    31.530 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.273    32.803    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X35Y108                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                         clock pessimism              0.247    33.050    
                         clock uncertainty           -0.035    33.015    
    SLICE_X35Y108        FDCE (Recov_fdce_C_CLR)     -0.255    32.760    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         32.760    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                 25.460    

Slack (MET) :             25.460ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.428ns (10.326%)  route 3.717ns (89.674%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 32.803 - 30.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     1.767 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.388     3.155    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X59Y107                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y107        FDCE (Prop_fdce_C_Q)         0.269     3.424 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.678     4.103    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X59Y108        LUT6 (Prop_lut6_I5_O)        0.053     4.156 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=12, routed)          1.018     5.174    dbg_hub/inst/U_ICON/U_CMD/O10
    SLICE_X57Y105        LUT6 (Prop_lut6_I0_O)        0.053     5.227 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.558     5.785    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X53Y105        LUT2 (Prop_lut2_I0_O)        0.053     5.838 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.463     7.300    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X35Y108        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.417    31.417    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    31.530 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.273    32.803    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X35Y108                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                         clock pessimism              0.247    33.050    
                         clock uncertainty           -0.035    33.015    
    SLICE_X35Y108        FDCE (Recov_fdce_C_CLR)     -0.255    32.760    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         32.760    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                 25.460    

Slack (MET) :             25.460ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.428ns (10.326%)  route 3.717ns (89.674%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 32.803 - 30.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     1.767 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.388     3.155    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X59Y107                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y107        FDCE (Prop_fdce_C_Q)         0.269     3.424 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.678     4.103    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X59Y108        LUT6 (Prop_lut6_I5_O)        0.053     4.156 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=12, routed)          1.018     5.174    dbg_hub/inst/U_ICON/U_CMD/O10
    SLICE_X57Y105        LUT6 (Prop_lut6_I0_O)        0.053     5.227 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.558     5.785    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X53Y105        LUT2 (Prop_lut2_I0_O)        0.053     5.838 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.463     7.300    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X35Y108        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.417    31.417    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    31.530 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.273    32.803    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X35Y108                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                         clock pessimism              0.247    33.050    
                         clock uncertainty           -0.035    33.015    
    SLICE_X35Y108        FDCE (Recov_fdce_C_CLR)     -0.255    32.760    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         32.760    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                 25.460    

Slack (MET) :             25.460ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.428ns (10.326%)  route 3.717ns (89.674%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 32.803 - 30.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     1.767 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.388     3.155    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X59Y107                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y107        FDCE (Prop_fdce_C_Q)         0.269     3.424 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.678     4.103    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X59Y108        LUT6 (Prop_lut6_I5_O)        0.053     4.156 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=12, routed)          1.018     5.174    dbg_hub/inst/U_ICON/U_CMD/O10
    SLICE_X57Y105        LUT6 (Prop_lut6_I0_O)        0.053     5.227 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.558     5.785    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X53Y105        LUT2 (Prop_lut2_I0_O)        0.053     5.838 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.463     7.300    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X35Y108        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.417    31.417    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    31.530 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.273    32.803    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X35Y108                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                         clock pessimism              0.247    33.050    
                         clock uncertainty           -0.035    33.015    
    SLICE_X35Y108        FDCE (Recov_fdce_C_CLR)     -0.255    32.760    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         32.760    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                 25.460    

Slack (MET) :             25.460ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.428ns (10.326%)  route 3.717ns (89.674%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 32.803 - 30.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     1.767 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.388     3.155    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X59Y107                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y107        FDCE (Prop_fdce_C_Q)         0.269     3.424 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.678     4.103    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X59Y108        LUT6 (Prop_lut6_I5_O)        0.053     4.156 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=12, routed)          1.018     5.174    dbg_hub/inst/U_ICON/U_CMD/O10
    SLICE_X57Y105        LUT6 (Prop_lut6_I0_O)        0.053     5.227 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.558     5.785    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X53Y105        LUT2 (Prop_lut2_I0_O)        0.053     5.838 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.463     7.300    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X35Y108        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.417    31.417    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    31.530 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.273    32.803    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X35Y108                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                         clock pessimism              0.247    33.050    
                         clock uncertainty           -0.035    33.015    
    SLICE_X35Y108        FDCE (Recov_fdce_C_CLR)     -0.255    32.760    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         32.760    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                 25.460    

Slack (MET) :             25.460ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.428ns (10.326%)  route 3.717ns (89.674%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 32.803 - 30.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     1.767 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.388     3.155    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X59Y107                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y107        FDCE (Prop_fdce_C_Q)         0.269     3.424 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.678     4.103    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X59Y108        LUT6 (Prop_lut6_I5_O)        0.053     4.156 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=12, routed)          1.018     5.174    dbg_hub/inst/U_ICON/U_CMD/O10
    SLICE_X57Y105        LUT6 (Prop_lut6_I0_O)        0.053     5.227 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.558     5.785    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X53Y105        LUT2 (Prop_lut2_I0_O)        0.053     5.838 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.463     7.300    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X35Y108        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.417    31.417    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    31.530 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.273    32.803    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X35Y108                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                         clock pessimism              0.247    33.050    
                         clock uncertainty           -0.035    33.015    
    SLICE_X35Y108        FDCE (Recov_fdce_C_CLR)     -0.255    32.760    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]
  -------------------------------------------------------------------
                         required time                         32.760    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                 25.460    

Slack (MET) :             25.460ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.428ns (10.326%)  route 3.717ns (89.674%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 32.803 - 30.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     1.767 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.388     3.155    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X59Y107                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y107        FDCE (Prop_fdce_C_Q)         0.269     3.424 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.678     4.103    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X59Y108        LUT6 (Prop_lut6_I5_O)        0.053     4.156 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=12, routed)          1.018     5.174    dbg_hub/inst/U_ICON/U_CMD/O10
    SLICE_X57Y105        LUT6 (Prop_lut6_I0_O)        0.053     5.227 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.558     5.785    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X53Y105        LUT2 (Prop_lut2_I0_O)        0.053     5.838 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.463     7.300    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X35Y108        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.417    31.417    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    31.530 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.273    32.803    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X35Y108                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                         clock pessimism              0.247    33.050    
                         clock uncertainty           -0.035    33.015    
    SLICE_X35Y108        FDCE (Recov_fdce_C_CLR)     -0.255    32.760    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]
  -------------------------------------------------------------------
                         required time                         32.760    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                 25.460    

Slack (MET) :             25.460ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        4.145ns  (logic 0.428ns (10.326%)  route 3.717ns (89.674%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 32.803 - 30.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     1.767 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.388     3.155    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X59Y107                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y107        FDCE (Prop_fdce_C_Q)         0.269     3.424 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.678     4.103    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X59Y108        LUT6 (Prop_lut6_I5_O)        0.053     4.156 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=12, routed)          1.018     5.174    dbg_hub/inst/U_ICON/U_CMD/O10
    SLICE_X57Y105        LUT6 (Prop_lut6_I0_O)        0.053     5.227 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.558     5.785    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X53Y105        LUT2 (Prop_lut2_I0_O)        0.053     5.838 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.463     7.300    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X35Y108        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.417    31.417    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    31.530 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.273    32.803    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X35Y108                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                         clock pessimism              0.247    33.050    
                         clock uncertainty           -0.035    33.015    
    SLICE_X35Y108        FDCE (Recov_fdce_C_CLR)     -0.255    32.760    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]
  -------------------------------------------------------------------
                         required time                         32.760    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                 25.460    

Slack (MET) :             25.679ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 0.428ns (10.702%)  route 3.571ns (89.298%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 32.838 - 30.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     1.767 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.388     3.155    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X59Y107                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y107        FDCE (Prop_fdce_C_Q)         0.269     3.424 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.678     4.103    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X59Y108        LUT6 (Prop_lut6_I5_O)        0.053     4.156 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=12, routed)          1.018     5.174    dbg_hub/inst/U_ICON/U_CMD/O10
    SLICE_X57Y105        LUT6 (Prop_lut6_I0_O)        0.053     5.227 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.558     5.785    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X53Y105        LUT2 (Prop_lut2_I0_O)        0.053     5.838 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.317     7.155    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X31Y103        FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.417    31.417    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    31.530 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.308    32.838    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X31Y103                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.247    33.085    
                         clock uncertainty           -0.035    33.050    
    SLICE_X31Y103        FDPE (Recov_fdpe_C_PRE)     -0.217    32.833    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         32.833    
                         arrival time                          -7.155    
  -------------------------------------------------------------------
                         slack                                 25.679    

Slack (MET) :             25.692ns  (required time - arrival time)
  Source:                 dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.986ns  (logic 0.428ns (10.737%)  route 3.558ns (89.263%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.838ns = ( 32.838 - 30.000 ) 
    Source Clock Delay      (SCD):    3.155ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.647     1.647    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.120     1.767 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.388     3.155    dbg_hub/inst/U_ICON/U_CMD/CLK
    SLICE_X59Y107                                                     r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y107        FDCE (Prop_fdce_C_Q)         0.269     3.424 r  dbg_hub/inst/U_ICON/U_CMD/iTARGET_reg[12]/Q
                         net (fo=4, routed)           0.678     4.103    dbg_hub/inst/U_ICON/U_CMD/iCORE_ID[0]
    SLICE_X59Y108        LUT6 (Prop_lut6_I5_O)        0.053     4.156 f  dbg_hub/inst/U_ICON/U_CMD/LC_STAT_INIT_SLV[127]_i_3/O
                         net (fo=12, routed)          1.018     5.174    dbg_hub/inst/U_ICON/U_CMD/O10
    SLICE_X57Y105        LUT6 (Prop_lut6_I0_O)        0.053     5.227 f  dbg_hub/inst/U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.558     5.785    dbg_hub/inst/U_ICON/U_CMD/O5
    SLICE_X53Y105        LUT2 (Prop_lut2_I0_O)        0.053     5.838 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.304     7.141    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X29Y103        FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.417    31.417    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.113    31.530 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         1.308    32.838    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X29Y103                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.247    33.085    
                         clock uncertainty           -0.035    33.050    
    SLICE_X29Y103        FDPE (Recov_fdpe_C_PRE)     -0.217    32.833    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         32.833    
                         arrival time                          -7.141    
  -------------------------------------------------------------------
                         slack                                 25.692    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.916%)  route 0.157ns (61.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.768     0.768    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.794 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.554     1.348    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X28Y104                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDPE (Prop_fdpe_C_Q)         0.100     1.448 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.157     1.605    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X31Y105        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.887     0.887    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.917 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.759     1.676    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X31Y105                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.314     1.362    
    SLICE_X31Y105        FDCE (Remov_fdce_C_CLR)     -0.069     1.293    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.916%)  route 0.157ns (61.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.768     0.768    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.794 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.554     1.348    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X28Y104                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDPE (Prop_fdpe_C_Q)         0.100     1.448 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.157     1.605    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X31Y105        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.887     0.887    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.917 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.759     1.676    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X31Y105                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.314     1.362    
    SLICE_X31Y105        FDCE (Remov_fdce_C_CLR)     -0.069     1.293    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.916%)  route 0.157ns (61.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.768     0.768    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.794 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.554     1.348    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X28Y104                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDPE (Prop_fdpe_C_Q)         0.100     1.448 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.157     1.605    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X31Y105        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.887     0.887    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.917 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.759     1.676    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X31Y105                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.314     1.362    
    SLICE_X31Y105        FDCE (Remov_fdce_C_CLR)     -0.069     1.293    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.916%)  route 0.157ns (61.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.768     0.768    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.794 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.554     1.348    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X28Y104                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDPE (Prop_fdpe_C_Q)         0.100     1.448 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.157     1.605    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X31Y105        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.887     0.887    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.917 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.759     1.676    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X31Y105                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.314     1.362    
    SLICE_X31Y105        FDCE (Remov_fdce_C_CLR)     -0.069     1.293    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.100ns (38.916%)  route 0.157ns (61.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.768     0.768    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.794 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.554     1.348    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X28Y104                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y104        FDPE (Prop_fdpe_C_Q)         0.100     1.448 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.157     1.605    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X31Y105        FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.887     0.887    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.917 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.759     1.676    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X31Y105                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.314     1.362    
    SLICE_X31Y105        FDPE (Remov_fdpe_C_PRE)     -0.072     1.290    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.118ns (35.993%)  route 0.210ns (64.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.768     0.768    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.794 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.535     1.329    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X34Y102                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDPE (Prop_fdpe_C_Q)         0.118     1.447 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.210     1.657    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I4[0]
    SLICE_X36Y103        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.887     0.887    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.917 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.739     1.656    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/idrck
    SLICE_X36Y103                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.296     1.360    
    SLICE_X36Y103        FDCE (Remov_fdce_C_CLR)     -0.050     1.310    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.118ns (35.993%)  route 0.210ns (64.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.768     0.768    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.794 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.535     1.329    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X34Y102                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDPE (Prop_fdpe_C_Q)         0.118     1.447 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.210     1.657    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/I4[0]
    SLICE_X36Y103        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.887     0.887    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.917 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.739     1.656    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/idrck
    SLICE_X36Y103                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.296     1.360    
    SLICE_X36Y103        FDCE (Remov_fdce_C_CLR)     -0.050     1.310    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.118ns (35.993%)  route 0.210ns (64.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.768     0.768    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.794 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.535     1.329    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X34Y102                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDPE (Prop_fdpe_C_Q)         0.118     1.447 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.210     1.657    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/I4[0]
    SLICE_X36Y103        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.887     0.887    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.917 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.739     1.656    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/idrck
    SLICE_X36Y103                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.296     1.360    
    SLICE_X36Y103        FDCE (Remov_fdce_C_CLR)     -0.050     1.310    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.118ns (35.993%)  route 0.210ns (64.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.768     0.768    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.794 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.535     1.329    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X34Y102                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDPE (Prop_fdpe_C_Q)         0.118     1.447 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.210     1.657    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/I4[0]
    SLICE_X36Y103        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.887     0.887    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.917 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.739     1.656    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/idrck
    SLICE_X36Y103                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.296     1.360    
    SLICE_X36Y103        FDCE (Remov_fdce_C_CLR)     -0.050     1.310    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.118ns (35.993%)  route 0.210ns (64.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.656ns
    Source Clock Delay      (SCD):    1.329ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.768     0.768    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.794 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.535     1.329    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X34Y102                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDPE (Prop_fdpe_C_Q)         0.118     1.447 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.210     1.657    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/I4[0]
    SLICE_X36Y103        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.887     0.887    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.030     0.917 r  dbg_hub/inst/u_bufg_icon/O
                         net (fo=463, routed)         0.739     1.656    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/idrck
    SLICE_X36Y103                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.296     1.360    
    SLICE_X36Y103        FDCE (Remov_fdce_C_CLR)     -0.050     1.310    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.347    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rx_mmcmout_x1
  To Clock:  rx_mmcmout_x1

Setup :            0  Failing Endpoints,  Worst Slack       17.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.304ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.707ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (rx_mmcmout_x1 rise@20.833ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        2.825ns  (logic 0.322ns (11.399%)  route 2.503ns (88.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.950ns = ( 19.883 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.413ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       1.384    -1.413    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y106                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y106        FDRE (Prop_fdre_C_Q)         0.269    -1.144 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.068    -0.076    dbg_hub/inst/U_ICON/U_CMD/ma_rst
    SLICE_X53Y105        LUT2 (Prop_lut2_I1_O)        0.053    -0.023 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.435     1.412    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X35Y103        FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     20.833    20.833 r  
    AC23                                              0.000    20.833 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    20.833    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    21.663 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    21.663    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    22.387 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    23.602    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    16.580 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    18.497    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    18.610 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       1.273    19.883    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y103                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.485    19.398    
                         clock uncertainty           -0.063    19.336    
    SLICE_X35Y103        FDPE (Recov_fdpe_C_PRE)     -0.217    19.119    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         19.119    
                         arrival time                          -1.412    
  -------------------------------------------------------------------
                         slack                                 17.707    

Slack (MET) :             17.731ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
                            (recovery check against rising-edge clock rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (rx_mmcmout_x1 rise@20.833ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        2.760ns  (logic 0.269ns (9.747%)  route 2.491ns (90.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 19.881 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.413ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       1.384    -1.413    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y106                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y106        FDRE (Prop_fdre_C_Q)         0.269    -1.144 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.491     1.347    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X49Y101        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     20.833    20.833 r  
    AC23                                              0.000    20.833 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    20.833    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    21.663 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    21.663    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    22.387 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    23.602    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    16.580 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    18.497    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    18.610 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       1.271    19.881    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X49Y101                                                     r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]/C
                         clock pessimism             -0.485    19.396    
                         clock uncertainty           -0.063    19.334    
    SLICE_X49Y101        FDCE (Recov_fdce_C_CLR)     -0.255    19.079    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[0]
  -------------------------------------------------------------------
                         required time                         19.079    
                         arrival time                          -1.347    
  -------------------------------------------------------------------
                         slack                                 17.731    

Slack (MET) :             17.731ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[1]/CLR
                            (recovery check against rising-edge clock rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (rx_mmcmout_x1 rise@20.833ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        2.760ns  (logic 0.269ns (9.747%)  route 2.491ns (90.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 19.881 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.413ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       1.384    -1.413    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y106                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y106        FDRE (Prop_fdre_C_Q)         0.269    -1.144 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.491     1.347    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X49Y101        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     20.833    20.833 r  
    AC23                                              0.000    20.833 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    20.833    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    21.663 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    21.663    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    22.387 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    23.602    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    16.580 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    18.497    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    18.610 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       1.271    19.881    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X49Y101                                                     r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[1]/C
                         clock pessimism             -0.485    19.396    
                         clock uncertainty           -0.063    19.334    
    SLICE_X49Y101        FDCE (Recov_fdce_C_CLR)     -0.255    19.079    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_rdmux_sel_r_reg[1]
  -------------------------------------------------------------------
                         required time                         19.079    
                         arrival time                          -1.347    
  -------------------------------------------------------------------
                         slack                                 17.731    

Slack (MET) :             17.841ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (rx_mmcmout_x1 rise@20.833ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.269ns (10.159%)  route 2.379ns (89.841%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 19.879 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.413ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       1.384    -1.413    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y106                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y106        FDRE (Prop_fdre_C_Q)         0.269    -1.144 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.379     1.235    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X55Y100        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     20.833    20.833 r  
    AC23                                              0.000    20.833 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    20.833    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    21.663 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    21.663    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    22.387 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    23.602    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    16.580 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    18.497    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    18.610 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       1.269    19.879    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X55Y100                                                     r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism             -0.485    19.394    
                         clock uncertainty           -0.063    19.332    
    SLICE_X55Y100        FDCE (Recov_fdce_C_CLR)     -0.255    19.077    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                         19.077    
                         arrival time                          -1.235    
  -------------------------------------------------------------------
                         slack                                 17.841    

Slack (MET) :             17.841ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
                            (recovery check against rising-edge clock rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (rx_mmcmout_x1 rise@20.833ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        2.648ns  (logic 0.269ns (10.159%)  route 2.379ns (89.841%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.954ns = ( 19.879 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.413ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       1.384    -1.413    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y106                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y106        FDRE (Prop_fdre_C_Q)         0.269    -1.144 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.379     1.235    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X55Y100        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     20.833    20.833 r  
    AC23                                              0.000    20.833 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    20.833    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    21.663 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    21.663    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    22.387 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    23.602    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    16.580 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    18.497    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    18.610 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       1.269    19.879    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X55Y100                                                     r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]/C
                         clock pessimism             -0.485    19.394    
                         clock uncertainty           -0.063    19.332    
    SLICE_X55Y100        FDCE (Recov_fdce_C_CLR)     -0.255    19.077    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[1]
  -------------------------------------------------------------------
                         required time                         19.077    
                         arrival time                          -1.235    
  -------------------------------------------------------------------
                         slack                                 17.841    

Slack (MET) :             17.952ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (rx_mmcmout_x1 rise@20.833ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        2.579ns  (logic 0.322ns (12.488%)  route 2.257ns (87.512%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 19.882 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.413ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       1.384    -1.413    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y106                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y106        FDRE (Prop_fdre_C_Q)         0.269    -1.144 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.068    -0.076    dbg_hub/inst/U_ICON/U_CMD/ma_rst
    SLICE_X53Y105        LUT2 (Prop_lut2_I1_O)        0.053    -0.023 f  dbg_hub/inst/U_ICON/U_CMD/ngwrdrst.grst.g7serrst.wr_rst_asreg_i_1/O
                         net (fo=36, routed)          1.188     1.166    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]
    SLICE_X33Y103        FDPE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     20.833    20.833 r  
    AC23                                              0.000    20.833 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    20.833    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    21.663 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    21.663    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    22.387 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    23.602    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    16.580 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    18.497    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    18.610 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       1.272    19.882    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X33Y103                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.485    19.397    
                         clock uncertainty           -0.063    19.335    
    SLICE_X33Y103        FDPE (Recov_fdpe_C_PRE)     -0.217    19.118    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         19.118    
                         arrival time                          -1.166    
  -------------------------------------------------------------------
                         slack                                 17.952    

Slack (MET) :             17.994ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (rx_mmcmout_x1 rise@20.833ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        2.496ns  (logic 0.269ns (10.777%)  route 2.227ns (89.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.953ns = ( 19.880 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.413ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       1.384    -1.413    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y106                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y106        FDRE (Prop_fdre_C_Q)         0.269    -1.144 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.227     1.083    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X53Y100        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     20.833    20.833 r  
    AC23                                              0.000    20.833 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    20.833    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    21.663 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    21.663    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    22.387 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    23.602    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    16.580 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    18.497    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    18.610 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       1.270    19.880    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X53Y100                                                     r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism             -0.485    19.395    
                         clock uncertainty           -0.063    19.333    
    SLICE_X53Y100        FDCE (Recov_fdce_C_CLR)     -0.255    19.078    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                         19.078    
                         arrival time                          -1.083    
  -------------------------------------------------------------------
                         slack                                 17.994    

Slack (MET) :             18.155ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[2]/CLR
                            (recovery check against rising-edge clock rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (rx_mmcmout_x1 rise@20.833ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 0.269ns (11.510%)  route 2.068ns (88.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 19.882 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.413ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       1.384    -1.413    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y106                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y106        FDRE (Prop_fdre_C_Q)         0.269    -1.144 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.068     0.924    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X47Y100        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     20.833    20.833 r  
    AC23                                              0.000    20.833 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    20.833    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    21.663 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    21.663    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    22.387 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    23.602    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    16.580 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    18.497    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    18.610 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       1.272    19.882    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X47Y100                                                     r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[2]/C
                         clock pessimism             -0.485    19.397    
                         clock uncertainty           -0.063    19.335    
    SLICE_X47Y100        FDCE (Recov_fdce_C_CLR)     -0.255    19.080    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[2]
  -------------------------------------------------------------------
                         required time                         19.080    
                         arrival time                          -0.924    
  -------------------------------------------------------------------
                         slack                                 18.155    

Slack (MET) :             18.155ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[3]/CLR
                            (recovery check against rising-edge clock rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (rx_mmcmout_x1 rise@20.833ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        2.337ns  (logic 0.269ns (11.510%)  route 2.068ns (88.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.951ns = ( 19.882 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.413ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       1.384    -1.413    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y106                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y106        FDRE (Prop_fdre_C_Q)         0.269    -1.144 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         2.068     0.924    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X47Y100        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     20.833    20.833 r  
    AC23                                              0.000    20.833 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    20.833    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    21.663 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    21.663    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    22.387 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    23.602    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    16.580 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    18.497    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    18.610 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       1.272    19.882    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X47Y100                                                     r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[3]/C
                         clock pessimism             -0.485    19.397    
                         clock uncertainty           -0.063    19.335    
    SLICE_X47Y100        FDCE (Recov_fdce_C_CLR)     -0.255    19.080    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[3]
  -------------------------------------------------------------------
                         required time                         19.080    
                         arrival time                          -0.924    
  -------------------------------------------------------------------
                         slack                                 18.155    

Slack (MET) :             18.355ns  (required time - arrival time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
                            (recovery check against rising-edge clock rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.833ns  (rx_mmcmout_x1 rise@20.833ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        2.136ns  (logic 0.269ns (12.591%)  route 1.867ns (87.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.952ns = ( 19.881 - 20.833 ) 
    Source Clock Delay      (SCD):    -1.413ns
    Clock Pessimism Removal (CPR):    -0.485ns
  Clock Uncertainty:      0.063ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.104ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.911     0.911 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.911    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.807     1.718 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.305     3.023    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.956    -4.933 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.016    -2.917    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120    -2.797 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       1.384    -1.413    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X56Y106                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y106        FDRE (Prop_fdre_C_Q)         0.269    -1.144 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=176, routed)         1.867     0.724    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/AR[0]
    SLICE_X44Y103        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                     20.833    20.833 r  
    AC23                                              0.000    20.833 r  channel_x_clk_p
                         net (fo=1, unset)            0.000    20.833    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.830    21.663 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000    21.663    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.724    22.387 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           1.215    23.602    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.022    16.580 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.917    18.497    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    18.610 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       1.271    19.881    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X44Y103                                                     r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]/C
                         clock pessimism             -0.485    19.396    
                         clock uncertainty           -0.063    19.334    
    SLICE_X44Y103        FDCE (Recov_fdce_C_CLR)     -0.255    19.079    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         19.079    
                         arrival time                          -0.724    
  -------------------------------------------------------------------
                         slack                                 18.355    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.100ns (37.476%)  route 0.167ns (62.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.062ns
    Source Clock Delay      (SCD):    -0.141ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       0.535    -0.141    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y101                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDPE (Prop_fdpe_C_Q)         0.100    -0.041 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.167     0.126    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I3[0]
    SLICE_X40Y101        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       0.740    -0.062    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/clk
    SLICE_X40Y101                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.047    -0.109    
    SLICE_X40Y101        FDCE (Remov_fdce_C_CLR)     -0.069    -0.178    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.100ns (37.476%)  route 0.167ns (62.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.062ns
    Source Clock Delay      (SCD):    -0.141ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       0.535    -0.141    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y101                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDPE (Prop_fdpe_C_Q)         0.100    -0.041 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.167     0.126    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/I3[0]
    SLICE_X40Y101        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       0.740    -0.062    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/clk
    SLICE_X40Y101                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.047    -0.109    
    SLICE_X40Y101        FDCE (Remov_fdce_C_CLR)     -0.069    -0.178    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.100ns (37.476%)  route 0.167ns (62.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.062ns
    Source Clock Delay      (SCD):    -0.141ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       0.535    -0.141    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y101                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDPE (Prop_fdpe_C_Q)         0.100    -0.041 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.167     0.126    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/I3[0]
    SLICE_X40Y101        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       0.740    -0.062    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/clk
    SLICE_X40Y101                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.047    -0.109    
    SLICE_X40Y101        FDCE (Remov_fdce_C_CLR)     -0.069    -0.178    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.100ns (37.476%)  route 0.167ns (62.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.062ns
    Source Clock Delay      (SCD):    -0.141ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       0.535    -0.141    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y101                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDPE (Prop_fdpe_C_Q)         0.100    -0.041 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.167     0.126    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/I3[0]
    SLICE_X40Y101        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       0.740    -0.062    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/clk
    SLICE_X40Y101                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.047    -0.109    
    SLICE_X40Y101        FDCE (Remov_fdce_C_CLR)     -0.069    -0.178    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]/CLR
                            (removal check against rising-edge clock rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.100ns (37.476%)  route 0.167ns (62.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.062ns
    Source Clock Delay      (SCD):    -0.141ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       0.535    -0.141    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y101                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDPE (Prop_fdpe_C_Q)         0.100    -0.041 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.167     0.126    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/I3[0]
    SLICE_X40Y101        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       0.740    -0.062    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X40Y101                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]/C
                         clock pessimism             -0.047    -0.109    
    SLICE_X40Y101        FDCE (Remov_fdce_C_CLR)     -0.069    -0.178    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[0]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.100ns (37.476%)  route 0.167ns (62.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.062ns
    Source Clock Delay      (SCD):    -0.141ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       0.535    -0.141    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y101                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDPE (Prop_fdpe_C_Q)         0.100    -0.041 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.167     0.126    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/I3[0]
    SLICE_X40Y101        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       0.740    -0.062    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X40Y101                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]/C
                         clock pessimism             -0.047    -0.109    
    SLICE_X40Y101        FDCE (Remov_fdce_C_CLR)     -0.069    -0.178    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.100ns (37.476%)  route 0.167ns (62.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.062ns
    Source Clock Delay      (SCD):    -0.141ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       0.535    -0.141    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y101                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDPE (Prop_fdpe_C_Q)         0.100    -0.041 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.167     0.126    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/I3[0]
    SLICE_X40Y101        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       0.740    -0.062    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X40Y101                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.047    -0.109    
    SLICE_X40Y101        FDCE (Remov_fdce_C_CLR)     -0.069    -0.178    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.100ns (37.476%)  route 0.167ns (62.524%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.062ns
    Source Clock Delay      (SCD):    -0.141ns
    Clock Pessimism Removal (CPR):    0.047ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       0.535    -0.141    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X37Y101                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y101        FDPE (Prop_fdpe_C_Q)         0.100    -0.041 f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.167     0.126    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/I3[0]
    SLICE_X40Y101        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       0.740    -0.062    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X40Y101                                                     r  dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.047    -0.109    
    SLICE_X40Y101        FDCE (Remov_fdce_C_CLR)     -0.069    -0.178    dbg_hub/inst/UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                          0.178    
                         arrival time                           0.126    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.662%)  route 0.152ns (60.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.064ns
    Source Clock Delay      (SCD):    -0.144ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       0.532    -0.144    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y103                                                     r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDCE (Prop_fdce_C_Q)         0.100    -0.044 f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.152     0.108    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X47Y104        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       0.738    -0.064    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X47Y104                                                     r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism             -0.066    -0.130    
    SLICE_X47Y104        FDCE (Remov_fdce_C_CLR)     -0.069    -0.199    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
                            (rising edge-triggered cell FDCE clocked by rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Destination:            dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock rx_mmcmout_x1  {rise@0.000ns fall@10.417ns period=20.833ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_mmcmout_x1 rise@0.000ns - rx_mmcmout_x1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.616%)  route 0.152ns (60.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.064ns
    Source Clock Delay      (SCD):    -0.144ns
    Clock Pessimism Removal (CPR):    0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.422     0.422 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.422    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.327     0.749 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.564     1.313    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.768    -1.455 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.753    -0.702    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.676 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       0.532    -0.144    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X45Y103                                                     r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y103        FDCE (Prop_fdce_C_Q)         0.100    -0.044 f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req_reg/Q
                         net (fo=2, routed)           0.152     0.108    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clr_rd_req
    SLICE_X47Y103        FDCE                                         f  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_mmcmout_x1 rise edge)
                                                      0.000     0.000 r  
    AC23                                              0.000     0.000 r  channel_x_clk_p
                         net (fo=1, unset)            0.000     0.000    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/i
    AC23                 IBUFDS (Prop_ibufds_I_O)     0.495     0.495 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/iob_clk_in/IBUFDS/O
                         net (fo=1, routed)           0.000     0.495    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clk_in_p
    IDELAY_X0Y76         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.427     0.922 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/idelay_cm/DATAOUT
                         net (fo=1, routed)           0.624     1.546    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_clkin_p_d
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.198    -1.652 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.rx_mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.820    -0.832    design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/rx_mmcmout_x1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030    -0.802 r  design_1_i/cameralink_to_axis_0/inst/top_lvds_4x3_7to1_sdr_rx_inst/rx0/rx0/loop8.bufg_mmcm_x1/O
                         net (fo=28589, routed)       0.738    -0.064    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X47Y103                                                     r  dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism             -0.066    -0.130    
    SLICE_X47Y103        FDCE (Remov_fdce_C_CLR)     -0.069    -0.199    dbg_hub/inst/UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.199    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.307    





