// Seed: 2648229767
module module_0 (
    input id_1,
    input reg id_2,
    input logic id_3,
    output id_4,
    input id_5,
    input logic id_6,
    output reg id_7
);
  initial begin : id_8
    id_2 <= 1'd0;
    id_7 <= 1'd0;
  end
endmodule
