# *Week 6* VSD RISC-V Tapeout Program ![Hands-On Physical Design](https://img.shields.io/badge/Hands_On_Physical_Design-Done-darkgreen)

To perform hands-on Physical Design labs using a pre-configured VDI image and understand the complete hierarchy of digital and mixed-signal design implementation, from standard cell design to DRC and STA validation.

---

## Table of Contents
  
1. [Objectives](#objectives)  
2. [Day-wise Folders](#day-wise-folders)
3. [Acknowledgements](#acknowledgements)  
4. [Contributor](#contributor)

---

## Objectives

- **Gain practical experience** with open-source EDA tools using the pre-configured VDI environment.  
- **Understand the full physical design flow** â€” from standard cell design to final chip layout and verification.  
- **Explore the hierarchy of digital and mixed-signal implementation**, linking front-end (RTL) to back-end (layout) stages.  
- **Perform standard cell characterization**, including layout creation, LEF extraction, and library integration.  
- **Execute floorplanning, placement, clock tree synthesis, and routing** using OpenLANE and related open-source tools.  
- **Build and validate the Power Distribution Network (PDN)** to ensure stable power delivery across the chip.  
- **Conduct Design Rule Check (DRC) and Layout Versus Schematic (LVS)** for manufacturability and correctness.  
- **Run Static Timing Analysis (STA)** to verify setup and hold timing across different PVT corners.  
- **Develop an understanding of timing closure**, ECO strategies, and their impact on design quality.  
- **Connect theory to practice**, reinforcing key physical design concepts such as floorplanning, routing, and timing optimization.

---

## Day-wise Folders:

- [Day 1: Inception of Open-Source EDA, OpenLANE, and Sky130 PDK](https://github.com/navneetprasad1311/vsd-soc-pgrm-w6/tree/main/Day1)

- [Day 2: Good floorplan vs bad floorplan and introduction to library cells](https://github.com/navneetprasad1311/vsd-soc-pgrm-w6/tree/main/Day2)

- [Day 3: Design library cell using Magic Layout and ngspice characterization](https://github.com/navneetprasad1311/vsd-soc-pgrm-w6/tree/main/Day3)

- [Day 4: Pre-layout timing analysis and importance of good clock tree](https://github.com/navneetprasad1311/vsd-soc-pgrm-w6/tree/main/Day4)

- [Day 5: Final steps for RTL2GDS using tritonRoute and openSTA](https://github.com/navneetprasad1311/vsd-soc-pgrm-w6/tree/main/Day5)

---

## Acknowledgements

Special thanks to Mr. [Kunal Ghosh](https://in.linkedin.com/in/kunal-ghosh-vlsisystemdesign-com-28084836) and VSD team for providing guidance and resources.  
Gratitude to the SKY130 PDK community, Contributors of VSDBabySoC repository and open-source tools contributors like OpenLane, OpenROAD, NgSpice, OpenSTA, Yosys, Icarus Verilog, and GTKWave.

---

## Contributor
  Navneet Prasad ([LinkedIn](https://linkedin.com/in/navneetprasad1311)) 

---

Previous week, Week 5 (OpenROAD): [Week 5 Repository](https://github.com/navneetprasad1311/vsd-soc-pgrm-w5)