Release 14.3 - xst P.40xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to E:/Work Space/RISC-CPU-418ad73968cf753c789a33096c86d7b6433ccc41/RISC-CPU-418ad73968cf753c789a33096c86d7b6433ccc41/RISC-CPU/xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to E:/Work Space/RISC-CPU-418ad73968cf753c789a33096c86d7b6433ccc41/RISC-CPU-418ad73968cf753c789a33096c86d7b6433ccc41/RISC-CPU/xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: CPU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\Work Space\RISC-CPU-418ad73968cf753c789a33096c86d7b6433ccc41\RISC-CPU-418ad73968cf753c789a33096c86d7b6433ccc41\RISC-CPU\WBctrl.vhd" into library work
Parsing entity <WBctrl>.
Parsing architecture <Behavioral> of entity <wbctrl>.
Parsing VHDL file "E:\Work Space\RISC-CPU-418ad73968cf753c789a33096c86d7b6433ccc41\RISC-CPU-418ad73968cf753c789a33096c86d7b6433ccc41\RISC-CPU\MEMctrl.vhd" into library work
Parsing entity <MEMctrl>.
Parsing architecture <Behavioral> of entity <memctrl>.
Parsing VHDL file "E:\Work Space\RISC-CPU-418ad73968cf753c789a33096c86d7b6433ccc41\RISC-CPU-418ad73968cf753c789a33096c86d7b6433ccc41\RISC-CPU\IFctrl.vhd" into library work
Parsing entity <IFctrl>.
Parsing architecture <Behavioral> of entity <ifctrl>.
Parsing VHDL file "E:\Work Space\RISC-CPU-418ad73968cf753c789a33096c86d7b6433ccc41\RISC-CPU-418ad73968cf753c789a33096c86d7b6433ccc41\RISC-CPU\EXctrl.vhd" into library work
Parsing entity <EXctrl>.
Parsing architecture <Behavioral> of entity <exctrl>.
Parsing VHDL file "E:\Work Space\RISC-CPU-418ad73968cf753c789a33096c86d7b6433ccc41\RISC-CPU-418ad73968cf753c789a33096c86d7b6433ccc41\RISC-CPU\CLKctrl.vhd" into library work
Parsing entity <CLKctrl>.
Parsing architecture <Behavioral> of entity <clkctrl>.
Parsing VHDL file "E:\Work Space\RISC-CPU-418ad73968cf753c789a33096c86d7b6433ccc41\RISC-CPU-418ad73968cf753c789a33096c86d7b6433ccc41\RISC-CPU\ACctrl.vhd" into library work
Parsing entity <ACctrl>.
Parsing architecture <Behavioral> of entity <acctrl>.
Parsing VHDL file "E:\Work Space\RISC-CPU-418ad73968cf753c789a33096c86d7b6433ccc41\RISC-CPU-418ad73968cf753c789a33096c86d7b6433ccc41\RISC-CPU\CPU.vhd" into library work
Parsing entity <CPU>.
Parsing architecture <Behavioral> of entity <cpu>.
ERROR:HDLCompiler:1728 - "E:\Work Space\RISC-CPU-418ad73968cf753c789a33096c86d7b6433ccc41\RISC-CPU-418ad73968cf753c789a33096c86d7b6433ccc41\RISC-CPU\CPU.vhd" Line 305: Type error near intserviceport ; current type integer; expected type std_ulogic
ERROR:HDLCompiler:432 - "E:\Work Space\RISC-CPU-418ad73968cf753c789a33096c86d7b6433ccc41\RISC-CPU-418ad73968cf753c789a33096c86d7b6433ccc41\RISC-CPU\CPU.vhd" Line 305: Formal <size> has no actual or default value.
INFO:HDLCompiler:1408 - "N:/P.40xd/rtf/vhdl/xst/src/syn_arit.vhd" Line 183. size is declared here
ERROR:HDLCompiler:69 - "E:\Work Space\RISC-CPU-418ad73968cf753c789a33096c86d7b6433ccc41\RISC-CPU-418ad73968cf753c789a33096c86d7b6433ccc41\RISC-CPU\CPU.vhd" Line 320: <gengeralreg> is not declared.
ERROR:HDLCompiler:866 - "E:\Work Space\RISC-CPU-418ad73968cf753c789a33096c86d7b6433ccc41\RISC-CPU-418ad73968cf753c789a33096c86d7b6433ccc41\RISC-CPU\CPU.vhd" Line 325: Use := to assign to variable finishedprotect
ERROR:HDLCompiler:854 - "E:\Work Space\RISC-CPU-418ad73968cf753c789a33096c86d7b6433ccc41\RISC-CPU-418ad73968cf753c789a33096c86d7b6433ccc41\RISC-CPU\CPU.vhd" Line 69: Unit <behavioral> ignored due to previous errors.
VHDL file E:\Work Space\RISC-CPU-418ad73968cf753c789a33096c86d7b6433ccc41\RISC-CPU-418ad73968cf753c789a33096c86d7b6433ccc41\RISC-CPU\CPU.vhd ignored due to errors
--> 

Total memory usage is 235564 kilobytes

Number of errors   :    5 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

