

================================================================
== Vivado HLS Report for 'start_backoff_vi'
================================================================
* Date:           Thu Nov 19 12:13:06 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fyp
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.558 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       38|       38| 0.380 us | 0.380 us |   38|   38|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.55>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%invoke_reason_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %invoke_reason) nounwind" [fyp/edca.c:331]   --->   Operation 3 'read' 'invoke_reason_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%CW_vi_load = load i10* @CW_vi, align 2" [fyp/edca.c:335]   --->   Operation 4 'load' 'CW_vi_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "br i1 %invoke_reason_read, label %2, label %1" [fyp/edca.c:332]   --->   Operation 5 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (1.66ns)   --->   "store i10 15, i10* @CW_vi, align 2" [fyp/edca.c:333]   --->   Operation 6 'store' <Predicate = (!invoke_reason_read)> <Delay = 1.66>
ST_1 : Operation 7 [1/1] (1.70ns)   --->   "br label %._crit_edge" [fyp/edca.c:334]   --->   Operation 7 'br' <Predicate = (!invoke_reason_read)> <Delay = 1.70>
ST_1 : Operation 8 [1/1] (1.70ns)   --->   "%icmp_ln335 = icmp eq i10 %CW_vi_load, -1" [fyp/edca.c:335]   --->   Operation 8 'icmp' 'icmp_ln335' <Predicate = (invoke_reason_read)> <Delay = 1.70> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (1.70ns)   --->   "br i1 %icmp_ln335, label %._crit_edge, label %3" [fyp/edca.c:334]   --->   Operation 9 'br' <Predicate = (invoke_reason_read)> <Delay = 1.70>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%shl_ln336 = shl i10 %CW_vi_load, 1" [fyp/edca.c:336]   --->   Operation 10 'shl' 'shl_ln336' <Predicate = (invoke_reason_read & !icmp_ln335)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%or_ln336 = or i10 %shl_ln336, 1" [fyp/edca.c:336]   --->   Operation 11 'or' 'or_ln336' <Predicate = (invoke_reason_read & !icmp_ln335)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.66ns)   --->   "store i10 %or_ln336, i10* @CW_vi, align 2" [fyp/edca.c:336]   --->   Operation 12 'store' <Predicate = (invoke_reason_read & !icmp_ln335)> <Delay = 1.66>
ST_1 : Operation 13 [1/1] (1.70ns)   --->   "br label %._crit_edge" [fyp/edca.c:337]   --->   Operation 13 'br' <Predicate = (invoke_reason_read & !icmp_ln335)> <Delay = 1.70>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%CW_vi_loc_2 = phi i10 [ 15, %1 ], [ %CW_vi_load, %2 ], [ %or_ln336, %3 ]" [fyp/edca.c:335]   --->   Operation 14 'phi' 'CW_vi_loc_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [2/2] (4.14ns)   --->   "%tmp = call fastcc zeroext i10 @random_int_gen(i10 zeroext %CW_vi_loc_2)" [fyp/edca.c:339]   --->   Operation 15 'call' 'tmp' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 4.14>
ST_2 : Operation 16 [1/2] (4.14ns)   --->   "%tmp = call fastcc zeroext i10 @random_int_gen(i10 zeroext %CW_vi_loc_2)" [fyp/edca.c:339]   --->   Operation 16 'call' 'tmp' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "store i10 %tmp, i10* @vi_backoff_counter, align 2" [fyp/edca.c:339]   --->   Operation 17 'store' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "ret void" [fyp/edca.c:340]   --->   Operation 18 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 7.56ns
The critical path consists of the following:
	'load' operation ('CW_vi_load', fyp/edca.c:335) on static variable 'CW_vi' [9]  (0 ns)
	'icmp' operation ('icmp_ln335', fyp/edca.c:335) [15]  (1.7 ns)
	multiplexor before 'phi' operation ('CW_vi_loc_2', fyp/edca.c:335) with incoming values : ('CW_vi_load', fyp/edca.c:335) ('or_ln336', fyp/edca.c:336) [23]  (1.71 ns)
	'phi' operation ('CW_vi_loc_2', fyp/edca.c:335) with incoming values : ('CW_vi_load', fyp/edca.c:335) ('or_ln336', fyp/edca.c:336) [23]  (0 ns)
	'call' operation ('tmp', fyp/edca.c:339) to 'random_int_gen' [24]  (4.15 ns)

 <State 2>: 4.15ns
The critical path consists of the following:
	'call' operation ('tmp', fyp/edca.c:339) to 'random_int_gen' [24]  (4.15 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
