/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [24:0] celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_16z;
  wire [2:0] celloutsig_0_17z;
  wire celloutsig_0_1z;
  reg [3:0] celloutsig_0_21z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire [5:0] celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [12:0] celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  wire [19:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [12:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire [3:0] celloutsig_1_15z;
  wire [13:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [19:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_36z = ~(celloutsig_0_8z & celloutsig_0_2z[1]);
  assign celloutsig_1_8z = celloutsig_1_1z | celloutsig_1_3z[0];
  assign celloutsig_1_13z = celloutsig_1_9z[0] | celloutsig_1_10z;
  assign celloutsig_0_14z = { celloutsig_0_9z[10:7], celloutsig_0_10z } === { in_data[51:24], celloutsig_0_4z };
  assign celloutsig_0_3z = celloutsig_0_1z & ~(celloutsig_0_2z[3]);
  assign celloutsig_1_1z = in_data[163] & ~(in_data[184]);
  assign celloutsig_0_16z = celloutsig_0_10z[20] & ~(in_data[70]);
  assign celloutsig_1_3z = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z } % { 1'h1, celloutsig_1_0z, celloutsig_1_0z, in_data[96] };
  assign celloutsig_0_5z = { in_data[69:62], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_4z } % { 1'h1, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_6z = { celloutsig_0_2z[3], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z } % { 1'h1, in_data[59:49] };
  assign celloutsig_1_15z = { celloutsig_1_8z, celloutsig_1_5z, celloutsig_1_13z, celloutsig_1_2z } % { 1'h1, celloutsig_1_7z[18], celloutsig_1_10z, celloutsig_1_5z };
  assign celloutsig_1_18z = { celloutsig_1_6z, celloutsig_1_15z, celloutsig_1_9z, celloutsig_1_10z } % { 1'h1, in_data[186:175], celloutsig_1_0z };
  assign celloutsig_0_7z = { in_data[89:77], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_4z } % { 1'h1, celloutsig_0_5z[10], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_9z = { celloutsig_0_7z[17:14], celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_8z } % { 1'h1, celloutsig_0_6z[1:0], celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_11z = celloutsig_0_6z[10:6] % { 1'h1, celloutsig_0_5z[10:7] };
  assign celloutsig_1_7z = { in_data[172], celloutsig_1_6z, celloutsig_1_6z, 1'h1, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_6z } * { in_data[160:147], celloutsig_1_6z, celloutsig_1_3z, 1'h1 };
  assign celloutsig_0_2z = { in_data[88:85], celloutsig_0_1z } * in_data[49:45];
  assign celloutsig_1_9z = - { celloutsig_1_7z[12:6], celloutsig_1_8z };
  assign celloutsig_0_17z = - { celloutsig_0_5z[4], celloutsig_0_14z, celloutsig_0_12z };
  assign celloutsig_1_0z = | in_data[138:134];
  assign celloutsig_1_2z = | { in_data[167:153], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z };
  assign celloutsig_1_10z = | { celloutsig_1_7z[3], celloutsig_1_6z, celloutsig_1_6z };
  assign celloutsig_1_19z = | { celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_15z, celloutsig_1_5z };
  assign celloutsig_0_12z = | { celloutsig_0_11z[4:2], celloutsig_0_0z };
  assign celloutsig_1_5z = ~^ in_data[125:105];
  assign celloutsig_0_1z = ~^ { in_data[34:21], celloutsig_0_0z };
  assign celloutsig_1_6z = ^ { celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_0_4z = ^ in_data[12:7];
  assign celloutsig_0_37z = { celloutsig_0_21z[3:1], celloutsig_0_17z } ~^ { celloutsig_0_16z, celloutsig_0_2z };
  assign celloutsig_0_10z = { celloutsig_0_5z[3:1], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_7z } ~^ { celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_0z = ~((in_data[22] & in_data[83]) | in_data[7]);
  assign celloutsig_1_11z = ~((celloutsig_1_5z & 1'h1) | celloutsig_1_7z[15]);
  assign celloutsig_0_8z = ~((celloutsig_0_3z & celloutsig_0_2z[0]) | celloutsig_0_5z[6]);
  always_latch
    if (clkin_data[0]) celloutsig_0_21z = 4'h0;
    else if (celloutsig_1_18z[0]) celloutsig_0_21z = { celloutsig_0_2z[2:0], celloutsig_0_1z };
  assign { out_data[141:128], out_data[96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
