%%%%%%%%%%%%%%%%%%%%%%%%%%%
%% Course Projects %%
%%%%%%%%%%%%%%%%%%%%%%%%%%%

\Section
{Course Projects}
{Course Projects}
{PDF:CourseProjects}

\Entry
\textbf{Network Simulation} \hfill \footnotesize{Spring'21}
\begin{Detail}
    \Item Implemented a File Transfer Protocol in \textbf{C} and analyzed throughput variations of TCP variants using Wireshark and NS3
\end{Detail}

\Gap
\Entry
\textbf{Online Computing and Development Environment (IDE)} (\href{https://github.com/rajagond/OCD-E}{Code}) \hfill \footnotesize{Fall'20}
\begin{Detail}
\Item
Developed a Django-based multi-language online IDE with real-time testing, file storage, and library/package support
\end{Detail}

\Gap
\Entry
\textbf{Data Prefetchers and Cache Replacement Interaction} (\href{https://github.com/rajagond/ComputerArchitecture-TheMadlads}{Code}) \hfill \footnotesize{Fall'21}
\begin{Detail}
\Item
Compared cache replacement policies (LRU, Hawkeye) combined with prefetchers (PACMan, IPCP) across various traces
\end{Detail}

\Gap
\Entry
\textbf{Multi-cycle RISC Processor} (\href{https://github.com/rajagond/IITB-Proc}{Code}) \hfill \footnotesize{Spring'21}
\begin{Detail}
\Item
Implemented an 8-register, 16-bit multi-cycle processor with sync write and async read operations in VHDL
\end{Detail}

\Gap
\Entry 
\textbf{Real-Time Application Monitor} \hfill \footnotesize{Spring'22}
\begin{Detail}
\Item
Developed an app to monitor system resources, with Telegraf for data collection and a time-series database for storage
\end{Detail}