// Seed: 1642833129
module module_0 (
    input tri0 id_0,
    input supply0 id_1,
    input tri1 id_2,
    input supply1 id_3
);
  assign id_5 = 1;
  wire id_6;
  assign id_5 = 1;
  module_2 modCall_1 (
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_5,
      id_5,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6,
      id_6
  );
endmodule
module module_1 (
    input tri  id_0,
    input tri1 id_1,
    input wire id_2
);
  supply1 id_4;
  id_5 :
  assert property (@(posedge id_4) (id_5))
  else $display(1 && 1);
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4
  );
  assign modCall_1.id_5 = 0;
  assign id_5 = id_0;
endmodule
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    module_2,
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_14;
  output wire id_13;
  output wire id_12;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  wire id_15;
  timeprecision 1ps;
endmodule
