
DIY_Alexa_Projekt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b4c  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  08004cfc  08004cfc  00005cfc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004d74  08004d74  00006070  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08004d74  08004d74  00005d74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004d7c  08004d7c  00006070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  08004d7c  08004d7c  00005d7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000008  08004d84  08004d84  00005d84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  08004d8c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00006070  2**0
                  CONTENTS
 10 .bss          00000948  20000070  20000070  00006070  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  200009b8  200009b8  00006070  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00006070  2**0
                  CONTENTS, READONLY
 13 .debug_info   000111b6  00000000  00000000  000060a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000242d  00000000  00000000  00017256  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000cd0  00000000  00000000  00019688  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000009da  00000000  00000000  0001a358  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00028265  00000000  00000000  0001ad32  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000e6ff  00000000  00000000  00042f97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000ea244  00000000  00000000  00051696  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013b8da  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003c4c  00000000  00000000  0013b920  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006b  00000000  00000000  0013f56c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000070 	.word	0x20000070
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08004ce4 	.word	0x08004ce4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000074 	.word	0x20000074
 80001ec:	08004ce4 	.word	0x08004ce4

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_d2iz>:
 8000618:	ea4f 0241 	mov.w	r2, r1, lsl #1
 800061c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000620:	d215      	bcs.n	800064e <__aeabi_d2iz+0x36>
 8000622:	d511      	bpl.n	8000648 <__aeabi_d2iz+0x30>
 8000624:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000628:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 800062c:	d912      	bls.n	8000654 <__aeabi_d2iz+0x3c>
 800062e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000632:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000636:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 800063a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800063e:	fa23 f002 	lsr.w	r0, r3, r2
 8000642:	bf18      	it	ne
 8000644:	4240      	negne	r0, r0
 8000646:	4770      	bx	lr
 8000648:	f04f 0000 	mov.w	r0, #0
 800064c:	4770      	bx	lr
 800064e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000652:	d105      	bne.n	8000660 <__aeabi_d2iz+0x48>
 8000654:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000658:	bf08      	it	eq
 800065a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800065e:	4770      	bx	lr
 8000660:	f04f 0000 	mov.w	r0, #0
 8000664:	4770      	bx	lr
 8000666:	bf00      	nop

08000668 <__aeabi_uldivmod>:
 8000668:	b953      	cbnz	r3, 8000680 <__aeabi_uldivmod+0x18>
 800066a:	b94a      	cbnz	r2, 8000680 <__aeabi_uldivmod+0x18>
 800066c:	2900      	cmp	r1, #0
 800066e:	bf08      	it	eq
 8000670:	2800      	cmpeq	r0, #0
 8000672:	bf1c      	itt	ne
 8000674:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000678:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800067c:	f000 b988 	b.w	8000990 <__aeabi_idiv0>
 8000680:	f1ad 0c08 	sub.w	ip, sp, #8
 8000684:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000688:	f000 f806 	bl	8000698 <__udivmoddi4>
 800068c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000690:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000694:	b004      	add	sp, #16
 8000696:	4770      	bx	lr

08000698 <__udivmoddi4>:
 8000698:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800069c:	9d08      	ldr	r5, [sp, #32]
 800069e:	468e      	mov	lr, r1
 80006a0:	4604      	mov	r4, r0
 80006a2:	4688      	mov	r8, r1
 80006a4:	2b00      	cmp	r3, #0
 80006a6:	d14a      	bne.n	800073e <__udivmoddi4+0xa6>
 80006a8:	428a      	cmp	r2, r1
 80006aa:	4617      	mov	r7, r2
 80006ac:	d962      	bls.n	8000774 <__udivmoddi4+0xdc>
 80006ae:	fab2 f682 	clz	r6, r2
 80006b2:	b14e      	cbz	r6, 80006c8 <__udivmoddi4+0x30>
 80006b4:	f1c6 0320 	rsb	r3, r6, #32
 80006b8:	fa01 f806 	lsl.w	r8, r1, r6
 80006bc:	fa20 f303 	lsr.w	r3, r0, r3
 80006c0:	40b7      	lsls	r7, r6
 80006c2:	ea43 0808 	orr.w	r8, r3, r8
 80006c6:	40b4      	lsls	r4, r6
 80006c8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80006cc:	fa1f fc87 	uxth.w	ip, r7
 80006d0:	fbb8 f1fe 	udiv	r1, r8, lr
 80006d4:	0c23      	lsrs	r3, r4, #16
 80006d6:	fb0e 8811 	mls	r8, lr, r1, r8
 80006da:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80006de:	fb01 f20c 	mul.w	r2, r1, ip
 80006e2:	429a      	cmp	r2, r3
 80006e4:	d909      	bls.n	80006fa <__udivmoddi4+0x62>
 80006e6:	18fb      	adds	r3, r7, r3
 80006e8:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80006ec:	f080 80ea 	bcs.w	80008c4 <__udivmoddi4+0x22c>
 80006f0:	429a      	cmp	r2, r3
 80006f2:	f240 80e7 	bls.w	80008c4 <__udivmoddi4+0x22c>
 80006f6:	3902      	subs	r1, #2
 80006f8:	443b      	add	r3, r7
 80006fa:	1a9a      	subs	r2, r3, r2
 80006fc:	b2a3      	uxth	r3, r4
 80006fe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000702:	fb0e 2210 	mls	r2, lr, r0, r2
 8000706:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800070a:	fb00 fc0c 	mul.w	ip, r0, ip
 800070e:	459c      	cmp	ip, r3
 8000710:	d909      	bls.n	8000726 <__udivmoddi4+0x8e>
 8000712:	18fb      	adds	r3, r7, r3
 8000714:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000718:	f080 80d6 	bcs.w	80008c8 <__udivmoddi4+0x230>
 800071c:	459c      	cmp	ip, r3
 800071e:	f240 80d3 	bls.w	80008c8 <__udivmoddi4+0x230>
 8000722:	443b      	add	r3, r7
 8000724:	3802      	subs	r0, #2
 8000726:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800072a:	eba3 030c 	sub.w	r3, r3, ip
 800072e:	2100      	movs	r1, #0
 8000730:	b11d      	cbz	r5, 800073a <__udivmoddi4+0xa2>
 8000732:	40f3      	lsrs	r3, r6
 8000734:	2200      	movs	r2, #0
 8000736:	e9c5 3200 	strd	r3, r2, [r5]
 800073a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800073e:	428b      	cmp	r3, r1
 8000740:	d905      	bls.n	800074e <__udivmoddi4+0xb6>
 8000742:	b10d      	cbz	r5, 8000748 <__udivmoddi4+0xb0>
 8000744:	e9c5 0100 	strd	r0, r1, [r5]
 8000748:	2100      	movs	r1, #0
 800074a:	4608      	mov	r0, r1
 800074c:	e7f5      	b.n	800073a <__udivmoddi4+0xa2>
 800074e:	fab3 f183 	clz	r1, r3
 8000752:	2900      	cmp	r1, #0
 8000754:	d146      	bne.n	80007e4 <__udivmoddi4+0x14c>
 8000756:	4573      	cmp	r3, lr
 8000758:	d302      	bcc.n	8000760 <__udivmoddi4+0xc8>
 800075a:	4282      	cmp	r2, r0
 800075c:	f200 8105 	bhi.w	800096a <__udivmoddi4+0x2d2>
 8000760:	1a84      	subs	r4, r0, r2
 8000762:	eb6e 0203 	sbc.w	r2, lr, r3
 8000766:	2001      	movs	r0, #1
 8000768:	4690      	mov	r8, r2
 800076a:	2d00      	cmp	r5, #0
 800076c:	d0e5      	beq.n	800073a <__udivmoddi4+0xa2>
 800076e:	e9c5 4800 	strd	r4, r8, [r5]
 8000772:	e7e2      	b.n	800073a <__udivmoddi4+0xa2>
 8000774:	2a00      	cmp	r2, #0
 8000776:	f000 8090 	beq.w	800089a <__udivmoddi4+0x202>
 800077a:	fab2 f682 	clz	r6, r2
 800077e:	2e00      	cmp	r6, #0
 8000780:	f040 80a4 	bne.w	80008cc <__udivmoddi4+0x234>
 8000784:	1a8a      	subs	r2, r1, r2
 8000786:	0c03      	lsrs	r3, r0, #16
 8000788:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800078c:	b280      	uxth	r0, r0
 800078e:	b2bc      	uxth	r4, r7
 8000790:	2101      	movs	r1, #1
 8000792:	fbb2 fcfe 	udiv	ip, r2, lr
 8000796:	fb0e 221c 	mls	r2, lr, ip, r2
 800079a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800079e:	fb04 f20c 	mul.w	r2, r4, ip
 80007a2:	429a      	cmp	r2, r3
 80007a4:	d907      	bls.n	80007b6 <__udivmoddi4+0x11e>
 80007a6:	18fb      	adds	r3, r7, r3
 80007a8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80007ac:	d202      	bcs.n	80007b4 <__udivmoddi4+0x11c>
 80007ae:	429a      	cmp	r2, r3
 80007b0:	f200 80e0 	bhi.w	8000974 <__udivmoddi4+0x2dc>
 80007b4:	46c4      	mov	ip, r8
 80007b6:	1a9b      	subs	r3, r3, r2
 80007b8:	fbb3 f2fe 	udiv	r2, r3, lr
 80007bc:	fb0e 3312 	mls	r3, lr, r2, r3
 80007c0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80007c4:	fb02 f404 	mul.w	r4, r2, r4
 80007c8:	429c      	cmp	r4, r3
 80007ca:	d907      	bls.n	80007dc <__udivmoddi4+0x144>
 80007cc:	18fb      	adds	r3, r7, r3
 80007ce:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 80007d2:	d202      	bcs.n	80007da <__udivmoddi4+0x142>
 80007d4:	429c      	cmp	r4, r3
 80007d6:	f200 80ca 	bhi.w	800096e <__udivmoddi4+0x2d6>
 80007da:	4602      	mov	r2, r0
 80007dc:	1b1b      	subs	r3, r3, r4
 80007de:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80007e2:	e7a5      	b.n	8000730 <__udivmoddi4+0x98>
 80007e4:	f1c1 0620 	rsb	r6, r1, #32
 80007e8:	408b      	lsls	r3, r1
 80007ea:	fa22 f706 	lsr.w	r7, r2, r6
 80007ee:	431f      	orrs	r7, r3
 80007f0:	fa0e f401 	lsl.w	r4, lr, r1
 80007f4:	fa20 f306 	lsr.w	r3, r0, r6
 80007f8:	fa2e fe06 	lsr.w	lr, lr, r6
 80007fc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000800:	4323      	orrs	r3, r4
 8000802:	fa00 f801 	lsl.w	r8, r0, r1
 8000806:	fa1f fc87 	uxth.w	ip, r7
 800080a:	fbbe f0f9 	udiv	r0, lr, r9
 800080e:	0c1c      	lsrs	r4, r3, #16
 8000810:	fb09 ee10 	mls	lr, r9, r0, lr
 8000814:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000818:	fb00 fe0c 	mul.w	lr, r0, ip
 800081c:	45a6      	cmp	lr, r4
 800081e:	fa02 f201 	lsl.w	r2, r2, r1
 8000822:	d909      	bls.n	8000838 <__udivmoddi4+0x1a0>
 8000824:	193c      	adds	r4, r7, r4
 8000826:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 800082a:	f080 809c 	bcs.w	8000966 <__udivmoddi4+0x2ce>
 800082e:	45a6      	cmp	lr, r4
 8000830:	f240 8099 	bls.w	8000966 <__udivmoddi4+0x2ce>
 8000834:	3802      	subs	r0, #2
 8000836:	443c      	add	r4, r7
 8000838:	eba4 040e 	sub.w	r4, r4, lr
 800083c:	fa1f fe83 	uxth.w	lr, r3
 8000840:	fbb4 f3f9 	udiv	r3, r4, r9
 8000844:	fb09 4413 	mls	r4, r9, r3, r4
 8000848:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 800084c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000850:	45a4      	cmp	ip, r4
 8000852:	d908      	bls.n	8000866 <__udivmoddi4+0x1ce>
 8000854:	193c      	adds	r4, r7, r4
 8000856:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 800085a:	f080 8082 	bcs.w	8000962 <__udivmoddi4+0x2ca>
 800085e:	45a4      	cmp	ip, r4
 8000860:	d97f      	bls.n	8000962 <__udivmoddi4+0x2ca>
 8000862:	3b02      	subs	r3, #2
 8000864:	443c      	add	r4, r7
 8000866:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800086a:	eba4 040c 	sub.w	r4, r4, ip
 800086e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000872:	4564      	cmp	r4, ip
 8000874:	4673      	mov	r3, lr
 8000876:	46e1      	mov	r9, ip
 8000878:	d362      	bcc.n	8000940 <__udivmoddi4+0x2a8>
 800087a:	d05f      	beq.n	800093c <__udivmoddi4+0x2a4>
 800087c:	b15d      	cbz	r5, 8000896 <__udivmoddi4+0x1fe>
 800087e:	ebb8 0203 	subs.w	r2, r8, r3
 8000882:	eb64 0409 	sbc.w	r4, r4, r9
 8000886:	fa04 f606 	lsl.w	r6, r4, r6
 800088a:	fa22 f301 	lsr.w	r3, r2, r1
 800088e:	431e      	orrs	r6, r3
 8000890:	40cc      	lsrs	r4, r1
 8000892:	e9c5 6400 	strd	r6, r4, [r5]
 8000896:	2100      	movs	r1, #0
 8000898:	e74f      	b.n	800073a <__udivmoddi4+0xa2>
 800089a:	fbb1 fcf2 	udiv	ip, r1, r2
 800089e:	0c01      	lsrs	r1, r0, #16
 80008a0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80008a4:	b280      	uxth	r0, r0
 80008a6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80008aa:	463b      	mov	r3, r7
 80008ac:	4638      	mov	r0, r7
 80008ae:	463c      	mov	r4, r7
 80008b0:	46b8      	mov	r8, r7
 80008b2:	46be      	mov	lr, r7
 80008b4:	2620      	movs	r6, #32
 80008b6:	fbb1 f1f7 	udiv	r1, r1, r7
 80008ba:	eba2 0208 	sub.w	r2, r2, r8
 80008be:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80008c2:	e766      	b.n	8000792 <__udivmoddi4+0xfa>
 80008c4:	4601      	mov	r1, r0
 80008c6:	e718      	b.n	80006fa <__udivmoddi4+0x62>
 80008c8:	4610      	mov	r0, r2
 80008ca:	e72c      	b.n	8000726 <__udivmoddi4+0x8e>
 80008cc:	f1c6 0220 	rsb	r2, r6, #32
 80008d0:	fa2e f302 	lsr.w	r3, lr, r2
 80008d4:	40b7      	lsls	r7, r6
 80008d6:	40b1      	lsls	r1, r6
 80008d8:	fa20 f202 	lsr.w	r2, r0, r2
 80008dc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80008e0:	430a      	orrs	r2, r1
 80008e2:	fbb3 f8fe 	udiv	r8, r3, lr
 80008e6:	b2bc      	uxth	r4, r7
 80008e8:	fb0e 3318 	mls	r3, lr, r8, r3
 80008ec:	0c11      	lsrs	r1, r2, #16
 80008ee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80008f2:	fb08 f904 	mul.w	r9, r8, r4
 80008f6:	40b0      	lsls	r0, r6
 80008f8:	4589      	cmp	r9, r1
 80008fa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80008fe:	b280      	uxth	r0, r0
 8000900:	d93e      	bls.n	8000980 <__udivmoddi4+0x2e8>
 8000902:	1879      	adds	r1, r7, r1
 8000904:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000908:	d201      	bcs.n	800090e <__udivmoddi4+0x276>
 800090a:	4589      	cmp	r9, r1
 800090c:	d81f      	bhi.n	800094e <__udivmoddi4+0x2b6>
 800090e:	eba1 0109 	sub.w	r1, r1, r9
 8000912:	fbb1 f9fe 	udiv	r9, r1, lr
 8000916:	fb09 f804 	mul.w	r8, r9, r4
 800091a:	fb0e 1119 	mls	r1, lr, r9, r1
 800091e:	b292      	uxth	r2, r2
 8000920:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000924:	4542      	cmp	r2, r8
 8000926:	d229      	bcs.n	800097c <__udivmoddi4+0x2e4>
 8000928:	18ba      	adds	r2, r7, r2
 800092a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 800092e:	d2c4      	bcs.n	80008ba <__udivmoddi4+0x222>
 8000930:	4542      	cmp	r2, r8
 8000932:	d2c2      	bcs.n	80008ba <__udivmoddi4+0x222>
 8000934:	f1a9 0102 	sub.w	r1, r9, #2
 8000938:	443a      	add	r2, r7
 800093a:	e7be      	b.n	80008ba <__udivmoddi4+0x222>
 800093c:	45f0      	cmp	r8, lr
 800093e:	d29d      	bcs.n	800087c <__udivmoddi4+0x1e4>
 8000940:	ebbe 0302 	subs.w	r3, lr, r2
 8000944:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000948:	3801      	subs	r0, #1
 800094a:	46e1      	mov	r9, ip
 800094c:	e796      	b.n	800087c <__udivmoddi4+0x1e4>
 800094e:	eba7 0909 	sub.w	r9, r7, r9
 8000952:	4449      	add	r1, r9
 8000954:	f1a8 0c02 	sub.w	ip, r8, #2
 8000958:	fbb1 f9fe 	udiv	r9, r1, lr
 800095c:	fb09 f804 	mul.w	r8, r9, r4
 8000960:	e7db      	b.n	800091a <__udivmoddi4+0x282>
 8000962:	4673      	mov	r3, lr
 8000964:	e77f      	b.n	8000866 <__udivmoddi4+0x1ce>
 8000966:	4650      	mov	r0, sl
 8000968:	e766      	b.n	8000838 <__udivmoddi4+0x1a0>
 800096a:	4608      	mov	r0, r1
 800096c:	e6fd      	b.n	800076a <__udivmoddi4+0xd2>
 800096e:	443b      	add	r3, r7
 8000970:	3a02      	subs	r2, #2
 8000972:	e733      	b.n	80007dc <__udivmoddi4+0x144>
 8000974:	f1ac 0c02 	sub.w	ip, ip, #2
 8000978:	443b      	add	r3, r7
 800097a:	e71c      	b.n	80007b6 <__udivmoddi4+0x11e>
 800097c:	4649      	mov	r1, r9
 800097e:	e79c      	b.n	80008ba <__udivmoddi4+0x222>
 8000980:	eba1 0109 	sub.w	r1, r1, r9
 8000984:	46c4      	mov	ip, r8
 8000986:	fbb1 f9fe 	udiv	r9, r1, lr
 800098a:	fb09 f804 	mul.w	r8, r9, r4
 800098e:	e7c4      	b.n	800091a <__udivmoddi4+0x282>

08000990 <__aeabi_idiv0>:
 8000990:	4770      	bx	lr
 8000992:	bf00      	nop

08000994 <_ZN8LEDArrayC1EP12GPIO_TypeDefPth>:
 *      Author: daniel
 */

#include "LEDArray.h"

LEDArray::LEDArray(GPIO_TypeDef* port,uint16_t pins[], uint8_t count):port_(port),count(count) {
 8000994:	b480      	push	{r7}
 8000996:	b087      	sub	sp, #28
 8000998:	af00      	add	r7, sp, #0
 800099a:	60f8      	str	r0, [r7, #12]
 800099c:	60b9      	str	r1, [r7, #8]
 800099e:	607a      	str	r2, [r7, #4]
 80009a0:	70fb      	strb	r3, [r7, #3]
 80009a2:	4a12      	ldr	r2, [pc, #72]	@ (80009ec <_ZN8LEDArrayC1EP12GPIO_TypeDefPth+0x58>)
 80009a4:	68fb      	ldr	r3, [r7, #12]
 80009a6:	601a      	str	r2, [r3, #0]
 80009a8:	68fb      	ldr	r3, [r7, #12]
 80009aa:	68ba      	ldr	r2, [r7, #8]
 80009ac:	62da      	str	r2, [r3, #44]	@ 0x2c
 80009ae:	78fa      	ldrb	r2, [r7, #3]
 80009b0:	68fb      	ldr	r3, [r7, #12]
 80009b2:	631a      	str	r2, [r3, #48]	@ 0x30
	// TODO Auto-generated constructor stub
	for(int i=0;i<count;i++){
 80009b4:	2300      	movs	r3, #0
 80009b6:	617b      	str	r3, [r7, #20]
 80009b8:	e00d      	b.n	80009d6 <_ZN8LEDArrayC1EP12GPIO_TypeDefPth+0x42>
		pins_[i]=pins[i];
 80009ba:	697b      	ldr	r3, [r7, #20]
 80009bc:	005b      	lsls	r3, r3, #1
 80009be:	687a      	ldr	r2, [r7, #4]
 80009c0:	4413      	add	r3, r2
 80009c2:	881b      	ldrh	r3, [r3, #0]
 80009c4:	4619      	mov	r1, r3
 80009c6:	68fa      	ldr	r2, [r7, #12]
 80009c8:	697b      	ldr	r3, [r7, #20]
 80009ca:	009b      	lsls	r3, r3, #2
 80009cc:	4413      	add	r3, r2
 80009ce:	6059      	str	r1, [r3, #4]
	for(int i=0;i<count;i++){
 80009d0:	697b      	ldr	r3, [r7, #20]
 80009d2:	3301      	adds	r3, #1
 80009d4:	617b      	str	r3, [r7, #20]
 80009d6:	78fb      	ldrb	r3, [r7, #3]
 80009d8:	697a      	ldr	r2, [r7, #20]
 80009da:	429a      	cmp	r2, r3
 80009dc:	dbed      	blt.n	80009ba <_ZN8LEDArrayC1EP12GPIO_TypeDefPth+0x26>
	}

}
 80009de:	68fb      	ldr	r3, [r7, #12]
 80009e0:	4618      	mov	r0, r3
 80009e2:	371c      	adds	r7, #28
 80009e4:	46bd      	mov	sp, r7
 80009e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ea:	4770      	bx	lr
 80009ec:	08004d20 	.word	0x08004d20

080009f0 <_ZN8LEDArray8setnledsEi>:
void LEDArray::setnleds(int n){
 80009f0:	b580      	push	{r7, lr}
 80009f2:	b084      	sub	sp, #16
 80009f4:	af00      	add	r7, sp, #0
 80009f6:	6078      	str	r0, [r7, #4]
 80009f8:	6039      	str	r1, [r7, #0]
	if(n>count) n=count;
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80009fe:	683a      	ldr	r2, [r7, #0]
 8000a00:	429a      	cmp	r2, r3
 8000a02:	dd02      	ble.n	8000a0a <_ZN8LEDArray8setnledsEi+0x1a>
 8000a04:	687b      	ldr	r3, [r7, #4]
 8000a06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a08:	603b      	str	r3, [r7, #0]
	for(int i=0;i<count;i++){
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	60fb      	str	r3, [r7, #12]
 8000a0e:	e00e      	b.n	8000a2e <_ZN8LEDArray8setnledsEi+0x3e>
	HAL_GPIO_WritePin(port_, pins_[i], GPIO_PIN_RESET);
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8000a14:	687a      	ldr	r2, [r7, #4]
 8000a16:	68fb      	ldr	r3, [r7, #12]
 8000a18:	009b      	lsls	r3, r3, #2
 8000a1a:	4413      	add	r3, r2
 8000a1c:	685b      	ldr	r3, [r3, #4]
 8000a1e:	b29b      	uxth	r3, r3
 8000a20:	2200      	movs	r2, #0
 8000a22:	4619      	mov	r1, r3
 8000a24:	f001 ffe0 	bl	80029e8 <HAL_GPIO_WritePin>
	for(int i=0;i<count;i++){
 8000a28:	68fb      	ldr	r3, [r7, #12]
 8000a2a:	3301      	adds	r3, #1
 8000a2c:	60fb      	str	r3, [r7, #12]
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a32:	68fa      	ldr	r2, [r7, #12]
 8000a34:	429a      	cmp	r2, r3
 8000a36:	dbeb      	blt.n	8000a10 <_ZN8LEDArray8setnledsEi+0x20>
	}
	for(int i=0;i<n;i++){
 8000a38:	2300      	movs	r3, #0
 8000a3a:	60bb      	str	r3, [r7, #8]
 8000a3c:	e00e      	b.n	8000a5c <_ZN8LEDArray8setnledsEi+0x6c>
		HAL_GPIO_WritePin(port_, pins_[i], GPIO_PIN_SET);
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8000a42:	687a      	ldr	r2, [r7, #4]
 8000a44:	68bb      	ldr	r3, [r7, #8]
 8000a46:	009b      	lsls	r3, r3, #2
 8000a48:	4413      	add	r3, r2
 8000a4a:	685b      	ldr	r3, [r3, #4]
 8000a4c:	b29b      	uxth	r3, r3
 8000a4e:	2201      	movs	r2, #1
 8000a50:	4619      	mov	r1, r3
 8000a52:	f001 ffc9 	bl	80029e8 <HAL_GPIO_WritePin>
	for(int i=0;i<n;i++){
 8000a56:	68bb      	ldr	r3, [r7, #8]
 8000a58:	3301      	adds	r3, #1
 8000a5a:	60bb      	str	r3, [r7, #8]
 8000a5c:	68ba      	ldr	r2, [r7, #8]
 8000a5e:	683b      	ldr	r3, [r7, #0]
 8000a60:	429a      	cmp	r2, r3
 8000a62:	dbec      	blt.n	8000a3e <_ZN8LEDArray8setnledsEi+0x4e>
		}
}
 8000a64:	bf00      	nop
 8000a66:	bf00      	nop
 8000a68:	3710      	adds	r7, #16
 8000a6a:	46bd      	mov	sp, r7
 8000a6c:	bd80      	pop	{r7, pc}
	...

08000a70 <_ZN8LEDArrayD1Ev>:
void LEDArray::restleds(){
	for(int i=0;i<count;i++){
		HAL_GPIO_WritePin(port_, pins_[i], GPIO_PIN_RESET);
		}
}
LEDArray::~LEDArray() {
 8000a70:	b480      	push	{r7}
 8000a72:	b083      	sub	sp, #12
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
 8000a78:	4a04      	ldr	r2, [pc, #16]	@ (8000a8c <_ZN8LEDArrayD1Ev+0x1c>)
 8000a7a:	687b      	ldr	r3, [r7, #4]
 8000a7c:	601a      	str	r2, [r3, #0]
	// TODO Auto-generated destructor stub
}
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	4618      	mov	r0, r3
 8000a82:	370c      	adds	r7, #12
 8000a84:	46bd      	mov	sp, r7
 8000a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a8a:	4770      	bx	lr
 8000a8c:	08004d20 	.word	0x08004d20

08000a90 <_ZN8LEDArrayD0Ev>:
LEDArray::~LEDArray() {
 8000a90:	b580      	push	{r7, lr}
 8000a92:	b082      	sub	sp, #8
 8000a94:	af00      	add	r7, sp, #0
 8000a96:	6078      	str	r0, [r7, #4]
}
 8000a98:	6878      	ldr	r0, [r7, #4]
 8000a9a:	f7ff ffe9 	bl	8000a70 <_ZN8LEDArrayD1Ev>
 8000a9e:	2134      	movs	r1, #52	@ 0x34
 8000aa0:	6878      	ldr	r0, [r7, #4]
 8000aa2:	f003 fc73 	bl	800438c <_ZdlPvj>
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	4618      	mov	r0, r3
 8000aaa:	3708      	adds	r7, #8
 8000aac:	46bd      	mov	sp, r7
 8000aae:	bd80      	pop	{r7, pc}

08000ab0 <_Z17testLEDBarWithPotv>:
	};
LEDArray bar(GPIOB,pins,10);
bar.setnleds(5);

}
void testLEDBarWithPot(){
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b082      	sub	sp, #8
 8000ab4:	af00      	add	r7, sp, #0

HAL_ADC_Start(&hadc1);
 8000ab6:	4815      	ldr	r0, [pc, #84]	@ (8000b0c <_Z17testLEDBarWithPotv+0x5c>)
 8000ab8:	f000 fe1c 	bl	80016f4 <HAL_ADC_Start>
HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);//wait
 8000abc:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000ac0:	4812      	ldr	r0, [pc, #72]	@ (8000b0c <_Z17testLEDBarWithPotv+0x5c>)
 8000ac2:	f000 fee9 	bl	8001898 <HAL_ADC_PollForConversion>
 value = HAL_ADC_GetValue(&hadc1);//0-->4000  400*10
 8000ac6:	4811      	ldr	r0, [pc, #68]	@ (8000b0c <_Z17testLEDBarWithPotv+0x5c>)
 8000ac8:	f000 ff71 	bl	80019ae <HAL_ADC_GetValue>
 8000acc:	4603      	mov	r3, r0
 8000ace:	4a10      	ldr	r2, [pc, #64]	@ (8000b10 <_Z17testLEDBarWithPotv+0x60>)
 8000ad0:	6013      	str	r3, [r2, #0]
 int n=5;
 8000ad2:	2305      	movs	r3, #5
 8000ad4:	607b      	str	r3, [r7, #4]


bar.setnleds(round(value/400));
 8000ad6:	4b0e      	ldr	r3, [pc, #56]	@ (8000b10 <_Z17testLEDBarWithPotv+0x60>)
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	4a0e      	ldr	r2, [pc, #56]	@ (8000b14 <_Z17testLEDBarWithPotv+0x64>)
 8000adc:	fba2 2303 	umull	r2, r3, r2, r3
 8000ae0:	09db      	lsrs	r3, r3, #7
 8000ae2:	4618      	mov	r0, r3
 8000ae4:	f000 fa80 	bl	8000fe8 <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>
 8000ae8:	ec53 2b10 	vmov	r2, r3, d0
 8000aec:	4610      	mov	r0, r2
 8000aee:	4619      	mov	r1, r3
 8000af0:	f7ff fd92 	bl	8000618 <__aeabi_d2iz>
 8000af4:	4603      	mov	r3, r0
 8000af6:	4619      	mov	r1, r3
 8000af8:	4807      	ldr	r0, [pc, #28]	@ (8000b18 <_Z17testLEDBarWithPotv+0x68>)
 8000afa:	f7ff ff79 	bl	80009f0 <_ZN8LEDArray8setnledsEi>


//bar.restleds();

HAL_Delay(100);
 8000afe:	2064      	movs	r0, #100	@ 0x64
 8000b00:	f000 fd90 	bl	8001624 <HAL_Delay>

}
 8000b04:	bf00      	nop
 8000b06:	3708      	adds	r7, #8
 8000b08:	46bd      	mov	sp, r7
 8000b0a:	bd80      	pop	{r7, pc}
 8000b0c:	2000023c 	.word	0x2000023c
 8000b10:	2000008c 	.word	0x2000008c
 8000b14:	51eb851f 	.word	0x51eb851f
 8000b18:	20000090 	.word	0x20000090

08000b1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b1c:	b580      	push	{r7, lr}
 8000b1e:	b088      	sub	sp, #32
 8000b20:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b22:	f000 fd0d 	bl	8001540 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b26:	f000 f829 	bl	8000b7c <_Z18SystemClock_Configv>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b2a:	f000 f9a9 	bl	8000e80 <_ZL12MX_GPIO_Initv>
  MX_ETH_Init();
 8000b2e:	f000 f8f5 	bl	8000d1c <_ZL11MX_ETH_Initv>
  MX_USART3_UART_Init();
 8000b32:	f000 f945 	bl	8000dc0 <_ZL19MX_USART3_UART_Initv>
  MX_USB_OTG_FS_PCD_Init();
 8000b36:	f000 f971 	bl	8000e1c <_ZL22MX_USB_OTG_FS_PCD_Initv>
  MX_ADC1_Init();
 8000b3a:	f000 f893 	bl	8000c64 <_ZL12MX_ADC1_Initv>
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  char msg[32];

	  testLEDBarWithPot();
 8000b3e:	f7ff ffb7 	bl	8000ab0 <_Z17testLEDBarWithPotv>
	  sprintf(msg,"%3u \r \n",(int)value);
 8000b42:	4b0b      	ldr	r3, [pc, #44]	@ (8000b70 <main+0x54>)
 8000b44:	681b      	ldr	r3, [r3, #0]
 8000b46:	461a      	mov	r2, r3
 8000b48:	463b      	mov	r3, r7
 8000b4a:	490a      	ldr	r1, [pc, #40]	@ (8000b74 <main+0x58>)
 8000b4c:	4618      	mov	r0, r3
 8000b4e:	f003 fcd7 	bl	8004500 <siprintf>
	  HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8000b52:	463b      	mov	r3, r7
 8000b54:	4618      	mov	r0, r3
 8000b56:	f7ff fb4b 	bl	80001f0 <strlen>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	b29a      	uxth	r2, r3
 8000b5e:	4639      	mov	r1, r7
 8000b60:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000b64:	4804      	ldr	r0, [pc, #16]	@ (8000b78 <main+0x5c>)
 8000b66:	f002 fd4f 	bl	8003608 <HAL_UART_Transmit>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  }
 8000b6a:	bf00      	nop
 8000b6c:	e7e7      	b.n	8000b3e <main+0x22>
 8000b6e:	bf00      	nop
 8000b70:	2000008c 	.word	0x2000008c
 8000b74:	08004d10 	.word	0x08004d10
 8000b78:	20000334 	.word	0x20000334

08000b7c <_Z18SystemClock_Configv>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b094      	sub	sp, #80	@ 0x50
 8000b80:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b82:	f107 0320 	add.w	r3, r7, #32
 8000b86:	2230      	movs	r2, #48	@ 0x30
 8000b88:	2100      	movs	r1, #0
 8000b8a:	4618      	mov	r0, r3
 8000b8c:	f003 fcda 	bl	8004544 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b90:	f107 030c 	add.w	r3, r7, #12
 8000b94:	2200      	movs	r2, #0
 8000b96:	601a      	str	r2, [r3, #0]
 8000b98:	605a      	str	r2, [r3, #4]
 8000b9a:	609a      	str	r2, [r3, #8]
 8000b9c:	60da      	str	r2, [r3, #12]
 8000b9e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	60bb      	str	r3, [r7, #8]
 8000ba4:	4b2d      	ldr	r3, [pc, #180]	@ (8000c5c <_Z18SystemClock_Configv+0xe0>)
 8000ba6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ba8:	4a2c      	ldr	r2, [pc, #176]	@ (8000c5c <_Z18SystemClock_Configv+0xe0>)
 8000baa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000bae:	6413      	str	r3, [r2, #64]	@ 0x40
 8000bb0:	4b2a      	ldr	r3, [pc, #168]	@ (8000c5c <_Z18SystemClock_Configv+0xe0>)
 8000bb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bb4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bb8:	60bb      	str	r3, [r7, #8]
 8000bba:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000bbc:	2300      	movs	r3, #0
 8000bbe:	607b      	str	r3, [r7, #4]
 8000bc0:	4b27      	ldr	r3, [pc, #156]	@ (8000c60 <_Z18SystemClock_Configv+0xe4>)
 8000bc2:	681b      	ldr	r3, [r3, #0]
 8000bc4:	4a26      	ldr	r2, [pc, #152]	@ (8000c60 <_Z18SystemClock_Configv+0xe4>)
 8000bc6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000bca:	6013      	str	r3, [r2, #0]
 8000bcc:	4b24      	ldr	r3, [pc, #144]	@ (8000c60 <_Z18SystemClock_Configv+0xe4>)
 8000bce:	681b      	ldr	r3, [r3, #0]
 8000bd0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000bd4:	607b      	str	r3, [r7, #4]
 8000bd6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000bd8:	2301      	movs	r3, #1
 8000bda:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000bdc:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8000be0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000be2:	2302      	movs	r3, #2
 8000be4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000be6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000bea:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000bec:	2304      	movs	r3, #4
 8000bee:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000bf0:	23a8      	movs	r3, #168	@ 0xa8
 8000bf2:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000bf4:	2302      	movs	r3, #2
 8000bf6:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8000bf8:	2307      	movs	r3, #7
 8000bfa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000bfc:	f107 0320 	add.w	r3, r7, #32
 8000c00:	4618      	mov	r0, r3
 8000c02:	f002 f819 	bl	8002c38 <HAL_RCC_OscConfig>
 8000c06:	4603      	mov	r3, r0
 8000c08:	2b00      	cmp	r3, #0
 8000c0a:	bf14      	ite	ne
 8000c0c:	2301      	movne	r3, #1
 8000c0e:	2300      	moveq	r3, #0
 8000c10:	b2db      	uxtb	r3, r3
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d001      	beq.n	8000c1a <_Z18SystemClock_Configv+0x9e>
  {
    Error_Handler();
 8000c16:	f000 f9e1 	bl	8000fdc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c1a:	230f      	movs	r3, #15
 8000c1c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c1e:	2302      	movs	r3, #2
 8000c20:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c22:	2300      	movs	r3, #0
 8000c24:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000c26:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000c2a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000c2c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c30:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000c32:	f107 030c 	add.w	r3, r7, #12
 8000c36:	2105      	movs	r1, #5
 8000c38:	4618      	mov	r0, r3
 8000c3a:	f002 fa75 	bl	8003128 <HAL_RCC_ClockConfig>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	bf14      	ite	ne
 8000c44:	2301      	movne	r3, #1
 8000c46:	2300      	moveq	r3, #0
 8000c48:	b2db      	uxtb	r3, r3
 8000c4a:	2b00      	cmp	r3, #0
 8000c4c:	d001      	beq.n	8000c52 <_Z18SystemClock_Configv+0xd6>
  {
    Error_Handler();
 8000c4e:	f000 f9c5 	bl	8000fdc <Error_Handler>
  }
}
 8000c52:	bf00      	nop
 8000c54:	3750      	adds	r7, #80	@ 0x50
 8000c56:	46bd      	mov	sp, r7
 8000c58:	bd80      	pop	{r7, pc}
 8000c5a:	bf00      	nop
 8000c5c:	40023800 	.word	0x40023800
 8000c60:	40007000 	.word	0x40007000

08000c64 <_ZL12MX_ADC1_Initv>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	b084      	sub	sp, #16
 8000c68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000c6a:	463b      	mov	r3, r7
 8000c6c:	2200      	movs	r2, #0
 8000c6e:	601a      	str	r2, [r3, #0]
 8000c70:	605a      	str	r2, [r3, #4]
 8000c72:	609a      	str	r2, [r3, #8]
 8000c74:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000c76:	4b26      	ldr	r3, [pc, #152]	@ (8000d10 <_ZL12MX_ADC1_Initv+0xac>)
 8000c78:	4a26      	ldr	r2, [pc, #152]	@ (8000d14 <_ZL12MX_ADC1_Initv+0xb0>)
 8000c7a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000c7c:	4b24      	ldr	r3, [pc, #144]	@ (8000d10 <_ZL12MX_ADC1_Initv+0xac>)
 8000c7e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000c82:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000c84:	4b22      	ldr	r3, [pc, #136]	@ (8000d10 <_ZL12MX_ADC1_Initv+0xac>)
 8000c86:	2200      	movs	r2, #0
 8000c88:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000c8a:	4b21      	ldr	r3, [pc, #132]	@ (8000d10 <_ZL12MX_ADC1_Initv+0xac>)
 8000c8c:	2200      	movs	r2, #0
 8000c8e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000c90:	4b1f      	ldr	r3, [pc, #124]	@ (8000d10 <_ZL12MX_ADC1_Initv+0xac>)
 8000c92:	2200      	movs	r2, #0
 8000c94:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000c96:	4b1e      	ldr	r3, [pc, #120]	@ (8000d10 <_ZL12MX_ADC1_Initv+0xac>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000c9e:	4b1c      	ldr	r3, [pc, #112]	@ (8000d10 <_ZL12MX_ADC1_Initv+0xac>)
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ca4:	4b1a      	ldr	r3, [pc, #104]	@ (8000d10 <_ZL12MX_ADC1_Initv+0xac>)
 8000ca6:	4a1c      	ldr	r2, [pc, #112]	@ (8000d18 <_ZL12MX_ADC1_Initv+0xb4>)
 8000ca8:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000caa:	4b19      	ldr	r3, [pc, #100]	@ (8000d10 <_ZL12MX_ADC1_Initv+0xac>)
 8000cac:	2200      	movs	r2, #0
 8000cae:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000cb0:	4b17      	ldr	r3, [pc, #92]	@ (8000d10 <_ZL12MX_ADC1_Initv+0xac>)
 8000cb2:	2201      	movs	r2, #1
 8000cb4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000cb6:	4b16      	ldr	r3, [pc, #88]	@ (8000d10 <_ZL12MX_ADC1_Initv+0xac>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000cbe:	4b14      	ldr	r3, [pc, #80]	@ (8000d10 <_ZL12MX_ADC1_Initv+0xac>)
 8000cc0:	2201      	movs	r2, #1
 8000cc2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000cc4:	4812      	ldr	r0, [pc, #72]	@ (8000d10 <_ZL12MX_ADC1_Initv+0xac>)
 8000cc6:	f000 fcd1 	bl	800166c <HAL_ADC_Init>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	2b00      	cmp	r3, #0
 8000cce:	bf14      	ite	ne
 8000cd0:	2301      	movne	r3, #1
 8000cd2:	2300      	moveq	r3, #0
 8000cd4:	b2db      	uxtb	r3, r3
 8000cd6:	2b00      	cmp	r3, #0
 8000cd8:	d001      	beq.n	8000cde <_ZL12MX_ADC1_Initv+0x7a>
  {
    Error_Handler();
 8000cda:	f000 f97f 	bl	8000fdc <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000cde:	2303      	movs	r3, #3
 8000ce0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000ce2:	2301      	movs	r3, #1
 8000ce4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000ce6:	2300      	movs	r3, #0
 8000ce8:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000cea:	463b      	mov	r3, r7
 8000cec:	4619      	mov	r1, r3
 8000cee:	4808      	ldr	r0, [pc, #32]	@ (8000d10 <_ZL12MX_ADC1_Initv+0xac>)
 8000cf0:	f000 fe6a 	bl	80019c8 <HAL_ADC_ConfigChannel>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	bf14      	ite	ne
 8000cfa:	2301      	movne	r3, #1
 8000cfc:	2300      	moveq	r3, #0
 8000cfe:	b2db      	uxtb	r3, r3
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d001      	beq.n	8000d08 <_ZL12MX_ADC1_Initv+0xa4>
  {
    Error_Handler();
 8000d04:	f000 f96a 	bl	8000fdc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000d08:	bf00      	nop
 8000d0a:	3710      	adds	r7, #16
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	bd80      	pop	{r7, pc}
 8000d10:	2000023c 	.word	0x2000023c
 8000d14:	40012000 	.word	0x40012000
 8000d18:	0f000001 	.word	0x0f000001

08000d1c <_ZL11MX_ETH_Initv>:
  * @brief ETH Initialization Function
  * @param None
  * @retval None
  */
static void MX_ETH_Init(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0
   static uint8_t MACAddr[6];

  /* USER CODE BEGIN ETH_Init 1 */

  /* USER CODE END ETH_Init 1 */
  heth.Instance = ETH;
 8000d20:	4b21      	ldr	r3, [pc, #132]	@ (8000da8 <_ZL11MX_ETH_Initv+0x8c>)
 8000d22:	4a22      	ldr	r2, [pc, #136]	@ (8000dac <_ZL11MX_ETH_Initv+0x90>)
 8000d24:	601a      	str	r2, [r3, #0]
  MACAddr[0] = 0x00;
 8000d26:	4b22      	ldr	r3, [pc, #136]	@ (8000db0 <_ZL11MX_ETH_Initv+0x94>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	701a      	strb	r2, [r3, #0]
  MACAddr[1] = 0x80;
 8000d2c:	4b20      	ldr	r3, [pc, #128]	@ (8000db0 <_ZL11MX_ETH_Initv+0x94>)
 8000d2e:	2280      	movs	r2, #128	@ 0x80
 8000d30:	705a      	strb	r2, [r3, #1]
  MACAddr[2] = 0xE1;
 8000d32:	4b1f      	ldr	r3, [pc, #124]	@ (8000db0 <_ZL11MX_ETH_Initv+0x94>)
 8000d34:	22e1      	movs	r2, #225	@ 0xe1
 8000d36:	709a      	strb	r2, [r3, #2]
  MACAddr[3] = 0x00;
 8000d38:	4b1d      	ldr	r3, [pc, #116]	@ (8000db0 <_ZL11MX_ETH_Initv+0x94>)
 8000d3a:	2200      	movs	r2, #0
 8000d3c:	70da      	strb	r2, [r3, #3]
  MACAddr[4] = 0x00;
 8000d3e:	4b1c      	ldr	r3, [pc, #112]	@ (8000db0 <_ZL11MX_ETH_Initv+0x94>)
 8000d40:	2200      	movs	r2, #0
 8000d42:	711a      	strb	r2, [r3, #4]
  MACAddr[5] = 0x00;
 8000d44:	4b1a      	ldr	r3, [pc, #104]	@ (8000db0 <_ZL11MX_ETH_Initv+0x94>)
 8000d46:	2200      	movs	r2, #0
 8000d48:	715a      	strb	r2, [r3, #5]
  heth.Init.MACAddr = &MACAddr[0];
 8000d4a:	4b17      	ldr	r3, [pc, #92]	@ (8000da8 <_ZL11MX_ETH_Initv+0x8c>)
 8000d4c:	4a18      	ldr	r2, [pc, #96]	@ (8000db0 <_ZL11MX_ETH_Initv+0x94>)
 8000d4e:	605a      	str	r2, [r3, #4]
  heth.Init.MediaInterface = HAL_ETH_RMII_MODE;
 8000d50:	4b15      	ldr	r3, [pc, #84]	@ (8000da8 <_ZL11MX_ETH_Initv+0x8c>)
 8000d52:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8000d56:	609a      	str	r2, [r3, #8]
  heth.Init.TxDesc = DMATxDscrTab;
 8000d58:	4b13      	ldr	r3, [pc, #76]	@ (8000da8 <_ZL11MX_ETH_Initv+0x8c>)
 8000d5a:	4a16      	ldr	r2, [pc, #88]	@ (8000db4 <_ZL11MX_ETH_Initv+0x98>)
 8000d5c:	60da      	str	r2, [r3, #12]
  heth.Init.RxDesc = DMARxDscrTab;
 8000d5e:	4b12      	ldr	r3, [pc, #72]	@ (8000da8 <_ZL11MX_ETH_Initv+0x8c>)
 8000d60:	4a15      	ldr	r2, [pc, #84]	@ (8000db8 <_ZL11MX_ETH_Initv+0x9c>)
 8000d62:	611a      	str	r2, [r3, #16]
  heth.Init.RxBuffLen = 1524;
 8000d64:	4b10      	ldr	r3, [pc, #64]	@ (8000da8 <_ZL11MX_ETH_Initv+0x8c>)
 8000d66:	f240 52f4 	movw	r2, #1524	@ 0x5f4
 8000d6a:	615a      	str	r2, [r3, #20]

  /* USER CODE BEGIN MACADDRESS */

  /* USER CODE END MACADDRESS */

  if (HAL_ETH_Init(&heth) != HAL_OK)
 8000d6c:	480e      	ldr	r0, [pc, #56]	@ (8000da8 <_ZL11MX_ETH_Initv+0x8c>)
 8000d6e:	f001 f93f 	bl	8001ff0 <HAL_ETH_Init>
 8000d72:	4603      	mov	r3, r0
 8000d74:	2b00      	cmp	r3, #0
 8000d76:	bf14      	ite	ne
 8000d78:	2301      	movne	r3, #1
 8000d7a:	2300      	moveq	r3, #0
 8000d7c:	b2db      	uxtb	r3, r3
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d001      	beq.n	8000d86 <_ZL11MX_ETH_Initv+0x6a>
  {
    Error_Handler();
 8000d82:	f000 f92b 	bl	8000fdc <Error_Handler>
  }

  memset(&TxConfig, 0 , sizeof(ETH_TxPacketConfig));
 8000d86:	2238      	movs	r2, #56	@ 0x38
 8000d88:	2100      	movs	r1, #0
 8000d8a:	480c      	ldr	r0, [pc, #48]	@ (8000dbc <_ZL11MX_ETH_Initv+0xa0>)
 8000d8c:	f003 fbda 	bl	8004544 <memset>
  TxConfig.Attributes = ETH_TX_PACKETS_FEATURES_CSUM | ETH_TX_PACKETS_FEATURES_CRCPAD;
 8000d90:	4b0a      	ldr	r3, [pc, #40]	@ (8000dbc <_ZL11MX_ETH_Initv+0xa0>)
 8000d92:	2221      	movs	r2, #33	@ 0x21
 8000d94:	601a      	str	r2, [r3, #0]
  TxConfig.ChecksumCtrl = ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC;
 8000d96:	4b09      	ldr	r3, [pc, #36]	@ (8000dbc <_ZL11MX_ETH_Initv+0xa0>)
 8000d98:	f44f 0240 	mov.w	r2, #12582912	@ 0xc00000
 8000d9c:	615a      	str	r2, [r3, #20]
  TxConfig.CRCPadCtrl = ETH_CRC_PAD_INSERT;
 8000d9e:	4b07      	ldr	r3, [pc, #28]	@ (8000dbc <_ZL11MX_ETH_Initv+0xa0>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN ETH_Init 2 */

  /* USER CODE END ETH_Init 2 */

}
 8000da4:	bf00      	nop
 8000da6:	bd80      	pop	{r7, pc}
 8000da8:	20000284 	.word	0x20000284
 8000dac:	40028000 	.word	0x40028000
 8000db0:	20000860 	.word	0x20000860
 8000db4:	2000019c 	.word	0x2000019c
 8000db8:	200000fc 	.word	0x200000fc
 8000dbc:	200000c4 	.word	0x200000c4

08000dc0 <_ZL19MX_USART3_UART_Initv>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000dc4:	4b13      	ldr	r3, [pc, #76]	@ (8000e14 <_ZL19MX_USART3_UART_Initv+0x54>)
 8000dc6:	4a14      	ldr	r2, [pc, #80]	@ (8000e18 <_ZL19MX_USART3_UART_Initv+0x58>)
 8000dc8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000dca:	4b12      	ldr	r3, [pc, #72]	@ (8000e14 <_ZL19MX_USART3_UART_Initv+0x54>)
 8000dcc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000dd0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000dd2:	4b10      	ldr	r3, [pc, #64]	@ (8000e14 <_ZL19MX_USART3_UART_Initv+0x54>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000dd8:	4b0e      	ldr	r3, [pc, #56]	@ (8000e14 <_ZL19MX_USART3_UART_Initv+0x54>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000dde:	4b0d      	ldr	r3, [pc, #52]	@ (8000e14 <_ZL19MX_USART3_UART_Initv+0x54>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000de4:	4b0b      	ldr	r3, [pc, #44]	@ (8000e14 <_ZL19MX_USART3_UART_Initv+0x54>)
 8000de6:	220c      	movs	r2, #12
 8000de8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dea:	4b0a      	ldr	r3, [pc, #40]	@ (8000e14 <_ZL19MX_USART3_UART_Initv+0x54>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000df0:	4b08      	ldr	r3, [pc, #32]	@ (8000e14 <_ZL19MX_USART3_UART_Initv+0x54>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000df6:	4807      	ldr	r0, [pc, #28]	@ (8000e14 <_ZL19MX_USART3_UART_Initv+0x54>)
 8000df8:	f002 fbb6 	bl	8003568 <HAL_UART_Init>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	bf14      	ite	ne
 8000e02:	2301      	movne	r3, #1
 8000e04:	2300      	moveq	r3, #0
 8000e06:	b2db      	uxtb	r3, r3
 8000e08:	2b00      	cmp	r3, #0
 8000e0a:	d001      	beq.n	8000e10 <_ZL19MX_USART3_UART_Initv+0x50>
  {
    Error_Handler();
 8000e0c:	f000 f8e6 	bl	8000fdc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000e10:	bf00      	nop
 8000e12:	bd80      	pop	{r7, pc}
 8000e14:	20000334 	.word	0x20000334
 8000e18:	40004800 	.word	0x40004800

08000e1c <_ZL22MX_USB_OTG_FS_PCD_Initv>:
  * @brief USB_OTG_FS Initialization Function
  * @param None
  * @retval None
  */
static void MX_USB_OTG_FS_PCD_Init(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8000e20:	4b16      	ldr	r3, [pc, #88]	@ (8000e7c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8000e22:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8000e26:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 8000e28:	4b14      	ldr	r3, [pc, #80]	@ (8000e7c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8000e2a:	2204      	movs	r2, #4
 8000e2c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8000e2e:	4b13      	ldr	r3, [pc, #76]	@ (8000e7c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8000e30:	2202      	movs	r2, #2
 8000e32:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8000e34:	4b11      	ldr	r3, [pc, #68]	@ (8000e7c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8000e3a:	4b10      	ldr	r3, [pc, #64]	@ (8000e7c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8000e3c:	2202      	movs	r2, #2
 8000e3e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8000e40:	4b0e      	ldr	r3, [pc, #56]	@ (8000e7c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8000e42:	2201      	movs	r2, #1
 8000e44:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8000e46:	4b0d      	ldr	r3, [pc, #52]	@ (8000e7c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8000e4c:	4b0b      	ldr	r3, [pc, #44]	@ (8000e7c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8000e52:	4b0a      	ldr	r3, [pc, #40]	@ (8000e7c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8000e54:	2201      	movs	r2, #1
 8000e56:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8000e58:	4b08      	ldr	r3, [pc, #32]	@ (8000e7c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8000e5e:	4807      	ldr	r0, [pc, #28]	@ (8000e7c <_ZL22MX_USB_OTG_FS_PCD_Initv+0x60>)
 8000e60:	f001 fddb 	bl	8002a1a <HAL_PCD_Init>
 8000e64:	4603      	mov	r3, r0
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	bf14      	ite	ne
 8000e6a:	2301      	movne	r3, #1
 8000e6c:	2300      	moveq	r3, #0
 8000e6e:	b2db      	uxtb	r3, r3
 8000e70:	2b00      	cmp	r3, #0
 8000e72:	d001      	beq.n	8000e78 <_ZL22MX_USB_OTG_FS_PCD_Initv+0x5c>
  {
    Error_Handler();
 8000e74:	f000 f8b2 	bl	8000fdc <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 8000e78:	bf00      	nop
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	2000037c 	.word	0x2000037c

08000e80 <_ZL12MX_GPIO_Initv>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e80:	b580      	push	{r7, lr}
 8000e82:	b08c      	sub	sp, #48	@ 0x30
 8000e84:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e86:	f107 031c 	add.w	r3, r7, #28
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	601a      	str	r2, [r3, #0]
 8000e8e:	605a      	str	r2, [r3, #4]
 8000e90:	609a      	str	r2, [r3, #8]
 8000e92:	60da      	str	r2, [r3, #12]
 8000e94:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e96:	2300      	movs	r3, #0
 8000e98:	61bb      	str	r3, [r7, #24]
 8000e9a:	4b4c      	ldr	r3, [pc, #304]	@ (8000fcc <_ZL12MX_GPIO_Initv+0x14c>)
 8000e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e9e:	4a4b      	ldr	r2, [pc, #300]	@ (8000fcc <_ZL12MX_GPIO_Initv+0x14c>)
 8000ea0:	f043 0304 	orr.w	r3, r3, #4
 8000ea4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ea6:	4b49      	ldr	r3, [pc, #292]	@ (8000fcc <_ZL12MX_GPIO_Initv+0x14c>)
 8000ea8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eaa:	f003 0304 	and.w	r3, r3, #4
 8000eae:	61bb      	str	r3, [r7, #24]
 8000eb0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	617b      	str	r3, [r7, #20]
 8000eb6:	4b45      	ldr	r3, [pc, #276]	@ (8000fcc <_ZL12MX_GPIO_Initv+0x14c>)
 8000eb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000eba:	4a44      	ldr	r2, [pc, #272]	@ (8000fcc <_ZL12MX_GPIO_Initv+0x14c>)
 8000ebc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ec0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ec2:	4b42      	ldr	r3, [pc, #264]	@ (8000fcc <_ZL12MX_GPIO_Initv+0x14c>)
 8000ec4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ec6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000eca:	617b      	str	r3, [r7, #20]
 8000ecc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ece:	2300      	movs	r3, #0
 8000ed0:	613b      	str	r3, [r7, #16]
 8000ed2:	4b3e      	ldr	r3, [pc, #248]	@ (8000fcc <_ZL12MX_GPIO_Initv+0x14c>)
 8000ed4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ed6:	4a3d      	ldr	r2, [pc, #244]	@ (8000fcc <_ZL12MX_GPIO_Initv+0x14c>)
 8000ed8:	f043 0301 	orr.w	r3, r3, #1
 8000edc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ede:	4b3b      	ldr	r3, [pc, #236]	@ (8000fcc <_ZL12MX_GPIO_Initv+0x14c>)
 8000ee0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ee2:	f003 0301 	and.w	r3, r3, #1
 8000ee6:	613b      	str	r3, [r7, #16]
 8000ee8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000eea:	2300      	movs	r3, #0
 8000eec:	60fb      	str	r3, [r7, #12]
 8000eee:	4b37      	ldr	r3, [pc, #220]	@ (8000fcc <_ZL12MX_GPIO_Initv+0x14c>)
 8000ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ef2:	4a36      	ldr	r2, [pc, #216]	@ (8000fcc <_ZL12MX_GPIO_Initv+0x14c>)
 8000ef4:	f043 0302 	orr.w	r3, r3, #2
 8000ef8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000efa:	4b34      	ldr	r3, [pc, #208]	@ (8000fcc <_ZL12MX_GPIO_Initv+0x14c>)
 8000efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000efe:	f003 0302 	and.w	r3, r3, #2
 8000f02:	60fb      	str	r3, [r7, #12]
 8000f04:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000f06:	2300      	movs	r3, #0
 8000f08:	60bb      	str	r3, [r7, #8]
 8000f0a:	4b30      	ldr	r3, [pc, #192]	@ (8000fcc <_ZL12MX_GPIO_Initv+0x14c>)
 8000f0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f0e:	4a2f      	ldr	r2, [pc, #188]	@ (8000fcc <_ZL12MX_GPIO_Initv+0x14c>)
 8000f10:	f043 0308 	orr.w	r3, r3, #8
 8000f14:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f16:	4b2d      	ldr	r3, [pc, #180]	@ (8000fcc <_ZL12MX_GPIO_Initv+0x14c>)
 8000f18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f1a:	f003 0308 	and.w	r3, r3, #8
 8000f1e:	60bb      	str	r3, [r7, #8]
 8000f20:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000f22:	2300      	movs	r3, #0
 8000f24:	607b      	str	r3, [r7, #4]
 8000f26:	4b29      	ldr	r3, [pc, #164]	@ (8000fcc <_ZL12MX_GPIO_Initv+0x14c>)
 8000f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f2a:	4a28      	ldr	r2, [pc, #160]	@ (8000fcc <_ZL12MX_GPIO_Initv+0x14c>)
 8000f2c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f30:	6313      	str	r3, [r2, #48]	@ 0x30
 8000f32:	4b26      	ldr	r3, [pc, #152]	@ (8000fcc <_ZL12MX_GPIO_Initv+0x14c>)
 8000f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000f36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f3a:	607b      	str	r3, [r7, #4]
 8000f3c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 8000f3e:	2200      	movs	r2, #0
 8000f40:	f645 71fb 	movw	r1, #24571	@ 0x5ffb
 8000f44:	4822      	ldr	r0, [pc, #136]	@ (8000fd0 <_ZL12MX_GPIO_Initv+0x150>)
 8000f46:	f001 fd4f 	bl	80029e8 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12|LD3_Pin|GPIO_PIN_3|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|LD2_Pin|GPIO_PIN_8
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000f4a:	2200      	movs	r2, #0
 8000f4c:	2140      	movs	r1, #64	@ 0x40
 8000f4e:	4821      	ldr	r0, [pc, #132]	@ (8000fd4 <_ZL12MX_GPIO_Initv+0x154>)
 8000f50:	f001 fd4a 	bl	80029e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000f54:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000f58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f5a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000f5e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f60:	2300      	movs	r3, #0
 8000f62:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000f64:	f107 031c 	add.w	r3, r7, #28
 8000f68:	4619      	mov	r1, r3
 8000f6a:	481b      	ldr	r0, [pc, #108]	@ (8000fd8 <_ZL12MX_GPIO_Initv+0x158>)
 8000f6c:	f001 fb90 	bl	8002690 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin PB1 PB10 PB11
                           PB12 LD3_Pin PB3 PB4
                           PB5 PB6 LD2_Pin PB8
                           PB9 */
  GPIO_InitStruct.Pin = LD1_Pin|GPIO_PIN_1|GPIO_PIN_10|GPIO_PIN_11
 8000f70:	f645 73fb 	movw	r3, #24571	@ 0x5ffb
 8000f74:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_12|LD3_Pin|GPIO_PIN_3|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|LD2_Pin|GPIO_PIN_8
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f76:	2301      	movs	r3, #1
 8000f78:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f82:	f107 031c 	add.w	r3, r7, #28
 8000f86:	4619      	mov	r1, r3
 8000f88:	4811      	ldr	r0, [pc, #68]	@ (8000fd0 <_ZL12MX_GPIO_Initv+0x150>)
 8000f8a:	f001 fb81 	bl	8002690 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000f8e:	2340      	movs	r3, #64	@ 0x40
 8000f90:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f92:	2301      	movs	r3, #1
 8000f94:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f96:	2300      	movs	r3, #0
 8000f98:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f9a:	2300      	movs	r3, #0
 8000f9c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000f9e:	f107 031c 	add.w	r3, r7, #28
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	480b      	ldr	r0, [pc, #44]	@ (8000fd4 <_ZL12MX_GPIO_Initv+0x154>)
 8000fa6:	f001 fb73 	bl	8002690 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000faa:	2380      	movs	r3, #128	@ 0x80
 8000fac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000fae:	2300      	movs	r3, #0
 8000fb0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fb2:	2300      	movs	r3, #0
 8000fb4:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000fb6:	f107 031c 	add.w	r3, r7, #28
 8000fba:	4619      	mov	r1, r3
 8000fbc:	4805      	ldr	r0, [pc, #20]	@ (8000fd4 <_ZL12MX_GPIO_Initv+0x154>)
 8000fbe:	f001 fb67 	bl	8002690 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000fc2:	bf00      	nop
 8000fc4:	3730      	adds	r7, #48	@ 0x30
 8000fc6:	46bd      	mov	sp, r7
 8000fc8:	bd80      	pop	{r7, pc}
 8000fca:	bf00      	nop
 8000fcc:	40023800 	.word	0x40023800
 8000fd0:	40020400 	.word	0x40020400
 8000fd4:	40021800 	.word	0x40021800
 8000fd8:	40020800 	.word	0x40020800

08000fdc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000fe0:	b672      	cpsid	i
}
 8000fe2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000fe4:	bf00      	nop
 8000fe6:	e7fd      	b.n	8000fe4 <Error_Handler+0x8>

08000fe8 <_ZSt5roundImEN9__gnu_cxx11__enable_ifIXsrSt12__is_integerIT_E7__valueEdE6__typeES3_>:

#ifndef __CORRECT_ISO_CPP11_MATH_H_PROTO_INT
  template<typename _Tp>
    constexpr typename __gnu_cxx::__enable_if<__is_integer<_Tp>::__value, 
                                              double>::__type
    round(_Tp __x)
 8000fe8:	b580      	push	{r7, lr}
 8000fea:	b082      	sub	sp, #8
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
    { return __builtin_round(__x); }
 8000ff0:	6878      	ldr	r0, [r7, #4]
 8000ff2:	f7ff fa97 	bl	8000524 <__aeabi_ui2d>
 8000ff6:	4602      	mov	r2, r0
 8000ff8:	460b      	mov	r3, r1
 8000ffa:	ec43 2b17 	vmov	d7, r2, r3
 8000ffe:	eeb0 0a47 	vmov.f32	s0, s14
 8001002:	eef0 0a67 	vmov.f32	s1, s15
 8001006:	3708      	adds	r7, #8
 8001008:	46bd      	mov	sp, r7
 800100a:	bd80      	pop	{r7, pc}

0800100c <_Z41__static_initialization_and_destruction_0v>:
  {
  }
  /* USER CODE END Error_Handler_Debug */
}
 800100c:	b580      	push	{r7, lr}
 800100e:	af00      	add	r7, sp, #0
LEDArray bar(GPIOB,pins,10);
 8001010:	230a      	movs	r3, #10
 8001012:	4a03      	ldr	r2, [pc, #12]	@ (8001020 <_Z41__static_initialization_and_destruction_0v+0x14>)
 8001014:	4903      	ldr	r1, [pc, #12]	@ (8001024 <_Z41__static_initialization_and_destruction_0v+0x18>)
 8001016:	4804      	ldr	r0, [pc, #16]	@ (8001028 <_Z41__static_initialization_and_destruction_0v+0x1c>)
 8001018:	f7ff fcbc 	bl	8000994 <_ZN8LEDArrayC1EP12GPIO_TypeDefPth>
}
 800101c:	bf00      	nop
 800101e:	bd80      	pop	{r7, pc}
 8001020:	20000000 	.word	0x20000000
 8001024:	40020400 	.word	0x40020400
 8001028:	20000090 	.word	0x20000090

0800102c <_Z41__static_initialization_and_destruction_1v>:
 800102c:	b580      	push	{r7, lr}
 800102e:	af00      	add	r7, sp, #0
LEDArray bar(GPIOB,pins,10);
 8001030:	4802      	ldr	r0, [pc, #8]	@ (800103c <_Z41__static_initialization_and_destruction_1v+0x10>)
 8001032:	f7ff fd1d 	bl	8000a70 <_ZN8LEDArrayD1Ev>
}
 8001036:	bf00      	nop
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	20000090 	.word	0x20000090

08001040 <_GLOBAL__sub_I_value>:
 8001040:	b580      	push	{r7, lr}
 8001042:	af00      	add	r7, sp, #0
 8001044:	f7ff ffe2 	bl	800100c <_Z41__static_initialization_and_destruction_0v>
 8001048:	bd80      	pop	{r7, pc}

0800104a <_GLOBAL__sub_D_value>:
 800104a:	b580      	push	{r7, lr}
 800104c:	af00      	add	r7, sp, #0
 800104e:	f7ff ffed 	bl	800102c <_Z41__static_initialization_and_destruction_1v>
 8001052:	bd80      	pop	{r7, pc}

08001054 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001054:	b480      	push	{r7}
 8001056:	b083      	sub	sp, #12
 8001058:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800105a:	2300      	movs	r3, #0
 800105c:	607b      	str	r3, [r7, #4]
 800105e:	4b10      	ldr	r3, [pc, #64]	@ (80010a0 <HAL_MspInit+0x4c>)
 8001060:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001062:	4a0f      	ldr	r2, [pc, #60]	@ (80010a0 <HAL_MspInit+0x4c>)
 8001064:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001068:	6453      	str	r3, [r2, #68]	@ 0x44
 800106a:	4b0d      	ldr	r3, [pc, #52]	@ (80010a0 <HAL_MspInit+0x4c>)
 800106c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800106e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001072:	607b      	str	r3, [r7, #4]
 8001074:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001076:	2300      	movs	r3, #0
 8001078:	603b      	str	r3, [r7, #0]
 800107a:	4b09      	ldr	r3, [pc, #36]	@ (80010a0 <HAL_MspInit+0x4c>)
 800107c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800107e:	4a08      	ldr	r2, [pc, #32]	@ (80010a0 <HAL_MspInit+0x4c>)
 8001080:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001084:	6413      	str	r3, [r2, #64]	@ 0x40
 8001086:	4b06      	ldr	r3, [pc, #24]	@ (80010a0 <HAL_MspInit+0x4c>)
 8001088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800108a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800108e:	603b      	str	r3, [r7, #0]
 8001090:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001092:	bf00      	nop
 8001094:	370c      	adds	r7, #12
 8001096:	46bd      	mov	sp, r7
 8001098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109c:	4770      	bx	lr
 800109e:	bf00      	nop
 80010a0:	40023800 	.word	0x40023800

080010a4 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b08a      	sub	sp, #40	@ 0x28
 80010a8:	af00      	add	r7, sp, #0
 80010aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ac:	f107 0314 	add.w	r3, r7, #20
 80010b0:	2200      	movs	r2, #0
 80010b2:	601a      	str	r2, [r3, #0]
 80010b4:	605a      	str	r2, [r3, #4]
 80010b6:	609a      	str	r2, [r3, #8]
 80010b8:	60da      	str	r2, [r3, #12]
 80010ba:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	4a17      	ldr	r2, [pc, #92]	@ (8001120 <HAL_ADC_MspInit+0x7c>)
 80010c2:	4293      	cmp	r3, r2
 80010c4:	d127      	bne.n	8001116 <HAL_ADC_MspInit+0x72>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80010c6:	2300      	movs	r3, #0
 80010c8:	613b      	str	r3, [r7, #16]
 80010ca:	4b16      	ldr	r3, [pc, #88]	@ (8001124 <HAL_ADC_MspInit+0x80>)
 80010cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010ce:	4a15      	ldr	r2, [pc, #84]	@ (8001124 <HAL_ADC_MspInit+0x80>)
 80010d0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80010d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80010d6:	4b13      	ldr	r3, [pc, #76]	@ (8001124 <HAL_ADC_MspInit+0x80>)
 80010d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80010de:	613b      	str	r3, [r7, #16]
 80010e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010e2:	2300      	movs	r3, #0
 80010e4:	60fb      	str	r3, [r7, #12]
 80010e6:	4b0f      	ldr	r3, [pc, #60]	@ (8001124 <HAL_ADC_MspInit+0x80>)
 80010e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010ea:	4a0e      	ldr	r2, [pc, #56]	@ (8001124 <HAL_ADC_MspInit+0x80>)
 80010ec:	f043 0301 	orr.w	r3, r3, #1
 80010f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80010f2:	4b0c      	ldr	r3, [pc, #48]	@ (8001124 <HAL_ADC_MspInit+0x80>)
 80010f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80010f6:	f003 0301 	and.w	r3, r3, #1
 80010fa:	60fb      	str	r3, [r7, #12]
 80010fc:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80010fe:	2308      	movs	r3, #8
 8001100:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001102:	2303      	movs	r3, #3
 8001104:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001106:	2300      	movs	r3, #0
 8001108:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800110a:	f107 0314 	add.w	r3, r7, #20
 800110e:	4619      	mov	r1, r3
 8001110:	4805      	ldr	r0, [pc, #20]	@ (8001128 <HAL_ADC_MspInit+0x84>)
 8001112:	f001 fabd 	bl	8002690 <HAL_GPIO_Init>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001116:	bf00      	nop
 8001118:	3728      	adds	r7, #40	@ 0x28
 800111a:	46bd      	mov	sp, r7
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	40012000 	.word	0x40012000
 8001124:	40023800 	.word	0x40023800
 8001128:	40020000 	.word	0x40020000

0800112c <HAL_ETH_MspInit>:
  * This function configures the hardware resources used in this example
  * @param heth: ETH handle pointer
  * @retval None
  */
void HAL_ETH_MspInit(ETH_HandleTypeDef* heth)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b08e      	sub	sp, #56	@ 0x38
 8001130:	af00      	add	r7, sp, #0
 8001132:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001134:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001138:	2200      	movs	r2, #0
 800113a:	601a      	str	r2, [r3, #0]
 800113c:	605a      	str	r2, [r3, #4]
 800113e:	609a      	str	r2, [r3, #8]
 8001140:	60da      	str	r2, [r3, #12]
 8001142:	611a      	str	r2, [r3, #16]
  if(heth->Instance==ETH)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	4a55      	ldr	r2, [pc, #340]	@ (80012a0 <HAL_ETH_MspInit+0x174>)
 800114a:	4293      	cmp	r3, r2
 800114c:	f040 80a4 	bne.w	8001298 <HAL_ETH_MspInit+0x16c>
  {
    /* USER CODE BEGIN ETH_MspInit 0 */

    /* USER CODE END ETH_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ETH_CLK_ENABLE();
 8001150:	2300      	movs	r3, #0
 8001152:	623b      	str	r3, [r7, #32]
 8001154:	4b53      	ldr	r3, [pc, #332]	@ (80012a4 <HAL_ETH_MspInit+0x178>)
 8001156:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001158:	4a52      	ldr	r2, [pc, #328]	@ (80012a4 <HAL_ETH_MspInit+0x178>)
 800115a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800115e:	6313      	str	r3, [r2, #48]	@ 0x30
 8001160:	4b50      	ldr	r3, [pc, #320]	@ (80012a4 <HAL_ETH_MspInit+0x178>)
 8001162:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001164:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001168:	623b      	str	r3, [r7, #32]
 800116a:	6a3b      	ldr	r3, [r7, #32]
 800116c:	2300      	movs	r3, #0
 800116e:	61fb      	str	r3, [r7, #28]
 8001170:	4b4c      	ldr	r3, [pc, #304]	@ (80012a4 <HAL_ETH_MspInit+0x178>)
 8001172:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001174:	4a4b      	ldr	r2, [pc, #300]	@ (80012a4 <HAL_ETH_MspInit+0x178>)
 8001176:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800117a:	6313      	str	r3, [r2, #48]	@ 0x30
 800117c:	4b49      	ldr	r3, [pc, #292]	@ (80012a4 <HAL_ETH_MspInit+0x178>)
 800117e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001180:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001184:	61fb      	str	r3, [r7, #28]
 8001186:	69fb      	ldr	r3, [r7, #28]
 8001188:	2300      	movs	r3, #0
 800118a:	61bb      	str	r3, [r7, #24]
 800118c:	4b45      	ldr	r3, [pc, #276]	@ (80012a4 <HAL_ETH_MspInit+0x178>)
 800118e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001190:	4a44      	ldr	r2, [pc, #272]	@ (80012a4 <HAL_ETH_MspInit+0x178>)
 8001192:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8001196:	6313      	str	r3, [r2, #48]	@ 0x30
 8001198:	4b42      	ldr	r3, [pc, #264]	@ (80012a4 <HAL_ETH_MspInit+0x178>)
 800119a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800119c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80011a0:	61bb      	str	r3, [r7, #24]
 80011a2:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80011a4:	2300      	movs	r3, #0
 80011a6:	617b      	str	r3, [r7, #20]
 80011a8:	4b3e      	ldr	r3, [pc, #248]	@ (80012a4 <HAL_ETH_MspInit+0x178>)
 80011aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ac:	4a3d      	ldr	r2, [pc, #244]	@ (80012a4 <HAL_ETH_MspInit+0x178>)
 80011ae:	f043 0304 	orr.w	r3, r3, #4
 80011b2:	6313      	str	r3, [r2, #48]	@ 0x30
 80011b4:	4b3b      	ldr	r3, [pc, #236]	@ (80012a4 <HAL_ETH_MspInit+0x178>)
 80011b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011b8:	f003 0304 	and.w	r3, r3, #4
 80011bc:	617b      	str	r3, [r7, #20]
 80011be:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011c0:	2300      	movs	r3, #0
 80011c2:	613b      	str	r3, [r7, #16]
 80011c4:	4b37      	ldr	r3, [pc, #220]	@ (80012a4 <HAL_ETH_MspInit+0x178>)
 80011c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011c8:	4a36      	ldr	r2, [pc, #216]	@ (80012a4 <HAL_ETH_MspInit+0x178>)
 80011ca:	f043 0301 	orr.w	r3, r3, #1
 80011ce:	6313      	str	r3, [r2, #48]	@ 0x30
 80011d0:	4b34      	ldr	r3, [pc, #208]	@ (80012a4 <HAL_ETH_MspInit+0x178>)
 80011d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011d4:	f003 0301 	and.w	r3, r3, #1
 80011d8:	613b      	str	r3, [r7, #16]
 80011da:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011dc:	2300      	movs	r3, #0
 80011de:	60fb      	str	r3, [r7, #12]
 80011e0:	4b30      	ldr	r3, [pc, #192]	@ (80012a4 <HAL_ETH_MspInit+0x178>)
 80011e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011e4:	4a2f      	ldr	r2, [pc, #188]	@ (80012a4 <HAL_ETH_MspInit+0x178>)
 80011e6:	f043 0302 	orr.w	r3, r3, #2
 80011ea:	6313      	str	r3, [r2, #48]	@ 0x30
 80011ec:	4b2d      	ldr	r3, [pc, #180]	@ (80012a4 <HAL_ETH_MspInit+0x178>)
 80011ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011f0:	f003 0302 	and.w	r3, r3, #2
 80011f4:	60fb      	str	r3, [r7, #12]
 80011f6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 80011f8:	2300      	movs	r3, #0
 80011fa:	60bb      	str	r3, [r7, #8]
 80011fc:	4b29      	ldr	r3, [pc, #164]	@ (80012a4 <HAL_ETH_MspInit+0x178>)
 80011fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001200:	4a28      	ldr	r2, [pc, #160]	@ (80012a4 <HAL_ETH_MspInit+0x178>)
 8001202:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001206:	6313      	str	r3, [r2, #48]	@ 0x30
 8001208:	4b26      	ldr	r3, [pc, #152]	@ (80012a4 <HAL_ETH_MspInit+0x178>)
 800120a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800120c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001210:	60bb      	str	r3, [r7, #8]
 8001212:	68bb      	ldr	r3, [r7, #8]
    PC5     ------> ETH_RXD1
    PB13     ------> ETH_TXD1
    PG11     ------> ETH_TX_EN
    PG13     ------> ETH_TXD0
    */
    GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8001214:	2332      	movs	r3, #50	@ 0x32
 8001216:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001218:	2302      	movs	r3, #2
 800121a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121c:	2300      	movs	r3, #0
 800121e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001220:	2303      	movs	r3, #3
 8001222:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001224:	230b      	movs	r3, #11
 8001226:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001228:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800122c:	4619      	mov	r1, r3
 800122e:	481e      	ldr	r0, [pc, #120]	@ (80012a8 <HAL_ETH_MspInit+0x17c>)
 8001230:	f001 fa2e 	bl	8002690 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8001234:	2386      	movs	r3, #134	@ 0x86
 8001236:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001238:	2302      	movs	r3, #2
 800123a:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800123c:	2300      	movs	r3, #0
 800123e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001240:	2303      	movs	r3, #3
 8001242:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001244:	230b      	movs	r3, #11
 8001246:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001248:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800124c:	4619      	mov	r1, r3
 800124e:	4817      	ldr	r0, [pc, #92]	@ (80012ac <HAL_ETH_MspInit+0x180>)
 8001250:	f001 fa1e 	bl	8002690 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8001254:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001258:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800125a:	2302      	movs	r3, #2
 800125c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125e:	2300      	movs	r3, #0
 8001260:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001262:	2303      	movs	r3, #3
 8001264:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001266:	230b      	movs	r3, #11
 8001268:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800126a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800126e:	4619      	mov	r1, r3
 8001270:	480f      	ldr	r0, [pc, #60]	@ (80012b0 <HAL_ETH_MspInit+0x184>)
 8001272:	f001 fa0d 	bl	8002690 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001276:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 800127a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800127c:	2302      	movs	r3, #2
 800127e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001280:	2300      	movs	r3, #0
 8001282:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001284:	2303      	movs	r3, #3
 8001286:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001288:	230b      	movs	r3, #11
 800128a:	637b      	str	r3, [r7, #52]	@ 0x34
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800128c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001290:	4619      	mov	r1, r3
 8001292:	4808      	ldr	r0, [pc, #32]	@ (80012b4 <HAL_ETH_MspInit+0x188>)
 8001294:	f001 f9fc 	bl	8002690 <HAL_GPIO_Init>

    /* USER CODE END ETH_MspInit 1 */

  }

}
 8001298:	bf00      	nop
 800129a:	3738      	adds	r7, #56	@ 0x38
 800129c:	46bd      	mov	sp, r7
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	40028000 	.word	0x40028000
 80012a4:	40023800 	.word	0x40023800
 80012a8:	40020800 	.word	0x40020800
 80012ac:	40020000 	.word	0x40020000
 80012b0:	40020400 	.word	0x40020400
 80012b4:	40021800 	.word	0x40021800

080012b8 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80012b8:	b580      	push	{r7, lr}
 80012ba:	b08a      	sub	sp, #40	@ 0x28
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012c0:	f107 0314 	add.w	r3, r7, #20
 80012c4:	2200      	movs	r2, #0
 80012c6:	601a      	str	r2, [r3, #0]
 80012c8:	605a      	str	r2, [r3, #4]
 80012ca:	609a      	str	r2, [r3, #8]
 80012cc:	60da      	str	r2, [r3, #12]
 80012ce:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	4a19      	ldr	r2, [pc, #100]	@ (800133c <HAL_UART_MspInit+0x84>)
 80012d6:	4293      	cmp	r3, r2
 80012d8:	d12c      	bne.n	8001334 <HAL_UART_MspInit+0x7c>
  {
    /* USER CODE BEGIN USART3_MspInit 0 */

    /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 80012da:	2300      	movs	r3, #0
 80012dc:	613b      	str	r3, [r7, #16]
 80012de:	4b18      	ldr	r3, [pc, #96]	@ (8001340 <HAL_UART_MspInit+0x88>)
 80012e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012e2:	4a17      	ldr	r2, [pc, #92]	@ (8001340 <HAL_UART_MspInit+0x88>)
 80012e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80012e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80012ea:	4b15      	ldr	r3, [pc, #84]	@ (8001340 <HAL_UART_MspInit+0x88>)
 80012ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80012f2:	613b      	str	r3, [r7, #16]
 80012f4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 80012f6:	2300      	movs	r3, #0
 80012f8:	60fb      	str	r3, [r7, #12]
 80012fa:	4b11      	ldr	r3, [pc, #68]	@ (8001340 <HAL_UART_MspInit+0x88>)
 80012fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80012fe:	4a10      	ldr	r2, [pc, #64]	@ (8001340 <HAL_UART_MspInit+0x88>)
 8001300:	f043 0308 	orr.w	r3, r3, #8
 8001304:	6313      	str	r3, [r2, #48]	@ 0x30
 8001306:	4b0e      	ldr	r3, [pc, #56]	@ (8001340 <HAL_UART_MspInit+0x88>)
 8001308:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800130a:	f003 0308 	and.w	r3, r3, #8
 800130e:	60fb      	str	r3, [r7, #12]
 8001310:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8001312:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001316:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001318:	2302      	movs	r3, #2
 800131a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800131c:	2300      	movs	r3, #0
 800131e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001320:	2303      	movs	r3, #3
 8001322:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001324:	2307      	movs	r3, #7
 8001326:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001328:	f107 0314 	add.w	r3, r7, #20
 800132c:	4619      	mov	r1, r3
 800132e:	4805      	ldr	r0, [pc, #20]	@ (8001344 <HAL_UART_MspInit+0x8c>)
 8001330:	f001 f9ae 	bl	8002690 <HAL_GPIO_Init>

    /* USER CODE END USART3_MspInit 1 */

  }

}
 8001334:	bf00      	nop
 8001336:	3728      	adds	r7, #40	@ 0x28
 8001338:	46bd      	mov	sp, r7
 800133a:	bd80      	pop	{r7, pc}
 800133c:	40004800 	.word	0x40004800
 8001340:	40023800 	.word	0x40023800
 8001344:	40020c00 	.word	0x40020c00

08001348 <HAL_PCD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hpcd: PCD handle pointer
  * @retval None
  */
void HAL_PCD_MspInit(PCD_HandleTypeDef* hpcd)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b08a      	sub	sp, #40	@ 0x28
 800134c:	af00      	add	r7, sp, #0
 800134e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001350:	f107 0314 	add.w	r3, r7, #20
 8001354:	2200      	movs	r2, #0
 8001356:	601a      	str	r2, [r3, #0]
 8001358:	605a      	str	r2, [r3, #4]
 800135a:	609a      	str	r2, [r3, #8]
 800135c:	60da      	str	r2, [r3, #12]
 800135e:	611a      	str	r2, [r3, #16]
  if(hpcd->Instance==USB_OTG_FS)
 8001360:	687b      	ldr	r3, [r7, #4]
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8001368:	d13f      	bne.n	80013ea <HAL_PCD_MspInit+0xa2>
  {
    /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

    /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800136a:	2300      	movs	r3, #0
 800136c:	613b      	str	r3, [r7, #16]
 800136e:	4b21      	ldr	r3, [pc, #132]	@ (80013f4 <HAL_PCD_MspInit+0xac>)
 8001370:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001372:	4a20      	ldr	r2, [pc, #128]	@ (80013f4 <HAL_PCD_MspInit+0xac>)
 8001374:	f043 0301 	orr.w	r3, r3, #1
 8001378:	6313      	str	r3, [r2, #48]	@ 0x30
 800137a:	4b1e      	ldr	r3, [pc, #120]	@ (80013f4 <HAL_PCD_MspInit+0xac>)
 800137c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800137e:	f003 0301 	and.w	r3, r3, #1
 8001382:	613b      	str	r3, [r7, #16]
 8001384:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001386:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 800138a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800138c:	2302      	movs	r3, #2
 800138e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001390:	2300      	movs	r3, #0
 8001392:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001394:	2303      	movs	r3, #3
 8001396:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8001398:	230a      	movs	r3, #10
 800139a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800139c:	f107 0314 	add.w	r3, r7, #20
 80013a0:	4619      	mov	r1, r3
 80013a2:	4815      	ldr	r0, [pc, #84]	@ (80013f8 <HAL_PCD_MspInit+0xb0>)
 80013a4:	f001 f974 	bl	8002690 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 80013a8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80013ac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013ae:	2300      	movs	r3, #0
 80013b0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013b2:	2300      	movs	r3, #0
 80013b4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 80013b6:	f107 0314 	add.w	r3, r7, #20
 80013ba:	4619      	mov	r1, r3
 80013bc:	480e      	ldr	r0, [pc, #56]	@ (80013f8 <HAL_PCD_MspInit+0xb0>)
 80013be:	f001 f967 	bl	8002690 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 80013c2:	4b0c      	ldr	r3, [pc, #48]	@ (80013f4 <HAL_PCD_MspInit+0xac>)
 80013c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013c6:	4a0b      	ldr	r2, [pc, #44]	@ (80013f4 <HAL_PCD_MspInit+0xac>)
 80013c8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80013cc:	6353      	str	r3, [r2, #52]	@ 0x34
 80013ce:	2300      	movs	r3, #0
 80013d0:	60fb      	str	r3, [r7, #12]
 80013d2:	4b08      	ldr	r3, [pc, #32]	@ (80013f4 <HAL_PCD_MspInit+0xac>)
 80013d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013d6:	4a07      	ldr	r2, [pc, #28]	@ (80013f4 <HAL_PCD_MspInit+0xac>)
 80013d8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80013dc:	6453      	str	r3, [r2, #68]	@ 0x44
 80013de:	4b05      	ldr	r3, [pc, #20]	@ (80013f4 <HAL_PCD_MspInit+0xac>)
 80013e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013e2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80013e6:	60fb      	str	r3, [r7, #12]
 80013e8:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END USB_OTG_FS_MspInit 1 */

  }

}
 80013ea:	bf00      	nop
 80013ec:	3728      	adds	r7, #40	@ 0x28
 80013ee:	46bd      	mov	sp, r7
 80013f0:	bd80      	pop	{r7, pc}
 80013f2:	bf00      	nop
 80013f4:	40023800 	.word	0x40023800
 80013f8:	40020000 	.word	0x40020000

080013fc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80013fc:	b480      	push	{r7}
 80013fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001400:	bf00      	nop
 8001402:	e7fd      	b.n	8001400 <NMI_Handler+0x4>

08001404 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001408:	bf00      	nop
 800140a:	e7fd      	b.n	8001408 <HardFault_Handler+0x4>

0800140c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800140c:	b480      	push	{r7}
 800140e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001410:	bf00      	nop
 8001412:	e7fd      	b.n	8001410 <MemManage_Handler+0x4>

08001414 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001414:	b480      	push	{r7}
 8001416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001418:	bf00      	nop
 800141a:	e7fd      	b.n	8001418 <BusFault_Handler+0x4>

0800141c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800141c:	b480      	push	{r7}
 800141e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001420:	bf00      	nop
 8001422:	e7fd      	b.n	8001420 <UsageFault_Handler+0x4>

08001424 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001424:	b480      	push	{r7}
 8001426:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001428:	bf00      	nop
 800142a:	46bd      	mov	sp, r7
 800142c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001430:	4770      	bx	lr

08001432 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001432:	b480      	push	{r7}
 8001434:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001436:	bf00      	nop
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr

08001440 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001440:	b480      	push	{r7}
 8001442:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001444:	bf00      	nop
 8001446:	46bd      	mov	sp, r7
 8001448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800144c:	4770      	bx	lr

0800144e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800144e:	b580      	push	{r7, lr}
 8001450:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001452:	f000 f8c7 	bl	80015e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001456:	bf00      	nop
 8001458:	bd80      	pop	{r7, pc}
	...

0800145c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b086      	sub	sp, #24
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001464:	4a14      	ldr	r2, [pc, #80]	@ (80014b8 <_sbrk+0x5c>)
 8001466:	4b15      	ldr	r3, [pc, #84]	@ (80014bc <_sbrk+0x60>)
 8001468:	1ad3      	subs	r3, r2, r3
 800146a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800146c:	697b      	ldr	r3, [r7, #20]
 800146e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001470:	4b13      	ldr	r3, [pc, #76]	@ (80014c0 <_sbrk+0x64>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	2b00      	cmp	r3, #0
 8001476:	d102      	bne.n	800147e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001478:	4b11      	ldr	r3, [pc, #68]	@ (80014c0 <_sbrk+0x64>)
 800147a:	4a12      	ldr	r2, [pc, #72]	@ (80014c4 <_sbrk+0x68>)
 800147c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800147e:	4b10      	ldr	r3, [pc, #64]	@ (80014c0 <_sbrk+0x64>)
 8001480:	681a      	ldr	r2, [r3, #0]
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	4413      	add	r3, r2
 8001486:	693a      	ldr	r2, [r7, #16]
 8001488:	429a      	cmp	r2, r3
 800148a:	d207      	bcs.n	800149c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800148c:	f003 f872 	bl	8004574 <__errno>
 8001490:	4603      	mov	r3, r0
 8001492:	220c      	movs	r2, #12
 8001494:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001496:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800149a:	e009      	b.n	80014b0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800149c:	4b08      	ldr	r3, [pc, #32]	@ (80014c0 <_sbrk+0x64>)
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80014a2:	4b07      	ldr	r3, [pc, #28]	@ (80014c0 <_sbrk+0x64>)
 80014a4:	681a      	ldr	r2, [r3, #0]
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	4413      	add	r3, r2
 80014aa:	4a05      	ldr	r2, [pc, #20]	@ (80014c0 <_sbrk+0x64>)
 80014ac:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80014ae:	68fb      	ldr	r3, [r7, #12]
}
 80014b0:	4618      	mov	r0, r3
 80014b2:	3718      	adds	r7, #24
 80014b4:	46bd      	mov	sp, r7
 80014b6:	bd80      	pop	{r7, pc}
 80014b8:	20030000 	.word	0x20030000
 80014bc:	00000400 	.word	0x00000400
 80014c0:	20000868 	.word	0x20000868
 80014c4:	200009b8 	.word	0x200009b8

080014c8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80014cc:	4b06      	ldr	r3, [pc, #24]	@ (80014e8 <SystemInit+0x20>)
 80014ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80014d2:	4a05      	ldr	r2, [pc, #20]	@ (80014e8 <SystemInit+0x20>)
 80014d4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80014d8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80014dc:	bf00      	nop
 80014de:	46bd      	mov	sp, r7
 80014e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e4:	4770      	bx	lr
 80014e6:	bf00      	nop
 80014e8:	e000ed00 	.word	0xe000ed00

080014ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80014ec:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001524 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80014f0:	f7ff ffea 	bl	80014c8 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80014f4:	480c      	ldr	r0, [pc, #48]	@ (8001528 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80014f6:	490d      	ldr	r1, [pc, #52]	@ (800152c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80014f8:	4a0d      	ldr	r2, [pc, #52]	@ (8001530 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80014fa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014fc:	e002      	b.n	8001504 <LoopCopyDataInit>

080014fe <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014fe:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001500:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001502:	3304      	adds	r3, #4

08001504 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001504:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001506:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001508:	d3f9      	bcc.n	80014fe <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800150a:	4a0a      	ldr	r2, [pc, #40]	@ (8001534 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800150c:	4c0a      	ldr	r4, [pc, #40]	@ (8001538 <LoopFillZerobss+0x22>)
  movs r3, #0
 800150e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001510:	e001      	b.n	8001516 <LoopFillZerobss>

08001512 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001512:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001514:	3204      	adds	r2, #4

08001516 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001516:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001518:	d3fb      	bcc.n	8001512 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 800151a:	f003 f831 	bl	8004580 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800151e:	f7ff fafd 	bl	8000b1c <main>
  bx  lr    
 8001522:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001524:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8001528:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800152c:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8001530:	08004d8c 	.word	0x08004d8c
  ldr r2, =_sbss
 8001534:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8001538:	200009b8 	.word	0x200009b8

0800153c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800153c:	e7fe      	b.n	800153c <ADC_IRQHandler>
	...

08001540 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001540:	b580      	push	{r7, lr}
 8001542:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001544:	4b0e      	ldr	r3, [pc, #56]	@ (8001580 <HAL_Init+0x40>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4a0d      	ldr	r2, [pc, #52]	@ (8001580 <HAL_Init+0x40>)
 800154a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800154e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001550:	4b0b      	ldr	r3, [pc, #44]	@ (8001580 <HAL_Init+0x40>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	4a0a      	ldr	r2, [pc, #40]	@ (8001580 <HAL_Init+0x40>)
 8001556:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800155a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800155c:	4b08      	ldr	r3, [pc, #32]	@ (8001580 <HAL_Init+0x40>)
 800155e:	681b      	ldr	r3, [r3, #0]
 8001560:	4a07      	ldr	r2, [pc, #28]	@ (8001580 <HAL_Init+0x40>)
 8001562:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001566:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001568:	2003      	movs	r0, #3
 800156a:	f000 fd0d 	bl	8001f88 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800156e:	2000      	movs	r0, #0
 8001570:	f000 f808 	bl	8001584 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001574:	f7ff fd6e 	bl	8001054 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001578:	2300      	movs	r3, #0
}
 800157a:	4618      	mov	r0, r3
 800157c:	bd80      	pop	{r7, pc}
 800157e:	bf00      	nop
 8001580:	40023c00 	.word	0x40023c00

08001584 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b082      	sub	sp, #8
 8001588:	af00      	add	r7, sp, #0
 800158a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800158c:	4b12      	ldr	r3, [pc, #72]	@ (80015d8 <HAL_InitTick+0x54>)
 800158e:	681a      	ldr	r2, [r3, #0]
 8001590:	4b12      	ldr	r3, [pc, #72]	@ (80015dc <HAL_InitTick+0x58>)
 8001592:	781b      	ldrb	r3, [r3, #0]
 8001594:	4619      	mov	r1, r3
 8001596:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800159a:	fbb3 f3f1 	udiv	r3, r3, r1
 800159e:	fbb2 f3f3 	udiv	r3, r2, r3
 80015a2:	4618      	mov	r0, r3
 80015a4:	f000 fd17 	bl	8001fd6 <HAL_SYSTICK_Config>
 80015a8:	4603      	mov	r3, r0
 80015aa:	2b00      	cmp	r3, #0
 80015ac:	d001      	beq.n	80015b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80015ae:	2301      	movs	r3, #1
 80015b0:	e00e      	b.n	80015d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	2b0f      	cmp	r3, #15
 80015b6:	d80a      	bhi.n	80015ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80015b8:	2200      	movs	r2, #0
 80015ba:	6879      	ldr	r1, [r7, #4]
 80015bc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80015c0:	f000 fced 	bl	8001f9e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80015c4:	4a06      	ldr	r2, [pc, #24]	@ (80015e0 <HAL_InitTick+0x5c>)
 80015c6:	687b      	ldr	r3, [r7, #4]
 80015c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80015ca:	2300      	movs	r3, #0
 80015cc:	e000      	b.n	80015d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80015ce:	2301      	movs	r3, #1
}
 80015d0:	4618      	mov	r0, r3
 80015d2:	3708      	adds	r7, #8
 80015d4:	46bd      	mov	sp, r7
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	20000014 	.word	0x20000014
 80015dc:	2000001c 	.word	0x2000001c
 80015e0:	20000018 	.word	0x20000018

080015e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80015e8:	4b06      	ldr	r3, [pc, #24]	@ (8001604 <HAL_IncTick+0x20>)
 80015ea:	781b      	ldrb	r3, [r3, #0]
 80015ec:	461a      	mov	r2, r3
 80015ee:	4b06      	ldr	r3, [pc, #24]	@ (8001608 <HAL_IncTick+0x24>)
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	4413      	add	r3, r2
 80015f4:	4a04      	ldr	r2, [pc, #16]	@ (8001608 <HAL_IncTick+0x24>)
 80015f6:	6013      	str	r3, [r2, #0]
}
 80015f8:	bf00      	nop
 80015fa:	46bd      	mov	sp, r7
 80015fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001600:	4770      	bx	lr
 8001602:	bf00      	nop
 8001604:	2000001c 	.word	0x2000001c
 8001608:	2000086c 	.word	0x2000086c

0800160c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800160c:	b480      	push	{r7}
 800160e:	af00      	add	r7, sp, #0
  return uwTick;
 8001610:	4b03      	ldr	r3, [pc, #12]	@ (8001620 <HAL_GetTick+0x14>)
 8001612:	681b      	ldr	r3, [r3, #0]
}
 8001614:	4618      	mov	r0, r3
 8001616:	46bd      	mov	sp, r7
 8001618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161c:	4770      	bx	lr
 800161e:	bf00      	nop
 8001620:	2000086c 	.word	0x2000086c

08001624 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001624:	b580      	push	{r7, lr}
 8001626:	b084      	sub	sp, #16
 8001628:	af00      	add	r7, sp, #0
 800162a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800162c:	f7ff ffee 	bl	800160c <HAL_GetTick>
 8001630:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800163c:	d005      	beq.n	800164a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800163e:	4b0a      	ldr	r3, [pc, #40]	@ (8001668 <HAL_Delay+0x44>)
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	461a      	mov	r2, r3
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	4413      	add	r3, r2
 8001648:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800164a:	bf00      	nop
 800164c:	f7ff ffde 	bl	800160c <HAL_GetTick>
 8001650:	4602      	mov	r2, r0
 8001652:	68bb      	ldr	r3, [r7, #8]
 8001654:	1ad3      	subs	r3, r2, r3
 8001656:	68fa      	ldr	r2, [r7, #12]
 8001658:	429a      	cmp	r2, r3
 800165a:	d8f7      	bhi.n	800164c <HAL_Delay+0x28>
  {
  }
}
 800165c:	bf00      	nop
 800165e:	bf00      	nop
 8001660:	3710      	adds	r7, #16
 8001662:	46bd      	mov	sp, r7
 8001664:	bd80      	pop	{r7, pc}
 8001666:	bf00      	nop
 8001668:	2000001c 	.word	0x2000001c

0800166c <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800166c:	b580      	push	{r7, lr}
 800166e:	b084      	sub	sp, #16
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001674:	2300      	movs	r3, #0
 8001676:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d101      	bne.n	8001682 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800167e:	2301      	movs	r3, #1
 8001680:	e033      	b.n	80016ea <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001686:	2b00      	cmp	r3, #0
 8001688:	d109      	bne.n	800169e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800168a:	6878      	ldr	r0, [r7, #4]
 800168c:	f7ff fd0a 	bl	80010a4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	2200      	movs	r2, #0
 8001694:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	2200      	movs	r2, #0
 800169a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016a2:	f003 0310 	and.w	r3, r3, #16
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d118      	bne.n	80016dc <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ae:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80016b2:	f023 0302 	bic.w	r3, r3, #2
 80016b6:	f043 0202 	orr.w	r2, r3, #2
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80016be:	6878      	ldr	r0, [r7, #4]
 80016c0:	f000 fab4 	bl	8001c2c <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	2200      	movs	r2, #0
 80016c8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016ce:	f023 0303 	bic.w	r3, r3, #3
 80016d2:	f043 0201 	orr.w	r2, r3, #1
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	641a      	str	r2, [r3, #64]	@ 0x40
 80016da:	e001      	b.n	80016e0 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80016dc:	2301      	movs	r3, #1
 80016de:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	2200      	movs	r2, #0
 80016e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80016e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80016ea:	4618      	mov	r0, r3
 80016ec:	3710      	adds	r7, #16
 80016ee:	46bd      	mov	sp, r7
 80016f0:	bd80      	pop	{r7, pc}
	...

080016f4 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b085      	sub	sp, #20
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 80016fc:	2300      	movs	r3, #0
 80016fe:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001706:	2b01      	cmp	r3, #1
 8001708:	d101      	bne.n	800170e <HAL_ADC_Start+0x1a>
 800170a:	2302      	movs	r3, #2
 800170c:	e0b2      	b.n	8001874 <HAL_ADC_Start+0x180>
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	2201      	movs	r2, #1
 8001712:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	689b      	ldr	r3, [r3, #8]
 800171c:	f003 0301 	and.w	r3, r3, #1
 8001720:	2b01      	cmp	r3, #1
 8001722:	d018      	beq.n	8001756 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	689a      	ldr	r2, [r3, #8]
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f042 0201 	orr.w	r2, r2, #1
 8001732:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8001734:	4b52      	ldr	r3, [pc, #328]	@ (8001880 <HAL_ADC_Start+0x18c>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4a52      	ldr	r2, [pc, #328]	@ (8001884 <HAL_ADC_Start+0x190>)
 800173a:	fba2 2303 	umull	r2, r3, r2, r3
 800173e:	0c9a      	lsrs	r2, r3, #18
 8001740:	4613      	mov	r3, r2
 8001742:	005b      	lsls	r3, r3, #1
 8001744:	4413      	add	r3, r2
 8001746:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001748:	e002      	b.n	8001750 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800174a:	68bb      	ldr	r3, [r7, #8]
 800174c:	3b01      	subs	r3, #1
 800174e:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8001750:	68bb      	ldr	r3, [r7, #8]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d1f9      	bne.n	800174a <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	689b      	ldr	r3, [r3, #8]
 800175c:	f003 0301 	and.w	r3, r3, #1
 8001760:	2b01      	cmp	r3, #1
 8001762:	d17a      	bne.n	800185a <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001768:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800176c:	f023 0301 	bic.w	r3, r3, #1
 8001770:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8001774:	687b      	ldr	r3, [r7, #4]
 8001776:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	685b      	ldr	r3, [r3, #4]
 800177e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001782:	2b00      	cmp	r3, #0
 8001784:	d007      	beq.n	8001796 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800178a:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 800178e:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800179a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800179e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80017a2:	d106      	bne.n	80017b2 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80017a8:	f023 0206 	bic.w	r2, r3, #6
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	645a      	str	r2, [r3, #68]	@ 0x44
 80017b0:	e002      	b.n	80017b8 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80017b2:	687b      	ldr	r3, [r7, #4]
 80017b4:	2200      	movs	r2, #0
 80017b6:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	2200      	movs	r2, #0
 80017bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80017c0:	4b31      	ldr	r3, [pc, #196]	@ (8001888 <HAL_ADC_Start+0x194>)
 80017c2:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	681b      	ldr	r3, [r3, #0]
 80017c8:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 80017cc:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	685b      	ldr	r3, [r3, #4]
 80017d2:	f003 031f 	and.w	r3, r3, #31
 80017d6:	2b00      	cmp	r3, #0
 80017d8:	d12a      	bne.n	8001830 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	4a2b      	ldr	r2, [pc, #172]	@ (800188c <HAL_ADC_Start+0x198>)
 80017e0:	4293      	cmp	r3, r2
 80017e2:	d015      	beq.n	8001810 <HAL_ADC_Start+0x11c>
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	4a29      	ldr	r2, [pc, #164]	@ (8001890 <HAL_ADC_Start+0x19c>)
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d105      	bne.n	80017fa <HAL_ADC_Start+0x106>
 80017ee:	4b26      	ldr	r3, [pc, #152]	@ (8001888 <HAL_ADC_Start+0x194>)
 80017f0:	685b      	ldr	r3, [r3, #4]
 80017f2:	f003 031f 	and.w	r3, r3, #31
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d00a      	beq.n	8001810 <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4a25      	ldr	r2, [pc, #148]	@ (8001894 <HAL_ADC_Start+0x1a0>)
 8001800:	4293      	cmp	r3, r2
 8001802:	d136      	bne.n	8001872 <HAL_ADC_Start+0x17e>
 8001804:	4b20      	ldr	r3, [pc, #128]	@ (8001888 <HAL_ADC_Start+0x194>)
 8001806:	685b      	ldr	r3, [r3, #4]
 8001808:	f003 0310 	and.w	r3, r3, #16
 800180c:	2b00      	cmp	r3, #0
 800180e:	d130      	bne.n	8001872 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	689b      	ldr	r3, [r3, #8]
 8001816:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800181a:	2b00      	cmp	r3, #0
 800181c:	d129      	bne.n	8001872 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	681b      	ldr	r3, [r3, #0]
 8001822:	689a      	ldr	r2, [r3, #8]
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	681b      	ldr	r3, [r3, #0]
 8001828:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800182c:	609a      	str	r2, [r3, #8]
 800182e:	e020      	b.n	8001872 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4a15      	ldr	r2, [pc, #84]	@ (800188c <HAL_ADC_Start+0x198>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d11b      	bne.n	8001872 <HAL_ADC_Start+0x17e>
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	689b      	ldr	r3, [r3, #8]
 8001840:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001844:	2b00      	cmp	r3, #0
 8001846:	d114      	bne.n	8001872 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	689a      	ldr	r2, [r3, #8]
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001856:	609a      	str	r2, [r3, #8]
 8001858:	e00b      	b.n	8001872 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800185e:	f043 0210 	orr.w	r2, r3, #16
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800186a:	f043 0201 	orr.w	r2, r3, #1
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8001872:	2300      	movs	r3, #0
}
 8001874:	4618      	mov	r0, r3
 8001876:	3714      	adds	r7, #20
 8001878:	46bd      	mov	sp, r7
 800187a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187e:	4770      	bx	lr
 8001880:	20000014 	.word	0x20000014
 8001884:	431bde83 	.word	0x431bde83
 8001888:	40012300 	.word	0x40012300
 800188c:	40012000 	.word	0x40012000
 8001890:	40012100 	.word	0x40012100
 8001894:	40012200 	.word	0x40012200

08001898 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b084      	sub	sp, #16
 800189c:	af00      	add	r7, sp, #0
 800189e:	6078      	str	r0, [r7, #4]
 80018a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 80018a2:	2300      	movs	r3, #0
 80018a4:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	689b      	ldr	r3, [r3, #8]
 80018ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80018b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80018b4:	d113      	bne.n	80018de <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	689b      	ldr	r3, [r3, #8]
 80018bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80018c0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80018c4:	d10b      	bne.n	80018de <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80018ca:	f043 0220 	orr.w	r2, r3, #32
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	2200      	movs	r2, #0
 80018d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80018da:	2301      	movs	r3, #1
 80018dc:	e063      	b.n	80019a6 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 80018de:	f7ff fe95 	bl	800160c <HAL_GetTick>
 80018e2:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80018e4:	e021      	b.n	800192a <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80018ec:	d01d      	beq.n	800192a <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80018ee:	683b      	ldr	r3, [r7, #0]
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d007      	beq.n	8001904 <HAL_ADC_PollForConversion+0x6c>
 80018f4:	f7ff fe8a 	bl	800160c <HAL_GetTick>
 80018f8:	4602      	mov	r2, r0
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	1ad3      	subs	r3, r2, r3
 80018fe:	683a      	ldr	r2, [r7, #0]
 8001900:	429a      	cmp	r2, r3
 8001902:	d212      	bcs.n	800192a <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	f003 0302 	and.w	r3, r3, #2
 800190e:	2b02      	cmp	r3, #2
 8001910:	d00b      	beq.n	800192a <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001916:	f043 0204 	orr.w	r2, r3, #4
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	2200      	movs	r2, #0
 8001922:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8001926:	2303      	movs	r3, #3
 8001928:	e03d      	b.n	80019a6 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f003 0302 	and.w	r3, r3, #2
 8001934:	2b02      	cmp	r3, #2
 8001936:	d1d6      	bne.n	80018e6 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f06f 0212 	mvn.w	r2, #18
 8001940:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001946:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	689b      	ldr	r3, [r3, #8]
 8001954:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001958:	2b00      	cmp	r3, #0
 800195a:	d123      	bne.n	80019a4 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800195c:	687b      	ldr	r3, [r7, #4]
 800195e:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001960:	2b00      	cmp	r3, #0
 8001962:	d11f      	bne.n	80019a4 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800196a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800196e:	2b00      	cmp	r3, #0
 8001970:	d006      	beq.n	8001980 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	689b      	ldr	r3, [r3, #8]
 8001978:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800197c:	2b00      	cmp	r3, #0
 800197e:	d111      	bne.n	80019a4 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001984:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001990:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8001994:	2b00      	cmp	r3, #0
 8001996:	d105      	bne.n	80019a4 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800199c:	f043 0201 	orr.w	r2, r3, #1
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 80019a4:	2300      	movs	r3, #0
}
 80019a6:	4618      	mov	r0, r3
 80019a8:	3710      	adds	r7, #16
 80019aa:	46bd      	mov	sp, r7
 80019ac:	bd80      	pop	{r7, pc}

080019ae <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80019ae:	b480      	push	{r7}
 80019b0:	b083      	sub	sp, #12
 80019b2:	af00      	add	r7, sp, #0
 80019b4:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80019bc:	4618      	mov	r0, r3
 80019be:	370c      	adds	r7, #12
 80019c0:	46bd      	mov	sp, r7
 80019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c6:	4770      	bx	lr

080019c8 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80019c8:	b480      	push	{r7}
 80019ca:	b085      	sub	sp, #20
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
 80019d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80019d2:	2300      	movs	r3, #0
 80019d4:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80019dc:	2b01      	cmp	r3, #1
 80019de:	d101      	bne.n	80019e4 <HAL_ADC_ConfigChannel+0x1c>
 80019e0:	2302      	movs	r3, #2
 80019e2:	e113      	b.n	8001c0c <HAL_ADC_ConfigChannel+0x244>
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	2201      	movs	r2, #1
 80019e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80019ec:	683b      	ldr	r3, [r7, #0]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	2b09      	cmp	r3, #9
 80019f2:	d925      	bls.n	8001a40 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	68d9      	ldr	r1, [r3, #12]
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	b29b      	uxth	r3, r3
 8001a00:	461a      	mov	r2, r3
 8001a02:	4613      	mov	r3, r2
 8001a04:	005b      	lsls	r3, r3, #1
 8001a06:	4413      	add	r3, r2
 8001a08:	3b1e      	subs	r3, #30
 8001a0a:	2207      	movs	r2, #7
 8001a0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001a10:	43da      	mvns	r2, r3
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	681b      	ldr	r3, [r3, #0]
 8001a16:	400a      	ands	r2, r1
 8001a18:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	68d9      	ldr	r1, [r3, #12]
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	689a      	ldr	r2, [r3, #8]
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	b29b      	uxth	r3, r3
 8001a2a:	4618      	mov	r0, r3
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	005b      	lsls	r3, r3, #1
 8001a30:	4403      	add	r3, r0
 8001a32:	3b1e      	subs	r3, #30
 8001a34:	409a      	lsls	r2, r3
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	430a      	orrs	r2, r1
 8001a3c:	60da      	str	r2, [r3, #12]
 8001a3e:	e022      	b.n	8001a86 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	6919      	ldr	r1, [r3, #16]
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	b29b      	uxth	r3, r3
 8001a4c:	461a      	mov	r2, r3
 8001a4e:	4613      	mov	r3, r2
 8001a50:	005b      	lsls	r3, r3, #1
 8001a52:	4413      	add	r3, r2
 8001a54:	2207      	movs	r2, #7
 8001a56:	fa02 f303 	lsl.w	r3, r2, r3
 8001a5a:	43da      	mvns	r2, r3
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	400a      	ands	r2, r1
 8001a62:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	6919      	ldr	r1, [r3, #16]
 8001a6a:	683b      	ldr	r3, [r7, #0]
 8001a6c:	689a      	ldr	r2, [r3, #8]
 8001a6e:	683b      	ldr	r3, [r7, #0]
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	b29b      	uxth	r3, r3
 8001a74:	4618      	mov	r0, r3
 8001a76:	4603      	mov	r3, r0
 8001a78:	005b      	lsls	r3, r3, #1
 8001a7a:	4403      	add	r3, r0
 8001a7c:	409a      	lsls	r2, r3
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	681b      	ldr	r3, [r3, #0]
 8001a82:	430a      	orrs	r2, r1
 8001a84:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	685b      	ldr	r3, [r3, #4]
 8001a8a:	2b06      	cmp	r3, #6
 8001a8c:	d824      	bhi.n	8001ad8 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001a94:	683b      	ldr	r3, [r7, #0]
 8001a96:	685a      	ldr	r2, [r3, #4]
 8001a98:	4613      	mov	r3, r2
 8001a9a:	009b      	lsls	r3, r3, #2
 8001a9c:	4413      	add	r3, r2
 8001a9e:	3b05      	subs	r3, #5
 8001aa0:	221f      	movs	r2, #31
 8001aa2:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa6:	43da      	mvns	r2, r3
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	681b      	ldr	r3, [r3, #0]
 8001aac:	400a      	ands	r2, r1
 8001aae:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	b29b      	uxth	r3, r3
 8001abc:	4618      	mov	r0, r3
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	685a      	ldr	r2, [r3, #4]
 8001ac2:	4613      	mov	r3, r2
 8001ac4:	009b      	lsls	r3, r3, #2
 8001ac6:	4413      	add	r3, r2
 8001ac8:	3b05      	subs	r3, #5
 8001aca:	fa00 f203 	lsl.w	r2, r0, r3
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	681b      	ldr	r3, [r3, #0]
 8001ad2:	430a      	orrs	r2, r1
 8001ad4:	635a      	str	r2, [r3, #52]	@ 0x34
 8001ad6:	e04c      	b.n	8001b72 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8001ad8:	683b      	ldr	r3, [r7, #0]
 8001ada:	685b      	ldr	r3, [r3, #4]
 8001adc:	2b0c      	cmp	r3, #12
 8001ade:	d824      	bhi.n	8001b2a <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	685a      	ldr	r2, [r3, #4]
 8001aea:	4613      	mov	r3, r2
 8001aec:	009b      	lsls	r3, r3, #2
 8001aee:	4413      	add	r3, r2
 8001af0:	3b23      	subs	r3, #35	@ 0x23
 8001af2:	221f      	movs	r2, #31
 8001af4:	fa02 f303 	lsl.w	r3, r2, r3
 8001af8:	43da      	mvns	r2, r3
 8001afa:	687b      	ldr	r3, [r7, #4]
 8001afc:	681b      	ldr	r3, [r3, #0]
 8001afe:	400a      	ands	r2, r1
 8001b00:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001b08:	683b      	ldr	r3, [r7, #0]
 8001b0a:	681b      	ldr	r3, [r3, #0]
 8001b0c:	b29b      	uxth	r3, r3
 8001b0e:	4618      	mov	r0, r3
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	685a      	ldr	r2, [r3, #4]
 8001b14:	4613      	mov	r3, r2
 8001b16:	009b      	lsls	r3, r3, #2
 8001b18:	4413      	add	r3, r2
 8001b1a:	3b23      	subs	r3, #35	@ 0x23
 8001b1c:	fa00 f203 	lsl.w	r2, r0, r3
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	430a      	orrs	r2, r1
 8001b26:	631a      	str	r2, [r3, #48]	@ 0x30
 8001b28:	e023      	b.n	8001b72 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001b2a:	687b      	ldr	r3, [r7, #4]
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	685a      	ldr	r2, [r3, #4]
 8001b34:	4613      	mov	r3, r2
 8001b36:	009b      	lsls	r3, r3, #2
 8001b38:	4413      	add	r3, r2
 8001b3a:	3b41      	subs	r3, #65	@ 0x41
 8001b3c:	221f      	movs	r2, #31
 8001b3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001b42:	43da      	mvns	r2, r3
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	400a      	ands	r2, r1
 8001b4a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001b52:	683b      	ldr	r3, [r7, #0]
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	b29b      	uxth	r3, r3
 8001b58:	4618      	mov	r0, r3
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	685a      	ldr	r2, [r3, #4]
 8001b5e:	4613      	mov	r3, r2
 8001b60:	009b      	lsls	r3, r3, #2
 8001b62:	4413      	add	r3, r2
 8001b64:	3b41      	subs	r3, #65	@ 0x41
 8001b66:	fa00 f203 	lsl.w	r2, r0, r3
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	681b      	ldr	r3, [r3, #0]
 8001b6e:	430a      	orrs	r2, r1
 8001b70:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001b72:	4b29      	ldr	r3, [pc, #164]	@ (8001c18 <HAL_ADC_ConfigChannel+0x250>)
 8001b74:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4a28      	ldr	r2, [pc, #160]	@ (8001c1c <HAL_ADC_ConfigChannel+0x254>)
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d10f      	bne.n	8001ba0 <HAL_ADC_ConfigChannel+0x1d8>
 8001b80:	683b      	ldr	r3, [r7, #0]
 8001b82:	681b      	ldr	r3, [r3, #0]
 8001b84:	2b12      	cmp	r3, #18
 8001b86:	d10b      	bne.n	8001ba0 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	685b      	ldr	r3, [r3, #4]
 8001b8c:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8001b90:	68fb      	ldr	r3, [r7, #12]
 8001b92:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	685b      	ldr	r3, [r3, #4]
 8001b98:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a1d      	ldr	r2, [pc, #116]	@ (8001c1c <HAL_ADC_ConfigChannel+0x254>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d12b      	bne.n	8001c02 <HAL_ADC_ConfigChannel+0x23a>
 8001baa:	683b      	ldr	r3, [r7, #0]
 8001bac:	681b      	ldr	r3, [r3, #0]
 8001bae:	4a1c      	ldr	r2, [pc, #112]	@ (8001c20 <HAL_ADC_ConfigChannel+0x258>)
 8001bb0:	4293      	cmp	r3, r2
 8001bb2:	d003      	beq.n	8001bbc <HAL_ADC_ConfigChannel+0x1f4>
 8001bb4:	683b      	ldr	r3, [r7, #0]
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	2b11      	cmp	r3, #17
 8001bba:	d122      	bne.n	8001c02 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	685b      	ldr	r3, [r3, #4]
 8001bc0:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8001bc4:	68fb      	ldr	r3, [r7, #12]
 8001bc6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	685b      	ldr	r3, [r3, #4]
 8001bcc:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8001bd0:	68fb      	ldr	r3, [r7, #12]
 8001bd2:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	681b      	ldr	r3, [r3, #0]
 8001bd8:	4a11      	ldr	r2, [pc, #68]	@ (8001c20 <HAL_ADC_ConfigChannel+0x258>)
 8001bda:	4293      	cmp	r3, r2
 8001bdc:	d111      	bne.n	8001c02 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8001bde:	4b11      	ldr	r3, [pc, #68]	@ (8001c24 <HAL_ADC_ConfigChannel+0x25c>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4a11      	ldr	r2, [pc, #68]	@ (8001c28 <HAL_ADC_ConfigChannel+0x260>)
 8001be4:	fba2 2303 	umull	r2, r3, r2, r3
 8001be8:	0c9a      	lsrs	r2, r3, #18
 8001bea:	4613      	mov	r3, r2
 8001bec:	009b      	lsls	r3, r3, #2
 8001bee:	4413      	add	r3, r2
 8001bf0:	005b      	lsls	r3, r3, #1
 8001bf2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001bf4:	e002      	b.n	8001bfc <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8001bf6:	68bb      	ldr	r3, [r7, #8]
 8001bf8:	3b01      	subs	r3, #1
 8001bfa:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8001bfc:	68bb      	ldr	r3, [r7, #8]
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	d1f9      	bne.n	8001bf6 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001c02:	687b      	ldr	r3, [r7, #4]
 8001c04:	2200      	movs	r2, #0
 8001c06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8001c0a:	2300      	movs	r3, #0
}
 8001c0c:	4618      	mov	r0, r3
 8001c0e:	3714      	adds	r7, #20
 8001c10:	46bd      	mov	sp, r7
 8001c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c16:	4770      	bx	lr
 8001c18:	40012300 	.word	0x40012300
 8001c1c:	40012000 	.word	0x40012000
 8001c20:	10000012 	.word	0x10000012
 8001c24:	20000014 	.word	0x20000014
 8001c28:	431bde83 	.word	0x431bde83

08001c2c <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001c2c:	b480      	push	{r7}
 8001c2e:	b085      	sub	sp, #20
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8001c34:	4b79      	ldr	r3, [pc, #484]	@ (8001e1c <ADC_Init+0x1f0>)
 8001c36:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	685b      	ldr	r3, [r3, #4]
 8001c3c:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	685a      	ldr	r2, [r3, #4]
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	685b      	ldr	r3, [r3, #4]
 8001c4c:	431a      	orrs	r2, r3
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	681b      	ldr	r3, [r3, #0]
 8001c56:	685a      	ldr	r2, [r3, #4]
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8001c60:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	681b      	ldr	r3, [r3, #0]
 8001c66:	6859      	ldr	r1, [r3, #4]
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	691b      	ldr	r3, [r3, #16]
 8001c6c:	021a      	lsls	r2, r3, #8
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	430a      	orrs	r2, r1
 8001c74:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	685a      	ldr	r2, [r3, #4]
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001c84:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	6859      	ldr	r1, [r3, #4]
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	689a      	ldr	r2, [r3, #8]
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	681b      	ldr	r3, [r3, #0]
 8001c94:	430a      	orrs	r2, r1
 8001c96:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	689a      	ldr	r2, [r3, #8]
 8001c9e:	687b      	ldr	r3, [r7, #4]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001ca6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	6899      	ldr	r1, [r3, #8]
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	68da      	ldr	r2, [r3, #12]
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	681b      	ldr	r3, [r3, #0]
 8001cb6:	430a      	orrs	r2, r1
 8001cb8:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cbe:	4a58      	ldr	r2, [pc, #352]	@ (8001e20 <ADC_Init+0x1f4>)
 8001cc0:	4293      	cmp	r3, r2
 8001cc2:	d022      	beq.n	8001d0a <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	689a      	ldr	r2, [r3, #8]
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001cd2:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	6899      	ldr	r1, [r3, #8]
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	430a      	orrs	r2, r1
 8001ce4:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	689a      	ldr	r2, [r3, #8]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001cf4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	681b      	ldr	r3, [r3, #0]
 8001cfa:	6899      	ldr	r1, [r3, #8]
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	430a      	orrs	r2, r1
 8001d06:	609a      	str	r2, [r3, #8]
 8001d08:	e00f      	b.n	8001d2a <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	689a      	ldr	r2, [r3, #8]
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001d18:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	689a      	ldr	r2, [r3, #8]
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001d28:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	689a      	ldr	r2, [r3, #8]
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f022 0202 	bic.w	r2, r2, #2
 8001d38:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	6899      	ldr	r1, [r3, #8]
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	7e1b      	ldrb	r3, [r3, #24]
 8001d44:	005a      	lsls	r2, r3, #1
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	430a      	orrs	r2, r1
 8001d4c:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	d01b      	beq.n	8001d90 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	681b      	ldr	r3, [r3, #0]
 8001d5c:	685a      	ldr	r2, [r3, #4]
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001d66:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	685a      	ldr	r2, [r3, #4]
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8001d76:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	6859      	ldr	r1, [r3, #4]
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d82:	3b01      	subs	r3, #1
 8001d84:	035a      	lsls	r2, r3, #13
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	430a      	orrs	r2, r1
 8001d8c:	605a      	str	r2, [r3, #4]
 8001d8e:	e007      	b.n	8001da0 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	685a      	ldr	r2, [r3, #4]
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	681b      	ldr	r3, [r3, #0]
 8001d9a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001d9e:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001dae:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	69db      	ldr	r3, [r3, #28]
 8001dba:	3b01      	subs	r3, #1
 8001dbc:	051a      	lsls	r2, r3, #20
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	430a      	orrs	r2, r1
 8001dc4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	689a      	ldr	r2, [r3, #8]
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001dd4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	6899      	ldr	r1, [r3, #8]
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001de2:	025a      	lsls	r2, r3, #9
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	430a      	orrs	r2, r1
 8001dea:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	689a      	ldr	r2, [r3, #8]
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001dfa:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	681b      	ldr	r3, [r3, #0]
 8001e00:	6899      	ldr	r1, [r3, #8]
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	695b      	ldr	r3, [r3, #20]
 8001e06:	029a      	lsls	r2, r3, #10
 8001e08:	687b      	ldr	r3, [r7, #4]
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	430a      	orrs	r2, r1
 8001e0e:	609a      	str	r2, [r3, #8]
}
 8001e10:	bf00      	nop
 8001e12:	3714      	adds	r7, #20
 8001e14:	46bd      	mov	sp, r7
 8001e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e1a:	4770      	bx	lr
 8001e1c:	40012300 	.word	0x40012300
 8001e20:	0f000001 	.word	0x0f000001

08001e24 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e24:	b480      	push	{r7}
 8001e26:	b085      	sub	sp, #20
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	f003 0307 	and.w	r3, r3, #7
 8001e32:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001e34:	4b0c      	ldr	r3, [pc, #48]	@ (8001e68 <__NVIC_SetPriorityGrouping+0x44>)
 8001e36:	68db      	ldr	r3, [r3, #12]
 8001e38:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001e3a:	68ba      	ldr	r2, [r7, #8]
 8001e3c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001e40:	4013      	ands	r3, r2
 8001e42:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e48:	68bb      	ldr	r3, [r7, #8]
 8001e4a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e4c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e50:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e54:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e56:	4a04      	ldr	r2, [pc, #16]	@ (8001e68 <__NVIC_SetPriorityGrouping+0x44>)
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	60d3      	str	r3, [r2, #12]
}
 8001e5c:	bf00      	nop
 8001e5e:	3714      	adds	r7, #20
 8001e60:	46bd      	mov	sp, r7
 8001e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e66:	4770      	bx	lr
 8001e68:	e000ed00 	.word	0xe000ed00

08001e6c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e6c:	b480      	push	{r7}
 8001e6e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e70:	4b04      	ldr	r3, [pc, #16]	@ (8001e84 <__NVIC_GetPriorityGrouping+0x18>)
 8001e72:	68db      	ldr	r3, [r3, #12]
 8001e74:	0a1b      	lsrs	r3, r3, #8
 8001e76:	f003 0307 	and.w	r3, r3, #7
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e82:	4770      	bx	lr
 8001e84:	e000ed00 	.word	0xe000ed00

08001e88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e88:	b480      	push	{r7}
 8001e8a:	b083      	sub	sp, #12
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	4603      	mov	r3, r0
 8001e90:	6039      	str	r1, [r7, #0]
 8001e92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	db0a      	blt.n	8001eb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e9c:	683b      	ldr	r3, [r7, #0]
 8001e9e:	b2da      	uxtb	r2, r3
 8001ea0:	490c      	ldr	r1, [pc, #48]	@ (8001ed4 <__NVIC_SetPriority+0x4c>)
 8001ea2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ea6:	0112      	lsls	r2, r2, #4
 8001ea8:	b2d2      	uxtb	r2, r2
 8001eaa:	440b      	add	r3, r1
 8001eac:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001eb0:	e00a      	b.n	8001ec8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001eb2:	683b      	ldr	r3, [r7, #0]
 8001eb4:	b2da      	uxtb	r2, r3
 8001eb6:	4908      	ldr	r1, [pc, #32]	@ (8001ed8 <__NVIC_SetPriority+0x50>)
 8001eb8:	79fb      	ldrb	r3, [r7, #7]
 8001eba:	f003 030f 	and.w	r3, r3, #15
 8001ebe:	3b04      	subs	r3, #4
 8001ec0:	0112      	lsls	r2, r2, #4
 8001ec2:	b2d2      	uxtb	r2, r2
 8001ec4:	440b      	add	r3, r1
 8001ec6:	761a      	strb	r2, [r3, #24]
}
 8001ec8:	bf00      	nop
 8001eca:	370c      	adds	r7, #12
 8001ecc:	46bd      	mov	sp, r7
 8001ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ed2:	4770      	bx	lr
 8001ed4:	e000e100 	.word	0xe000e100
 8001ed8:	e000ed00 	.word	0xe000ed00

08001edc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001edc:	b480      	push	{r7}
 8001ede:	b089      	sub	sp, #36	@ 0x24
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	60f8      	str	r0, [r7, #12]
 8001ee4:	60b9      	str	r1, [r7, #8]
 8001ee6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001ee8:	68fb      	ldr	r3, [r7, #12]
 8001eea:	f003 0307 	and.w	r3, r3, #7
 8001eee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ef0:	69fb      	ldr	r3, [r7, #28]
 8001ef2:	f1c3 0307 	rsb	r3, r3, #7
 8001ef6:	2b04      	cmp	r3, #4
 8001ef8:	bf28      	it	cs
 8001efa:	2304      	movcs	r3, #4
 8001efc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001efe:	69fb      	ldr	r3, [r7, #28]
 8001f00:	3304      	adds	r3, #4
 8001f02:	2b06      	cmp	r3, #6
 8001f04:	d902      	bls.n	8001f0c <NVIC_EncodePriority+0x30>
 8001f06:	69fb      	ldr	r3, [r7, #28]
 8001f08:	3b03      	subs	r3, #3
 8001f0a:	e000      	b.n	8001f0e <NVIC_EncodePriority+0x32>
 8001f0c:	2300      	movs	r3, #0
 8001f0e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f10:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001f14:	69bb      	ldr	r3, [r7, #24]
 8001f16:	fa02 f303 	lsl.w	r3, r2, r3
 8001f1a:	43da      	mvns	r2, r3
 8001f1c:	68bb      	ldr	r3, [r7, #8]
 8001f1e:	401a      	ands	r2, r3
 8001f20:	697b      	ldr	r3, [r7, #20]
 8001f22:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f24:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001f28:	697b      	ldr	r3, [r7, #20]
 8001f2a:	fa01 f303 	lsl.w	r3, r1, r3
 8001f2e:	43d9      	mvns	r1, r3
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f34:	4313      	orrs	r3, r2
         );
}
 8001f36:	4618      	mov	r0, r3
 8001f38:	3724      	adds	r7, #36	@ 0x24
 8001f3a:	46bd      	mov	sp, r7
 8001f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f40:	4770      	bx	lr
	...

08001f44 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b082      	sub	sp, #8
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	3b01      	subs	r3, #1
 8001f50:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001f54:	d301      	bcc.n	8001f5a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f56:	2301      	movs	r3, #1
 8001f58:	e00f      	b.n	8001f7a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f5a:	4a0a      	ldr	r2, [pc, #40]	@ (8001f84 <SysTick_Config+0x40>)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	3b01      	subs	r3, #1
 8001f60:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f62:	210f      	movs	r1, #15
 8001f64:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001f68:	f7ff ff8e 	bl	8001e88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f6c:	4b05      	ldr	r3, [pc, #20]	@ (8001f84 <SysTick_Config+0x40>)
 8001f6e:	2200      	movs	r2, #0
 8001f70:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f72:	4b04      	ldr	r3, [pc, #16]	@ (8001f84 <SysTick_Config+0x40>)
 8001f74:	2207      	movs	r2, #7
 8001f76:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f78:	2300      	movs	r3, #0
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	3708      	adds	r7, #8
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	e000e010 	.word	0xe000e010

08001f88 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b082      	sub	sp, #8
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f90:	6878      	ldr	r0, [r7, #4]
 8001f92:	f7ff ff47 	bl	8001e24 <__NVIC_SetPriorityGrouping>
}
 8001f96:	bf00      	nop
 8001f98:	3708      	adds	r7, #8
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	bd80      	pop	{r7, pc}

08001f9e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f9e:	b580      	push	{r7, lr}
 8001fa0:	b086      	sub	sp, #24
 8001fa2:	af00      	add	r7, sp, #0
 8001fa4:	4603      	mov	r3, r0
 8001fa6:	60b9      	str	r1, [r7, #8]
 8001fa8:	607a      	str	r2, [r7, #4]
 8001faa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001fac:	2300      	movs	r3, #0
 8001fae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001fb0:	f7ff ff5c 	bl	8001e6c <__NVIC_GetPriorityGrouping>
 8001fb4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fb6:	687a      	ldr	r2, [r7, #4]
 8001fb8:	68b9      	ldr	r1, [r7, #8]
 8001fba:	6978      	ldr	r0, [r7, #20]
 8001fbc:	f7ff ff8e 	bl	8001edc <NVIC_EncodePriority>
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fc6:	4611      	mov	r1, r2
 8001fc8:	4618      	mov	r0, r3
 8001fca:	f7ff ff5d 	bl	8001e88 <__NVIC_SetPriority>
}
 8001fce:	bf00      	nop
 8001fd0:	3718      	adds	r7, #24
 8001fd2:	46bd      	mov	sp, r7
 8001fd4:	bd80      	pop	{r7, pc}

08001fd6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001fd6:	b580      	push	{r7, lr}
 8001fd8:	b082      	sub	sp, #8
 8001fda:	af00      	add	r7, sp, #0
 8001fdc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001fde:	6878      	ldr	r0, [r7, #4]
 8001fe0:	f7ff ffb0 	bl	8001f44 <SysTick_Config>
 8001fe4:	4603      	mov	r3, r0
}
 8001fe6:	4618      	mov	r0, r3
 8001fe8:	3708      	adds	r7, #8
 8001fea:	46bd      	mov	sp, r7
 8001fec:	bd80      	pop	{r7, pc}
	...

08001ff0 <HAL_ETH_Init>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ETH_Init(ETH_HandleTypeDef *heth)
{
 8001ff0:	b580      	push	{r7, lr}
 8001ff2:	b084      	sub	sp, #16
 8001ff4:	af00      	add	r7, sp, #0
 8001ff6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (heth == NULL)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d101      	bne.n	8002002 <HAL_ETH_Init+0x12>
  {
    return HAL_ERROR;
 8001ffe:	2301      	movs	r3, #1
 8002000:	e08a      	b.n	8002118 <HAL_ETH_Init+0x128>
  }
  if (heth->gState == HAL_ETH_STATE_RESET)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002008:	2b00      	cmp	r3, #0
 800200a:	d106      	bne.n	800201a <HAL_ETH_Init+0x2a>
  {
    heth->gState = HAL_ETH_STATE_BUSY;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2220      	movs	r2, #32
 8002010:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    heth->MspInitCallback(heth);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC. */
    HAL_ETH_MspInit(heth);
 8002014:	6878      	ldr	r0, [r7, #4]
 8002016:	f7ff f889 	bl	800112c <HAL_ETH_MspInit>

#endif /* (USE_HAL_ETH_REGISTER_CALLBACKS) */
  }

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800201a:	2300      	movs	r3, #0
 800201c:	60bb      	str	r3, [r7, #8]
 800201e:	4b40      	ldr	r3, [pc, #256]	@ (8002120 <HAL_ETH_Init+0x130>)
 8002020:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002022:	4a3f      	ldr	r2, [pc, #252]	@ (8002120 <HAL_ETH_Init+0x130>)
 8002024:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002028:	6453      	str	r3, [r2, #68]	@ 0x44
 800202a:	4b3d      	ldr	r3, [pc, #244]	@ (8002120 <HAL_ETH_Init+0x130>)
 800202c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800202e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002032:	60bb      	str	r3, [r7, #8]
 8002034:	68bb      	ldr	r3, [r7, #8]

  /* Select MII or RMII Mode*/
  SYSCFG->PMC &= ~(SYSCFG_PMC_MII_RMII_SEL);
 8002036:	4b3b      	ldr	r3, [pc, #236]	@ (8002124 <HAL_ETH_Init+0x134>)
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	4a3a      	ldr	r2, [pc, #232]	@ (8002124 <HAL_ETH_Init+0x134>)
 800203c:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8002040:	6053      	str	r3, [r2, #4]
  SYSCFG->PMC |= (uint32_t)heth->Init.MediaInterface;
 8002042:	4b38      	ldr	r3, [pc, #224]	@ (8002124 <HAL_ETH_Init+0x134>)
 8002044:	685a      	ldr	r2, [r3, #4]
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	689b      	ldr	r3, [r3, #8]
 800204a:	4936      	ldr	r1, [pc, #216]	@ (8002124 <HAL_ETH_Init+0x134>)
 800204c:	4313      	orrs	r3, r2
 800204e:	604b      	str	r3, [r1, #4]
  /* Dummy read to sync SYSCFG with ETH */
  (void)SYSCFG->PMC;
 8002050:	4b34      	ldr	r3, [pc, #208]	@ (8002124 <HAL_ETH_Init+0x134>)
 8002052:	685b      	ldr	r3, [r3, #4]

  /* Ethernet Software reset */
  /* Set the SWR bit: resets all MAC subsystem internal registers and logic */
  /* After reset all the registers holds their respective reset values */
  SET_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800205c:	681b      	ldr	r3, [r3, #0]
 800205e:	687a      	ldr	r2, [r7, #4]
 8002060:	6812      	ldr	r2, [r2, #0]
 8002062:	f043 0301 	orr.w	r3, r3, #1
 8002066:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800206a:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800206c:	f7ff face 	bl	800160c <HAL_GetTick>
 8002070:	60f8      	str	r0, [r7, #12]

  /* Wait for software reset */
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002072:	e011      	b.n	8002098 <HAL_ETH_Init+0xa8>
  {
    if (((HAL_GetTick() - tickstart) > ETH_SWRESET_TIMEOUT))
 8002074:	f7ff faca 	bl	800160c <HAL_GetTick>
 8002078:	4602      	mov	r2, r0
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	1ad3      	subs	r3, r2, r3
 800207e:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8002082:	d909      	bls.n	8002098 <HAL_ETH_Init+0xa8>
    {
      /* Set Error Code */
      heth->ErrorCode = HAL_ETH_ERROR_TIMEOUT;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2204      	movs	r2, #4
 8002088:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
      /* Set State as Error */
      heth->gState = HAL_ETH_STATE_ERROR;
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	22e0      	movs	r2, #224	@ 0xe0
 8002090:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      /* Return Error */
      return HAL_ERROR;
 8002094:	2301      	movs	r3, #1
 8002096:	e03f      	b.n	8002118 <HAL_ETH_Init+0x128>
  while (READ_BIT(heth->Instance->DMABMR, ETH_DMABMR_SR) > 0U)
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80020a0:	681b      	ldr	r3, [r3, #0]
 80020a2:	f003 0301 	and.w	r3, r3, #1
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d1e4      	bne.n	8002074 <HAL_ETH_Init+0x84>
    }
  }


  /*------------------ MAC, MTL and DMA default Configuration ----------------*/
  ETH_MACDMAConfig(heth);
 80020aa:	6878      	ldr	r0, [r7, #4]
 80020ac:	f000 f97a 	bl	80023a4 <ETH_MACDMAConfig>


  /*------------------ DMA Tx Descriptors Configuration ----------------------*/
  ETH_DMATxDescListInit(heth);
 80020b0:	6878      	ldr	r0, [r7, #4]
 80020b2:	f000 fa25 	bl	8002500 <ETH_DMATxDescListInit>

  /*------------------ DMA Rx Descriptors Configuration ----------------------*/
  ETH_DMARxDescListInit(heth);
 80020b6:	6878      	ldr	r0, [r7, #4]
 80020b8:	f000 fa7b 	bl	80025b2 <ETH_DMARxDescListInit>

  /*--------------------- ETHERNET MAC Address Configuration ------------------*/
  ETH_MACAddressConfig(heth, ETH_MAC_ADDRESS0, heth->Init.MACAddr);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	685b      	ldr	r3, [r3, #4]
 80020c0:	461a      	mov	r2, r3
 80020c2:	2100      	movs	r1, #0
 80020c4:	6878      	ldr	r0, [r7, #4]
 80020c6:	f000 f9e3 	bl	8002490 <ETH_MACAddressConfig>

  /* Disable MMC Interrupts */
  SET_BIT(heth->Instance->MACIMR, ETH_MACIMR_TSTIM | ETH_MACIMR_PMTIM);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f442 7202 	orr.w	r2, r2, #520	@ 0x208
 80020d8:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Disable Rx MMC Interrupts */
  SET_BIT(heth->Instance->MMCRIMR, ETH_MMCRIMR_RGUFM | ETH_MMCRIMR_RFAEM | \
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	f8d3 310c 	ldr.w	r3, [r3, #268]	@ 0x10c
 80020e2:	687a      	ldr	r2, [r7, #4]
 80020e4:	6812      	ldr	r2, [r2, #0]
 80020e6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80020ea:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80020ee:	f8c2 310c 	str.w	r3, [r2, #268]	@ 0x10c
          ETH_MMCRIMR_RFCEM);

  /* Disable Tx MMC Interrupts */
  SET_BIT(heth->Instance->MMCTIMR, ETH_MMCTIMR_TGFM | ETH_MMCTIMR_TGFMSCM | \
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	681b      	ldr	r3, [r3, #0]
 80020f6:	f8d3 2110 	ldr.w	r2, [r3, #272]	@ 0x110
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f442 1203 	orr.w	r2, r2, #2146304	@ 0x20c000
 8002102:	f8c3 2110 	str.w	r2, [r3, #272]	@ 0x110
          ETH_MMCTIMR_TGFSCM);

  heth->ErrorCode = HAL_ETH_ERROR_NONE;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2200      	movs	r2, #0
 800210a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  heth->gState = HAL_ETH_STATE_READY;
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	2210      	movs	r2, #16
 8002112:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8002116:	2300      	movs	r3, #0
}
 8002118:	4618      	mov	r0, r3
 800211a:	3710      	adds	r7, #16
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}
 8002120:	40023800 	.word	0x40023800
 8002124:	40013800 	.word	0x40013800

08002128 <ETH_SetMACConfig>:
  HAL_Delay(ETH_REG_WRITE_DELAY);
  (heth->Instance)->DMAOMR = tmpreg;
}

static void ETH_SetMACConfig(ETH_HandleTypeDef *heth, const ETH_MACConfigTypeDef *macconf)
{
 8002128:	b580      	push	{r7, lr}
 800212a:	b084      	sub	sp, #16
 800212c:	af00      	add	r7, sp, #0
 800212e:	6078      	str	r0, [r7, #4]
 8002130:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*------------------------ ETHERNET MACCR Configuration --------------------*/
  /* Get the ETHERNET MACCR value */
  tmpreg1 = (heth->Instance)->MACCR;
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	60fb      	str	r3, [r7, #12]
  /* Clear CSTF, WD, PCE, PS, TE and RE bits */
  tmpreg1 &= ETH_MACCR_CLEAR_MASK;
 800213a:	68fa      	ldr	r2, [r7, #12]
 800213c:	4b53      	ldr	r3, [pc, #332]	@ (800228c <ETH_SetMACConfig+0x164>)
 800213e:	4013      	ands	r3, r2
 8002140:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002142:	683b      	ldr	r3, [r7, #0]
 8002144:	7b9b      	ldrb	r3, [r3, #14]
 8002146:	065b      	lsls	r3, r3, #25
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 8002148:	683a      	ldr	r2, [r7, #0]
 800214a:	7c12      	ldrb	r2, [r2, #16]
 800214c:	2a00      	cmp	r2, #0
 800214e:	d102      	bne.n	8002156 <ETH_SetMACConfig+0x2e>
 8002150:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8002154:	e000      	b.n	8002158 <ETH_SetMACConfig+0x30>
 8002156:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 8002158:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 800215a:	683a      	ldr	r2, [r7, #0]
 800215c:	7c52      	ldrb	r2, [r2, #17]
 800215e:	2a00      	cmp	r2, #0
 8002160:	d102      	bne.n	8002168 <ETH_SetMACConfig+0x40>
 8002162:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002166:	e000      	b.n	800216a <ETH_SetMACConfig+0x42>
 8002168:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->Watchdog == DISABLE) ? 1U : 0U) << 23U) |
 800216a:	431a      	orrs	r2, r3
                        (uint32_t)macconf->InterPacketGapVal |
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	689b      	ldr	r3, [r3, #8]
                        ((uint32_t)((macconf->Jabber == DISABLE) ? 1U : 0U) << 22U) |
 8002170:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 8002172:	683b      	ldr	r3, [r7, #0]
 8002174:	7fdb      	ldrb	r3, [r3, #31]
 8002176:	041b      	lsls	r3, r3, #16
                        (uint32_t)macconf->InterPacketGapVal |
 8002178:	431a      	orrs	r2, r3
                        macconf->Speed |
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)macconf->CarrierSenseDuringTransmit << 16U) |
 800217e:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002180:	683a      	ldr	r2, [r7, #0]
 8002182:	7f92      	ldrb	r2, [r2, #30]
 8002184:	2a00      	cmp	r2, #0
 8002186:	d102      	bne.n	800218e <ETH_SetMACConfig+0x66>
 8002188:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800218c:	e000      	b.n	8002190 <ETH_SetMACConfig+0x68>
 800218e:	2200      	movs	r2, #0
                        macconf->Speed |
 8002190:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	7f1b      	ldrb	r3, [r3, #28]
 8002196:	031b      	lsls	r3, r3, #12
                        ((uint32_t)((macconf->ReceiveOwn == DISABLE) ? 1U : 0U) << 13U) |
 8002198:	431a      	orrs	r2, r3
                        macconf->DuplexMode |
 800219a:	683b      	ldr	r3, [r7, #0]
 800219c:	699b      	ldr	r3, [r3, #24]
                        ((uint32_t)macconf->LoopbackMode << 12U) |
 800219e:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	791b      	ldrb	r3, [r3, #4]
 80021a4:	029b      	lsls	r3, r3, #10
                        macconf->DuplexMode |
 80021a6:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80021a8:	683a      	ldr	r2, [r7, #0]
 80021aa:	f892 2020 	ldrb.w	r2, [r2, #32]
 80021ae:	2a00      	cmp	r2, #0
 80021b0:	d102      	bne.n	80021b8 <ETH_SetMACConfig+0x90>
 80021b2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80021b6:	e000      	b.n	80021ba <ETH_SetMACConfig+0x92>
 80021b8:	2200      	movs	r2, #0
                        ((uint32_t)macconf->ChecksumOffload << 10U) |
 80021ba:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	7bdb      	ldrb	r3, [r3, #15]
 80021c0:	01db      	lsls	r3, r3, #7
                        ((uint32_t)((macconf->RetryTransmission == DISABLE) ? 1U : 0U) << 9U) |
 80021c2:	431a      	orrs	r2, r3
                        macconf->BackOffLimit |
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
                        ((uint32_t)macconf->AutomaticPadCRCStrip << 7U) |
 80021c8:	431a      	orrs	r2, r3
                        ((uint32_t)macconf->DeferralCheck << 4U));
 80021ca:	683b      	ldr	r3, [r7, #0]
 80021cc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80021d0:	011b      	lsls	r3, r3, #4
  tmpreg1 |= (uint32_t)(((uint32_t)macconf->CRCStripTypePacket << 25U) |
 80021d2:	4313      	orrs	r3, r2
 80021d4:	68fa      	ldr	r2, [r7, #12]
 80021d6:	4313      	orrs	r3, r2
 80021d8:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACCR */
  (heth->Instance)->MACCR = (uint32_t)tmpreg1;
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	68fa      	ldr	r2, [r7, #12]
 80021e0:	601a      	str	r2, [r3, #0]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACCR;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 80021ea:	2001      	movs	r0, #1
 80021ec:	f7ff fa1a 	bl	8001624 <HAL_Delay>
  (heth->Instance)->MACCR = tmpreg1;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	681b      	ldr	r3, [r3, #0]
 80021f4:	68fa      	ldr	r2, [r7, #12]
 80021f6:	601a      	str	r2, [r3, #0]

  /*----------------------- ETHERNET MACFCR Configuration --------------------*/

  /* Get the ETHERNET MACFCR value */
  tmpreg1 = (heth->Instance)->MACFCR;
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	699b      	ldr	r3, [r3, #24]
 80021fe:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_MACFCR_CLEAR_MASK;
 8002200:	68fa      	ldr	r2, [r7, #12]
 8002202:	f64f 7341 	movw	r3, #65345	@ 0xff41
 8002206:	4013      	ands	r3, r2
 8002208:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800220a:	683b      	ldr	r3, [r7, #0]
 800220c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800220e:	041b      	lsls	r3, r3, #16
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002210:	683a      	ldr	r2, [r7, #0]
 8002212:	f892 204c 	ldrb.w	r2, [r2, #76]	@ 0x4c
 8002216:	2a00      	cmp	r2, #0
 8002218:	d101      	bne.n	800221e <ETH_SetMACConfig+0xf6>
 800221a:	2280      	movs	r2, #128	@ 0x80
 800221c:	e000      	b.n	8002220 <ETH_SetMACConfig+0xf8>
 800221e:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 8002220:	431a      	orrs	r2, r3
                        macconf->PauseLowThreshold |
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
                        ((uint32_t)((macconf->ZeroQuantaPause == DISABLE) ? 1U : 0U) << 7U) |
 8002226:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 8002228:	683a      	ldr	r2, [r7, #0]
 800222a:	f892 2055 	ldrb.w	r2, [r2, #85]	@ 0x55
 800222e:	2a01      	cmp	r2, #1
 8002230:	d101      	bne.n	8002236 <ETH_SetMACConfig+0x10e>
 8002232:	2208      	movs	r2, #8
 8002234:	e000      	b.n	8002238 <ETH_SetMACConfig+0x110>
 8002236:	2200      	movs	r2, #0
                        macconf->PauseLowThreshold |
 8002238:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->ReceiveFlowControl == ENABLE) ? 1U : 0U) << 2U) |
 800223a:	683a      	ldr	r2, [r7, #0]
 800223c:	f892 2056 	ldrb.w	r2, [r2, #86]	@ 0x56
 8002240:	2a01      	cmp	r2, #1
 8002242:	d101      	bne.n	8002248 <ETH_SetMACConfig+0x120>
 8002244:	2204      	movs	r2, #4
 8002246:	e000      	b.n	800224a <ETH_SetMACConfig+0x122>
 8002248:	2200      	movs	r2, #0
                        ((uint32_t)((macconf->UnicastPausePacketDetect == ENABLE) ? 1U : 0U) << 3U) |
 800224a:	4313      	orrs	r3, r2
                        ((uint32_t)((macconf->TransmitFlowControl == ENABLE) ? 1U : 0U) << 1U));
 800224c:	683a      	ldr	r2, [r7, #0]
 800224e:	f892 2054 	ldrb.w	r2, [r2, #84]	@ 0x54
 8002252:	2a01      	cmp	r2, #1
 8002254:	d101      	bne.n	800225a <ETH_SetMACConfig+0x132>
 8002256:	2202      	movs	r2, #2
 8002258:	e000      	b.n	800225c <ETH_SetMACConfig+0x134>
 800225a:	2200      	movs	r2, #0
  tmpreg1 |= (uint32_t)((macconf->PauseTime << 16U) |
 800225c:	4313      	orrs	r3, r2
 800225e:	68fa      	ldr	r2, [r7, #12]
 8002260:	4313      	orrs	r3, r2
 8002262:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET MACFCR */
  (heth->Instance)->MACFCR = (uint32_t)tmpreg1;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	68fa      	ldr	r2, [r7, #12]
 800226a:	619a      	str	r2, [r3, #24]

  /* Wait until the write operation will be taken into account :
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->MACFCR;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	699b      	ldr	r3, [r3, #24]
 8002272:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002274:	2001      	movs	r0, #1
 8002276:	f7ff f9d5 	bl	8001624 <HAL_Delay>
  (heth->Instance)->MACFCR = tmpreg1;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	68fa      	ldr	r2, [r7, #12]
 8002280:	619a      	str	r2, [r3, #24]
}
 8002282:	bf00      	nop
 8002284:	3710      	adds	r7, #16
 8002286:	46bd      	mov	sp, r7
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	fd20810f 	.word	0xfd20810f

08002290 <ETH_SetDMAConfig>:

static void ETH_SetDMAConfig(ETH_HandleTypeDef *heth, const ETH_DMAConfigTypeDef *dmaconf)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b084      	sub	sp, #16
 8002294:	af00      	add	r7, sp, #0
 8002296:	6078      	str	r0, [r7, #4]
 8002298:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1;

  /*----------------------- ETHERNET DMAOMR Configuration --------------------*/
  /* Get the ETHERNET DMAOMR value */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80022a2:	699b      	ldr	r3, [r3, #24]
 80022a4:	60fb      	str	r3, [r7, #12]
  /* Clear xx bits */
  tmpreg1 &= ETH_DMAOMR_CLEAR_MASK;
 80022a6:	68fa      	ldr	r2, [r7, #12]
 80022a8:	4b3d      	ldr	r3, [pc, #244]	@ (80023a0 <ETH_SetDMAConfig+0x110>)
 80022aa:	4013      	ands	r3, r2
 80022ac:	60fb      	str	r3, [r7, #12]

  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	7b1b      	ldrb	r3, [r3, #12]
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	d102      	bne.n	80022bc <ETH_SetDMAConfig+0x2c>
 80022b6:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 80022ba:	e000      	b.n	80022be <ETH_SetDMAConfig+0x2e>
 80022bc:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80022be:	683b      	ldr	r3, [r7, #0]
 80022c0:	7b5b      	ldrb	r3, [r3, #13]
 80022c2:	065b      	lsls	r3, r3, #25
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 80022c4:	4313      	orrs	r3, r2
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80022c6:	683a      	ldr	r2, [r7, #0]
 80022c8:	7f52      	ldrb	r2, [r2, #29]
 80022ca:	2a00      	cmp	r2, #0
 80022cc:	d102      	bne.n	80022d4 <ETH_SetDMAConfig+0x44>
 80022ce:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80022d2:	e000      	b.n	80022d6 <ETH_SetDMAConfig+0x46>
 80022d4:	2200      	movs	r2, #0
                        ((uint32_t)dmaconf->ReceiveStoreForward << 25U) |
 80022d6:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80022d8:	683b      	ldr	r3, [r7, #0]
 80022da:	7b9b      	ldrb	r3, [r3, #14]
 80022dc:	055b      	lsls	r3, r3, #21
                        ((uint32_t)((dmaconf->FlushRxPacket == DISABLE) ? 1U : 0U) << 20U) |
 80022de:	431a      	orrs	r2, r3
                        dmaconf->TransmitThresholdControl |
 80022e0:	683b      	ldr	r3, [r7, #0]
 80022e2:	695b      	ldr	r3, [r3, #20]
                        ((uint32_t)dmaconf->TransmitStoreForward << 21U) |
 80022e4:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80022e6:	683b      	ldr	r3, [r7, #0]
 80022e8:	7f1b      	ldrb	r3, [r3, #28]
 80022ea:	01db      	lsls	r3, r3, #7
                        dmaconf->TransmitThresholdControl |
 80022ec:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	7f9b      	ldrb	r3, [r3, #30]
 80022f2:	019b      	lsls	r3, r3, #6
                        ((uint32_t)dmaconf->ForwardErrorFrames << 7U) |
 80022f4:	431a      	orrs	r2, r3
                        dmaconf->ReceiveThresholdControl |
 80022f6:	683b      	ldr	r3, [r7, #0]
 80022f8:	6a1b      	ldr	r3, [r3, #32]
                        ((uint32_t)dmaconf->ForwardUndersizedGoodFrames << 6U) |
 80022fa:	431a      	orrs	r2, r3
                        ((uint32_t)dmaconf->SecondFrameOperate << 2U));
 80022fc:	683b      	ldr	r3, [r7, #0]
 80022fe:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002302:	009b      	lsls	r3, r3, #2
  tmpreg1 |= (uint32_t)(((uint32_t)((dmaconf->DropTCPIPChecksumErrorFrame == DISABLE) ? 1U : 0U) << 26U) |
 8002304:	4313      	orrs	r3, r2
 8002306:	68fa      	ldr	r2, [r7, #12]
 8002308:	4313      	orrs	r3, r2
 800230a:	60fb      	str	r3, [r7, #12]

  /* Write to ETHERNET DMAOMR */
  (heth->Instance)->DMAOMR = (uint32_t)tmpreg1;
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002314:	461a      	mov	r2, r3
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	6193      	str	r3, [r2, #24]

  /* Wait until the write operation will be taken into account:
  at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMAOMR;
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002322:	699b      	ldr	r3, [r3, #24]
 8002324:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002326:	2001      	movs	r0, #1
 8002328:	f7ff f97c 	bl	8001624 <HAL_Delay>
  (heth->Instance)->DMAOMR = tmpreg1;
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002334:	461a      	mov	r2, r3
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	6193      	str	r3, [r2, #24]

  /*----------------------- ETHERNET DMABMR Configuration --------------------*/
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800233a:	683b      	ldr	r3, [r7, #0]
 800233c:	791b      	ldrb	r3, [r3, #4]
 800233e:	065a      	lsls	r2, r3, #25
                                        dmaconf->BurstMode |
 8002340:	683b      	ldr	r3, [r7, #0]
 8002342:	689b      	ldr	r3, [r3, #8]
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 8002344:	431a      	orrs	r2, r3
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	699b      	ldr	r3, [r3, #24]
                                        dmaconf->BurstMode |
 800234a:	431a      	orrs	r2, r3
                                                                       Rx it is applied for the other */
                                        dmaconf->TxDMABurstLength |
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	691b      	ldr	r3, [r3, #16]
                                        dmaconf->RxDMABurstLength | /* !! if 4xPBL is selected for Tx or
 8002350:	431a      	orrs	r2, r3
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002352:	683b      	ldr	r3, [r7, #0]
 8002354:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002358:	01db      	lsls	r3, r3, #7
                                        dmaconf->TxDMABurstLength |
 800235a:	431a      	orrs	r2, r3
                                        (dmaconf->DescriptorSkipLength << 2U) |
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002360:	009b      	lsls	r3, r3, #2
                                        ((uint32_t)dmaconf->EnhancedDescriptorFormat << 7U) |
 8002362:	431a      	orrs	r2, r3
                                        dmaconf->DMAArbitration |
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	681b      	ldr	r3, [r3, #0]
                                        (dmaconf->DescriptorSkipLength << 2U) |
 8002368:	4313      	orrs	r3, r2
  (heth->Instance)->DMABMR = (uint32_t)(((uint32_t)dmaconf->AddressAlignedBeats << 25U) |
 800236a:	687a      	ldr	r2, [r7, #4]
 800236c:	6812      	ldr	r2, [r2, #0]
 800236e:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002372:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002376:	6013      	str	r3, [r2, #0]
                                        ETH_DMABMR_USP); /* Enable use of separate PBL for Rx and Tx */

  /* Wait until the write operation will be taken into account:
     at least four TX_CLK/RX_CLK clock cycles */
  tmpreg1 = (heth->Instance)->DMABMR;
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	60fb      	str	r3, [r7, #12]
  HAL_Delay(ETH_REG_WRITE_DELAY);
 8002384:	2001      	movs	r0, #1
 8002386:	f7ff f94d 	bl	8001624 <HAL_Delay>
  (heth->Instance)->DMABMR = tmpreg1;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002392:	461a      	mov	r2, r3
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	6013      	str	r3, [r2, #0]
}
 8002398:	bf00      	nop
 800239a:	3710      	adds	r7, #16
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}
 80023a0:	f8de3f23 	.word	0xf8de3f23

080023a4 <ETH_MACDMAConfig>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
static void ETH_MACDMAConfig(ETH_HandleTypeDef *heth)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b0a6      	sub	sp, #152	@ 0x98
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	6078      	str	r0, [r7, #4]
  ETH_MACConfigTypeDef macDefaultConf;
  ETH_DMAConfigTypeDef dmaDefaultConf;

  /*--------------- ETHERNET MAC registers default Configuration --------------*/
  macDefaultConf.Watchdog = ENABLE;
 80023ac:	2301      	movs	r3, #1
 80023ae:	f887 3044 	strb.w	r3, [r7, #68]	@ 0x44
  macDefaultConf.Jabber = ENABLE;
 80023b2:	2301      	movs	r3, #1
 80023b4:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
  macDefaultConf.InterPacketGapVal = ETH_INTERFRAMEGAP_96BIT;
 80023b8:	2300      	movs	r3, #0
 80023ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
  macDefaultConf.CarrierSenseDuringTransmit = DISABLE;
 80023bc:	2300      	movs	r3, #0
 80023be:	f887 3053 	strb.w	r3, [r7, #83]	@ 0x53
  macDefaultConf.ReceiveOwn = ENABLE;
 80023c2:	2301      	movs	r3, #1
 80023c4:	f887 3052 	strb.w	r3, [r7, #82]	@ 0x52
  macDefaultConf.LoopbackMode = DISABLE;
 80023c8:	2300      	movs	r3, #0
 80023ca:	f887 3050 	strb.w	r3, [r7, #80]	@ 0x50
  macDefaultConf.CRCStripTypePacket = ENABLE;
 80023ce:	2301      	movs	r3, #1
 80023d0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  macDefaultConf.ChecksumOffload = ENABLE;
 80023d4:	2301      	movs	r3, #1
 80023d6:	f887 3038 	strb.w	r3, [r7, #56]	@ 0x38
  macDefaultConf.RetryTransmission = DISABLE;
 80023da:	2300      	movs	r3, #0
 80023dc:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  macDefaultConf.AutomaticPadCRCStrip = DISABLE;
 80023e0:	2300      	movs	r3, #0
 80023e2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  macDefaultConf.BackOffLimit = ETH_BACKOFFLIMIT_10;
 80023e6:	2300      	movs	r3, #0
 80023e8:	65bb      	str	r3, [r7, #88]	@ 0x58
  macDefaultConf.DeferralCheck = DISABLE;
 80023ea:	2300      	movs	r3, #0
 80023ec:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
  macDefaultConf.PauseTime = 0x0U;
 80023f0:	2300      	movs	r3, #0
 80023f2:	67fb      	str	r3, [r7, #124]	@ 0x7c
  macDefaultConf.ZeroQuantaPause = DISABLE;
 80023f4:	2300      	movs	r3, #0
 80023f6:	f887 3080 	strb.w	r3, [r7, #128]	@ 0x80
  macDefaultConf.PauseLowThreshold = ETH_PAUSELOWTHRESHOLD_MINUS4;
 80023fa:	2300      	movs	r3, #0
 80023fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  macDefaultConf.ReceiveFlowControl = DISABLE;
 8002400:	2300      	movs	r3, #0
 8002402:	f887 308a 	strb.w	r3, [r7, #138]	@ 0x8a
  macDefaultConf.TransmitFlowControl = DISABLE;
 8002406:	2300      	movs	r3, #0
 8002408:	f887 3088 	strb.w	r3, [r7, #136]	@ 0x88
  macDefaultConf.Speed = ETH_SPEED_100M;
 800240c:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002410:	64bb      	str	r3, [r7, #72]	@ 0x48
  macDefaultConf.DuplexMode = ETH_FULLDUPLEX_MODE;
 8002412:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002416:	64fb      	str	r3, [r7, #76]	@ 0x4c
  macDefaultConf.UnicastPausePacketDetect = DISABLE;
 8002418:	2300      	movs	r3, #0
 800241a:	f887 3089 	strb.w	r3, [r7, #137]	@ 0x89

  /* MAC default configuration */
  ETH_SetMACConfig(heth, &macDefaultConf);
 800241e:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002422:	4619      	mov	r1, r3
 8002424:	6878      	ldr	r0, [r7, #4]
 8002426:	f7ff fe7f 	bl	8002128 <ETH_SetMACConfig>

  /*--------------- ETHERNET DMA registers default Configuration --------------*/
  dmaDefaultConf.DropTCPIPChecksumErrorFrame = ENABLE;
 800242a:	2301      	movs	r3, #1
 800242c:	753b      	strb	r3, [r7, #20]
  dmaDefaultConf.ReceiveStoreForward = ENABLE;
 800242e:	2301      	movs	r3, #1
 8002430:	757b      	strb	r3, [r7, #21]
  dmaDefaultConf.FlushRxPacket = ENABLE;
 8002432:	2301      	movs	r3, #1
 8002434:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
  dmaDefaultConf.TransmitStoreForward = ENABLE;
 8002438:	2301      	movs	r3, #1
 800243a:	75bb      	strb	r3, [r7, #22]
  dmaDefaultConf.TransmitThresholdControl = ETH_TRANSMITTHRESHOLDCONTROL_64BYTES;
 800243c:	2300      	movs	r3, #0
 800243e:	61fb      	str	r3, [r7, #28]
  dmaDefaultConf.ForwardErrorFrames = DISABLE;
 8002440:	2300      	movs	r3, #0
 8002442:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
  dmaDefaultConf.ForwardUndersizedGoodFrames = DISABLE;
 8002446:	2300      	movs	r3, #0
 8002448:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
  dmaDefaultConf.ReceiveThresholdControl = ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES;
 800244c:	2300      	movs	r3, #0
 800244e:	62bb      	str	r3, [r7, #40]	@ 0x28
  dmaDefaultConf.SecondFrameOperate = ENABLE;
 8002450:	2301      	movs	r3, #1
 8002452:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
  dmaDefaultConf.AddressAlignedBeats = ENABLE;
 8002456:	2301      	movs	r3, #1
 8002458:	733b      	strb	r3, [r7, #12]
  dmaDefaultConf.BurstMode = ETH_BURSTLENGTH_FIXED;
 800245a:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800245e:	613b      	str	r3, [r7, #16]
  dmaDefaultConf.RxDMABurstLength = ETH_RXDMABURSTLENGTH_32BEAT;
 8002460:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002464:	623b      	str	r3, [r7, #32]
  dmaDefaultConf.TxDMABurstLength = ETH_TXDMABURSTLENGTH_32BEAT;
 8002466:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800246a:	61bb      	str	r3, [r7, #24]
  dmaDefaultConf.EnhancedDescriptorFormat = ENABLE;
 800246c:	2301      	movs	r3, #1
 800246e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
  dmaDefaultConf.DescriptorSkipLength = 0x0U;
 8002472:	2300      	movs	r3, #0
 8002474:	633b      	str	r3, [r7, #48]	@ 0x30
  dmaDefaultConf.DMAArbitration = ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1;
 8002476:	2300      	movs	r3, #0
 8002478:	60bb      	str	r3, [r7, #8]

  /* DMA default configuration */
  ETH_SetDMAConfig(heth, &dmaDefaultConf);
 800247a:	f107 0308 	add.w	r3, r7, #8
 800247e:	4619      	mov	r1, r3
 8002480:	6878      	ldr	r0, [r7, #4]
 8002482:	f7ff ff05 	bl	8002290 <ETH_SetDMAConfig>
}
 8002486:	bf00      	nop
 8002488:	3798      	adds	r7, #152	@ 0x98
 800248a:	46bd      	mov	sp, r7
 800248c:	bd80      	pop	{r7, pc}
	...

08002490 <ETH_MACAddressConfig>:
  *             @arg ETH_MAC_Address3: MAC Address3
  * @param  Addr Pointer to MAC address buffer data (6 bytes)
  * @retval HAL status
  */
static void ETH_MACAddressConfig(ETH_HandleTypeDef *heth, uint32_t MacAddr, uint8_t *Addr)
{
 8002490:	b480      	push	{r7}
 8002492:	b087      	sub	sp, #28
 8002494:	af00      	add	r7, sp, #0
 8002496:	60f8      	str	r0, [r7, #12]
 8002498:	60b9      	str	r1, [r7, #8]
 800249a:	607a      	str	r2, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);

  /* Calculate the selected MAC address high register */
  tmpreg1 = ((uint32_t)Addr[5U] << 8U) | (uint32_t)Addr[4U];
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	3305      	adds	r3, #5
 80024a0:	781b      	ldrb	r3, [r3, #0]
 80024a2:	021b      	lsls	r3, r3, #8
 80024a4:	687a      	ldr	r2, [r7, #4]
 80024a6:	3204      	adds	r2, #4
 80024a8:	7812      	ldrb	r2, [r2, #0]
 80024aa:	4313      	orrs	r3, r2
 80024ac:	617b      	str	r3, [r7, #20]
  /* Load the selected MAC address high register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_HBASE + MacAddr))) = tmpreg1;
 80024ae:	68ba      	ldr	r2, [r7, #8]
 80024b0:	4b11      	ldr	r3, [pc, #68]	@ (80024f8 <ETH_MACAddressConfig+0x68>)
 80024b2:	4413      	add	r3, r2
 80024b4:	461a      	mov	r2, r3
 80024b6:	697b      	ldr	r3, [r7, #20]
 80024b8:	6013      	str	r3, [r2, #0]
  /* Calculate the selected MAC address low register */
  tmpreg1 = ((uint32_t)Addr[3U] << 24U) | ((uint32_t)Addr[2U] << 16U) | ((uint32_t)Addr[1U] << 8U) | Addr[0U];
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	3303      	adds	r3, #3
 80024be:	781b      	ldrb	r3, [r3, #0]
 80024c0:	061a      	lsls	r2, r3, #24
 80024c2:	687b      	ldr	r3, [r7, #4]
 80024c4:	3302      	adds	r3, #2
 80024c6:	781b      	ldrb	r3, [r3, #0]
 80024c8:	041b      	lsls	r3, r3, #16
 80024ca:	431a      	orrs	r2, r3
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	3301      	adds	r3, #1
 80024d0:	781b      	ldrb	r3, [r3, #0]
 80024d2:	021b      	lsls	r3, r3, #8
 80024d4:	4313      	orrs	r3, r2
 80024d6:	687a      	ldr	r2, [r7, #4]
 80024d8:	7812      	ldrb	r2, [r2, #0]
 80024da:	4313      	orrs	r3, r2
 80024dc:	617b      	str	r3, [r7, #20]

  /* Load the selected MAC address low register */
  (*(__IO uint32_t *)((uint32_t)(ETH_MAC_ADDR_LBASE + MacAddr))) = tmpreg1;
 80024de:	68ba      	ldr	r2, [r7, #8]
 80024e0:	4b06      	ldr	r3, [pc, #24]	@ (80024fc <ETH_MACAddressConfig+0x6c>)
 80024e2:	4413      	add	r3, r2
 80024e4:	461a      	mov	r2, r3
 80024e6:	697b      	ldr	r3, [r7, #20]
 80024e8:	6013      	str	r3, [r2, #0]
}
 80024ea:	bf00      	nop
 80024ec:	371c      	adds	r7, #28
 80024ee:	46bd      	mov	sp, r7
 80024f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f4:	4770      	bx	lr
 80024f6:	bf00      	nop
 80024f8:	40028040 	.word	0x40028040
 80024fc:	40028044 	.word	0x40028044

08002500 <ETH_DMATxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMATxDescListInit(ETH_HandleTypeDef *heth)
{
 8002500:	b480      	push	{r7}
 8002502:	b085      	sub	sp, #20
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmatxdesc;
  uint32_t i;

  /* Fill each DMATxDesc descriptor with the right values */
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002508:	2300      	movs	r3, #0
 800250a:	60fb      	str	r3, [r7, #12]
 800250c:	e03e      	b.n	800258c <ETH_DMATxDescListInit+0x8c>
  {
    dmatxdesc = heth->Init.TxDesc + i;
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	68d9      	ldr	r1, [r3, #12]
 8002512:	68fa      	ldr	r2, [r7, #12]
 8002514:	4613      	mov	r3, r2
 8002516:	009b      	lsls	r3, r3, #2
 8002518:	4413      	add	r3, r2
 800251a:	00db      	lsls	r3, r3, #3
 800251c:	440b      	add	r3, r1
 800251e:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmatxdesc->DESC0, 0x0U);
 8002520:	68bb      	ldr	r3, [r7, #8]
 8002522:	2200      	movs	r2, #0
 8002524:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmatxdesc->DESC1, 0x0U);
 8002526:	68bb      	ldr	r3, [r7, #8]
 8002528:	2200      	movs	r2, #0
 800252a:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmatxdesc->DESC2, 0x0U);
 800252c:	68bb      	ldr	r3, [r7, #8]
 800252e:	2200      	movs	r2, #0
 8002530:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmatxdesc->DESC3, 0x0U);
 8002532:	68bb      	ldr	r3, [r7, #8]
 8002534:	2200      	movs	r2, #0
 8002536:	60da      	str	r2, [r3, #12]

    WRITE_REG(heth->TxDescList.TxDesc[i], (uint32_t)dmatxdesc);
 8002538:	68b9      	ldr	r1, [r7, #8]
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	68fa      	ldr	r2, [r7, #12]
 800253e:	3206      	adds	r2, #6
 8002540:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    /* Set Second Address Chained bit */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_TCH);
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800254c:	68bb      	ldr	r3, [r7, #8]
 800254e:	601a      	str	r2, [r3, #0]

    if (i < ((uint32_t)ETH_TX_DESC_CNT - 1U))
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	2b02      	cmp	r3, #2
 8002554:	d80c      	bhi.n	8002570 <ETH_DMATxDescListInit+0x70>
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc + i + 1U));
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	68d9      	ldr	r1, [r3, #12]
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	1c5a      	adds	r2, r3, #1
 800255e:	4613      	mov	r3, r2
 8002560:	009b      	lsls	r3, r3, #2
 8002562:	4413      	add	r3, r2
 8002564:	00db      	lsls	r3, r3, #3
 8002566:	440b      	add	r3, r1
 8002568:	461a      	mov	r2, r3
 800256a:	68bb      	ldr	r3, [r7, #8]
 800256c:	60da      	str	r2, [r3, #12]
 800256e:	e004      	b.n	800257a <ETH_DMATxDescListInit+0x7a>
    }
    else
    {
      WRITE_REG(dmatxdesc->DESC3, (uint32_t)(heth->Init.TxDesc));
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	68db      	ldr	r3, [r3, #12]
 8002574:	461a      	mov	r2, r3
 8002576:	68bb      	ldr	r3, [r7, #8]
 8002578:	60da      	str	r2, [r3, #12]
    }

    /* Set the DMA Tx descriptors checksum insertion */
    SET_BIT(dmatxdesc->DESC0, ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL);
 800257a:	68bb      	ldr	r3, [r7, #8]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f443 0240 	orr.w	r2, r3, #12582912	@ 0xc00000
 8002582:	68bb      	ldr	r3, [r7, #8]
 8002584:	601a      	str	r2, [r3, #0]
  for (i = 0; i < (uint32_t)ETH_TX_DESC_CNT; i++)
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	3301      	adds	r3, #1
 800258a:	60fb      	str	r3, [r7, #12]
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	2b03      	cmp	r3, #3
 8002590:	d9bd      	bls.n	800250e <ETH_DMATxDescListInit+0xe>
  }

  heth->TxDescList.CurTxDesc = 0;
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	2200      	movs	r2, #0
 8002596:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set Transmit Descriptor List Address */
  WRITE_REG(heth->Instance->DMATDLAR, (uint32_t) heth->Init.TxDesc);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	68da      	ldr	r2, [r3, #12]
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80025a4:	611a      	str	r2, [r3, #16]
}
 80025a6:	bf00      	nop
 80025a8:	3714      	adds	r7, #20
 80025aa:	46bd      	mov	sp, r7
 80025ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025b0:	4770      	bx	lr

080025b2 <ETH_DMARxDescListInit>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
static void ETH_DMARxDescListInit(ETH_HandleTypeDef *heth)
{
 80025b2:	b480      	push	{r7}
 80025b4:	b085      	sub	sp, #20
 80025b6:	af00      	add	r7, sp, #0
 80025b8:	6078      	str	r0, [r7, #4]
  ETH_DMADescTypeDef *dmarxdesc;
  uint32_t i;

  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 80025ba:	2300      	movs	r3, #0
 80025bc:	60fb      	str	r3, [r7, #12]
 80025be:	e048      	b.n	8002652 <ETH_DMARxDescListInit+0xa0>
  {
    dmarxdesc =  heth->Init.RxDesc + i;
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	6919      	ldr	r1, [r3, #16]
 80025c4:	68fa      	ldr	r2, [r7, #12]
 80025c6:	4613      	mov	r3, r2
 80025c8:	009b      	lsls	r3, r3, #2
 80025ca:	4413      	add	r3, r2
 80025cc:	00db      	lsls	r3, r3, #3
 80025ce:	440b      	add	r3, r1
 80025d0:	60bb      	str	r3, [r7, #8]

    WRITE_REG(dmarxdesc->DESC0, 0x0U);
 80025d2:	68bb      	ldr	r3, [r7, #8]
 80025d4:	2200      	movs	r2, #0
 80025d6:	601a      	str	r2, [r3, #0]
    WRITE_REG(dmarxdesc->DESC1, 0x0U);
 80025d8:	68bb      	ldr	r3, [r7, #8]
 80025da:	2200      	movs	r2, #0
 80025dc:	605a      	str	r2, [r3, #4]
    WRITE_REG(dmarxdesc->DESC2, 0x0U);
 80025de:	68bb      	ldr	r3, [r7, #8]
 80025e0:	2200      	movs	r2, #0
 80025e2:	609a      	str	r2, [r3, #8]
    WRITE_REG(dmarxdesc->DESC3, 0x0U);
 80025e4:	68bb      	ldr	r3, [r7, #8]
 80025e6:	2200      	movs	r2, #0
 80025e8:	60da      	str	r2, [r3, #12]
    WRITE_REG(dmarxdesc->BackupAddr0, 0x0U);
 80025ea:	68bb      	ldr	r3, [r7, #8]
 80025ec:	2200      	movs	r2, #0
 80025ee:	621a      	str	r2, [r3, #32]
    WRITE_REG(dmarxdesc->BackupAddr1, 0x0U);
 80025f0:	68bb      	ldr	r3, [r7, #8]
 80025f2:	2200      	movs	r2, #0
 80025f4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Set Own bit of the Rx descriptor Status */
    dmarxdesc->DESC0 = ETH_DMARXDESC_OWN;
 80025f6:	68bb      	ldr	r3, [r7, #8]
 80025f8:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80025fc:	601a      	str	r2, [r3, #0]

    /* Set Buffer1 size and Second Address Chained bit */
    dmarxdesc->DESC1 = heth->Init.RxBuffLen | ETH_DMARXDESC_RCH;
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	695b      	ldr	r3, [r3, #20]
 8002602:	f443 4280 	orr.w	r2, r3, #16384	@ 0x4000
 8002606:	68bb      	ldr	r3, [r7, #8]
 8002608:	605a      	str	r2, [r3, #4]

    /* Enable Ethernet DMA Rx Descriptor interrupt */
    dmarxdesc->DESC1 &= ~ETH_DMARXDESC_DIC;
 800260a:	68bb      	ldr	r3, [r7, #8]
 800260c:	685b      	ldr	r3, [r3, #4]
 800260e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8002612:	68bb      	ldr	r3, [r7, #8]
 8002614:	605a      	str	r2, [r3, #4]
    /* Set Rx descritors addresses */
    WRITE_REG(heth->RxDescList.RxDesc[i], (uint32_t)dmarxdesc);
 8002616:	68b9      	ldr	r1, [r7, #8]
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	68fa      	ldr	r2, [r7, #12]
 800261c:	3212      	adds	r2, #18
 800261e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

    if (i < ((uint32_t)ETH_RX_DESC_CNT - 1U))
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	2b02      	cmp	r3, #2
 8002626:	d80c      	bhi.n	8002642 <ETH_DMARxDescListInit+0x90>
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc + i + 1U));
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6919      	ldr	r1, [r3, #16]
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	1c5a      	adds	r2, r3, #1
 8002630:	4613      	mov	r3, r2
 8002632:	009b      	lsls	r3, r3, #2
 8002634:	4413      	add	r3, r2
 8002636:	00db      	lsls	r3, r3, #3
 8002638:	440b      	add	r3, r1
 800263a:	461a      	mov	r2, r3
 800263c:	68bb      	ldr	r3, [r7, #8]
 800263e:	60da      	str	r2, [r3, #12]
 8002640:	e004      	b.n	800264c <ETH_DMARxDescListInit+0x9a>
    }
    else
    {
      WRITE_REG(dmarxdesc->DESC3, (uint32_t)(heth->Init.RxDesc));
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	691b      	ldr	r3, [r3, #16]
 8002646:	461a      	mov	r2, r3
 8002648:	68bb      	ldr	r3, [r7, #8]
 800264a:	60da      	str	r2, [r3, #12]
  for (i = 0; i < (uint32_t)ETH_RX_DESC_CNT; i++)
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	3301      	adds	r3, #1
 8002650:	60fb      	str	r3, [r7, #12]
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	2b03      	cmp	r3, #3
 8002656:	d9b3      	bls.n	80025c0 <ETH_DMARxDescListInit+0xe>
    }
  }

  WRITE_REG(heth->RxDescList.RxDescIdx, 0U);
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	2200      	movs	r2, #0
 800265c:	65da      	str	r2, [r3, #92]	@ 0x5c
  WRITE_REG(heth->RxDescList.RxDescCnt, 0U);
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	2200      	movs	r2, #0
 8002662:	661a      	str	r2, [r3, #96]	@ 0x60
  WRITE_REG(heth->RxDescList.RxBuildDescIdx, 0U);
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	2200      	movs	r2, #0
 8002668:	669a      	str	r2, [r3, #104]	@ 0x68
  WRITE_REG(heth->RxDescList.RxBuildDescCnt, 0U);
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2200      	movs	r2, #0
 800266e:	66da      	str	r2, [r3, #108]	@ 0x6c
  WRITE_REG(heth->RxDescList.ItMode, 0U);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2200      	movs	r2, #0
 8002674:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set Receive Descriptor List Address */
  WRITE_REG(heth->Instance->DMARDLAR, (uint32_t) heth->Init.RxDesc);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	691a      	ldr	r2, [r3, #16]
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002682:	60da      	str	r2, [r3, #12]
}
 8002684:	bf00      	nop
 8002686:	3714      	adds	r7, #20
 8002688:	46bd      	mov	sp, r7
 800268a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800268e:	4770      	bx	lr

08002690 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002690:	b480      	push	{r7}
 8002692:	b089      	sub	sp, #36	@ 0x24
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
 8002698:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800269a:	2300      	movs	r3, #0
 800269c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800269e:	2300      	movs	r3, #0
 80026a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80026a2:	2300      	movs	r3, #0
 80026a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80026a6:	2300      	movs	r3, #0
 80026a8:	61fb      	str	r3, [r7, #28]
 80026aa:	e177      	b.n	800299c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80026ac:	2201      	movs	r2, #1
 80026ae:	69fb      	ldr	r3, [r7, #28]
 80026b0:	fa02 f303 	lsl.w	r3, r2, r3
 80026b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80026b6:	683b      	ldr	r3, [r7, #0]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	697a      	ldr	r2, [r7, #20]
 80026bc:	4013      	ands	r3, r2
 80026be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80026c0:	693a      	ldr	r2, [r7, #16]
 80026c2:	697b      	ldr	r3, [r7, #20]
 80026c4:	429a      	cmp	r2, r3
 80026c6:	f040 8166 	bne.w	8002996 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	685b      	ldr	r3, [r3, #4]
 80026ce:	f003 0303 	and.w	r3, r3, #3
 80026d2:	2b01      	cmp	r3, #1
 80026d4:	d005      	beq.n	80026e2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026d6:	683b      	ldr	r3, [r7, #0]
 80026d8:	685b      	ldr	r3, [r3, #4]
 80026da:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80026de:	2b02      	cmp	r3, #2
 80026e0:	d130      	bne.n	8002744 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	689b      	ldr	r3, [r3, #8]
 80026e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80026e8:	69fb      	ldr	r3, [r7, #28]
 80026ea:	005b      	lsls	r3, r3, #1
 80026ec:	2203      	movs	r2, #3
 80026ee:	fa02 f303 	lsl.w	r3, r2, r3
 80026f2:	43db      	mvns	r3, r3
 80026f4:	69ba      	ldr	r2, [r7, #24]
 80026f6:	4013      	ands	r3, r2
 80026f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	68da      	ldr	r2, [r3, #12]
 80026fe:	69fb      	ldr	r3, [r7, #28]
 8002700:	005b      	lsls	r3, r3, #1
 8002702:	fa02 f303 	lsl.w	r3, r2, r3
 8002706:	69ba      	ldr	r2, [r7, #24]
 8002708:	4313      	orrs	r3, r2
 800270a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	69ba      	ldr	r2, [r7, #24]
 8002710:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	685b      	ldr	r3, [r3, #4]
 8002716:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002718:	2201      	movs	r2, #1
 800271a:	69fb      	ldr	r3, [r7, #28]
 800271c:	fa02 f303 	lsl.w	r3, r2, r3
 8002720:	43db      	mvns	r3, r3
 8002722:	69ba      	ldr	r2, [r7, #24]
 8002724:	4013      	ands	r3, r2
 8002726:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002728:	683b      	ldr	r3, [r7, #0]
 800272a:	685b      	ldr	r3, [r3, #4]
 800272c:	091b      	lsrs	r3, r3, #4
 800272e:	f003 0201 	and.w	r2, r3, #1
 8002732:	69fb      	ldr	r3, [r7, #28]
 8002734:	fa02 f303 	lsl.w	r3, r2, r3
 8002738:	69ba      	ldr	r2, [r7, #24]
 800273a:	4313      	orrs	r3, r2
 800273c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	69ba      	ldr	r2, [r7, #24]
 8002742:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002744:	683b      	ldr	r3, [r7, #0]
 8002746:	685b      	ldr	r3, [r3, #4]
 8002748:	f003 0303 	and.w	r3, r3, #3
 800274c:	2b03      	cmp	r3, #3
 800274e:	d017      	beq.n	8002780 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	68db      	ldr	r3, [r3, #12]
 8002754:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002756:	69fb      	ldr	r3, [r7, #28]
 8002758:	005b      	lsls	r3, r3, #1
 800275a:	2203      	movs	r2, #3
 800275c:	fa02 f303 	lsl.w	r3, r2, r3
 8002760:	43db      	mvns	r3, r3
 8002762:	69ba      	ldr	r2, [r7, #24]
 8002764:	4013      	ands	r3, r2
 8002766:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	689a      	ldr	r2, [r3, #8]
 800276c:	69fb      	ldr	r3, [r7, #28]
 800276e:	005b      	lsls	r3, r3, #1
 8002770:	fa02 f303 	lsl.w	r3, r2, r3
 8002774:	69ba      	ldr	r2, [r7, #24]
 8002776:	4313      	orrs	r3, r2
 8002778:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	69ba      	ldr	r2, [r7, #24]
 800277e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002780:	683b      	ldr	r3, [r7, #0]
 8002782:	685b      	ldr	r3, [r3, #4]
 8002784:	f003 0303 	and.w	r3, r3, #3
 8002788:	2b02      	cmp	r3, #2
 800278a:	d123      	bne.n	80027d4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800278c:	69fb      	ldr	r3, [r7, #28]
 800278e:	08da      	lsrs	r2, r3, #3
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	3208      	adds	r2, #8
 8002794:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002798:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800279a:	69fb      	ldr	r3, [r7, #28]
 800279c:	f003 0307 	and.w	r3, r3, #7
 80027a0:	009b      	lsls	r3, r3, #2
 80027a2:	220f      	movs	r2, #15
 80027a4:	fa02 f303 	lsl.w	r3, r2, r3
 80027a8:	43db      	mvns	r3, r3
 80027aa:	69ba      	ldr	r2, [r7, #24]
 80027ac:	4013      	ands	r3, r2
 80027ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	691a      	ldr	r2, [r3, #16]
 80027b4:	69fb      	ldr	r3, [r7, #28]
 80027b6:	f003 0307 	and.w	r3, r3, #7
 80027ba:	009b      	lsls	r3, r3, #2
 80027bc:	fa02 f303 	lsl.w	r3, r2, r3
 80027c0:	69ba      	ldr	r2, [r7, #24]
 80027c2:	4313      	orrs	r3, r2
 80027c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80027c6:	69fb      	ldr	r3, [r7, #28]
 80027c8:	08da      	lsrs	r2, r3, #3
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	3208      	adds	r2, #8
 80027ce:	69b9      	ldr	r1, [r7, #24]
 80027d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80027da:	69fb      	ldr	r3, [r7, #28]
 80027dc:	005b      	lsls	r3, r3, #1
 80027de:	2203      	movs	r2, #3
 80027e0:	fa02 f303 	lsl.w	r3, r2, r3
 80027e4:	43db      	mvns	r3, r3
 80027e6:	69ba      	ldr	r2, [r7, #24]
 80027e8:	4013      	ands	r3, r2
 80027ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80027ec:	683b      	ldr	r3, [r7, #0]
 80027ee:	685b      	ldr	r3, [r3, #4]
 80027f0:	f003 0203 	and.w	r2, r3, #3
 80027f4:	69fb      	ldr	r3, [r7, #28]
 80027f6:	005b      	lsls	r3, r3, #1
 80027f8:	fa02 f303 	lsl.w	r3, r2, r3
 80027fc:	69ba      	ldr	r2, [r7, #24]
 80027fe:	4313      	orrs	r3, r2
 8002800:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	69ba      	ldr	r2, [r7, #24]
 8002806:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002808:	683b      	ldr	r3, [r7, #0]
 800280a:	685b      	ldr	r3, [r3, #4]
 800280c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002810:	2b00      	cmp	r3, #0
 8002812:	f000 80c0 	beq.w	8002996 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002816:	2300      	movs	r3, #0
 8002818:	60fb      	str	r3, [r7, #12]
 800281a:	4b66      	ldr	r3, [pc, #408]	@ (80029b4 <HAL_GPIO_Init+0x324>)
 800281c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800281e:	4a65      	ldr	r2, [pc, #404]	@ (80029b4 <HAL_GPIO_Init+0x324>)
 8002820:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002824:	6453      	str	r3, [r2, #68]	@ 0x44
 8002826:	4b63      	ldr	r3, [pc, #396]	@ (80029b4 <HAL_GPIO_Init+0x324>)
 8002828:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800282a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800282e:	60fb      	str	r3, [r7, #12]
 8002830:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002832:	4a61      	ldr	r2, [pc, #388]	@ (80029b8 <HAL_GPIO_Init+0x328>)
 8002834:	69fb      	ldr	r3, [r7, #28]
 8002836:	089b      	lsrs	r3, r3, #2
 8002838:	3302      	adds	r3, #2
 800283a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800283e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002840:	69fb      	ldr	r3, [r7, #28]
 8002842:	f003 0303 	and.w	r3, r3, #3
 8002846:	009b      	lsls	r3, r3, #2
 8002848:	220f      	movs	r2, #15
 800284a:	fa02 f303 	lsl.w	r3, r2, r3
 800284e:	43db      	mvns	r3, r3
 8002850:	69ba      	ldr	r2, [r7, #24]
 8002852:	4013      	ands	r3, r2
 8002854:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	4a58      	ldr	r2, [pc, #352]	@ (80029bc <HAL_GPIO_Init+0x32c>)
 800285a:	4293      	cmp	r3, r2
 800285c:	d037      	beq.n	80028ce <HAL_GPIO_Init+0x23e>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	4a57      	ldr	r2, [pc, #348]	@ (80029c0 <HAL_GPIO_Init+0x330>)
 8002862:	4293      	cmp	r3, r2
 8002864:	d031      	beq.n	80028ca <HAL_GPIO_Init+0x23a>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	4a56      	ldr	r2, [pc, #344]	@ (80029c4 <HAL_GPIO_Init+0x334>)
 800286a:	4293      	cmp	r3, r2
 800286c:	d02b      	beq.n	80028c6 <HAL_GPIO_Init+0x236>
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	4a55      	ldr	r2, [pc, #340]	@ (80029c8 <HAL_GPIO_Init+0x338>)
 8002872:	4293      	cmp	r3, r2
 8002874:	d025      	beq.n	80028c2 <HAL_GPIO_Init+0x232>
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	4a54      	ldr	r2, [pc, #336]	@ (80029cc <HAL_GPIO_Init+0x33c>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d01f      	beq.n	80028be <HAL_GPIO_Init+0x22e>
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	4a53      	ldr	r2, [pc, #332]	@ (80029d0 <HAL_GPIO_Init+0x340>)
 8002882:	4293      	cmp	r3, r2
 8002884:	d019      	beq.n	80028ba <HAL_GPIO_Init+0x22a>
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	4a52      	ldr	r2, [pc, #328]	@ (80029d4 <HAL_GPIO_Init+0x344>)
 800288a:	4293      	cmp	r3, r2
 800288c:	d013      	beq.n	80028b6 <HAL_GPIO_Init+0x226>
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	4a51      	ldr	r2, [pc, #324]	@ (80029d8 <HAL_GPIO_Init+0x348>)
 8002892:	4293      	cmp	r3, r2
 8002894:	d00d      	beq.n	80028b2 <HAL_GPIO_Init+0x222>
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	4a50      	ldr	r2, [pc, #320]	@ (80029dc <HAL_GPIO_Init+0x34c>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d007      	beq.n	80028ae <HAL_GPIO_Init+0x21e>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	4a4f      	ldr	r2, [pc, #316]	@ (80029e0 <HAL_GPIO_Init+0x350>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d101      	bne.n	80028aa <HAL_GPIO_Init+0x21a>
 80028a6:	2309      	movs	r3, #9
 80028a8:	e012      	b.n	80028d0 <HAL_GPIO_Init+0x240>
 80028aa:	230a      	movs	r3, #10
 80028ac:	e010      	b.n	80028d0 <HAL_GPIO_Init+0x240>
 80028ae:	2308      	movs	r3, #8
 80028b0:	e00e      	b.n	80028d0 <HAL_GPIO_Init+0x240>
 80028b2:	2307      	movs	r3, #7
 80028b4:	e00c      	b.n	80028d0 <HAL_GPIO_Init+0x240>
 80028b6:	2306      	movs	r3, #6
 80028b8:	e00a      	b.n	80028d0 <HAL_GPIO_Init+0x240>
 80028ba:	2305      	movs	r3, #5
 80028bc:	e008      	b.n	80028d0 <HAL_GPIO_Init+0x240>
 80028be:	2304      	movs	r3, #4
 80028c0:	e006      	b.n	80028d0 <HAL_GPIO_Init+0x240>
 80028c2:	2303      	movs	r3, #3
 80028c4:	e004      	b.n	80028d0 <HAL_GPIO_Init+0x240>
 80028c6:	2302      	movs	r3, #2
 80028c8:	e002      	b.n	80028d0 <HAL_GPIO_Init+0x240>
 80028ca:	2301      	movs	r3, #1
 80028cc:	e000      	b.n	80028d0 <HAL_GPIO_Init+0x240>
 80028ce:	2300      	movs	r3, #0
 80028d0:	69fa      	ldr	r2, [r7, #28]
 80028d2:	f002 0203 	and.w	r2, r2, #3
 80028d6:	0092      	lsls	r2, r2, #2
 80028d8:	4093      	lsls	r3, r2
 80028da:	69ba      	ldr	r2, [r7, #24]
 80028dc:	4313      	orrs	r3, r2
 80028de:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80028e0:	4935      	ldr	r1, [pc, #212]	@ (80029b8 <HAL_GPIO_Init+0x328>)
 80028e2:	69fb      	ldr	r3, [r7, #28]
 80028e4:	089b      	lsrs	r3, r3, #2
 80028e6:	3302      	adds	r3, #2
 80028e8:	69ba      	ldr	r2, [r7, #24]
 80028ea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80028ee:	4b3d      	ldr	r3, [pc, #244]	@ (80029e4 <HAL_GPIO_Init+0x354>)
 80028f0:	689b      	ldr	r3, [r3, #8]
 80028f2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028f4:	693b      	ldr	r3, [r7, #16]
 80028f6:	43db      	mvns	r3, r3
 80028f8:	69ba      	ldr	r2, [r7, #24]
 80028fa:	4013      	ands	r3, r2
 80028fc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80028fe:	683b      	ldr	r3, [r7, #0]
 8002900:	685b      	ldr	r3, [r3, #4]
 8002902:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002906:	2b00      	cmp	r3, #0
 8002908:	d003      	beq.n	8002912 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800290a:	69ba      	ldr	r2, [r7, #24]
 800290c:	693b      	ldr	r3, [r7, #16]
 800290e:	4313      	orrs	r3, r2
 8002910:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002912:	4a34      	ldr	r2, [pc, #208]	@ (80029e4 <HAL_GPIO_Init+0x354>)
 8002914:	69bb      	ldr	r3, [r7, #24]
 8002916:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002918:	4b32      	ldr	r3, [pc, #200]	@ (80029e4 <HAL_GPIO_Init+0x354>)
 800291a:	68db      	ldr	r3, [r3, #12]
 800291c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800291e:	693b      	ldr	r3, [r7, #16]
 8002920:	43db      	mvns	r3, r3
 8002922:	69ba      	ldr	r2, [r7, #24]
 8002924:	4013      	ands	r3, r2
 8002926:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002928:	683b      	ldr	r3, [r7, #0]
 800292a:	685b      	ldr	r3, [r3, #4]
 800292c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002930:	2b00      	cmp	r3, #0
 8002932:	d003      	beq.n	800293c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8002934:	69ba      	ldr	r2, [r7, #24]
 8002936:	693b      	ldr	r3, [r7, #16]
 8002938:	4313      	orrs	r3, r2
 800293a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800293c:	4a29      	ldr	r2, [pc, #164]	@ (80029e4 <HAL_GPIO_Init+0x354>)
 800293e:	69bb      	ldr	r3, [r7, #24]
 8002940:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002942:	4b28      	ldr	r3, [pc, #160]	@ (80029e4 <HAL_GPIO_Init+0x354>)
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002948:	693b      	ldr	r3, [r7, #16]
 800294a:	43db      	mvns	r3, r3
 800294c:	69ba      	ldr	r2, [r7, #24]
 800294e:	4013      	ands	r3, r2
 8002950:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	685b      	ldr	r3, [r3, #4]
 8002956:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800295a:	2b00      	cmp	r3, #0
 800295c:	d003      	beq.n	8002966 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800295e:	69ba      	ldr	r2, [r7, #24]
 8002960:	693b      	ldr	r3, [r7, #16]
 8002962:	4313      	orrs	r3, r2
 8002964:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002966:	4a1f      	ldr	r2, [pc, #124]	@ (80029e4 <HAL_GPIO_Init+0x354>)
 8002968:	69bb      	ldr	r3, [r7, #24]
 800296a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800296c:	4b1d      	ldr	r3, [pc, #116]	@ (80029e4 <HAL_GPIO_Init+0x354>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002972:	693b      	ldr	r3, [r7, #16]
 8002974:	43db      	mvns	r3, r3
 8002976:	69ba      	ldr	r2, [r7, #24]
 8002978:	4013      	ands	r3, r2
 800297a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800297c:	683b      	ldr	r3, [r7, #0]
 800297e:	685b      	ldr	r3, [r3, #4]
 8002980:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002984:	2b00      	cmp	r3, #0
 8002986:	d003      	beq.n	8002990 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8002988:	69ba      	ldr	r2, [r7, #24]
 800298a:	693b      	ldr	r3, [r7, #16]
 800298c:	4313      	orrs	r3, r2
 800298e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002990:	4a14      	ldr	r2, [pc, #80]	@ (80029e4 <HAL_GPIO_Init+0x354>)
 8002992:	69bb      	ldr	r3, [r7, #24]
 8002994:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002996:	69fb      	ldr	r3, [r7, #28]
 8002998:	3301      	adds	r3, #1
 800299a:	61fb      	str	r3, [r7, #28]
 800299c:	69fb      	ldr	r3, [r7, #28]
 800299e:	2b0f      	cmp	r3, #15
 80029a0:	f67f ae84 	bls.w	80026ac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80029a4:	bf00      	nop
 80029a6:	bf00      	nop
 80029a8:	3724      	adds	r7, #36	@ 0x24
 80029aa:	46bd      	mov	sp, r7
 80029ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b0:	4770      	bx	lr
 80029b2:	bf00      	nop
 80029b4:	40023800 	.word	0x40023800
 80029b8:	40013800 	.word	0x40013800
 80029bc:	40020000 	.word	0x40020000
 80029c0:	40020400 	.word	0x40020400
 80029c4:	40020800 	.word	0x40020800
 80029c8:	40020c00 	.word	0x40020c00
 80029cc:	40021000 	.word	0x40021000
 80029d0:	40021400 	.word	0x40021400
 80029d4:	40021800 	.word	0x40021800
 80029d8:	40021c00 	.word	0x40021c00
 80029dc:	40022000 	.word	0x40022000
 80029e0:	40022400 	.word	0x40022400
 80029e4:	40013c00 	.word	0x40013c00

080029e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80029e8:	b480      	push	{r7}
 80029ea:	b083      	sub	sp, #12
 80029ec:	af00      	add	r7, sp, #0
 80029ee:	6078      	str	r0, [r7, #4]
 80029f0:	460b      	mov	r3, r1
 80029f2:	807b      	strh	r3, [r7, #2]
 80029f4:	4613      	mov	r3, r2
 80029f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80029f8:	787b      	ldrb	r3, [r7, #1]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d003      	beq.n	8002a06 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80029fe:	887a      	ldrh	r2, [r7, #2]
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002a04:	e003      	b.n	8002a0e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002a06:	887b      	ldrh	r3, [r7, #2]
 8002a08:	041a      	lsls	r2, r3, #16
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	619a      	str	r2, [r3, #24]
}
 8002a0e:	bf00      	nop
 8002a10:	370c      	adds	r7, #12
 8002a12:	46bd      	mov	sp, r7
 8002a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a18:	4770      	bx	lr

08002a1a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002a1a:	b580      	push	{r7, lr}
 8002a1c:	b086      	sub	sp, #24
 8002a1e:	af02      	add	r7, sp, #8
 8002a20:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	2b00      	cmp	r3, #0
 8002a26:	d101      	bne.n	8002a2c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	e101      	b.n	8002c30 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8002a38:	b2db      	uxtb	r3, r3
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d106      	bne.n	8002a4c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	2200      	movs	r2, #0
 8002a42:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002a46:	6878      	ldr	r0, [r7, #4]
 8002a48:	f7fe fc7e 	bl	8001348 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2203      	movs	r2, #3
 8002a50:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002a5a:	d102      	bne.n	8002a62 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	2200      	movs	r2, #0
 8002a60:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	681b      	ldr	r3, [r3, #0]
 8002a66:	4618      	mov	r0, r3
 8002a68:	f001 f9ee 	bl	8003e48 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	6818      	ldr	r0, [r3, #0]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	7c1a      	ldrb	r2, [r3, #16]
 8002a74:	f88d 2000 	strb.w	r2, [sp]
 8002a78:	3304      	adds	r3, #4
 8002a7a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002a7c:	f001 f980 	bl	8003d80 <USB_CoreInit>
 8002a80:	4603      	mov	r3, r0
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d005      	beq.n	8002a92 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	2202      	movs	r2, #2
 8002a8a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002a8e:	2301      	movs	r3, #1
 8002a90:	e0ce      	b.n	8002c30 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	2100      	movs	r1, #0
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f001 f9e6 	bl	8003e6a <USB_SetCurrentMode>
 8002a9e:	4603      	mov	r3, r0
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d005      	beq.n	8002ab0 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2202      	movs	r2, #2
 8002aa8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002aac:	2301      	movs	r3, #1
 8002aae:	e0bf      	b.n	8002c30 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	73fb      	strb	r3, [r7, #15]
 8002ab4:	e04a      	b.n	8002b4c <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8002ab6:	7bfa      	ldrb	r2, [r7, #15]
 8002ab8:	6879      	ldr	r1, [r7, #4]
 8002aba:	4613      	mov	r3, r2
 8002abc:	00db      	lsls	r3, r3, #3
 8002abe:	4413      	add	r3, r2
 8002ac0:	009b      	lsls	r3, r3, #2
 8002ac2:	440b      	add	r3, r1
 8002ac4:	3315      	adds	r3, #21
 8002ac6:	2201      	movs	r2, #1
 8002ac8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8002aca:	7bfa      	ldrb	r2, [r7, #15]
 8002acc:	6879      	ldr	r1, [r7, #4]
 8002ace:	4613      	mov	r3, r2
 8002ad0:	00db      	lsls	r3, r3, #3
 8002ad2:	4413      	add	r3, r2
 8002ad4:	009b      	lsls	r3, r3, #2
 8002ad6:	440b      	add	r3, r1
 8002ad8:	3314      	adds	r3, #20
 8002ada:	7bfa      	ldrb	r2, [r7, #15]
 8002adc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8002ade:	7bfa      	ldrb	r2, [r7, #15]
 8002ae0:	7bfb      	ldrb	r3, [r7, #15]
 8002ae2:	b298      	uxth	r0, r3
 8002ae4:	6879      	ldr	r1, [r7, #4]
 8002ae6:	4613      	mov	r3, r2
 8002ae8:	00db      	lsls	r3, r3, #3
 8002aea:	4413      	add	r3, r2
 8002aec:	009b      	lsls	r3, r3, #2
 8002aee:	440b      	add	r3, r1
 8002af0:	332e      	adds	r3, #46	@ 0x2e
 8002af2:	4602      	mov	r2, r0
 8002af4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8002af6:	7bfa      	ldrb	r2, [r7, #15]
 8002af8:	6879      	ldr	r1, [r7, #4]
 8002afa:	4613      	mov	r3, r2
 8002afc:	00db      	lsls	r3, r3, #3
 8002afe:	4413      	add	r3, r2
 8002b00:	009b      	lsls	r3, r3, #2
 8002b02:	440b      	add	r3, r1
 8002b04:	3318      	adds	r3, #24
 8002b06:	2200      	movs	r2, #0
 8002b08:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8002b0a:	7bfa      	ldrb	r2, [r7, #15]
 8002b0c:	6879      	ldr	r1, [r7, #4]
 8002b0e:	4613      	mov	r3, r2
 8002b10:	00db      	lsls	r3, r3, #3
 8002b12:	4413      	add	r3, r2
 8002b14:	009b      	lsls	r3, r3, #2
 8002b16:	440b      	add	r3, r1
 8002b18:	331c      	adds	r3, #28
 8002b1a:	2200      	movs	r2, #0
 8002b1c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8002b1e:	7bfa      	ldrb	r2, [r7, #15]
 8002b20:	6879      	ldr	r1, [r7, #4]
 8002b22:	4613      	mov	r3, r2
 8002b24:	00db      	lsls	r3, r3, #3
 8002b26:	4413      	add	r3, r2
 8002b28:	009b      	lsls	r3, r3, #2
 8002b2a:	440b      	add	r3, r1
 8002b2c:	3320      	adds	r3, #32
 8002b2e:	2200      	movs	r2, #0
 8002b30:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8002b32:	7bfa      	ldrb	r2, [r7, #15]
 8002b34:	6879      	ldr	r1, [r7, #4]
 8002b36:	4613      	mov	r3, r2
 8002b38:	00db      	lsls	r3, r3, #3
 8002b3a:	4413      	add	r3, r2
 8002b3c:	009b      	lsls	r3, r3, #2
 8002b3e:	440b      	add	r3, r1
 8002b40:	3324      	adds	r3, #36	@ 0x24
 8002b42:	2200      	movs	r2, #0
 8002b44:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b46:	7bfb      	ldrb	r3, [r7, #15]
 8002b48:	3301      	adds	r3, #1
 8002b4a:	73fb      	strb	r3, [r7, #15]
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	791b      	ldrb	r3, [r3, #4]
 8002b50:	7bfa      	ldrb	r2, [r7, #15]
 8002b52:	429a      	cmp	r2, r3
 8002b54:	d3af      	bcc.n	8002ab6 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002b56:	2300      	movs	r3, #0
 8002b58:	73fb      	strb	r3, [r7, #15]
 8002b5a:	e044      	b.n	8002be6 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8002b5c:	7bfa      	ldrb	r2, [r7, #15]
 8002b5e:	6879      	ldr	r1, [r7, #4]
 8002b60:	4613      	mov	r3, r2
 8002b62:	00db      	lsls	r3, r3, #3
 8002b64:	4413      	add	r3, r2
 8002b66:	009b      	lsls	r3, r3, #2
 8002b68:	440b      	add	r3, r1
 8002b6a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8002b6e:	2200      	movs	r2, #0
 8002b70:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8002b72:	7bfa      	ldrb	r2, [r7, #15]
 8002b74:	6879      	ldr	r1, [r7, #4]
 8002b76:	4613      	mov	r3, r2
 8002b78:	00db      	lsls	r3, r3, #3
 8002b7a:	4413      	add	r3, r2
 8002b7c:	009b      	lsls	r3, r3, #2
 8002b7e:	440b      	add	r3, r1
 8002b80:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8002b84:	7bfa      	ldrb	r2, [r7, #15]
 8002b86:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8002b88:	7bfa      	ldrb	r2, [r7, #15]
 8002b8a:	6879      	ldr	r1, [r7, #4]
 8002b8c:	4613      	mov	r3, r2
 8002b8e:	00db      	lsls	r3, r3, #3
 8002b90:	4413      	add	r3, r2
 8002b92:	009b      	lsls	r3, r3, #2
 8002b94:	440b      	add	r3, r1
 8002b96:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8002b9e:	7bfa      	ldrb	r2, [r7, #15]
 8002ba0:	6879      	ldr	r1, [r7, #4]
 8002ba2:	4613      	mov	r3, r2
 8002ba4:	00db      	lsls	r3, r3, #3
 8002ba6:	4413      	add	r3, r2
 8002ba8:	009b      	lsls	r3, r3, #2
 8002baa:	440b      	add	r3, r1
 8002bac:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8002bb4:	7bfa      	ldrb	r2, [r7, #15]
 8002bb6:	6879      	ldr	r1, [r7, #4]
 8002bb8:	4613      	mov	r3, r2
 8002bba:	00db      	lsls	r3, r3, #3
 8002bbc:	4413      	add	r3, r2
 8002bbe:	009b      	lsls	r3, r3, #2
 8002bc0:	440b      	add	r3, r1
 8002bc2:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8002bca:	7bfa      	ldrb	r2, [r7, #15]
 8002bcc:	6879      	ldr	r1, [r7, #4]
 8002bce:	4613      	mov	r3, r2
 8002bd0:	00db      	lsls	r3, r3, #3
 8002bd2:	4413      	add	r3, r2
 8002bd4:	009b      	lsls	r3, r3, #2
 8002bd6:	440b      	add	r3, r1
 8002bd8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002bdc:	2200      	movs	r2, #0
 8002bde:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002be0:	7bfb      	ldrb	r3, [r7, #15]
 8002be2:	3301      	adds	r3, #1
 8002be4:	73fb      	strb	r3, [r7, #15]
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	791b      	ldrb	r3, [r3, #4]
 8002bea:	7bfa      	ldrb	r2, [r7, #15]
 8002bec:	429a      	cmp	r2, r3
 8002bee:	d3b5      	bcc.n	8002b5c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	6818      	ldr	r0, [r3, #0]
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	7c1a      	ldrb	r2, [r3, #16]
 8002bf8:	f88d 2000 	strb.w	r2, [sp]
 8002bfc:	3304      	adds	r3, #4
 8002bfe:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002c00:	f001 f980 	bl	8003f04 <USB_DevInit>
 8002c04:	4603      	mov	r3, r0
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d005      	beq.n	8002c16 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	2202      	movs	r2, #2
 8002c0e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8002c12:	2301      	movs	r3, #1
 8002c14:	e00c      	b.n	8002c30 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	2200      	movs	r2, #0
 8002c1a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	2201      	movs	r2, #1
 8002c20:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4618      	mov	r0, r3
 8002c2a:	f001 fb48 	bl	80042be <USB_DevDisconnect>

  return HAL_OK;
 8002c2e:	2300      	movs	r3, #0
}
 8002c30:	4618      	mov	r0, r3
 8002c32:	3710      	adds	r7, #16
 8002c34:	46bd      	mov	sp, r7
 8002c36:	bd80      	pop	{r7, pc}

08002c38 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b086      	sub	sp, #24
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d101      	bne.n	8002c4a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c46:	2301      	movs	r3, #1
 8002c48:	e267      	b.n	800311a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	f003 0301 	and.w	r3, r3, #1
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d075      	beq.n	8002d42 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002c56:	4b88      	ldr	r3, [pc, #544]	@ (8002e78 <HAL_RCC_OscConfig+0x240>)
 8002c58:	689b      	ldr	r3, [r3, #8]
 8002c5a:	f003 030c 	and.w	r3, r3, #12
 8002c5e:	2b04      	cmp	r3, #4
 8002c60:	d00c      	beq.n	8002c7c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c62:	4b85      	ldr	r3, [pc, #532]	@ (8002e78 <HAL_RCC_OscConfig+0x240>)
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8002c6a:	2b08      	cmp	r3, #8
 8002c6c:	d112      	bne.n	8002c94 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002c6e:	4b82      	ldr	r3, [pc, #520]	@ (8002e78 <HAL_RCC_OscConfig+0x240>)
 8002c70:	685b      	ldr	r3, [r3, #4]
 8002c72:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002c76:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002c7a:	d10b      	bne.n	8002c94 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c7c:	4b7e      	ldr	r3, [pc, #504]	@ (8002e78 <HAL_RCC_OscConfig+0x240>)
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d05b      	beq.n	8002d40 <HAL_RCC_OscConfig+0x108>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	685b      	ldr	r3, [r3, #4]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d157      	bne.n	8002d40 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002c90:	2301      	movs	r3, #1
 8002c92:	e242      	b.n	800311a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002c9c:	d106      	bne.n	8002cac <HAL_RCC_OscConfig+0x74>
 8002c9e:	4b76      	ldr	r3, [pc, #472]	@ (8002e78 <HAL_RCC_OscConfig+0x240>)
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	4a75      	ldr	r2, [pc, #468]	@ (8002e78 <HAL_RCC_OscConfig+0x240>)
 8002ca4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ca8:	6013      	str	r3, [r2, #0]
 8002caa:	e01d      	b.n	8002ce8 <HAL_RCC_OscConfig+0xb0>
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	685b      	ldr	r3, [r3, #4]
 8002cb0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002cb4:	d10c      	bne.n	8002cd0 <HAL_RCC_OscConfig+0x98>
 8002cb6:	4b70      	ldr	r3, [pc, #448]	@ (8002e78 <HAL_RCC_OscConfig+0x240>)
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a6f      	ldr	r2, [pc, #444]	@ (8002e78 <HAL_RCC_OscConfig+0x240>)
 8002cbc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002cc0:	6013      	str	r3, [r2, #0]
 8002cc2:	4b6d      	ldr	r3, [pc, #436]	@ (8002e78 <HAL_RCC_OscConfig+0x240>)
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	4a6c      	ldr	r2, [pc, #432]	@ (8002e78 <HAL_RCC_OscConfig+0x240>)
 8002cc8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002ccc:	6013      	str	r3, [r2, #0]
 8002cce:	e00b      	b.n	8002ce8 <HAL_RCC_OscConfig+0xb0>
 8002cd0:	4b69      	ldr	r3, [pc, #420]	@ (8002e78 <HAL_RCC_OscConfig+0x240>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	4a68      	ldr	r2, [pc, #416]	@ (8002e78 <HAL_RCC_OscConfig+0x240>)
 8002cd6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002cda:	6013      	str	r3, [r2, #0]
 8002cdc:	4b66      	ldr	r3, [pc, #408]	@ (8002e78 <HAL_RCC_OscConfig+0x240>)
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	4a65      	ldr	r2, [pc, #404]	@ (8002e78 <HAL_RCC_OscConfig+0x240>)
 8002ce2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ce6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	685b      	ldr	r3, [r3, #4]
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d013      	beq.n	8002d18 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cf0:	f7fe fc8c 	bl	800160c <HAL_GetTick>
 8002cf4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cf6:	e008      	b.n	8002d0a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cf8:	f7fe fc88 	bl	800160c <HAL_GetTick>
 8002cfc:	4602      	mov	r2, r0
 8002cfe:	693b      	ldr	r3, [r7, #16]
 8002d00:	1ad3      	subs	r3, r2, r3
 8002d02:	2b64      	cmp	r3, #100	@ 0x64
 8002d04:	d901      	bls.n	8002d0a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002d06:	2303      	movs	r3, #3
 8002d08:	e207      	b.n	800311a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d0a:	4b5b      	ldr	r3, [pc, #364]	@ (8002e78 <HAL_RCC_OscConfig+0x240>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d0f0      	beq.n	8002cf8 <HAL_RCC_OscConfig+0xc0>
 8002d16:	e014      	b.n	8002d42 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d18:	f7fe fc78 	bl	800160c <HAL_GetTick>
 8002d1c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d1e:	e008      	b.n	8002d32 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d20:	f7fe fc74 	bl	800160c <HAL_GetTick>
 8002d24:	4602      	mov	r2, r0
 8002d26:	693b      	ldr	r3, [r7, #16]
 8002d28:	1ad3      	subs	r3, r2, r3
 8002d2a:	2b64      	cmp	r3, #100	@ 0x64
 8002d2c:	d901      	bls.n	8002d32 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002d2e:	2303      	movs	r3, #3
 8002d30:	e1f3      	b.n	800311a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d32:	4b51      	ldr	r3, [pc, #324]	@ (8002e78 <HAL_RCC_OscConfig+0x240>)
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d1f0      	bne.n	8002d20 <HAL_RCC_OscConfig+0xe8>
 8002d3e:	e000      	b.n	8002d42 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d40:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f003 0302 	and.w	r3, r3, #2
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d063      	beq.n	8002e16 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002d4e:	4b4a      	ldr	r3, [pc, #296]	@ (8002e78 <HAL_RCC_OscConfig+0x240>)
 8002d50:	689b      	ldr	r3, [r3, #8]
 8002d52:	f003 030c 	and.w	r3, r3, #12
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d00b      	beq.n	8002d72 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d5a:	4b47      	ldr	r3, [pc, #284]	@ (8002e78 <HAL_RCC_OscConfig+0x240>)
 8002d5c:	689b      	ldr	r3, [r3, #8]
 8002d5e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002d62:	2b08      	cmp	r3, #8
 8002d64:	d11c      	bne.n	8002da0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002d66:	4b44      	ldr	r3, [pc, #272]	@ (8002e78 <HAL_RCC_OscConfig+0x240>)
 8002d68:	685b      	ldr	r3, [r3, #4]
 8002d6a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d116      	bne.n	8002da0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d72:	4b41      	ldr	r3, [pc, #260]	@ (8002e78 <HAL_RCC_OscConfig+0x240>)
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f003 0302 	and.w	r3, r3, #2
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d005      	beq.n	8002d8a <HAL_RCC_OscConfig+0x152>
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	68db      	ldr	r3, [r3, #12]
 8002d82:	2b01      	cmp	r3, #1
 8002d84:	d001      	beq.n	8002d8a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002d86:	2301      	movs	r3, #1
 8002d88:	e1c7      	b.n	800311a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d8a:	4b3b      	ldr	r3, [pc, #236]	@ (8002e78 <HAL_RCC_OscConfig+0x240>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	691b      	ldr	r3, [r3, #16]
 8002d96:	00db      	lsls	r3, r3, #3
 8002d98:	4937      	ldr	r1, [pc, #220]	@ (8002e78 <HAL_RCC_OscConfig+0x240>)
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d9e:	e03a      	b.n	8002e16 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	68db      	ldr	r3, [r3, #12]
 8002da4:	2b00      	cmp	r3, #0
 8002da6:	d020      	beq.n	8002dea <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002da8:	4b34      	ldr	r3, [pc, #208]	@ (8002e7c <HAL_RCC_OscConfig+0x244>)
 8002daa:	2201      	movs	r2, #1
 8002dac:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dae:	f7fe fc2d 	bl	800160c <HAL_GetTick>
 8002db2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002db4:	e008      	b.n	8002dc8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002db6:	f7fe fc29 	bl	800160c <HAL_GetTick>
 8002dba:	4602      	mov	r2, r0
 8002dbc:	693b      	ldr	r3, [r7, #16]
 8002dbe:	1ad3      	subs	r3, r2, r3
 8002dc0:	2b02      	cmp	r3, #2
 8002dc2:	d901      	bls.n	8002dc8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002dc4:	2303      	movs	r3, #3
 8002dc6:	e1a8      	b.n	800311a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002dc8:	4b2b      	ldr	r3, [pc, #172]	@ (8002e78 <HAL_RCC_OscConfig+0x240>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	f003 0302 	and.w	r3, r3, #2
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d0f0      	beq.n	8002db6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dd4:	4b28      	ldr	r3, [pc, #160]	@ (8002e78 <HAL_RCC_OscConfig+0x240>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	691b      	ldr	r3, [r3, #16]
 8002de0:	00db      	lsls	r3, r3, #3
 8002de2:	4925      	ldr	r1, [pc, #148]	@ (8002e78 <HAL_RCC_OscConfig+0x240>)
 8002de4:	4313      	orrs	r3, r2
 8002de6:	600b      	str	r3, [r1, #0]
 8002de8:	e015      	b.n	8002e16 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002dea:	4b24      	ldr	r3, [pc, #144]	@ (8002e7c <HAL_RCC_OscConfig+0x244>)
 8002dec:	2200      	movs	r2, #0
 8002dee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002df0:	f7fe fc0c 	bl	800160c <HAL_GetTick>
 8002df4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002df6:	e008      	b.n	8002e0a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002df8:	f7fe fc08 	bl	800160c <HAL_GetTick>
 8002dfc:	4602      	mov	r2, r0
 8002dfe:	693b      	ldr	r3, [r7, #16]
 8002e00:	1ad3      	subs	r3, r2, r3
 8002e02:	2b02      	cmp	r3, #2
 8002e04:	d901      	bls.n	8002e0a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002e06:	2303      	movs	r3, #3
 8002e08:	e187      	b.n	800311a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e0a:	4b1b      	ldr	r3, [pc, #108]	@ (8002e78 <HAL_RCC_OscConfig+0x240>)
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	f003 0302 	and.w	r3, r3, #2
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d1f0      	bne.n	8002df8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f003 0308 	and.w	r3, r3, #8
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d036      	beq.n	8002e90 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	695b      	ldr	r3, [r3, #20]
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d016      	beq.n	8002e58 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002e2a:	4b15      	ldr	r3, [pc, #84]	@ (8002e80 <HAL_RCC_OscConfig+0x248>)
 8002e2c:	2201      	movs	r2, #1
 8002e2e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e30:	f7fe fbec 	bl	800160c <HAL_GetTick>
 8002e34:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e36:	e008      	b.n	8002e4a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e38:	f7fe fbe8 	bl	800160c <HAL_GetTick>
 8002e3c:	4602      	mov	r2, r0
 8002e3e:	693b      	ldr	r3, [r7, #16]
 8002e40:	1ad3      	subs	r3, r2, r3
 8002e42:	2b02      	cmp	r3, #2
 8002e44:	d901      	bls.n	8002e4a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002e46:	2303      	movs	r3, #3
 8002e48:	e167      	b.n	800311a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002e4a:	4b0b      	ldr	r3, [pc, #44]	@ (8002e78 <HAL_RCC_OscConfig+0x240>)
 8002e4c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e4e:	f003 0302 	and.w	r3, r3, #2
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d0f0      	beq.n	8002e38 <HAL_RCC_OscConfig+0x200>
 8002e56:	e01b      	b.n	8002e90 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002e58:	4b09      	ldr	r3, [pc, #36]	@ (8002e80 <HAL_RCC_OscConfig+0x248>)
 8002e5a:	2200      	movs	r2, #0
 8002e5c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002e5e:	f7fe fbd5 	bl	800160c <HAL_GetTick>
 8002e62:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e64:	e00e      	b.n	8002e84 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e66:	f7fe fbd1 	bl	800160c <HAL_GetTick>
 8002e6a:	4602      	mov	r2, r0
 8002e6c:	693b      	ldr	r3, [r7, #16]
 8002e6e:	1ad3      	subs	r3, r2, r3
 8002e70:	2b02      	cmp	r3, #2
 8002e72:	d907      	bls.n	8002e84 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002e74:	2303      	movs	r3, #3
 8002e76:	e150      	b.n	800311a <HAL_RCC_OscConfig+0x4e2>
 8002e78:	40023800 	.word	0x40023800
 8002e7c:	42470000 	.word	0x42470000
 8002e80:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002e84:	4b88      	ldr	r3, [pc, #544]	@ (80030a8 <HAL_RCC_OscConfig+0x470>)
 8002e86:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002e88:	f003 0302 	and.w	r3, r3, #2
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d1ea      	bne.n	8002e66 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f003 0304 	and.w	r3, r3, #4
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	f000 8097 	beq.w	8002fcc <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002e9e:	2300      	movs	r3, #0
 8002ea0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ea2:	4b81      	ldr	r3, [pc, #516]	@ (80030a8 <HAL_RCC_OscConfig+0x470>)
 8002ea4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ea6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002eaa:	2b00      	cmp	r3, #0
 8002eac:	d10f      	bne.n	8002ece <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002eae:	2300      	movs	r3, #0
 8002eb0:	60bb      	str	r3, [r7, #8]
 8002eb2:	4b7d      	ldr	r3, [pc, #500]	@ (80030a8 <HAL_RCC_OscConfig+0x470>)
 8002eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eb6:	4a7c      	ldr	r2, [pc, #496]	@ (80030a8 <HAL_RCC_OscConfig+0x470>)
 8002eb8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002ebc:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ebe:	4b7a      	ldr	r3, [pc, #488]	@ (80030a8 <HAL_RCC_OscConfig+0x470>)
 8002ec0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ec2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ec6:	60bb      	str	r3, [r7, #8]
 8002ec8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002eca:	2301      	movs	r3, #1
 8002ecc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002ece:	4b77      	ldr	r3, [pc, #476]	@ (80030ac <HAL_RCC_OscConfig+0x474>)
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d118      	bne.n	8002f0c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002eda:	4b74      	ldr	r3, [pc, #464]	@ (80030ac <HAL_RCC_OscConfig+0x474>)
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	4a73      	ldr	r2, [pc, #460]	@ (80030ac <HAL_RCC_OscConfig+0x474>)
 8002ee0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ee4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ee6:	f7fe fb91 	bl	800160c <HAL_GetTick>
 8002eea:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002eec:	e008      	b.n	8002f00 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002eee:	f7fe fb8d 	bl	800160c <HAL_GetTick>
 8002ef2:	4602      	mov	r2, r0
 8002ef4:	693b      	ldr	r3, [r7, #16]
 8002ef6:	1ad3      	subs	r3, r2, r3
 8002ef8:	2b02      	cmp	r3, #2
 8002efa:	d901      	bls.n	8002f00 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002efc:	2303      	movs	r3, #3
 8002efe:	e10c      	b.n	800311a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f00:	4b6a      	ldr	r3, [pc, #424]	@ (80030ac <HAL_RCC_OscConfig+0x474>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d0f0      	beq.n	8002eee <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	689b      	ldr	r3, [r3, #8]
 8002f10:	2b01      	cmp	r3, #1
 8002f12:	d106      	bne.n	8002f22 <HAL_RCC_OscConfig+0x2ea>
 8002f14:	4b64      	ldr	r3, [pc, #400]	@ (80030a8 <HAL_RCC_OscConfig+0x470>)
 8002f16:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f18:	4a63      	ldr	r2, [pc, #396]	@ (80030a8 <HAL_RCC_OscConfig+0x470>)
 8002f1a:	f043 0301 	orr.w	r3, r3, #1
 8002f1e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f20:	e01c      	b.n	8002f5c <HAL_RCC_OscConfig+0x324>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	689b      	ldr	r3, [r3, #8]
 8002f26:	2b05      	cmp	r3, #5
 8002f28:	d10c      	bne.n	8002f44 <HAL_RCC_OscConfig+0x30c>
 8002f2a:	4b5f      	ldr	r3, [pc, #380]	@ (80030a8 <HAL_RCC_OscConfig+0x470>)
 8002f2c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f2e:	4a5e      	ldr	r2, [pc, #376]	@ (80030a8 <HAL_RCC_OscConfig+0x470>)
 8002f30:	f043 0304 	orr.w	r3, r3, #4
 8002f34:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f36:	4b5c      	ldr	r3, [pc, #368]	@ (80030a8 <HAL_RCC_OscConfig+0x470>)
 8002f38:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f3a:	4a5b      	ldr	r2, [pc, #364]	@ (80030a8 <HAL_RCC_OscConfig+0x470>)
 8002f3c:	f043 0301 	orr.w	r3, r3, #1
 8002f40:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f42:	e00b      	b.n	8002f5c <HAL_RCC_OscConfig+0x324>
 8002f44:	4b58      	ldr	r3, [pc, #352]	@ (80030a8 <HAL_RCC_OscConfig+0x470>)
 8002f46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f48:	4a57      	ldr	r2, [pc, #348]	@ (80030a8 <HAL_RCC_OscConfig+0x470>)
 8002f4a:	f023 0301 	bic.w	r3, r3, #1
 8002f4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002f50:	4b55      	ldr	r3, [pc, #340]	@ (80030a8 <HAL_RCC_OscConfig+0x470>)
 8002f52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f54:	4a54      	ldr	r2, [pc, #336]	@ (80030a8 <HAL_RCC_OscConfig+0x470>)
 8002f56:	f023 0304 	bic.w	r3, r3, #4
 8002f5a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	689b      	ldr	r3, [r3, #8]
 8002f60:	2b00      	cmp	r3, #0
 8002f62:	d015      	beq.n	8002f90 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f64:	f7fe fb52 	bl	800160c <HAL_GetTick>
 8002f68:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f6a:	e00a      	b.n	8002f82 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f6c:	f7fe fb4e 	bl	800160c <HAL_GetTick>
 8002f70:	4602      	mov	r2, r0
 8002f72:	693b      	ldr	r3, [r7, #16]
 8002f74:	1ad3      	subs	r3, r2, r3
 8002f76:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d901      	bls.n	8002f82 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002f7e:	2303      	movs	r3, #3
 8002f80:	e0cb      	b.n	800311a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002f82:	4b49      	ldr	r3, [pc, #292]	@ (80030a8 <HAL_RCC_OscConfig+0x470>)
 8002f84:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002f86:	f003 0302 	and.w	r3, r3, #2
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d0ee      	beq.n	8002f6c <HAL_RCC_OscConfig+0x334>
 8002f8e:	e014      	b.n	8002fba <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002f90:	f7fe fb3c 	bl	800160c <HAL_GetTick>
 8002f94:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002f96:	e00a      	b.n	8002fae <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f98:	f7fe fb38 	bl	800160c <HAL_GetTick>
 8002f9c:	4602      	mov	r2, r0
 8002f9e:	693b      	ldr	r3, [r7, #16]
 8002fa0:	1ad3      	subs	r3, r2, r3
 8002fa2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d901      	bls.n	8002fae <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002faa:	2303      	movs	r3, #3
 8002fac:	e0b5      	b.n	800311a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002fae:	4b3e      	ldr	r3, [pc, #248]	@ (80030a8 <HAL_RCC_OscConfig+0x470>)
 8002fb0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002fb2:	f003 0302 	and.w	r3, r3, #2
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d1ee      	bne.n	8002f98 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002fba:	7dfb      	ldrb	r3, [r7, #23]
 8002fbc:	2b01      	cmp	r3, #1
 8002fbe:	d105      	bne.n	8002fcc <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002fc0:	4b39      	ldr	r3, [pc, #228]	@ (80030a8 <HAL_RCC_OscConfig+0x470>)
 8002fc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002fc4:	4a38      	ldr	r2, [pc, #224]	@ (80030a8 <HAL_RCC_OscConfig+0x470>)
 8002fc6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002fca:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	699b      	ldr	r3, [r3, #24]
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	f000 80a1 	beq.w	8003118 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002fd6:	4b34      	ldr	r3, [pc, #208]	@ (80030a8 <HAL_RCC_OscConfig+0x470>)
 8002fd8:	689b      	ldr	r3, [r3, #8]
 8002fda:	f003 030c 	and.w	r3, r3, #12
 8002fde:	2b08      	cmp	r3, #8
 8002fe0:	d05c      	beq.n	800309c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	699b      	ldr	r3, [r3, #24]
 8002fe6:	2b02      	cmp	r3, #2
 8002fe8:	d141      	bne.n	800306e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002fea:	4b31      	ldr	r3, [pc, #196]	@ (80030b0 <HAL_RCC_OscConfig+0x478>)
 8002fec:	2200      	movs	r2, #0
 8002fee:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ff0:	f7fe fb0c 	bl	800160c <HAL_GetTick>
 8002ff4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002ff6:	e008      	b.n	800300a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ff8:	f7fe fb08 	bl	800160c <HAL_GetTick>
 8002ffc:	4602      	mov	r2, r0
 8002ffe:	693b      	ldr	r3, [r7, #16]
 8003000:	1ad3      	subs	r3, r2, r3
 8003002:	2b02      	cmp	r3, #2
 8003004:	d901      	bls.n	800300a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003006:	2303      	movs	r3, #3
 8003008:	e087      	b.n	800311a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800300a:	4b27      	ldr	r3, [pc, #156]	@ (80030a8 <HAL_RCC_OscConfig+0x470>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003012:	2b00      	cmp	r3, #0
 8003014:	d1f0      	bne.n	8002ff8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	69da      	ldr	r2, [r3, #28]
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6a1b      	ldr	r3, [r3, #32]
 800301e:	431a      	orrs	r2, r3
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003024:	019b      	lsls	r3, r3, #6
 8003026:	431a      	orrs	r2, r3
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800302c:	085b      	lsrs	r3, r3, #1
 800302e:	3b01      	subs	r3, #1
 8003030:	041b      	lsls	r3, r3, #16
 8003032:	431a      	orrs	r2, r3
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003038:	061b      	lsls	r3, r3, #24
 800303a:	491b      	ldr	r1, [pc, #108]	@ (80030a8 <HAL_RCC_OscConfig+0x470>)
 800303c:	4313      	orrs	r3, r2
 800303e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003040:	4b1b      	ldr	r3, [pc, #108]	@ (80030b0 <HAL_RCC_OscConfig+0x478>)
 8003042:	2201      	movs	r2, #1
 8003044:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003046:	f7fe fae1 	bl	800160c <HAL_GetTick>
 800304a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800304c:	e008      	b.n	8003060 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800304e:	f7fe fadd 	bl	800160c <HAL_GetTick>
 8003052:	4602      	mov	r2, r0
 8003054:	693b      	ldr	r3, [r7, #16]
 8003056:	1ad3      	subs	r3, r2, r3
 8003058:	2b02      	cmp	r3, #2
 800305a:	d901      	bls.n	8003060 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800305c:	2303      	movs	r3, #3
 800305e:	e05c      	b.n	800311a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003060:	4b11      	ldr	r3, [pc, #68]	@ (80030a8 <HAL_RCC_OscConfig+0x470>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003068:	2b00      	cmp	r3, #0
 800306a:	d0f0      	beq.n	800304e <HAL_RCC_OscConfig+0x416>
 800306c:	e054      	b.n	8003118 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800306e:	4b10      	ldr	r3, [pc, #64]	@ (80030b0 <HAL_RCC_OscConfig+0x478>)
 8003070:	2200      	movs	r2, #0
 8003072:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003074:	f7fe faca 	bl	800160c <HAL_GetTick>
 8003078:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800307a:	e008      	b.n	800308e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800307c:	f7fe fac6 	bl	800160c <HAL_GetTick>
 8003080:	4602      	mov	r2, r0
 8003082:	693b      	ldr	r3, [r7, #16]
 8003084:	1ad3      	subs	r3, r2, r3
 8003086:	2b02      	cmp	r3, #2
 8003088:	d901      	bls.n	800308e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800308a:	2303      	movs	r3, #3
 800308c:	e045      	b.n	800311a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800308e:	4b06      	ldr	r3, [pc, #24]	@ (80030a8 <HAL_RCC_OscConfig+0x470>)
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003096:	2b00      	cmp	r3, #0
 8003098:	d1f0      	bne.n	800307c <HAL_RCC_OscConfig+0x444>
 800309a:	e03d      	b.n	8003118 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	699b      	ldr	r3, [r3, #24]
 80030a0:	2b01      	cmp	r3, #1
 80030a2:	d107      	bne.n	80030b4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80030a4:	2301      	movs	r3, #1
 80030a6:	e038      	b.n	800311a <HAL_RCC_OscConfig+0x4e2>
 80030a8:	40023800 	.word	0x40023800
 80030ac:	40007000 	.word	0x40007000
 80030b0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80030b4:	4b1b      	ldr	r3, [pc, #108]	@ (8003124 <HAL_RCC_OscConfig+0x4ec>)
 80030b6:	685b      	ldr	r3, [r3, #4]
 80030b8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	699b      	ldr	r3, [r3, #24]
 80030be:	2b01      	cmp	r3, #1
 80030c0:	d028      	beq.n	8003114 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80030cc:	429a      	cmp	r2, r3
 80030ce:	d121      	bne.n	8003114 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80030da:	429a      	cmp	r2, r3
 80030dc:	d11a      	bne.n	8003114 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80030de:	68fa      	ldr	r2, [r7, #12]
 80030e0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80030e4:	4013      	ands	r3, r2
 80030e6:	687a      	ldr	r2, [r7, #4]
 80030e8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80030ea:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80030ec:	4293      	cmp	r3, r2
 80030ee:	d111      	bne.n	8003114 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030fa:	085b      	lsrs	r3, r3, #1
 80030fc:	3b01      	subs	r3, #1
 80030fe:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003100:	429a      	cmp	r2, r3
 8003102:	d107      	bne.n	8003114 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800310e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003110:	429a      	cmp	r2, r3
 8003112:	d001      	beq.n	8003118 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8003114:	2301      	movs	r3, #1
 8003116:	e000      	b.n	800311a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003118:	2300      	movs	r3, #0
}
 800311a:	4618      	mov	r0, r3
 800311c:	3718      	adds	r7, #24
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
 8003122:	bf00      	nop
 8003124:	40023800 	.word	0x40023800

08003128 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003128:	b580      	push	{r7, lr}
 800312a:	b084      	sub	sp, #16
 800312c:	af00      	add	r7, sp, #0
 800312e:	6078      	str	r0, [r7, #4]
 8003130:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2b00      	cmp	r3, #0
 8003136:	d101      	bne.n	800313c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003138:	2301      	movs	r3, #1
 800313a:	e0cc      	b.n	80032d6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800313c:	4b68      	ldr	r3, [pc, #416]	@ (80032e0 <HAL_RCC_ClockConfig+0x1b8>)
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	f003 030f 	and.w	r3, r3, #15
 8003144:	683a      	ldr	r2, [r7, #0]
 8003146:	429a      	cmp	r2, r3
 8003148:	d90c      	bls.n	8003164 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800314a:	4b65      	ldr	r3, [pc, #404]	@ (80032e0 <HAL_RCC_ClockConfig+0x1b8>)
 800314c:	683a      	ldr	r2, [r7, #0]
 800314e:	b2d2      	uxtb	r2, r2
 8003150:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003152:	4b63      	ldr	r3, [pc, #396]	@ (80032e0 <HAL_RCC_ClockConfig+0x1b8>)
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f003 030f 	and.w	r3, r3, #15
 800315a:	683a      	ldr	r2, [r7, #0]
 800315c:	429a      	cmp	r2, r3
 800315e:	d001      	beq.n	8003164 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003160:	2301      	movs	r3, #1
 8003162:	e0b8      	b.n	80032d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	f003 0302 	and.w	r3, r3, #2
 800316c:	2b00      	cmp	r3, #0
 800316e:	d020      	beq.n	80031b2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	f003 0304 	and.w	r3, r3, #4
 8003178:	2b00      	cmp	r3, #0
 800317a:	d005      	beq.n	8003188 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800317c:	4b59      	ldr	r3, [pc, #356]	@ (80032e4 <HAL_RCC_ClockConfig+0x1bc>)
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	4a58      	ldr	r2, [pc, #352]	@ (80032e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003182:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003186:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	f003 0308 	and.w	r3, r3, #8
 8003190:	2b00      	cmp	r3, #0
 8003192:	d005      	beq.n	80031a0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003194:	4b53      	ldr	r3, [pc, #332]	@ (80032e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003196:	689b      	ldr	r3, [r3, #8]
 8003198:	4a52      	ldr	r2, [pc, #328]	@ (80032e4 <HAL_RCC_ClockConfig+0x1bc>)
 800319a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800319e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80031a0:	4b50      	ldr	r3, [pc, #320]	@ (80032e4 <HAL_RCC_ClockConfig+0x1bc>)
 80031a2:	689b      	ldr	r3, [r3, #8]
 80031a4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	689b      	ldr	r3, [r3, #8]
 80031ac:	494d      	ldr	r1, [pc, #308]	@ (80032e4 <HAL_RCC_ClockConfig+0x1bc>)
 80031ae:	4313      	orrs	r3, r2
 80031b0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f003 0301 	and.w	r3, r3, #1
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d044      	beq.n	8003248 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	2b01      	cmp	r3, #1
 80031c4:	d107      	bne.n	80031d6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80031c6:	4b47      	ldr	r3, [pc, #284]	@ (80032e4 <HAL_RCC_ClockConfig+0x1bc>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d119      	bne.n	8003206 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031d2:	2301      	movs	r3, #1
 80031d4:	e07f      	b.n	80032d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	685b      	ldr	r3, [r3, #4]
 80031da:	2b02      	cmp	r3, #2
 80031dc:	d003      	beq.n	80031e6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80031e2:	2b03      	cmp	r3, #3
 80031e4:	d107      	bne.n	80031f6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80031e6:	4b3f      	ldr	r3, [pc, #252]	@ (80032e4 <HAL_RCC_ClockConfig+0x1bc>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d109      	bne.n	8003206 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80031f2:	2301      	movs	r3, #1
 80031f4:	e06f      	b.n	80032d6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80031f6:	4b3b      	ldr	r3, [pc, #236]	@ (80032e4 <HAL_RCC_ClockConfig+0x1bc>)
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	f003 0302 	and.w	r3, r3, #2
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d101      	bne.n	8003206 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	e067      	b.n	80032d6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003206:	4b37      	ldr	r3, [pc, #220]	@ (80032e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003208:	689b      	ldr	r3, [r3, #8]
 800320a:	f023 0203 	bic.w	r2, r3, #3
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	685b      	ldr	r3, [r3, #4]
 8003212:	4934      	ldr	r1, [pc, #208]	@ (80032e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003214:	4313      	orrs	r3, r2
 8003216:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003218:	f7fe f9f8 	bl	800160c <HAL_GetTick>
 800321c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800321e:	e00a      	b.n	8003236 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003220:	f7fe f9f4 	bl	800160c <HAL_GetTick>
 8003224:	4602      	mov	r2, r0
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	1ad3      	subs	r3, r2, r3
 800322a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800322e:	4293      	cmp	r3, r2
 8003230:	d901      	bls.n	8003236 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003232:	2303      	movs	r3, #3
 8003234:	e04f      	b.n	80032d6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003236:	4b2b      	ldr	r3, [pc, #172]	@ (80032e4 <HAL_RCC_ClockConfig+0x1bc>)
 8003238:	689b      	ldr	r3, [r3, #8]
 800323a:	f003 020c 	and.w	r2, r3, #12
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	685b      	ldr	r3, [r3, #4]
 8003242:	009b      	lsls	r3, r3, #2
 8003244:	429a      	cmp	r2, r3
 8003246:	d1eb      	bne.n	8003220 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003248:	4b25      	ldr	r3, [pc, #148]	@ (80032e0 <HAL_RCC_ClockConfig+0x1b8>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f003 030f 	and.w	r3, r3, #15
 8003250:	683a      	ldr	r2, [r7, #0]
 8003252:	429a      	cmp	r2, r3
 8003254:	d20c      	bcs.n	8003270 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003256:	4b22      	ldr	r3, [pc, #136]	@ (80032e0 <HAL_RCC_ClockConfig+0x1b8>)
 8003258:	683a      	ldr	r2, [r7, #0]
 800325a:	b2d2      	uxtb	r2, r2
 800325c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800325e:	4b20      	ldr	r3, [pc, #128]	@ (80032e0 <HAL_RCC_ClockConfig+0x1b8>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f003 030f 	and.w	r3, r3, #15
 8003266:	683a      	ldr	r2, [r7, #0]
 8003268:	429a      	cmp	r2, r3
 800326a:	d001      	beq.n	8003270 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800326c:	2301      	movs	r3, #1
 800326e:	e032      	b.n	80032d6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	f003 0304 	and.w	r3, r3, #4
 8003278:	2b00      	cmp	r3, #0
 800327a:	d008      	beq.n	800328e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800327c:	4b19      	ldr	r3, [pc, #100]	@ (80032e4 <HAL_RCC_ClockConfig+0x1bc>)
 800327e:	689b      	ldr	r3, [r3, #8]
 8003280:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	68db      	ldr	r3, [r3, #12]
 8003288:	4916      	ldr	r1, [pc, #88]	@ (80032e4 <HAL_RCC_ClockConfig+0x1bc>)
 800328a:	4313      	orrs	r3, r2
 800328c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	f003 0308 	and.w	r3, r3, #8
 8003296:	2b00      	cmp	r3, #0
 8003298:	d009      	beq.n	80032ae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800329a:	4b12      	ldr	r3, [pc, #72]	@ (80032e4 <HAL_RCC_ClockConfig+0x1bc>)
 800329c:	689b      	ldr	r3, [r3, #8]
 800329e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	691b      	ldr	r3, [r3, #16]
 80032a6:	00db      	lsls	r3, r3, #3
 80032a8:	490e      	ldr	r1, [pc, #56]	@ (80032e4 <HAL_RCC_ClockConfig+0x1bc>)
 80032aa:	4313      	orrs	r3, r2
 80032ac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80032ae:	f000 f821 	bl	80032f4 <HAL_RCC_GetSysClockFreq>
 80032b2:	4602      	mov	r2, r0
 80032b4:	4b0b      	ldr	r3, [pc, #44]	@ (80032e4 <HAL_RCC_ClockConfig+0x1bc>)
 80032b6:	689b      	ldr	r3, [r3, #8]
 80032b8:	091b      	lsrs	r3, r3, #4
 80032ba:	f003 030f 	and.w	r3, r3, #15
 80032be:	490a      	ldr	r1, [pc, #40]	@ (80032e8 <HAL_RCC_ClockConfig+0x1c0>)
 80032c0:	5ccb      	ldrb	r3, [r1, r3]
 80032c2:	fa22 f303 	lsr.w	r3, r2, r3
 80032c6:	4a09      	ldr	r2, [pc, #36]	@ (80032ec <HAL_RCC_ClockConfig+0x1c4>)
 80032c8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80032ca:	4b09      	ldr	r3, [pc, #36]	@ (80032f0 <HAL_RCC_ClockConfig+0x1c8>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	4618      	mov	r0, r3
 80032d0:	f7fe f958 	bl	8001584 <HAL_InitTick>

  return HAL_OK;
 80032d4:	2300      	movs	r3, #0
}
 80032d6:	4618      	mov	r0, r3
 80032d8:	3710      	adds	r7, #16
 80032da:	46bd      	mov	sp, r7
 80032dc:	bd80      	pop	{r7, pc}
 80032de:	bf00      	nop
 80032e0:	40023c00 	.word	0x40023c00
 80032e4:	40023800 	.word	0x40023800
 80032e8:	08004d28 	.word	0x08004d28
 80032ec:	20000014 	.word	0x20000014
 80032f0:	20000018 	.word	0x20000018

080032f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80032f4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80032f8:	b094      	sub	sp, #80	@ 0x50
 80032fa:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80032fc:	2300      	movs	r3, #0
 80032fe:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8003300:	2300      	movs	r3, #0
 8003302:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003304:	2300      	movs	r3, #0
 8003306:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003308:	2300      	movs	r3, #0
 800330a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800330c:	4b79      	ldr	r3, [pc, #484]	@ (80034f4 <HAL_RCC_GetSysClockFreq+0x200>)
 800330e:	689b      	ldr	r3, [r3, #8]
 8003310:	f003 030c 	and.w	r3, r3, #12
 8003314:	2b08      	cmp	r3, #8
 8003316:	d00d      	beq.n	8003334 <HAL_RCC_GetSysClockFreq+0x40>
 8003318:	2b08      	cmp	r3, #8
 800331a:	f200 80e1 	bhi.w	80034e0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800331e:	2b00      	cmp	r3, #0
 8003320:	d002      	beq.n	8003328 <HAL_RCC_GetSysClockFreq+0x34>
 8003322:	2b04      	cmp	r3, #4
 8003324:	d003      	beq.n	800332e <HAL_RCC_GetSysClockFreq+0x3a>
 8003326:	e0db      	b.n	80034e0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003328:	4b73      	ldr	r3, [pc, #460]	@ (80034f8 <HAL_RCC_GetSysClockFreq+0x204>)
 800332a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800332c:	e0db      	b.n	80034e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800332e:	4b73      	ldr	r3, [pc, #460]	@ (80034fc <HAL_RCC_GetSysClockFreq+0x208>)
 8003330:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003332:	e0d8      	b.n	80034e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003334:	4b6f      	ldr	r3, [pc, #444]	@ (80034f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003336:	685b      	ldr	r3, [r3, #4]
 8003338:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800333c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800333e:	4b6d      	ldr	r3, [pc, #436]	@ (80034f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003340:	685b      	ldr	r3, [r3, #4]
 8003342:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003346:	2b00      	cmp	r3, #0
 8003348:	d063      	beq.n	8003412 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800334a:	4b6a      	ldr	r3, [pc, #424]	@ (80034f4 <HAL_RCC_GetSysClockFreq+0x200>)
 800334c:	685b      	ldr	r3, [r3, #4]
 800334e:	099b      	lsrs	r3, r3, #6
 8003350:	2200      	movs	r2, #0
 8003352:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003354:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003356:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003358:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800335c:	633b      	str	r3, [r7, #48]	@ 0x30
 800335e:	2300      	movs	r3, #0
 8003360:	637b      	str	r3, [r7, #52]	@ 0x34
 8003362:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003366:	4622      	mov	r2, r4
 8003368:	462b      	mov	r3, r5
 800336a:	f04f 0000 	mov.w	r0, #0
 800336e:	f04f 0100 	mov.w	r1, #0
 8003372:	0159      	lsls	r1, r3, #5
 8003374:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003378:	0150      	lsls	r0, r2, #5
 800337a:	4602      	mov	r2, r0
 800337c:	460b      	mov	r3, r1
 800337e:	4621      	mov	r1, r4
 8003380:	1a51      	subs	r1, r2, r1
 8003382:	6139      	str	r1, [r7, #16]
 8003384:	4629      	mov	r1, r5
 8003386:	eb63 0301 	sbc.w	r3, r3, r1
 800338a:	617b      	str	r3, [r7, #20]
 800338c:	f04f 0200 	mov.w	r2, #0
 8003390:	f04f 0300 	mov.w	r3, #0
 8003394:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003398:	4659      	mov	r1, fp
 800339a:	018b      	lsls	r3, r1, #6
 800339c:	4651      	mov	r1, sl
 800339e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80033a2:	4651      	mov	r1, sl
 80033a4:	018a      	lsls	r2, r1, #6
 80033a6:	4651      	mov	r1, sl
 80033a8:	ebb2 0801 	subs.w	r8, r2, r1
 80033ac:	4659      	mov	r1, fp
 80033ae:	eb63 0901 	sbc.w	r9, r3, r1
 80033b2:	f04f 0200 	mov.w	r2, #0
 80033b6:	f04f 0300 	mov.w	r3, #0
 80033ba:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80033be:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80033c2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80033c6:	4690      	mov	r8, r2
 80033c8:	4699      	mov	r9, r3
 80033ca:	4623      	mov	r3, r4
 80033cc:	eb18 0303 	adds.w	r3, r8, r3
 80033d0:	60bb      	str	r3, [r7, #8]
 80033d2:	462b      	mov	r3, r5
 80033d4:	eb49 0303 	adc.w	r3, r9, r3
 80033d8:	60fb      	str	r3, [r7, #12]
 80033da:	f04f 0200 	mov.w	r2, #0
 80033de:	f04f 0300 	mov.w	r3, #0
 80033e2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80033e6:	4629      	mov	r1, r5
 80033e8:	024b      	lsls	r3, r1, #9
 80033ea:	4621      	mov	r1, r4
 80033ec:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80033f0:	4621      	mov	r1, r4
 80033f2:	024a      	lsls	r2, r1, #9
 80033f4:	4610      	mov	r0, r2
 80033f6:	4619      	mov	r1, r3
 80033f8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80033fa:	2200      	movs	r2, #0
 80033fc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80033fe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003400:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003404:	f7fd f930 	bl	8000668 <__aeabi_uldivmod>
 8003408:	4602      	mov	r2, r0
 800340a:	460b      	mov	r3, r1
 800340c:	4613      	mov	r3, r2
 800340e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003410:	e058      	b.n	80034c4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003412:	4b38      	ldr	r3, [pc, #224]	@ (80034f4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003414:	685b      	ldr	r3, [r3, #4]
 8003416:	099b      	lsrs	r3, r3, #6
 8003418:	2200      	movs	r2, #0
 800341a:	4618      	mov	r0, r3
 800341c:	4611      	mov	r1, r2
 800341e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003422:	623b      	str	r3, [r7, #32]
 8003424:	2300      	movs	r3, #0
 8003426:	627b      	str	r3, [r7, #36]	@ 0x24
 8003428:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800342c:	4642      	mov	r2, r8
 800342e:	464b      	mov	r3, r9
 8003430:	f04f 0000 	mov.w	r0, #0
 8003434:	f04f 0100 	mov.w	r1, #0
 8003438:	0159      	lsls	r1, r3, #5
 800343a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800343e:	0150      	lsls	r0, r2, #5
 8003440:	4602      	mov	r2, r0
 8003442:	460b      	mov	r3, r1
 8003444:	4641      	mov	r1, r8
 8003446:	ebb2 0a01 	subs.w	sl, r2, r1
 800344a:	4649      	mov	r1, r9
 800344c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003450:	f04f 0200 	mov.w	r2, #0
 8003454:	f04f 0300 	mov.w	r3, #0
 8003458:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800345c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003460:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003464:	ebb2 040a 	subs.w	r4, r2, sl
 8003468:	eb63 050b 	sbc.w	r5, r3, fp
 800346c:	f04f 0200 	mov.w	r2, #0
 8003470:	f04f 0300 	mov.w	r3, #0
 8003474:	00eb      	lsls	r3, r5, #3
 8003476:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800347a:	00e2      	lsls	r2, r4, #3
 800347c:	4614      	mov	r4, r2
 800347e:	461d      	mov	r5, r3
 8003480:	4643      	mov	r3, r8
 8003482:	18e3      	adds	r3, r4, r3
 8003484:	603b      	str	r3, [r7, #0]
 8003486:	464b      	mov	r3, r9
 8003488:	eb45 0303 	adc.w	r3, r5, r3
 800348c:	607b      	str	r3, [r7, #4]
 800348e:	f04f 0200 	mov.w	r2, #0
 8003492:	f04f 0300 	mov.w	r3, #0
 8003496:	e9d7 4500 	ldrd	r4, r5, [r7]
 800349a:	4629      	mov	r1, r5
 800349c:	028b      	lsls	r3, r1, #10
 800349e:	4621      	mov	r1, r4
 80034a0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80034a4:	4621      	mov	r1, r4
 80034a6:	028a      	lsls	r2, r1, #10
 80034a8:	4610      	mov	r0, r2
 80034aa:	4619      	mov	r1, r3
 80034ac:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80034ae:	2200      	movs	r2, #0
 80034b0:	61bb      	str	r3, [r7, #24]
 80034b2:	61fa      	str	r2, [r7, #28]
 80034b4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80034b8:	f7fd f8d6 	bl	8000668 <__aeabi_uldivmod>
 80034bc:	4602      	mov	r2, r0
 80034be:	460b      	mov	r3, r1
 80034c0:	4613      	mov	r3, r2
 80034c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80034c4:	4b0b      	ldr	r3, [pc, #44]	@ (80034f4 <HAL_RCC_GetSysClockFreq+0x200>)
 80034c6:	685b      	ldr	r3, [r3, #4]
 80034c8:	0c1b      	lsrs	r3, r3, #16
 80034ca:	f003 0303 	and.w	r3, r3, #3
 80034ce:	3301      	adds	r3, #1
 80034d0:	005b      	lsls	r3, r3, #1
 80034d2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80034d4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80034d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80034d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80034dc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80034de:	e002      	b.n	80034e6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80034e0:	4b05      	ldr	r3, [pc, #20]	@ (80034f8 <HAL_RCC_GetSysClockFreq+0x204>)
 80034e2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80034e4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80034e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80034e8:	4618      	mov	r0, r3
 80034ea:	3750      	adds	r7, #80	@ 0x50
 80034ec:	46bd      	mov	sp, r7
 80034ee:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80034f2:	bf00      	nop
 80034f4:	40023800 	.word	0x40023800
 80034f8:	00f42400 	.word	0x00f42400
 80034fc:	007a1200 	.word	0x007a1200

08003500 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003500:	b480      	push	{r7}
 8003502:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003504:	4b03      	ldr	r3, [pc, #12]	@ (8003514 <HAL_RCC_GetHCLKFreq+0x14>)
 8003506:	681b      	ldr	r3, [r3, #0]
}
 8003508:	4618      	mov	r0, r3
 800350a:	46bd      	mov	sp, r7
 800350c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003510:	4770      	bx	lr
 8003512:	bf00      	nop
 8003514:	20000014 	.word	0x20000014

08003518 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800351c:	f7ff fff0 	bl	8003500 <HAL_RCC_GetHCLKFreq>
 8003520:	4602      	mov	r2, r0
 8003522:	4b05      	ldr	r3, [pc, #20]	@ (8003538 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003524:	689b      	ldr	r3, [r3, #8]
 8003526:	0a9b      	lsrs	r3, r3, #10
 8003528:	f003 0307 	and.w	r3, r3, #7
 800352c:	4903      	ldr	r1, [pc, #12]	@ (800353c <HAL_RCC_GetPCLK1Freq+0x24>)
 800352e:	5ccb      	ldrb	r3, [r1, r3]
 8003530:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003534:	4618      	mov	r0, r3
 8003536:	bd80      	pop	{r7, pc}
 8003538:	40023800 	.word	0x40023800
 800353c:	08004d38 	.word	0x08004d38

08003540 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003540:	b580      	push	{r7, lr}
 8003542:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003544:	f7ff ffdc 	bl	8003500 <HAL_RCC_GetHCLKFreq>
 8003548:	4602      	mov	r2, r0
 800354a:	4b05      	ldr	r3, [pc, #20]	@ (8003560 <HAL_RCC_GetPCLK2Freq+0x20>)
 800354c:	689b      	ldr	r3, [r3, #8]
 800354e:	0b5b      	lsrs	r3, r3, #13
 8003550:	f003 0307 	and.w	r3, r3, #7
 8003554:	4903      	ldr	r1, [pc, #12]	@ (8003564 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003556:	5ccb      	ldrb	r3, [r1, r3]
 8003558:	fa22 f303 	lsr.w	r3, r2, r3
}
 800355c:	4618      	mov	r0, r3
 800355e:	bd80      	pop	{r7, pc}
 8003560:	40023800 	.word	0x40023800
 8003564:	08004d38 	.word	0x08004d38

08003568 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b082      	sub	sp, #8
 800356c:	af00      	add	r7, sp, #0
 800356e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	2b00      	cmp	r3, #0
 8003574:	d101      	bne.n	800357a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003576:	2301      	movs	r3, #1
 8003578:	e042      	b.n	8003600 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003580:	b2db      	uxtb	r3, r3
 8003582:	2b00      	cmp	r3, #0
 8003584:	d106      	bne.n	8003594 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	2200      	movs	r2, #0
 800358a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800358e:	6878      	ldr	r0, [r7, #4]
 8003590:	f7fd fe92 	bl	80012b8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	2224      	movs	r2, #36	@ 0x24
 8003598:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	68da      	ldr	r2, [r3, #12]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80035aa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80035ac:	6878      	ldr	r0, [r7, #4]
 80035ae:	f000 f973 	bl	8003898 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	681b      	ldr	r3, [r3, #0]
 80035b6:	691a      	ldr	r2, [r3, #16]
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80035c0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	695a      	ldr	r2, [r3, #20]
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681b      	ldr	r3, [r3, #0]
 80035cc:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80035d0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	681b      	ldr	r3, [r3, #0]
 80035d6:	68da      	ldr	r2, [r3, #12]
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80035e0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2200      	movs	r2, #0
 80035e6:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2220      	movs	r2, #32
 80035ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2220      	movs	r2, #32
 80035f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2200      	movs	r2, #0
 80035fc:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80035fe:	2300      	movs	r3, #0
}
 8003600:	4618      	mov	r0, r3
 8003602:	3708      	adds	r7, #8
 8003604:	46bd      	mov	sp, r7
 8003606:	bd80      	pop	{r7, pc}

08003608 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	b08a      	sub	sp, #40	@ 0x28
 800360c:	af02      	add	r7, sp, #8
 800360e:	60f8      	str	r0, [r7, #12]
 8003610:	60b9      	str	r1, [r7, #8]
 8003612:	603b      	str	r3, [r7, #0]
 8003614:	4613      	mov	r3, r2
 8003616:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8003618:	2300      	movs	r3, #0
 800361a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003622:	b2db      	uxtb	r3, r3
 8003624:	2b20      	cmp	r3, #32
 8003626:	d175      	bne.n	8003714 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8003628:	68bb      	ldr	r3, [r7, #8]
 800362a:	2b00      	cmp	r3, #0
 800362c:	d002      	beq.n	8003634 <HAL_UART_Transmit+0x2c>
 800362e:	88fb      	ldrh	r3, [r7, #6]
 8003630:	2b00      	cmp	r3, #0
 8003632:	d101      	bne.n	8003638 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003634:	2301      	movs	r3, #1
 8003636:	e06e      	b.n	8003716 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2200      	movs	r2, #0
 800363c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	2221      	movs	r2, #33	@ 0x21
 8003642:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003646:	f7fd ffe1 	bl	800160c <HAL_GetTick>
 800364a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	88fa      	ldrh	r2, [r7, #6]
 8003650:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	88fa      	ldrh	r2, [r7, #6]
 8003656:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	689b      	ldr	r3, [r3, #8]
 800365c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003660:	d108      	bne.n	8003674 <HAL_UART_Transmit+0x6c>
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	691b      	ldr	r3, [r3, #16]
 8003666:	2b00      	cmp	r3, #0
 8003668:	d104      	bne.n	8003674 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800366a:	2300      	movs	r3, #0
 800366c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800366e:	68bb      	ldr	r3, [r7, #8]
 8003670:	61bb      	str	r3, [r7, #24]
 8003672:	e003      	b.n	800367c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003674:	68bb      	ldr	r3, [r7, #8]
 8003676:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003678:	2300      	movs	r3, #0
 800367a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800367c:	e02e      	b.n	80036dc <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800367e:	683b      	ldr	r3, [r7, #0]
 8003680:	9300      	str	r3, [sp, #0]
 8003682:	697b      	ldr	r3, [r7, #20]
 8003684:	2200      	movs	r2, #0
 8003686:	2180      	movs	r1, #128	@ 0x80
 8003688:	68f8      	ldr	r0, [r7, #12]
 800368a:	f000 f848 	bl	800371e <UART_WaitOnFlagUntilTimeout>
 800368e:	4603      	mov	r3, r0
 8003690:	2b00      	cmp	r3, #0
 8003692:	d005      	beq.n	80036a0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	2220      	movs	r2, #32
 8003698:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 800369c:	2303      	movs	r3, #3
 800369e:	e03a      	b.n	8003716 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 80036a0:	69fb      	ldr	r3, [r7, #28]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d10b      	bne.n	80036be <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80036a6:	69bb      	ldr	r3, [r7, #24]
 80036a8:	881b      	ldrh	r3, [r3, #0]
 80036aa:	461a      	mov	r2, r3
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80036b4:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80036b6:	69bb      	ldr	r3, [r7, #24]
 80036b8:	3302      	adds	r3, #2
 80036ba:	61bb      	str	r3, [r7, #24]
 80036bc:	e007      	b.n	80036ce <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80036be:	69fb      	ldr	r3, [r7, #28]
 80036c0:	781a      	ldrb	r2, [r3, #0]
 80036c2:	68fb      	ldr	r3, [r7, #12]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80036c8:	69fb      	ldr	r3, [r7, #28]
 80036ca:	3301      	adds	r3, #1
 80036cc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80036d2:	b29b      	uxth	r3, r3
 80036d4:	3b01      	subs	r3, #1
 80036d6:	b29a      	uxth	r2, r3
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80036e0:	b29b      	uxth	r3, r3
 80036e2:	2b00      	cmp	r3, #0
 80036e4:	d1cb      	bne.n	800367e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80036e6:	683b      	ldr	r3, [r7, #0]
 80036e8:	9300      	str	r3, [sp, #0]
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	2200      	movs	r2, #0
 80036ee:	2140      	movs	r1, #64	@ 0x40
 80036f0:	68f8      	ldr	r0, [r7, #12]
 80036f2:	f000 f814 	bl	800371e <UART_WaitOnFlagUntilTimeout>
 80036f6:	4603      	mov	r3, r0
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d005      	beq.n	8003708 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	2220      	movs	r2, #32
 8003700:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8003704:	2303      	movs	r3, #3
 8003706:	e006      	b.n	8003716 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	2220      	movs	r2, #32
 800370c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8003710:	2300      	movs	r3, #0
 8003712:	e000      	b.n	8003716 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8003714:	2302      	movs	r3, #2
  }
}
 8003716:	4618      	mov	r0, r3
 8003718:	3720      	adds	r7, #32
 800371a:	46bd      	mov	sp, r7
 800371c:	bd80      	pop	{r7, pc}

0800371e <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800371e:	b580      	push	{r7, lr}
 8003720:	b086      	sub	sp, #24
 8003722:	af00      	add	r7, sp, #0
 8003724:	60f8      	str	r0, [r7, #12]
 8003726:	60b9      	str	r1, [r7, #8]
 8003728:	603b      	str	r3, [r7, #0]
 800372a:	4613      	mov	r3, r2
 800372c:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800372e:	e03b      	b.n	80037a8 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003730:	6a3b      	ldr	r3, [r7, #32]
 8003732:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003736:	d037      	beq.n	80037a8 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003738:	f7fd ff68 	bl	800160c <HAL_GetTick>
 800373c:	4602      	mov	r2, r0
 800373e:	683b      	ldr	r3, [r7, #0]
 8003740:	1ad3      	subs	r3, r2, r3
 8003742:	6a3a      	ldr	r2, [r7, #32]
 8003744:	429a      	cmp	r2, r3
 8003746:	d302      	bcc.n	800374e <UART_WaitOnFlagUntilTimeout+0x30>
 8003748:	6a3b      	ldr	r3, [r7, #32]
 800374a:	2b00      	cmp	r3, #0
 800374c:	d101      	bne.n	8003752 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800374e:	2303      	movs	r3, #3
 8003750:	e03a      	b.n	80037c8 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	68db      	ldr	r3, [r3, #12]
 8003758:	f003 0304 	and.w	r3, r3, #4
 800375c:	2b00      	cmp	r3, #0
 800375e:	d023      	beq.n	80037a8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003760:	68bb      	ldr	r3, [r7, #8]
 8003762:	2b80      	cmp	r3, #128	@ 0x80
 8003764:	d020      	beq.n	80037a8 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003766:	68bb      	ldr	r3, [r7, #8]
 8003768:	2b40      	cmp	r3, #64	@ 0x40
 800376a:	d01d      	beq.n	80037a8 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f003 0308 	and.w	r3, r3, #8
 8003776:	2b08      	cmp	r3, #8
 8003778:	d116      	bne.n	80037a8 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 800377a:	2300      	movs	r3, #0
 800377c:	617b      	str	r3, [r7, #20]
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	681b      	ldr	r3, [r3, #0]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	617b      	str	r3, [r7, #20]
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	685b      	ldr	r3, [r3, #4]
 800378c:	617b      	str	r3, [r7, #20]
 800378e:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003790:	68f8      	ldr	r0, [r7, #12]
 8003792:	f000 f81d 	bl	80037d0 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003796:	68fb      	ldr	r3, [r7, #12]
 8003798:	2208      	movs	r2, #8
 800379a:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2200      	movs	r2, #0
 80037a0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80037a4:	2301      	movs	r3, #1
 80037a6:	e00f      	b.n	80037c8 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	681a      	ldr	r2, [r3, #0]
 80037ae:	68bb      	ldr	r3, [r7, #8]
 80037b0:	4013      	ands	r3, r2
 80037b2:	68ba      	ldr	r2, [r7, #8]
 80037b4:	429a      	cmp	r2, r3
 80037b6:	bf0c      	ite	eq
 80037b8:	2301      	moveq	r3, #1
 80037ba:	2300      	movne	r3, #0
 80037bc:	b2db      	uxtb	r3, r3
 80037be:	461a      	mov	r2, r3
 80037c0:	79fb      	ldrb	r3, [r7, #7]
 80037c2:	429a      	cmp	r2, r3
 80037c4:	d0b4      	beq.n	8003730 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80037c6:	2300      	movs	r3, #0
}
 80037c8:	4618      	mov	r0, r3
 80037ca:	3718      	adds	r7, #24
 80037cc:	46bd      	mov	sp, r7
 80037ce:	bd80      	pop	{r7, pc}

080037d0 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80037d0:	b480      	push	{r7}
 80037d2:	b095      	sub	sp, #84	@ 0x54
 80037d4:	af00      	add	r7, sp, #0
 80037d6:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	330c      	adds	r3, #12
 80037de:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80037e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80037e2:	e853 3f00 	ldrex	r3, [r3]
 80037e6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80037e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80037ea:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80037ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	330c      	adds	r3, #12
 80037f6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80037f8:	643a      	str	r2, [r7, #64]	@ 0x40
 80037fa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80037fc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80037fe:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003800:	e841 2300 	strex	r3, r2, [r1]
 8003804:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003806:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003808:	2b00      	cmp	r3, #0
 800380a:	d1e5      	bne.n	80037d8 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	3314      	adds	r3, #20
 8003812:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003814:	6a3b      	ldr	r3, [r7, #32]
 8003816:	e853 3f00 	ldrex	r3, [r3]
 800381a:	61fb      	str	r3, [r7, #28]
   return(result);
 800381c:	69fb      	ldr	r3, [r7, #28]
 800381e:	f023 0301 	bic.w	r3, r3, #1
 8003822:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	3314      	adds	r3, #20
 800382a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800382c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800382e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003830:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003832:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003834:	e841 2300 	strex	r3, r2, [r1]
 8003838:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800383a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800383c:	2b00      	cmp	r3, #0
 800383e:	d1e5      	bne.n	800380c <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003844:	2b01      	cmp	r3, #1
 8003846:	d119      	bne.n	800387c <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	330c      	adds	r3, #12
 800384e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	e853 3f00 	ldrex	r3, [r3]
 8003856:	60bb      	str	r3, [r7, #8]
   return(result);
 8003858:	68bb      	ldr	r3, [r7, #8]
 800385a:	f023 0310 	bic.w	r3, r3, #16
 800385e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	330c      	adds	r3, #12
 8003866:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003868:	61ba      	str	r2, [r7, #24]
 800386a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800386c:	6979      	ldr	r1, [r7, #20]
 800386e:	69ba      	ldr	r2, [r7, #24]
 8003870:	e841 2300 	strex	r3, r2, [r1]
 8003874:	613b      	str	r3, [r7, #16]
   return(result);
 8003876:	693b      	ldr	r3, [r7, #16]
 8003878:	2b00      	cmp	r3, #0
 800387a:	d1e5      	bne.n	8003848 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	2220      	movs	r2, #32
 8003880:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	2200      	movs	r2, #0
 8003888:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800388a:	bf00      	nop
 800388c:	3754      	adds	r7, #84	@ 0x54
 800388e:	46bd      	mov	sp, r7
 8003890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003894:	4770      	bx	lr
	...

08003898 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003898:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800389c:	b0c0      	sub	sp, #256	@ 0x100
 800389e:	af00      	add	r7, sp, #0
 80038a0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80038a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	691b      	ldr	r3, [r3, #16]
 80038ac:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80038b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038b4:	68d9      	ldr	r1, [r3, #12]
 80038b6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038ba:	681a      	ldr	r2, [r3, #0]
 80038bc:	ea40 0301 	orr.w	r3, r0, r1
 80038c0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80038c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038c6:	689a      	ldr	r2, [r3, #8]
 80038c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038cc:	691b      	ldr	r3, [r3, #16]
 80038ce:	431a      	orrs	r2, r3
 80038d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038d4:	695b      	ldr	r3, [r3, #20]
 80038d6:	431a      	orrs	r2, r3
 80038d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038dc:	69db      	ldr	r3, [r3, #28]
 80038de:	4313      	orrs	r3, r2
 80038e0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80038e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	68db      	ldr	r3, [r3, #12]
 80038ec:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80038f0:	f021 010c 	bic.w	r1, r1, #12
 80038f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80038f8:	681a      	ldr	r2, [r3, #0]
 80038fa:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80038fe:	430b      	orrs	r3, r1
 8003900:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003902:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	695b      	ldr	r3, [r3, #20]
 800390a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800390e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003912:	6999      	ldr	r1, [r3, #24]
 8003914:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003918:	681a      	ldr	r2, [r3, #0]
 800391a:	ea40 0301 	orr.w	r3, r0, r1
 800391e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003920:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003924:	681a      	ldr	r2, [r3, #0]
 8003926:	4b8f      	ldr	r3, [pc, #572]	@ (8003b64 <UART_SetConfig+0x2cc>)
 8003928:	429a      	cmp	r2, r3
 800392a:	d005      	beq.n	8003938 <UART_SetConfig+0xa0>
 800392c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003930:	681a      	ldr	r2, [r3, #0]
 8003932:	4b8d      	ldr	r3, [pc, #564]	@ (8003b68 <UART_SetConfig+0x2d0>)
 8003934:	429a      	cmp	r2, r3
 8003936:	d104      	bne.n	8003942 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8003938:	f7ff fe02 	bl	8003540 <HAL_RCC_GetPCLK2Freq>
 800393c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8003940:	e003      	b.n	800394a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8003942:	f7ff fde9 	bl	8003518 <HAL_RCC_GetPCLK1Freq>
 8003946:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800394a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800394e:	69db      	ldr	r3, [r3, #28]
 8003950:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003954:	f040 810c 	bne.w	8003b70 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8003958:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800395c:	2200      	movs	r2, #0
 800395e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8003962:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8003966:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800396a:	4622      	mov	r2, r4
 800396c:	462b      	mov	r3, r5
 800396e:	1891      	adds	r1, r2, r2
 8003970:	65b9      	str	r1, [r7, #88]	@ 0x58
 8003972:	415b      	adcs	r3, r3
 8003974:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003976:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800397a:	4621      	mov	r1, r4
 800397c:	eb12 0801 	adds.w	r8, r2, r1
 8003980:	4629      	mov	r1, r5
 8003982:	eb43 0901 	adc.w	r9, r3, r1
 8003986:	f04f 0200 	mov.w	r2, #0
 800398a:	f04f 0300 	mov.w	r3, #0
 800398e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003992:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003996:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800399a:	4690      	mov	r8, r2
 800399c:	4699      	mov	r9, r3
 800399e:	4623      	mov	r3, r4
 80039a0:	eb18 0303 	adds.w	r3, r8, r3
 80039a4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80039a8:	462b      	mov	r3, r5
 80039aa:	eb49 0303 	adc.w	r3, r9, r3
 80039ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 80039b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80039b6:	685b      	ldr	r3, [r3, #4]
 80039b8:	2200      	movs	r2, #0
 80039ba:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80039be:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80039c2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80039c6:	460b      	mov	r3, r1
 80039c8:	18db      	adds	r3, r3, r3
 80039ca:	653b      	str	r3, [r7, #80]	@ 0x50
 80039cc:	4613      	mov	r3, r2
 80039ce:	eb42 0303 	adc.w	r3, r2, r3
 80039d2:	657b      	str	r3, [r7, #84]	@ 0x54
 80039d4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80039d8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80039dc:	f7fc fe44 	bl	8000668 <__aeabi_uldivmod>
 80039e0:	4602      	mov	r2, r0
 80039e2:	460b      	mov	r3, r1
 80039e4:	4b61      	ldr	r3, [pc, #388]	@ (8003b6c <UART_SetConfig+0x2d4>)
 80039e6:	fba3 2302 	umull	r2, r3, r3, r2
 80039ea:	095b      	lsrs	r3, r3, #5
 80039ec:	011c      	lsls	r4, r3, #4
 80039ee:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80039f2:	2200      	movs	r2, #0
 80039f4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80039f8:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80039fc:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003a00:	4642      	mov	r2, r8
 8003a02:	464b      	mov	r3, r9
 8003a04:	1891      	adds	r1, r2, r2
 8003a06:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003a08:	415b      	adcs	r3, r3
 8003a0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003a0c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003a10:	4641      	mov	r1, r8
 8003a12:	eb12 0a01 	adds.w	sl, r2, r1
 8003a16:	4649      	mov	r1, r9
 8003a18:	eb43 0b01 	adc.w	fp, r3, r1
 8003a1c:	f04f 0200 	mov.w	r2, #0
 8003a20:	f04f 0300 	mov.w	r3, #0
 8003a24:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003a28:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003a2c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003a30:	4692      	mov	sl, r2
 8003a32:	469b      	mov	fp, r3
 8003a34:	4643      	mov	r3, r8
 8003a36:	eb1a 0303 	adds.w	r3, sl, r3
 8003a3a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003a3e:	464b      	mov	r3, r9
 8003a40:	eb4b 0303 	adc.w	r3, fp, r3
 8003a44:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003a48:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	2200      	movs	r2, #0
 8003a50:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003a54:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8003a58:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003a5c:	460b      	mov	r3, r1
 8003a5e:	18db      	adds	r3, r3, r3
 8003a60:	643b      	str	r3, [r7, #64]	@ 0x40
 8003a62:	4613      	mov	r3, r2
 8003a64:	eb42 0303 	adc.w	r3, r2, r3
 8003a68:	647b      	str	r3, [r7, #68]	@ 0x44
 8003a6a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8003a6e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8003a72:	f7fc fdf9 	bl	8000668 <__aeabi_uldivmod>
 8003a76:	4602      	mov	r2, r0
 8003a78:	460b      	mov	r3, r1
 8003a7a:	4611      	mov	r1, r2
 8003a7c:	4b3b      	ldr	r3, [pc, #236]	@ (8003b6c <UART_SetConfig+0x2d4>)
 8003a7e:	fba3 2301 	umull	r2, r3, r3, r1
 8003a82:	095b      	lsrs	r3, r3, #5
 8003a84:	2264      	movs	r2, #100	@ 0x64
 8003a86:	fb02 f303 	mul.w	r3, r2, r3
 8003a8a:	1acb      	subs	r3, r1, r3
 8003a8c:	00db      	lsls	r3, r3, #3
 8003a8e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8003a92:	4b36      	ldr	r3, [pc, #216]	@ (8003b6c <UART_SetConfig+0x2d4>)
 8003a94:	fba3 2302 	umull	r2, r3, r3, r2
 8003a98:	095b      	lsrs	r3, r3, #5
 8003a9a:	005b      	lsls	r3, r3, #1
 8003a9c:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003aa0:	441c      	add	r4, r3
 8003aa2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003aac:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003ab0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003ab4:	4642      	mov	r2, r8
 8003ab6:	464b      	mov	r3, r9
 8003ab8:	1891      	adds	r1, r2, r2
 8003aba:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003abc:	415b      	adcs	r3, r3
 8003abe:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003ac0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003ac4:	4641      	mov	r1, r8
 8003ac6:	1851      	adds	r1, r2, r1
 8003ac8:	6339      	str	r1, [r7, #48]	@ 0x30
 8003aca:	4649      	mov	r1, r9
 8003acc:	414b      	adcs	r3, r1
 8003ace:	637b      	str	r3, [r7, #52]	@ 0x34
 8003ad0:	f04f 0200 	mov.w	r2, #0
 8003ad4:	f04f 0300 	mov.w	r3, #0
 8003ad8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003adc:	4659      	mov	r1, fp
 8003ade:	00cb      	lsls	r3, r1, #3
 8003ae0:	4651      	mov	r1, sl
 8003ae2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003ae6:	4651      	mov	r1, sl
 8003ae8:	00ca      	lsls	r2, r1, #3
 8003aea:	4610      	mov	r0, r2
 8003aec:	4619      	mov	r1, r3
 8003aee:	4603      	mov	r3, r0
 8003af0:	4642      	mov	r2, r8
 8003af2:	189b      	adds	r3, r3, r2
 8003af4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003af8:	464b      	mov	r3, r9
 8003afa:	460a      	mov	r2, r1
 8003afc:	eb42 0303 	adc.w	r3, r2, r3
 8003b00:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003b04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003b10:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8003b14:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003b18:	460b      	mov	r3, r1
 8003b1a:	18db      	adds	r3, r3, r3
 8003b1c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003b1e:	4613      	mov	r3, r2
 8003b20:	eb42 0303 	adc.w	r3, r2, r3
 8003b24:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003b26:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003b2a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8003b2e:	f7fc fd9b 	bl	8000668 <__aeabi_uldivmod>
 8003b32:	4602      	mov	r2, r0
 8003b34:	460b      	mov	r3, r1
 8003b36:	4b0d      	ldr	r3, [pc, #52]	@ (8003b6c <UART_SetConfig+0x2d4>)
 8003b38:	fba3 1302 	umull	r1, r3, r3, r2
 8003b3c:	095b      	lsrs	r3, r3, #5
 8003b3e:	2164      	movs	r1, #100	@ 0x64
 8003b40:	fb01 f303 	mul.w	r3, r1, r3
 8003b44:	1ad3      	subs	r3, r2, r3
 8003b46:	00db      	lsls	r3, r3, #3
 8003b48:	3332      	adds	r3, #50	@ 0x32
 8003b4a:	4a08      	ldr	r2, [pc, #32]	@ (8003b6c <UART_SetConfig+0x2d4>)
 8003b4c:	fba2 2303 	umull	r2, r3, r2, r3
 8003b50:	095b      	lsrs	r3, r3, #5
 8003b52:	f003 0207 	and.w	r2, r3, #7
 8003b56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	4422      	add	r2, r4
 8003b5e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8003b60:	e106      	b.n	8003d70 <UART_SetConfig+0x4d8>
 8003b62:	bf00      	nop
 8003b64:	40011000 	.word	0x40011000
 8003b68:	40011400 	.word	0x40011400
 8003b6c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003b70:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003b74:	2200      	movs	r2, #0
 8003b76:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003b7a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8003b7e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8003b82:	4642      	mov	r2, r8
 8003b84:	464b      	mov	r3, r9
 8003b86:	1891      	adds	r1, r2, r2
 8003b88:	6239      	str	r1, [r7, #32]
 8003b8a:	415b      	adcs	r3, r3
 8003b8c:	627b      	str	r3, [r7, #36]	@ 0x24
 8003b8e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8003b92:	4641      	mov	r1, r8
 8003b94:	1854      	adds	r4, r2, r1
 8003b96:	4649      	mov	r1, r9
 8003b98:	eb43 0501 	adc.w	r5, r3, r1
 8003b9c:	f04f 0200 	mov.w	r2, #0
 8003ba0:	f04f 0300 	mov.w	r3, #0
 8003ba4:	00eb      	lsls	r3, r5, #3
 8003ba6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003baa:	00e2      	lsls	r2, r4, #3
 8003bac:	4614      	mov	r4, r2
 8003bae:	461d      	mov	r5, r3
 8003bb0:	4643      	mov	r3, r8
 8003bb2:	18e3      	adds	r3, r4, r3
 8003bb4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003bb8:	464b      	mov	r3, r9
 8003bba:	eb45 0303 	adc.w	r3, r5, r3
 8003bbe:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003bc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003bc6:	685b      	ldr	r3, [r3, #4]
 8003bc8:	2200      	movs	r2, #0
 8003bca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003bce:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003bd2:	f04f 0200 	mov.w	r2, #0
 8003bd6:	f04f 0300 	mov.w	r3, #0
 8003bda:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003bde:	4629      	mov	r1, r5
 8003be0:	008b      	lsls	r3, r1, #2
 8003be2:	4621      	mov	r1, r4
 8003be4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003be8:	4621      	mov	r1, r4
 8003bea:	008a      	lsls	r2, r1, #2
 8003bec:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003bf0:	f7fc fd3a 	bl	8000668 <__aeabi_uldivmod>
 8003bf4:	4602      	mov	r2, r0
 8003bf6:	460b      	mov	r3, r1
 8003bf8:	4b60      	ldr	r3, [pc, #384]	@ (8003d7c <UART_SetConfig+0x4e4>)
 8003bfa:	fba3 2302 	umull	r2, r3, r3, r2
 8003bfe:	095b      	lsrs	r3, r3, #5
 8003c00:	011c      	lsls	r4, r3, #4
 8003c02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003c06:	2200      	movs	r2, #0
 8003c08:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003c0c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003c10:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8003c14:	4642      	mov	r2, r8
 8003c16:	464b      	mov	r3, r9
 8003c18:	1891      	adds	r1, r2, r2
 8003c1a:	61b9      	str	r1, [r7, #24]
 8003c1c:	415b      	adcs	r3, r3
 8003c1e:	61fb      	str	r3, [r7, #28]
 8003c20:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003c24:	4641      	mov	r1, r8
 8003c26:	1851      	adds	r1, r2, r1
 8003c28:	6139      	str	r1, [r7, #16]
 8003c2a:	4649      	mov	r1, r9
 8003c2c:	414b      	adcs	r3, r1
 8003c2e:	617b      	str	r3, [r7, #20]
 8003c30:	f04f 0200 	mov.w	r2, #0
 8003c34:	f04f 0300 	mov.w	r3, #0
 8003c38:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003c3c:	4659      	mov	r1, fp
 8003c3e:	00cb      	lsls	r3, r1, #3
 8003c40:	4651      	mov	r1, sl
 8003c42:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003c46:	4651      	mov	r1, sl
 8003c48:	00ca      	lsls	r2, r1, #3
 8003c4a:	4610      	mov	r0, r2
 8003c4c:	4619      	mov	r1, r3
 8003c4e:	4603      	mov	r3, r0
 8003c50:	4642      	mov	r2, r8
 8003c52:	189b      	adds	r3, r3, r2
 8003c54:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8003c58:	464b      	mov	r3, r9
 8003c5a:	460a      	mov	r2, r1
 8003c5c:	eb42 0303 	adc.w	r3, r2, r3
 8003c60:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8003c64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003c68:	685b      	ldr	r3, [r3, #4]
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8003c6e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8003c70:	f04f 0200 	mov.w	r2, #0
 8003c74:	f04f 0300 	mov.w	r3, #0
 8003c78:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003c7c:	4649      	mov	r1, r9
 8003c7e:	008b      	lsls	r3, r1, #2
 8003c80:	4641      	mov	r1, r8
 8003c82:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003c86:	4641      	mov	r1, r8
 8003c88:	008a      	lsls	r2, r1, #2
 8003c8a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003c8e:	f7fc fceb 	bl	8000668 <__aeabi_uldivmod>
 8003c92:	4602      	mov	r2, r0
 8003c94:	460b      	mov	r3, r1
 8003c96:	4611      	mov	r1, r2
 8003c98:	4b38      	ldr	r3, [pc, #224]	@ (8003d7c <UART_SetConfig+0x4e4>)
 8003c9a:	fba3 2301 	umull	r2, r3, r3, r1
 8003c9e:	095b      	lsrs	r3, r3, #5
 8003ca0:	2264      	movs	r2, #100	@ 0x64
 8003ca2:	fb02 f303 	mul.w	r3, r2, r3
 8003ca6:	1acb      	subs	r3, r1, r3
 8003ca8:	011b      	lsls	r3, r3, #4
 8003caa:	3332      	adds	r3, #50	@ 0x32
 8003cac:	4a33      	ldr	r2, [pc, #204]	@ (8003d7c <UART_SetConfig+0x4e4>)
 8003cae:	fba2 2303 	umull	r2, r3, r2, r3
 8003cb2:	095b      	lsrs	r3, r3, #5
 8003cb4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003cb8:	441c      	add	r4, r3
 8003cba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003cbe:	2200      	movs	r2, #0
 8003cc0:	673b      	str	r3, [r7, #112]	@ 0x70
 8003cc2:	677a      	str	r2, [r7, #116]	@ 0x74
 8003cc4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003cc8:	4642      	mov	r2, r8
 8003cca:	464b      	mov	r3, r9
 8003ccc:	1891      	adds	r1, r2, r2
 8003cce:	60b9      	str	r1, [r7, #8]
 8003cd0:	415b      	adcs	r3, r3
 8003cd2:	60fb      	str	r3, [r7, #12]
 8003cd4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003cd8:	4641      	mov	r1, r8
 8003cda:	1851      	adds	r1, r2, r1
 8003cdc:	6039      	str	r1, [r7, #0]
 8003cde:	4649      	mov	r1, r9
 8003ce0:	414b      	adcs	r3, r1
 8003ce2:	607b      	str	r3, [r7, #4]
 8003ce4:	f04f 0200 	mov.w	r2, #0
 8003ce8:	f04f 0300 	mov.w	r3, #0
 8003cec:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003cf0:	4659      	mov	r1, fp
 8003cf2:	00cb      	lsls	r3, r1, #3
 8003cf4:	4651      	mov	r1, sl
 8003cf6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003cfa:	4651      	mov	r1, sl
 8003cfc:	00ca      	lsls	r2, r1, #3
 8003cfe:	4610      	mov	r0, r2
 8003d00:	4619      	mov	r1, r3
 8003d02:	4603      	mov	r3, r0
 8003d04:	4642      	mov	r2, r8
 8003d06:	189b      	adds	r3, r3, r2
 8003d08:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003d0a:	464b      	mov	r3, r9
 8003d0c:	460a      	mov	r2, r1
 8003d0e:	eb42 0303 	adc.w	r3, r2, r3
 8003d12:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8003d14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d18:	685b      	ldr	r3, [r3, #4]
 8003d1a:	2200      	movs	r2, #0
 8003d1c:	663b      	str	r3, [r7, #96]	@ 0x60
 8003d1e:	667a      	str	r2, [r7, #100]	@ 0x64
 8003d20:	f04f 0200 	mov.w	r2, #0
 8003d24:	f04f 0300 	mov.w	r3, #0
 8003d28:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8003d2c:	4649      	mov	r1, r9
 8003d2e:	008b      	lsls	r3, r1, #2
 8003d30:	4641      	mov	r1, r8
 8003d32:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003d36:	4641      	mov	r1, r8
 8003d38:	008a      	lsls	r2, r1, #2
 8003d3a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8003d3e:	f7fc fc93 	bl	8000668 <__aeabi_uldivmod>
 8003d42:	4602      	mov	r2, r0
 8003d44:	460b      	mov	r3, r1
 8003d46:	4b0d      	ldr	r3, [pc, #52]	@ (8003d7c <UART_SetConfig+0x4e4>)
 8003d48:	fba3 1302 	umull	r1, r3, r3, r2
 8003d4c:	095b      	lsrs	r3, r3, #5
 8003d4e:	2164      	movs	r1, #100	@ 0x64
 8003d50:	fb01 f303 	mul.w	r3, r1, r3
 8003d54:	1ad3      	subs	r3, r2, r3
 8003d56:	011b      	lsls	r3, r3, #4
 8003d58:	3332      	adds	r3, #50	@ 0x32
 8003d5a:	4a08      	ldr	r2, [pc, #32]	@ (8003d7c <UART_SetConfig+0x4e4>)
 8003d5c:	fba2 2303 	umull	r2, r3, r2, r3
 8003d60:	095b      	lsrs	r3, r3, #5
 8003d62:	f003 020f 	and.w	r2, r3, #15
 8003d66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4422      	add	r2, r4
 8003d6e:	609a      	str	r2, [r3, #8]
}
 8003d70:	bf00      	nop
 8003d72:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003d76:	46bd      	mov	sp, r7
 8003d78:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003d7c:	51eb851f 	.word	0x51eb851f

08003d80 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003d80:	b084      	sub	sp, #16
 8003d82:	b580      	push	{r7, lr}
 8003d84:	b084      	sub	sp, #16
 8003d86:	af00      	add	r7, sp, #0
 8003d88:	6078      	str	r0, [r7, #4]
 8003d8a:	f107 001c 	add.w	r0, r7, #28
 8003d8e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003d92:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8003d96:	2b01      	cmp	r3, #1
 8003d98:	d123      	bne.n	8003de2 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d9e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	68db      	ldr	r3, [r3, #12]
 8003daa:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8003dae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003db2:	687a      	ldr	r2, [r7, #4]
 8003db4:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	68db      	ldr	r3, [r3, #12]
 8003dba:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8003dc2:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8003dc6:	2b01      	cmp	r3, #1
 8003dc8:	d105      	bne.n	8003dd6 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	68db      	ldr	r3, [r3, #12]
 8003dce:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003dd6:	6878      	ldr	r0, [r7, #4]
 8003dd8:	f000 faa0 	bl	800431c <USB_CoreReset>
 8003ddc:	4603      	mov	r3, r0
 8003dde:	73fb      	strb	r3, [r7, #15]
 8003de0:	e01b      	b.n	8003e1a <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	68db      	ldr	r3, [r3, #12]
 8003de6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8003dee:	6878      	ldr	r0, [r7, #4]
 8003df0:	f000 fa94 	bl	800431c <USB_CoreReset>
 8003df4:	4603      	mov	r3, r0
 8003df6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8003df8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d106      	bne.n	8003e0e <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e04:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	639a      	str	r2, [r3, #56]	@ 0x38
 8003e0c:	e005      	b.n	8003e1a <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e12:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8003e1a:	7fbb      	ldrb	r3, [r7, #30]
 8003e1c:	2b01      	cmp	r3, #1
 8003e1e:	d10b      	bne.n	8003e38 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8003e20:	687b      	ldr	r3, [r7, #4]
 8003e22:	689b      	ldr	r3, [r3, #8]
 8003e24:	f043 0206 	orr.w	r2, r3, #6
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	689b      	ldr	r3, [r3, #8]
 8003e30:	f043 0220 	orr.w	r2, r3, #32
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8003e38:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e3a:	4618      	mov	r0, r3
 8003e3c:	3710      	adds	r7, #16
 8003e3e:	46bd      	mov	sp, r7
 8003e40:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003e44:	b004      	add	sp, #16
 8003e46:	4770      	bx	lr

08003e48 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8003e48:	b480      	push	{r7}
 8003e4a:	b083      	sub	sp, #12
 8003e4c:	af00      	add	r7, sp, #0
 8003e4e:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	689b      	ldr	r3, [r3, #8]
 8003e54:	f023 0201 	bic.w	r2, r3, #1
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8003e5c:	2300      	movs	r3, #0
}
 8003e5e:	4618      	mov	r0, r3
 8003e60:	370c      	adds	r7, #12
 8003e62:	46bd      	mov	sp, r7
 8003e64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e68:	4770      	bx	lr

08003e6a <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8003e6a:	b580      	push	{r7, lr}
 8003e6c:	b084      	sub	sp, #16
 8003e6e:	af00      	add	r7, sp, #0
 8003e70:	6078      	str	r0, [r7, #4]
 8003e72:	460b      	mov	r3, r1
 8003e74:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8003e76:	2300      	movs	r3, #0
 8003e78:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	68db      	ldr	r3, [r3, #12]
 8003e7e:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8003e86:	78fb      	ldrb	r3, [r7, #3]
 8003e88:	2b01      	cmp	r3, #1
 8003e8a:	d115      	bne.n	8003eb8 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	68db      	ldr	r3, [r3, #12]
 8003e90:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003e98:	200a      	movs	r0, #10
 8003e9a:	f7fd fbc3 	bl	8001624 <HAL_Delay>
      ms += 10U;
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	330a      	adds	r3, #10
 8003ea2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003ea4:	6878      	ldr	r0, [r7, #4]
 8003ea6:	f000 fa2b 	bl	8004300 <USB_GetMode>
 8003eaa:	4603      	mov	r3, r0
 8003eac:	2b01      	cmp	r3, #1
 8003eae:	d01e      	beq.n	8003eee <USB_SetCurrentMode+0x84>
 8003eb0:	68fb      	ldr	r3, [r7, #12]
 8003eb2:	2bc7      	cmp	r3, #199	@ 0xc7
 8003eb4:	d9f0      	bls.n	8003e98 <USB_SetCurrentMode+0x2e>
 8003eb6:	e01a      	b.n	8003eee <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8003eb8:	78fb      	ldrb	r3, [r7, #3]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d115      	bne.n	8003eea <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	68db      	ldr	r3, [r3, #12]
 8003ec2:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8003eca:	200a      	movs	r0, #10
 8003ecc:	f7fd fbaa 	bl	8001624 <HAL_Delay>
      ms += 10U;
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	330a      	adds	r3, #10
 8003ed4:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8003ed6:	6878      	ldr	r0, [r7, #4]
 8003ed8:	f000 fa12 	bl	8004300 <USB_GetMode>
 8003edc:	4603      	mov	r3, r0
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d005      	beq.n	8003eee <USB_SetCurrentMode+0x84>
 8003ee2:	68fb      	ldr	r3, [r7, #12]
 8003ee4:	2bc7      	cmp	r3, #199	@ 0xc7
 8003ee6:	d9f0      	bls.n	8003eca <USB_SetCurrentMode+0x60>
 8003ee8:	e001      	b.n	8003eee <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8003eea:	2301      	movs	r3, #1
 8003eec:	e005      	b.n	8003efa <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	2bc8      	cmp	r3, #200	@ 0xc8
 8003ef2:	d101      	bne.n	8003ef8 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8003ef4:	2301      	movs	r3, #1
 8003ef6:	e000      	b.n	8003efa <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8003ef8:	2300      	movs	r3, #0
}
 8003efa:	4618      	mov	r0, r3
 8003efc:	3710      	adds	r7, #16
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bd80      	pop	{r7, pc}
	...

08003f04 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8003f04:	b084      	sub	sp, #16
 8003f06:	b580      	push	{r7, lr}
 8003f08:	b086      	sub	sp, #24
 8003f0a:	af00      	add	r7, sp, #0
 8003f0c:	6078      	str	r0, [r7, #4]
 8003f0e:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8003f12:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8003f16:	2300      	movs	r3, #0
 8003f18:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8003f1e:	2300      	movs	r3, #0
 8003f20:	613b      	str	r3, [r7, #16]
 8003f22:	e009      	b.n	8003f38 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8003f24:	687a      	ldr	r2, [r7, #4]
 8003f26:	693b      	ldr	r3, [r7, #16]
 8003f28:	3340      	adds	r3, #64	@ 0x40
 8003f2a:	009b      	lsls	r3, r3, #2
 8003f2c:	4413      	add	r3, r2
 8003f2e:	2200      	movs	r2, #0
 8003f30:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8003f32:	693b      	ldr	r3, [r7, #16]
 8003f34:	3301      	adds	r3, #1
 8003f36:	613b      	str	r3, [r7, #16]
 8003f38:	693b      	ldr	r3, [r7, #16]
 8003f3a:	2b0e      	cmp	r3, #14
 8003f3c:	d9f2      	bls.n	8003f24 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8003f3e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d11c      	bne.n	8003f80 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f4c:	685b      	ldr	r3, [r3, #4]
 8003f4e:	68fa      	ldr	r2, [r7, #12]
 8003f50:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003f54:	f043 0302 	orr.w	r3, r3, #2
 8003f58:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f5e:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f6a:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f76:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	639a      	str	r2, [r3, #56]	@ 0x38
 8003f7e:	e00b      	b.n	8003f98 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f84:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f90:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8003f9e:	461a      	mov	r2, r3
 8003fa0:	2300      	movs	r3, #0
 8003fa2:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8003fa4:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8003fa8:	2b01      	cmp	r3, #1
 8003faa:	d10d      	bne.n	8003fc8 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8003fac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d104      	bne.n	8003fbe <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8003fb4:	2100      	movs	r1, #0
 8003fb6:	6878      	ldr	r0, [r7, #4]
 8003fb8:	f000 f968 	bl	800428c <USB_SetDevSpeed>
 8003fbc:	e008      	b.n	8003fd0 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8003fbe:	2101      	movs	r1, #1
 8003fc0:	6878      	ldr	r0, [r7, #4]
 8003fc2:	f000 f963 	bl	800428c <USB_SetDevSpeed>
 8003fc6:	e003      	b.n	8003fd0 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8003fc8:	2103      	movs	r1, #3
 8003fca:	6878      	ldr	r0, [r7, #4]
 8003fcc:	f000 f95e 	bl	800428c <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8003fd0:	2110      	movs	r1, #16
 8003fd2:	6878      	ldr	r0, [r7, #4]
 8003fd4:	f000 f8fa 	bl	80041cc <USB_FlushTxFifo>
 8003fd8:	4603      	mov	r3, r0
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d001      	beq.n	8003fe2 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8003fe2:	6878      	ldr	r0, [r7, #4]
 8003fe4:	f000 f924 	bl	8004230 <USB_FlushRxFifo>
 8003fe8:	4603      	mov	r3, r0
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d001      	beq.n	8003ff2 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8003fee:	2301      	movs	r3, #1
 8003ff0:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003ff8:	461a      	mov	r2, r3
 8003ffa:	2300      	movs	r3, #0
 8003ffc:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004004:	461a      	mov	r2, r3
 8004006:	2300      	movs	r3, #0
 8004008:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004010:	461a      	mov	r2, r3
 8004012:	2300      	movs	r3, #0
 8004014:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004016:	2300      	movs	r3, #0
 8004018:	613b      	str	r3, [r7, #16]
 800401a:	e043      	b.n	80040a4 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800401c:	693b      	ldr	r3, [r7, #16]
 800401e:	015a      	lsls	r2, r3, #5
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	4413      	add	r3, r2
 8004024:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004028:	681b      	ldr	r3, [r3, #0]
 800402a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800402e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8004032:	d118      	bne.n	8004066 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8004034:	693b      	ldr	r3, [r7, #16]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d10a      	bne.n	8004050 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800403a:	693b      	ldr	r3, [r7, #16]
 800403c:	015a      	lsls	r2, r3, #5
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	4413      	add	r3, r2
 8004042:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004046:	461a      	mov	r2, r3
 8004048:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800404c:	6013      	str	r3, [r2, #0]
 800404e:	e013      	b.n	8004078 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8004050:	693b      	ldr	r3, [r7, #16]
 8004052:	015a      	lsls	r2, r3, #5
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	4413      	add	r3, r2
 8004058:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800405c:	461a      	mov	r2, r3
 800405e:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8004062:	6013      	str	r3, [r2, #0]
 8004064:	e008      	b.n	8004078 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8004066:	693b      	ldr	r3, [r7, #16]
 8004068:	015a      	lsls	r2, r3, #5
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	4413      	add	r3, r2
 800406e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004072:	461a      	mov	r2, r3
 8004074:	2300      	movs	r3, #0
 8004076:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8004078:	693b      	ldr	r3, [r7, #16]
 800407a:	015a      	lsls	r2, r3, #5
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	4413      	add	r3, r2
 8004080:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004084:	461a      	mov	r2, r3
 8004086:	2300      	movs	r3, #0
 8004088:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800408a:	693b      	ldr	r3, [r7, #16]
 800408c:	015a      	lsls	r2, r3, #5
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	4413      	add	r3, r2
 8004092:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004096:	461a      	mov	r2, r3
 8004098:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800409c:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	3301      	adds	r3, #1
 80040a2:	613b      	str	r3, [r7, #16]
 80040a4:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80040a8:	461a      	mov	r2, r3
 80040aa:	693b      	ldr	r3, [r7, #16]
 80040ac:	4293      	cmp	r3, r2
 80040ae:	d3b5      	bcc.n	800401c <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80040b0:	2300      	movs	r3, #0
 80040b2:	613b      	str	r3, [r7, #16]
 80040b4:	e043      	b.n	800413e <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80040b6:	693b      	ldr	r3, [r7, #16]
 80040b8:	015a      	lsls	r2, r3, #5
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	4413      	add	r3, r2
 80040be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80040c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80040cc:	d118      	bne.n	8004100 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80040ce:	693b      	ldr	r3, [r7, #16]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d10a      	bne.n	80040ea <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80040d4:	693b      	ldr	r3, [r7, #16]
 80040d6:	015a      	lsls	r2, r3, #5
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	4413      	add	r3, r2
 80040dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040e0:	461a      	mov	r2, r3
 80040e2:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80040e6:	6013      	str	r3, [r2, #0]
 80040e8:	e013      	b.n	8004112 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80040ea:	693b      	ldr	r3, [r7, #16]
 80040ec:	015a      	lsls	r2, r3, #5
 80040ee:	68fb      	ldr	r3, [r7, #12]
 80040f0:	4413      	add	r3, r2
 80040f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80040f6:	461a      	mov	r2, r3
 80040f8:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80040fc:	6013      	str	r3, [r2, #0]
 80040fe:	e008      	b.n	8004112 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8004100:	693b      	ldr	r3, [r7, #16]
 8004102:	015a      	lsls	r2, r3, #5
 8004104:	68fb      	ldr	r3, [r7, #12]
 8004106:	4413      	add	r3, r2
 8004108:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800410c:	461a      	mov	r2, r3
 800410e:	2300      	movs	r3, #0
 8004110:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8004112:	693b      	ldr	r3, [r7, #16]
 8004114:	015a      	lsls	r2, r3, #5
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	4413      	add	r3, r2
 800411a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800411e:	461a      	mov	r2, r3
 8004120:	2300      	movs	r3, #0
 8004122:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8004124:	693b      	ldr	r3, [r7, #16]
 8004126:	015a      	lsls	r2, r3, #5
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	4413      	add	r3, r2
 800412c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004130:	461a      	mov	r2, r3
 8004132:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004136:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8004138:	693b      	ldr	r3, [r7, #16]
 800413a:	3301      	adds	r3, #1
 800413c:	613b      	str	r3, [r7, #16]
 800413e:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8004142:	461a      	mov	r2, r3
 8004144:	693b      	ldr	r3, [r7, #16]
 8004146:	4293      	cmp	r3, r2
 8004148:	d3b5      	bcc.n	80040b6 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004150:	691b      	ldr	r3, [r3, #16]
 8004152:	68fa      	ldr	r2, [r7, #12]
 8004154:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004158:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800415c:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2200      	movs	r2, #0
 8004162:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800416a:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800416c:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8004170:	2b00      	cmp	r3, #0
 8004172:	d105      	bne.n	8004180 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	699b      	ldr	r3, [r3, #24]
 8004178:	f043 0210 	orr.w	r2, r3, #16
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	699a      	ldr	r2, [r3, #24]
 8004184:	4b10      	ldr	r3, [pc, #64]	@ (80041c8 <USB_DevInit+0x2c4>)
 8004186:	4313      	orrs	r3, r2
 8004188:	687a      	ldr	r2, [r7, #4]
 800418a:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800418c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8004190:	2b00      	cmp	r3, #0
 8004192:	d005      	beq.n	80041a0 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	699b      	ldr	r3, [r3, #24]
 8004198:	f043 0208 	orr.w	r2, r3, #8
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80041a0:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80041a4:	2b01      	cmp	r3, #1
 80041a6:	d107      	bne.n	80041b8 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	699b      	ldr	r3, [r3, #24]
 80041ac:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80041b0:	f043 0304 	orr.w	r3, r3, #4
 80041b4:	687a      	ldr	r2, [r7, #4]
 80041b6:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80041b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80041ba:	4618      	mov	r0, r3
 80041bc:	3718      	adds	r7, #24
 80041be:	46bd      	mov	sp, r7
 80041c0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80041c4:	b004      	add	sp, #16
 80041c6:	4770      	bx	lr
 80041c8:	803c3800 	.word	0x803c3800

080041cc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80041cc:	b480      	push	{r7}
 80041ce:	b085      	sub	sp, #20
 80041d0:	af00      	add	r7, sp, #0
 80041d2:	6078      	str	r0, [r7, #4]
 80041d4:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80041d6:	2300      	movs	r3, #0
 80041d8:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	3301      	adds	r3, #1
 80041de:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80041e6:	d901      	bls.n	80041ec <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80041e8:	2303      	movs	r3, #3
 80041ea:	e01b      	b.n	8004224 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	691b      	ldr	r3, [r3, #16]
 80041f0:	2b00      	cmp	r3, #0
 80041f2:	daf2      	bge.n	80041da <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80041f4:	2300      	movs	r3, #0
 80041f6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	019b      	lsls	r3, r3, #6
 80041fc:	f043 0220 	orr.w	r2, r3, #32
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004204:	68fb      	ldr	r3, [r7, #12]
 8004206:	3301      	adds	r3, #1
 8004208:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800420a:	68fb      	ldr	r3, [r7, #12]
 800420c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004210:	d901      	bls.n	8004216 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004212:	2303      	movs	r3, #3
 8004214:	e006      	b.n	8004224 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	691b      	ldr	r3, [r3, #16]
 800421a:	f003 0320 	and.w	r3, r3, #32
 800421e:	2b20      	cmp	r3, #32
 8004220:	d0f0      	beq.n	8004204 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004222:	2300      	movs	r3, #0
}
 8004224:	4618      	mov	r0, r3
 8004226:	3714      	adds	r7, #20
 8004228:	46bd      	mov	sp, r7
 800422a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800422e:	4770      	bx	lr

08004230 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004230:	b480      	push	{r7}
 8004232:	b085      	sub	sp, #20
 8004234:	af00      	add	r7, sp, #0
 8004236:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004238:	2300      	movs	r3, #0
 800423a:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	3301      	adds	r3, #1
 8004240:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004248:	d901      	bls.n	800424e <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800424a:	2303      	movs	r3, #3
 800424c:	e018      	b.n	8004280 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	691b      	ldr	r3, [r3, #16]
 8004252:	2b00      	cmp	r3, #0
 8004254:	daf2      	bge.n	800423c <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8004256:	2300      	movs	r3, #0
 8004258:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	2210      	movs	r2, #16
 800425e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	3301      	adds	r3, #1
 8004264:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800426c:	d901      	bls.n	8004272 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800426e:	2303      	movs	r3, #3
 8004270:	e006      	b.n	8004280 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	691b      	ldr	r3, [r3, #16]
 8004276:	f003 0310 	and.w	r3, r3, #16
 800427a:	2b10      	cmp	r3, #16
 800427c:	d0f0      	beq.n	8004260 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800427e:	2300      	movs	r3, #0
}
 8004280:	4618      	mov	r0, r3
 8004282:	3714      	adds	r7, #20
 8004284:	46bd      	mov	sp, r7
 8004286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428a:	4770      	bx	lr

0800428c <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800428c:	b480      	push	{r7}
 800428e:	b085      	sub	sp, #20
 8004290:	af00      	add	r7, sp, #0
 8004292:	6078      	str	r0, [r7, #4]
 8004294:	460b      	mov	r3, r1
 8004296:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80042a2:	681a      	ldr	r2, [r3, #0]
 80042a4:	78fb      	ldrb	r3, [r7, #3]
 80042a6:	68f9      	ldr	r1, [r7, #12]
 80042a8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80042ac:	4313      	orrs	r3, r2
 80042ae:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80042b0:	2300      	movs	r3, #0
}
 80042b2:	4618      	mov	r0, r3
 80042b4:	3714      	adds	r7, #20
 80042b6:	46bd      	mov	sp, r7
 80042b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042bc:	4770      	bx	lr

080042be <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80042be:	b480      	push	{r7}
 80042c0:	b085      	sub	sp, #20
 80042c2:	af00      	add	r7, sp, #0
 80042c4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	68fa      	ldr	r2, [r7, #12]
 80042d4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80042d8:	f023 0303 	bic.w	r3, r3, #3
 80042dc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80042e4:	685b      	ldr	r3, [r3, #4]
 80042e6:	68fa      	ldr	r2, [r7, #12]
 80042e8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80042ec:	f043 0302 	orr.w	r3, r3, #2
 80042f0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80042f2:	2300      	movs	r3, #0
}
 80042f4:	4618      	mov	r0, r3
 80042f6:	3714      	adds	r7, #20
 80042f8:	46bd      	mov	sp, r7
 80042fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042fe:	4770      	bx	lr

08004300 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8004300:	b480      	push	{r7}
 8004302:	b083      	sub	sp, #12
 8004304:	af00      	add	r7, sp, #0
 8004306:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	695b      	ldr	r3, [r3, #20]
 800430c:	f003 0301 	and.w	r3, r3, #1
}
 8004310:	4618      	mov	r0, r3
 8004312:	370c      	adds	r7, #12
 8004314:	46bd      	mov	sp, r7
 8004316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800431a:	4770      	bx	lr

0800431c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800431c:	b480      	push	{r7}
 800431e:	b085      	sub	sp, #20
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004324:	2300      	movs	r3, #0
 8004326:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	3301      	adds	r3, #1
 800432c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800432e:	68fb      	ldr	r3, [r7, #12]
 8004330:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8004334:	d901      	bls.n	800433a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8004336:	2303      	movs	r3, #3
 8004338:	e022      	b.n	8004380 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	691b      	ldr	r3, [r3, #16]
 800433e:	2b00      	cmp	r3, #0
 8004340:	daf2      	bge.n	8004328 <USB_CoreReset+0xc>

  count = 10U;
 8004342:	230a      	movs	r3, #10
 8004344:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 8004346:	e002      	b.n	800434e <USB_CoreReset+0x32>
  {
    count--;
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	3b01      	subs	r3, #1
 800434c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	2b00      	cmp	r3, #0
 8004352:	d1f9      	bne.n	8004348 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	691b      	ldr	r3, [r3, #16]
 8004358:	f043 0201 	orr.w	r2, r3, #1
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	3301      	adds	r3, #1
 8004364:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8004366:	68fb      	ldr	r3, [r7, #12]
 8004368:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800436c:	d901      	bls.n	8004372 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800436e:	2303      	movs	r3, #3
 8004370:	e006      	b.n	8004380 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	691b      	ldr	r3, [r3, #16]
 8004376:	f003 0301 	and.w	r3, r3, #1
 800437a:	2b01      	cmp	r3, #1
 800437c:	d0f0      	beq.n	8004360 <USB_CoreReset+0x44>

  return HAL_OK;
 800437e:	2300      	movs	r3, #0
}
 8004380:	4618      	mov	r0, r3
 8004382:	3714      	adds	r7, #20
 8004384:	46bd      	mov	sp, r7
 8004386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800438a:	4770      	bx	lr

0800438c <_ZdlPvj>:
 800438c:	f000 b800 	b.w	8004390 <_ZdlPv>

08004390 <_ZdlPv>:
 8004390:	f000 b800 	b.w	8004394 <free>

08004394 <free>:
 8004394:	4b02      	ldr	r3, [pc, #8]	@ (80043a0 <free+0xc>)
 8004396:	4601      	mov	r1, r0
 8004398:	6818      	ldr	r0, [r3, #0]
 800439a:	f000 b917 	b.w	80045cc <_free_r>
 800439e:	bf00      	nop
 80043a0:	20000020 	.word	0x20000020

080043a4 <sbrk_aligned>:
 80043a4:	b570      	push	{r4, r5, r6, lr}
 80043a6:	4e0f      	ldr	r6, [pc, #60]	@ (80043e4 <sbrk_aligned+0x40>)
 80043a8:	460c      	mov	r4, r1
 80043aa:	6831      	ldr	r1, [r6, #0]
 80043ac:	4605      	mov	r5, r0
 80043ae:	b911      	cbnz	r1, 80043b6 <sbrk_aligned+0x12>
 80043b0:	f000 f8d0 	bl	8004554 <_sbrk_r>
 80043b4:	6030      	str	r0, [r6, #0]
 80043b6:	4621      	mov	r1, r4
 80043b8:	4628      	mov	r0, r5
 80043ba:	f000 f8cb 	bl	8004554 <_sbrk_r>
 80043be:	1c43      	adds	r3, r0, #1
 80043c0:	d103      	bne.n	80043ca <sbrk_aligned+0x26>
 80043c2:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 80043c6:	4620      	mov	r0, r4
 80043c8:	bd70      	pop	{r4, r5, r6, pc}
 80043ca:	1cc4      	adds	r4, r0, #3
 80043cc:	f024 0403 	bic.w	r4, r4, #3
 80043d0:	42a0      	cmp	r0, r4
 80043d2:	d0f8      	beq.n	80043c6 <sbrk_aligned+0x22>
 80043d4:	1a21      	subs	r1, r4, r0
 80043d6:	4628      	mov	r0, r5
 80043d8:	f000 f8bc 	bl	8004554 <_sbrk_r>
 80043dc:	3001      	adds	r0, #1
 80043de:	d1f2      	bne.n	80043c6 <sbrk_aligned+0x22>
 80043e0:	e7ef      	b.n	80043c2 <sbrk_aligned+0x1e>
 80043e2:	bf00      	nop
 80043e4:	20000870 	.word	0x20000870

080043e8 <_malloc_r>:
 80043e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80043ec:	1ccd      	adds	r5, r1, #3
 80043ee:	f025 0503 	bic.w	r5, r5, #3
 80043f2:	3508      	adds	r5, #8
 80043f4:	2d0c      	cmp	r5, #12
 80043f6:	bf38      	it	cc
 80043f8:	250c      	movcc	r5, #12
 80043fa:	2d00      	cmp	r5, #0
 80043fc:	4606      	mov	r6, r0
 80043fe:	db01      	blt.n	8004404 <_malloc_r+0x1c>
 8004400:	42a9      	cmp	r1, r5
 8004402:	d904      	bls.n	800440e <_malloc_r+0x26>
 8004404:	230c      	movs	r3, #12
 8004406:	6033      	str	r3, [r6, #0]
 8004408:	2000      	movs	r0, #0
 800440a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800440e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80044e4 <_malloc_r+0xfc>
 8004412:	f000 f869 	bl	80044e8 <__malloc_lock>
 8004416:	f8d8 3000 	ldr.w	r3, [r8]
 800441a:	461c      	mov	r4, r3
 800441c:	bb44      	cbnz	r4, 8004470 <_malloc_r+0x88>
 800441e:	4629      	mov	r1, r5
 8004420:	4630      	mov	r0, r6
 8004422:	f7ff ffbf 	bl	80043a4 <sbrk_aligned>
 8004426:	1c43      	adds	r3, r0, #1
 8004428:	4604      	mov	r4, r0
 800442a:	d158      	bne.n	80044de <_malloc_r+0xf6>
 800442c:	f8d8 4000 	ldr.w	r4, [r8]
 8004430:	4627      	mov	r7, r4
 8004432:	2f00      	cmp	r7, #0
 8004434:	d143      	bne.n	80044be <_malloc_r+0xd6>
 8004436:	2c00      	cmp	r4, #0
 8004438:	d04b      	beq.n	80044d2 <_malloc_r+0xea>
 800443a:	6823      	ldr	r3, [r4, #0]
 800443c:	4639      	mov	r1, r7
 800443e:	4630      	mov	r0, r6
 8004440:	eb04 0903 	add.w	r9, r4, r3
 8004444:	f000 f886 	bl	8004554 <_sbrk_r>
 8004448:	4581      	cmp	r9, r0
 800444a:	d142      	bne.n	80044d2 <_malloc_r+0xea>
 800444c:	6821      	ldr	r1, [r4, #0]
 800444e:	1a6d      	subs	r5, r5, r1
 8004450:	4629      	mov	r1, r5
 8004452:	4630      	mov	r0, r6
 8004454:	f7ff ffa6 	bl	80043a4 <sbrk_aligned>
 8004458:	3001      	adds	r0, #1
 800445a:	d03a      	beq.n	80044d2 <_malloc_r+0xea>
 800445c:	6823      	ldr	r3, [r4, #0]
 800445e:	442b      	add	r3, r5
 8004460:	6023      	str	r3, [r4, #0]
 8004462:	f8d8 3000 	ldr.w	r3, [r8]
 8004466:	685a      	ldr	r2, [r3, #4]
 8004468:	bb62      	cbnz	r2, 80044c4 <_malloc_r+0xdc>
 800446a:	f8c8 7000 	str.w	r7, [r8]
 800446e:	e00f      	b.n	8004490 <_malloc_r+0xa8>
 8004470:	6822      	ldr	r2, [r4, #0]
 8004472:	1b52      	subs	r2, r2, r5
 8004474:	d420      	bmi.n	80044b8 <_malloc_r+0xd0>
 8004476:	2a0b      	cmp	r2, #11
 8004478:	d917      	bls.n	80044aa <_malloc_r+0xc2>
 800447a:	1961      	adds	r1, r4, r5
 800447c:	42a3      	cmp	r3, r4
 800447e:	6025      	str	r5, [r4, #0]
 8004480:	bf18      	it	ne
 8004482:	6059      	strne	r1, [r3, #4]
 8004484:	6863      	ldr	r3, [r4, #4]
 8004486:	bf08      	it	eq
 8004488:	f8c8 1000 	streq.w	r1, [r8]
 800448c:	5162      	str	r2, [r4, r5]
 800448e:	604b      	str	r3, [r1, #4]
 8004490:	4630      	mov	r0, r6
 8004492:	f000 f82f 	bl	80044f4 <__malloc_unlock>
 8004496:	f104 000b 	add.w	r0, r4, #11
 800449a:	1d23      	adds	r3, r4, #4
 800449c:	f020 0007 	bic.w	r0, r0, #7
 80044a0:	1ac2      	subs	r2, r0, r3
 80044a2:	bf1c      	itt	ne
 80044a4:	1a1b      	subne	r3, r3, r0
 80044a6:	50a3      	strne	r3, [r4, r2]
 80044a8:	e7af      	b.n	800440a <_malloc_r+0x22>
 80044aa:	6862      	ldr	r2, [r4, #4]
 80044ac:	42a3      	cmp	r3, r4
 80044ae:	bf0c      	ite	eq
 80044b0:	f8c8 2000 	streq.w	r2, [r8]
 80044b4:	605a      	strne	r2, [r3, #4]
 80044b6:	e7eb      	b.n	8004490 <_malloc_r+0xa8>
 80044b8:	4623      	mov	r3, r4
 80044ba:	6864      	ldr	r4, [r4, #4]
 80044bc:	e7ae      	b.n	800441c <_malloc_r+0x34>
 80044be:	463c      	mov	r4, r7
 80044c0:	687f      	ldr	r7, [r7, #4]
 80044c2:	e7b6      	b.n	8004432 <_malloc_r+0x4a>
 80044c4:	461a      	mov	r2, r3
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	42a3      	cmp	r3, r4
 80044ca:	d1fb      	bne.n	80044c4 <_malloc_r+0xdc>
 80044cc:	2300      	movs	r3, #0
 80044ce:	6053      	str	r3, [r2, #4]
 80044d0:	e7de      	b.n	8004490 <_malloc_r+0xa8>
 80044d2:	230c      	movs	r3, #12
 80044d4:	6033      	str	r3, [r6, #0]
 80044d6:	4630      	mov	r0, r6
 80044d8:	f000 f80c 	bl	80044f4 <__malloc_unlock>
 80044dc:	e794      	b.n	8004408 <_malloc_r+0x20>
 80044de:	6005      	str	r5, [r0, #0]
 80044e0:	e7d6      	b.n	8004490 <_malloc_r+0xa8>
 80044e2:	bf00      	nop
 80044e4:	20000874 	.word	0x20000874

080044e8 <__malloc_lock>:
 80044e8:	4801      	ldr	r0, [pc, #4]	@ (80044f0 <__malloc_lock+0x8>)
 80044ea:	f000 b86d 	b.w	80045c8 <__retarget_lock_acquire_recursive>
 80044ee:	bf00      	nop
 80044f0:	200009b4 	.word	0x200009b4

080044f4 <__malloc_unlock>:
 80044f4:	4801      	ldr	r0, [pc, #4]	@ (80044fc <__malloc_unlock+0x8>)
 80044f6:	f000 b868 	b.w	80045ca <__retarget_lock_release_recursive>
 80044fa:	bf00      	nop
 80044fc:	200009b4 	.word	0x200009b4

08004500 <siprintf>:
 8004500:	b40e      	push	{r1, r2, r3}
 8004502:	b510      	push	{r4, lr}
 8004504:	b09d      	sub	sp, #116	@ 0x74
 8004506:	ab1f      	add	r3, sp, #124	@ 0x7c
 8004508:	9002      	str	r0, [sp, #8]
 800450a:	9006      	str	r0, [sp, #24]
 800450c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8004510:	480a      	ldr	r0, [pc, #40]	@ (800453c <siprintf+0x3c>)
 8004512:	9107      	str	r1, [sp, #28]
 8004514:	9104      	str	r1, [sp, #16]
 8004516:	490a      	ldr	r1, [pc, #40]	@ (8004540 <siprintf+0x40>)
 8004518:	f853 2b04 	ldr.w	r2, [r3], #4
 800451c:	9105      	str	r1, [sp, #20]
 800451e:	2400      	movs	r4, #0
 8004520:	a902      	add	r1, sp, #8
 8004522:	6800      	ldr	r0, [r0, #0]
 8004524:	9301      	str	r3, [sp, #4]
 8004526:	941b      	str	r4, [sp, #108]	@ 0x6c
 8004528:	f000 f8f6 	bl	8004718 <_svfiprintf_r>
 800452c:	9b02      	ldr	r3, [sp, #8]
 800452e:	701c      	strb	r4, [r3, #0]
 8004530:	b01d      	add	sp, #116	@ 0x74
 8004532:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004536:	b003      	add	sp, #12
 8004538:	4770      	bx	lr
 800453a:	bf00      	nop
 800453c:	20000020 	.word	0x20000020
 8004540:	ffff0208 	.word	0xffff0208

08004544 <memset>:
 8004544:	4402      	add	r2, r0
 8004546:	4603      	mov	r3, r0
 8004548:	4293      	cmp	r3, r2
 800454a:	d100      	bne.n	800454e <memset+0xa>
 800454c:	4770      	bx	lr
 800454e:	f803 1b01 	strb.w	r1, [r3], #1
 8004552:	e7f9      	b.n	8004548 <memset+0x4>

08004554 <_sbrk_r>:
 8004554:	b538      	push	{r3, r4, r5, lr}
 8004556:	4d06      	ldr	r5, [pc, #24]	@ (8004570 <_sbrk_r+0x1c>)
 8004558:	2300      	movs	r3, #0
 800455a:	4604      	mov	r4, r0
 800455c:	4608      	mov	r0, r1
 800455e:	602b      	str	r3, [r5, #0]
 8004560:	f7fc ff7c 	bl	800145c <_sbrk>
 8004564:	1c43      	adds	r3, r0, #1
 8004566:	d102      	bne.n	800456e <_sbrk_r+0x1a>
 8004568:	682b      	ldr	r3, [r5, #0]
 800456a:	b103      	cbz	r3, 800456e <_sbrk_r+0x1a>
 800456c:	6023      	str	r3, [r4, #0]
 800456e:	bd38      	pop	{r3, r4, r5, pc}
 8004570:	200009b0 	.word	0x200009b0

08004574 <__errno>:
 8004574:	4b01      	ldr	r3, [pc, #4]	@ (800457c <__errno+0x8>)
 8004576:	6818      	ldr	r0, [r3, #0]
 8004578:	4770      	bx	lr
 800457a:	bf00      	nop
 800457c:	20000020 	.word	0x20000020

08004580 <__libc_init_array>:
 8004580:	b570      	push	{r4, r5, r6, lr}
 8004582:	4d0d      	ldr	r5, [pc, #52]	@ (80045b8 <__libc_init_array+0x38>)
 8004584:	4c0d      	ldr	r4, [pc, #52]	@ (80045bc <__libc_init_array+0x3c>)
 8004586:	1b64      	subs	r4, r4, r5
 8004588:	10a4      	asrs	r4, r4, #2
 800458a:	2600      	movs	r6, #0
 800458c:	42a6      	cmp	r6, r4
 800458e:	d109      	bne.n	80045a4 <__libc_init_array+0x24>
 8004590:	4d0b      	ldr	r5, [pc, #44]	@ (80045c0 <__libc_init_array+0x40>)
 8004592:	4c0c      	ldr	r4, [pc, #48]	@ (80045c4 <__libc_init_array+0x44>)
 8004594:	f000 fba6 	bl	8004ce4 <_init>
 8004598:	1b64      	subs	r4, r4, r5
 800459a:	10a4      	asrs	r4, r4, #2
 800459c:	2600      	movs	r6, #0
 800459e:	42a6      	cmp	r6, r4
 80045a0:	d105      	bne.n	80045ae <__libc_init_array+0x2e>
 80045a2:	bd70      	pop	{r4, r5, r6, pc}
 80045a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80045a8:	4798      	blx	r3
 80045aa:	3601      	adds	r6, #1
 80045ac:	e7ee      	b.n	800458c <__libc_init_array+0xc>
 80045ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80045b2:	4798      	blx	r3
 80045b4:	3601      	adds	r6, #1
 80045b6:	e7f2      	b.n	800459e <__libc_init_array+0x1e>
 80045b8:	08004d7c 	.word	0x08004d7c
 80045bc:	08004d7c 	.word	0x08004d7c
 80045c0:	08004d7c 	.word	0x08004d7c
 80045c4:	08004d84 	.word	0x08004d84

080045c8 <__retarget_lock_acquire_recursive>:
 80045c8:	4770      	bx	lr

080045ca <__retarget_lock_release_recursive>:
 80045ca:	4770      	bx	lr

080045cc <_free_r>:
 80045cc:	b538      	push	{r3, r4, r5, lr}
 80045ce:	4605      	mov	r5, r0
 80045d0:	2900      	cmp	r1, #0
 80045d2:	d041      	beq.n	8004658 <_free_r+0x8c>
 80045d4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80045d8:	1f0c      	subs	r4, r1, #4
 80045da:	2b00      	cmp	r3, #0
 80045dc:	bfb8      	it	lt
 80045de:	18e4      	addlt	r4, r4, r3
 80045e0:	f7ff ff82 	bl	80044e8 <__malloc_lock>
 80045e4:	4a1d      	ldr	r2, [pc, #116]	@ (800465c <_free_r+0x90>)
 80045e6:	6813      	ldr	r3, [r2, #0]
 80045e8:	b933      	cbnz	r3, 80045f8 <_free_r+0x2c>
 80045ea:	6063      	str	r3, [r4, #4]
 80045ec:	6014      	str	r4, [r2, #0]
 80045ee:	4628      	mov	r0, r5
 80045f0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80045f4:	f7ff bf7e 	b.w	80044f4 <__malloc_unlock>
 80045f8:	42a3      	cmp	r3, r4
 80045fa:	d908      	bls.n	800460e <_free_r+0x42>
 80045fc:	6820      	ldr	r0, [r4, #0]
 80045fe:	1821      	adds	r1, r4, r0
 8004600:	428b      	cmp	r3, r1
 8004602:	bf01      	itttt	eq
 8004604:	6819      	ldreq	r1, [r3, #0]
 8004606:	685b      	ldreq	r3, [r3, #4]
 8004608:	1809      	addeq	r1, r1, r0
 800460a:	6021      	streq	r1, [r4, #0]
 800460c:	e7ed      	b.n	80045ea <_free_r+0x1e>
 800460e:	461a      	mov	r2, r3
 8004610:	685b      	ldr	r3, [r3, #4]
 8004612:	b10b      	cbz	r3, 8004618 <_free_r+0x4c>
 8004614:	42a3      	cmp	r3, r4
 8004616:	d9fa      	bls.n	800460e <_free_r+0x42>
 8004618:	6811      	ldr	r1, [r2, #0]
 800461a:	1850      	adds	r0, r2, r1
 800461c:	42a0      	cmp	r0, r4
 800461e:	d10b      	bne.n	8004638 <_free_r+0x6c>
 8004620:	6820      	ldr	r0, [r4, #0]
 8004622:	4401      	add	r1, r0
 8004624:	1850      	adds	r0, r2, r1
 8004626:	4283      	cmp	r3, r0
 8004628:	6011      	str	r1, [r2, #0]
 800462a:	d1e0      	bne.n	80045ee <_free_r+0x22>
 800462c:	6818      	ldr	r0, [r3, #0]
 800462e:	685b      	ldr	r3, [r3, #4]
 8004630:	6053      	str	r3, [r2, #4]
 8004632:	4408      	add	r0, r1
 8004634:	6010      	str	r0, [r2, #0]
 8004636:	e7da      	b.n	80045ee <_free_r+0x22>
 8004638:	d902      	bls.n	8004640 <_free_r+0x74>
 800463a:	230c      	movs	r3, #12
 800463c:	602b      	str	r3, [r5, #0]
 800463e:	e7d6      	b.n	80045ee <_free_r+0x22>
 8004640:	6820      	ldr	r0, [r4, #0]
 8004642:	1821      	adds	r1, r4, r0
 8004644:	428b      	cmp	r3, r1
 8004646:	bf04      	itt	eq
 8004648:	6819      	ldreq	r1, [r3, #0]
 800464a:	685b      	ldreq	r3, [r3, #4]
 800464c:	6063      	str	r3, [r4, #4]
 800464e:	bf04      	itt	eq
 8004650:	1809      	addeq	r1, r1, r0
 8004652:	6021      	streq	r1, [r4, #0]
 8004654:	6054      	str	r4, [r2, #4]
 8004656:	e7ca      	b.n	80045ee <_free_r+0x22>
 8004658:	bd38      	pop	{r3, r4, r5, pc}
 800465a:	bf00      	nop
 800465c:	20000874 	.word	0x20000874

08004660 <__ssputs_r>:
 8004660:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004664:	688e      	ldr	r6, [r1, #8]
 8004666:	461f      	mov	r7, r3
 8004668:	42be      	cmp	r6, r7
 800466a:	680b      	ldr	r3, [r1, #0]
 800466c:	4682      	mov	sl, r0
 800466e:	460c      	mov	r4, r1
 8004670:	4690      	mov	r8, r2
 8004672:	d82d      	bhi.n	80046d0 <__ssputs_r+0x70>
 8004674:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004678:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800467c:	d026      	beq.n	80046cc <__ssputs_r+0x6c>
 800467e:	6965      	ldr	r5, [r4, #20]
 8004680:	6909      	ldr	r1, [r1, #16]
 8004682:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004686:	eba3 0901 	sub.w	r9, r3, r1
 800468a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800468e:	1c7b      	adds	r3, r7, #1
 8004690:	444b      	add	r3, r9
 8004692:	106d      	asrs	r5, r5, #1
 8004694:	429d      	cmp	r5, r3
 8004696:	bf38      	it	cc
 8004698:	461d      	movcc	r5, r3
 800469a:	0553      	lsls	r3, r2, #21
 800469c:	d527      	bpl.n	80046ee <__ssputs_r+0x8e>
 800469e:	4629      	mov	r1, r5
 80046a0:	f7ff fea2 	bl	80043e8 <_malloc_r>
 80046a4:	4606      	mov	r6, r0
 80046a6:	b360      	cbz	r0, 8004702 <__ssputs_r+0xa2>
 80046a8:	6921      	ldr	r1, [r4, #16]
 80046aa:	464a      	mov	r2, r9
 80046ac:	f000 fad6 	bl	8004c5c <memcpy>
 80046b0:	89a3      	ldrh	r3, [r4, #12]
 80046b2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80046b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80046ba:	81a3      	strh	r3, [r4, #12]
 80046bc:	6126      	str	r6, [r4, #16]
 80046be:	6165      	str	r5, [r4, #20]
 80046c0:	444e      	add	r6, r9
 80046c2:	eba5 0509 	sub.w	r5, r5, r9
 80046c6:	6026      	str	r6, [r4, #0]
 80046c8:	60a5      	str	r5, [r4, #8]
 80046ca:	463e      	mov	r6, r7
 80046cc:	42be      	cmp	r6, r7
 80046ce:	d900      	bls.n	80046d2 <__ssputs_r+0x72>
 80046d0:	463e      	mov	r6, r7
 80046d2:	6820      	ldr	r0, [r4, #0]
 80046d4:	4632      	mov	r2, r6
 80046d6:	4641      	mov	r1, r8
 80046d8:	f000 faa6 	bl	8004c28 <memmove>
 80046dc:	68a3      	ldr	r3, [r4, #8]
 80046de:	1b9b      	subs	r3, r3, r6
 80046e0:	60a3      	str	r3, [r4, #8]
 80046e2:	6823      	ldr	r3, [r4, #0]
 80046e4:	4433      	add	r3, r6
 80046e6:	6023      	str	r3, [r4, #0]
 80046e8:	2000      	movs	r0, #0
 80046ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80046ee:	462a      	mov	r2, r5
 80046f0:	f000 fac2 	bl	8004c78 <_realloc_r>
 80046f4:	4606      	mov	r6, r0
 80046f6:	2800      	cmp	r0, #0
 80046f8:	d1e0      	bne.n	80046bc <__ssputs_r+0x5c>
 80046fa:	6921      	ldr	r1, [r4, #16]
 80046fc:	4650      	mov	r0, sl
 80046fe:	f7ff ff65 	bl	80045cc <_free_r>
 8004702:	230c      	movs	r3, #12
 8004704:	f8ca 3000 	str.w	r3, [sl]
 8004708:	89a3      	ldrh	r3, [r4, #12]
 800470a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800470e:	81a3      	strh	r3, [r4, #12]
 8004710:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004714:	e7e9      	b.n	80046ea <__ssputs_r+0x8a>
	...

08004718 <_svfiprintf_r>:
 8004718:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800471c:	4698      	mov	r8, r3
 800471e:	898b      	ldrh	r3, [r1, #12]
 8004720:	061b      	lsls	r3, r3, #24
 8004722:	b09d      	sub	sp, #116	@ 0x74
 8004724:	4607      	mov	r7, r0
 8004726:	460d      	mov	r5, r1
 8004728:	4614      	mov	r4, r2
 800472a:	d510      	bpl.n	800474e <_svfiprintf_r+0x36>
 800472c:	690b      	ldr	r3, [r1, #16]
 800472e:	b973      	cbnz	r3, 800474e <_svfiprintf_r+0x36>
 8004730:	2140      	movs	r1, #64	@ 0x40
 8004732:	f7ff fe59 	bl	80043e8 <_malloc_r>
 8004736:	6028      	str	r0, [r5, #0]
 8004738:	6128      	str	r0, [r5, #16]
 800473a:	b930      	cbnz	r0, 800474a <_svfiprintf_r+0x32>
 800473c:	230c      	movs	r3, #12
 800473e:	603b      	str	r3, [r7, #0]
 8004740:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004744:	b01d      	add	sp, #116	@ 0x74
 8004746:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800474a:	2340      	movs	r3, #64	@ 0x40
 800474c:	616b      	str	r3, [r5, #20]
 800474e:	2300      	movs	r3, #0
 8004750:	9309      	str	r3, [sp, #36]	@ 0x24
 8004752:	2320      	movs	r3, #32
 8004754:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8004758:	f8cd 800c 	str.w	r8, [sp, #12]
 800475c:	2330      	movs	r3, #48	@ 0x30
 800475e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80048fc <_svfiprintf_r+0x1e4>
 8004762:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8004766:	f04f 0901 	mov.w	r9, #1
 800476a:	4623      	mov	r3, r4
 800476c:	469a      	mov	sl, r3
 800476e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8004772:	b10a      	cbz	r2, 8004778 <_svfiprintf_r+0x60>
 8004774:	2a25      	cmp	r2, #37	@ 0x25
 8004776:	d1f9      	bne.n	800476c <_svfiprintf_r+0x54>
 8004778:	ebba 0b04 	subs.w	fp, sl, r4
 800477c:	d00b      	beq.n	8004796 <_svfiprintf_r+0x7e>
 800477e:	465b      	mov	r3, fp
 8004780:	4622      	mov	r2, r4
 8004782:	4629      	mov	r1, r5
 8004784:	4638      	mov	r0, r7
 8004786:	f7ff ff6b 	bl	8004660 <__ssputs_r>
 800478a:	3001      	adds	r0, #1
 800478c:	f000 80a7 	beq.w	80048de <_svfiprintf_r+0x1c6>
 8004790:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004792:	445a      	add	r2, fp
 8004794:	9209      	str	r2, [sp, #36]	@ 0x24
 8004796:	f89a 3000 	ldrb.w	r3, [sl]
 800479a:	2b00      	cmp	r3, #0
 800479c:	f000 809f 	beq.w	80048de <_svfiprintf_r+0x1c6>
 80047a0:	2300      	movs	r3, #0
 80047a2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80047a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80047aa:	f10a 0a01 	add.w	sl, sl, #1
 80047ae:	9304      	str	r3, [sp, #16]
 80047b0:	9307      	str	r3, [sp, #28]
 80047b2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80047b6:	931a      	str	r3, [sp, #104]	@ 0x68
 80047b8:	4654      	mov	r4, sl
 80047ba:	2205      	movs	r2, #5
 80047bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80047c0:	484e      	ldr	r0, [pc, #312]	@ (80048fc <_svfiprintf_r+0x1e4>)
 80047c2:	f7fb fd1d 	bl	8000200 <memchr>
 80047c6:	9a04      	ldr	r2, [sp, #16]
 80047c8:	b9d8      	cbnz	r0, 8004802 <_svfiprintf_r+0xea>
 80047ca:	06d0      	lsls	r0, r2, #27
 80047cc:	bf44      	itt	mi
 80047ce:	2320      	movmi	r3, #32
 80047d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80047d4:	0711      	lsls	r1, r2, #28
 80047d6:	bf44      	itt	mi
 80047d8:	232b      	movmi	r3, #43	@ 0x2b
 80047da:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80047de:	f89a 3000 	ldrb.w	r3, [sl]
 80047e2:	2b2a      	cmp	r3, #42	@ 0x2a
 80047e4:	d015      	beq.n	8004812 <_svfiprintf_r+0xfa>
 80047e6:	9a07      	ldr	r2, [sp, #28]
 80047e8:	4654      	mov	r4, sl
 80047ea:	2000      	movs	r0, #0
 80047ec:	f04f 0c0a 	mov.w	ip, #10
 80047f0:	4621      	mov	r1, r4
 80047f2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80047f6:	3b30      	subs	r3, #48	@ 0x30
 80047f8:	2b09      	cmp	r3, #9
 80047fa:	d94b      	bls.n	8004894 <_svfiprintf_r+0x17c>
 80047fc:	b1b0      	cbz	r0, 800482c <_svfiprintf_r+0x114>
 80047fe:	9207      	str	r2, [sp, #28]
 8004800:	e014      	b.n	800482c <_svfiprintf_r+0x114>
 8004802:	eba0 0308 	sub.w	r3, r0, r8
 8004806:	fa09 f303 	lsl.w	r3, r9, r3
 800480a:	4313      	orrs	r3, r2
 800480c:	9304      	str	r3, [sp, #16]
 800480e:	46a2      	mov	sl, r4
 8004810:	e7d2      	b.n	80047b8 <_svfiprintf_r+0xa0>
 8004812:	9b03      	ldr	r3, [sp, #12]
 8004814:	1d19      	adds	r1, r3, #4
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	9103      	str	r1, [sp, #12]
 800481a:	2b00      	cmp	r3, #0
 800481c:	bfbb      	ittet	lt
 800481e:	425b      	neglt	r3, r3
 8004820:	f042 0202 	orrlt.w	r2, r2, #2
 8004824:	9307      	strge	r3, [sp, #28]
 8004826:	9307      	strlt	r3, [sp, #28]
 8004828:	bfb8      	it	lt
 800482a:	9204      	strlt	r2, [sp, #16]
 800482c:	7823      	ldrb	r3, [r4, #0]
 800482e:	2b2e      	cmp	r3, #46	@ 0x2e
 8004830:	d10a      	bne.n	8004848 <_svfiprintf_r+0x130>
 8004832:	7863      	ldrb	r3, [r4, #1]
 8004834:	2b2a      	cmp	r3, #42	@ 0x2a
 8004836:	d132      	bne.n	800489e <_svfiprintf_r+0x186>
 8004838:	9b03      	ldr	r3, [sp, #12]
 800483a:	1d1a      	adds	r2, r3, #4
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	9203      	str	r2, [sp, #12]
 8004840:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8004844:	3402      	adds	r4, #2
 8004846:	9305      	str	r3, [sp, #20]
 8004848:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800490c <_svfiprintf_r+0x1f4>
 800484c:	7821      	ldrb	r1, [r4, #0]
 800484e:	2203      	movs	r2, #3
 8004850:	4650      	mov	r0, sl
 8004852:	f7fb fcd5 	bl	8000200 <memchr>
 8004856:	b138      	cbz	r0, 8004868 <_svfiprintf_r+0x150>
 8004858:	9b04      	ldr	r3, [sp, #16]
 800485a:	eba0 000a 	sub.w	r0, r0, sl
 800485e:	2240      	movs	r2, #64	@ 0x40
 8004860:	4082      	lsls	r2, r0
 8004862:	4313      	orrs	r3, r2
 8004864:	3401      	adds	r4, #1
 8004866:	9304      	str	r3, [sp, #16]
 8004868:	f814 1b01 	ldrb.w	r1, [r4], #1
 800486c:	4824      	ldr	r0, [pc, #144]	@ (8004900 <_svfiprintf_r+0x1e8>)
 800486e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8004872:	2206      	movs	r2, #6
 8004874:	f7fb fcc4 	bl	8000200 <memchr>
 8004878:	2800      	cmp	r0, #0
 800487a:	d036      	beq.n	80048ea <_svfiprintf_r+0x1d2>
 800487c:	4b21      	ldr	r3, [pc, #132]	@ (8004904 <_svfiprintf_r+0x1ec>)
 800487e:	bb1b      	cbnz	r3, 80048c8 <_svfiprintf_r+0x1b0>
 8004880:	9b03      	ldr	r3, [sp, #12]
 8004882:	3307      	adds	r3, #7
 8004884:	f023 0307 	bic.w	r3, r3, #7
 8004888:	3308      	adds	r3, #8
 800488a:	9303      	str	r3, [sp, #12]
 800488c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800488e:	4433      	add	r3, r6
 8004890:	9309      	str	r3, [sp, #36]	@ 0x24
 8004892:	e76a      	b.n	800476a <_svfiprintf_r+0x52>
 8004894:	fb0c 3202 	mla	r2, ip, r2, r3
 8004898:	460c      	mov	r4, r1
 800489a:	2001      	movs	r0, #1
 800489c:	e7a8      	b.n	80047f0 <_svfiprintf_r+0xd8>
 800489e:	2300      	movs	r3, #0
 80048a0:	3401      	adds	r4, #1
 80048a2:	9305      	str	r3, [sp, #20]
 80048a4:	4619      	mov	r1, r3
 80048a6:	f04f 0c0a 	mov.w	ip, #10
 80048aa:	4620      	mov	r0, r4
 80048ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 80048b0:	3a30      	subs	r2, #48	@ 0x30
 80048b2:	2a09      	cmp	r2, #9
 80048b4:	d903      	bls.n	80048be <_svfiprintf_r+0x1a6>
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d0c6      	beq.n	8004848 <_svfiprintf_r+0x130>
 80048ba:	9105      	str	r1, [sp, #20]
 80048bc:	e7c4      	b.n	8004848 <_svfiprintf_r+0x130>
 80048be:	fb0c 2101 	mla	r1, ip, r1, r2
 80048c2:	4604      	mov	r4, r0
 80048c4:	2301      	movs	r3, #1
 80048c6:	e7f0      	b.n	80048aa <_svfiprintf_r+0x192>
 80048c8:	ab03      	add	r3, sp, #12
 80048ca:	9300      	str	r3, [sp, #0]
 80048cc:	462a      	mov	r2, r5
 80048ce:	4b0e      	ldr	r3, [pc, #56]	@ (8004908 <_svfiprintf_r+0x1f0>)
 80048d0:	a904      	add	r1, sp, #16
 80048d2:	4638      	mov	r0, r7
 80048d4:	f3af 8000 	nop.w
 80048d8:	1c42      	adds	r2, r0, #1
 80048da:	4606      	mov	r6, r0
 80048dc:	d1d6      	bne.n	800488c <_svfiprintf_r+0x174>
 80048de:	89ab      	ldrh	r3, [r5, #12]
 80048e0:	065b      	lsls	r3, r3, #25
 80048e2:	f53f af2d 	bmi.w	8004740 <_svfiprintf_r+0x28>
 80048e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80048e8:	e72c      	b.n	8004744 <_svfiprintf_r+0x2c>
 80048ea:	ab03      	add	r3, sp, #12
 80048ec:	9300      	str	r3, [sp, #0]
 80048ee:	462a      	mov	r2, r5
 80048f0:	4b05      	ldr	r3, [pc, #20]	@ (8004908 <_svfiprintf_r+0x1f0>)
 80048f2:	a904      	add	r1, sp, #16
 80048f4:	4638      	mov	r0, r7
 80048f6:	f000 f879 	bl	80049ec <_printf_i>
 80048fa:	e7ed      	b.n	80048d8 <_svfiprintf_r+0x1c0>
 80048fc:	08004d40 	.word	0x08004d40
 8004900:	08004d4a 	.word	0x08004d4a
 8004904:	00000000 	.word	0x00000000
 8004908:	08004661 	.word	0x08004661
 800490c:	08004d46 	.word	0x08004d46

08004910 <_printf_common>:
 8004910:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004914:	4616      	mov	r6, r2
 8004916:	4698      	mov	r8, r3
 8004918:	688a      	ldr	r2, [r1, #8]
 800491a:	690b      	ldr	r3, [r1, #16]
 800491c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004920:	4293      	cmp	r3, r2
 8004922:	bfb8      	it	lt
 8004924:	4613      	movlt	r3, r2
 8004926:	6033      	str	r3, [r6, #0]
 8004928:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800492c:	4607      	mov	r7, r0
 800492e:	460c      	mov	r4, r1
 8004930:	b10a      	cbz	r2, 8004936 <_printf_common+0x26>
 8004932:	3301      	adds	r3, #1
 8004934:	6033      	str	r3, [r6, #0]
 8004936:	6823      	ldr	r3, [r4, #0]
 8004938:	0699      	lsls	r1, r3, #26
 800493a:	bf42      	ittt	mi
 800493c:	6833      	ldrmi	r3, [r6, #0]
 800493e:	3302      	addmi	r3, #2
 8004940:	6033      	strmi	r3, [r6, #0]
 8004942:	6825      	ldr	r5, [r4, #0]
 8004944:	f015 0506 	ands.w	r5, r5, #6
 8004948:	d106      	bne.n	8004958 <_printf_common+0x48>
 800494a:	f104 0a19 	add.w	sl, r4, #25
 800494e:	68e3      	ldr	r3, [r4, #12]
 8004950:	6832      	ldr	r2, [r6, #0]
 8004952:	1a9b      	subs	r3, r3, r2
 8004954:	42ab      	cmp	r3, r5
 8004956:	dc26      	bgt.n	80049a6 <_printf_common+0x96>
 8004958:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800495c:	6822      	ldr	r2, [r4, #0]
 800495e:	3b00      	subs	r3, #0
 8004960:	bf18      	it	ne
 8004962:	2301      	movne	r3, #1
 8004964:	0692      	lsls	r2, r2, #26
 8004966:	d42b      	bmi.n	80049c0 <_printf_common+0xb0>
 8004968:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800496c:	4641      	mov	r1, r8
 800496e:	4638      	mov	r0, r7
 8004970:	47c8      	blx	r9
 8004972:	3001      	adds	r0, #1
 8004974:	d01e      	beq.n	80049b4 <_printf_common+0xa4>
 8004976:	6823      	ldr	r3, [r4, #0]
 8004978:	6922      	ldr	r2, [r4, #16]
 800497a:	f003 0306 	and.w	r3, r3, #6
 800497e:	2b04      	cmp	r3, #4
 8004980:	bf02      	ittt	eq
 8004982:	68e5      	ldreq	r5, [r4, #12]
 8004984:	6833      	ldreq	r3, [r6, #0]
 8004986:	1aed      	subeq	r5, r5, r3
 8004988:	68a3      	ldr	r3, [r4, #8]
 800498a:	bf0c      	ite	eq
 800498c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004990:	2500      	movne	r5, #0
 8004992:	4293      	cmp	r3, r2
 8004994:	bfc4      	itt	gt
 8004996:	1a9b      	subgt	r3, r3, r2
 8004998:	18ed      	addgt	r5, r5, r3
 800499a:	2600      	movs	r6, #0
 800499c:	341a      	adds	r4, #26
 800499e:	42b5      	cmp	r5, r6
 80049a0:	d11a      	bne.n	80049d8 <_printf_common+0xc8>
 80049a2:	2000      	movs	r0, #0
 80049a4:	e008      	b.n	80049b8 <_printf_common+0xa8>
 80049a6:	2301      	movs	r3, #1
 80049a8:	4652      	mov	r2, sl
 80049aa:	4641      	mov	r1, r8
 80049ac:	4638      	mov	r0, r7
 80049ae:	47c8      	blx	r9
 80049b0:	3001      	adds	r0, #1
 80049b2:	d103      	bne.n	80049bc <_printf_common+0xac>
 80049b4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80049b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80049bc:	3501      	adds	r5, #1
 80049be:	e7c6      	b.n	800494e <_printf_common+0x3e>
 80049c0:	18e1      	adds	r1, r4, r3
 80049c2:	1c5a      	adds	r2, r3, #1
 80049c4:	2030      	movs	r0, #48	@ 0x30
 80049c6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80049ca:	4422      	add	r2, r4
 80049cc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80049d0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80049d4:	3302      	adds	r3, #2
 80049d6:	e7c7      	b.n	8004968 <_printf_common+0x58>
 80049d8:	2301      	movs	r3, #1
 80049da:	4622      	mov	r2, r4
 80049dc:	4641      	mov	r1, r8
 80049de:	4638      	mov	r0, r7
 80049e0:	47c8      	blx	r9
 80049e2:	3001      	adds	r0, #1
 80049e4:	d0e6      	beq.n	80049b4 <_printf_common+0xa4>
 80049e6:	3601      	adds	r6, #1
 80049e8:	e7d9      	b.n	800499e <_printf_common+0x8e>
	...

080049ec <_printf_i>:
 80049ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80049f0:	7e0f      	ldrb	r7, [r1, #24]
 80049f2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80049f4:	2f78      	cmp	r7, #120	@ 0x78
 80049f6:	4691      	mov	r9, r2
 80049f8:	4680      	mov	r8, r0
 80049fa:	460c      	mov	r4, r1
 80049fc:	469a      	mov	sl, r3
 80049fe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8004a02:	d807      	bhi.n	8004a14 <_printf_i+0x28>
 8004a04:	2f62      	cmp	r7, #98	@ 0x62
 8004a06:	d80a      	bhi.n	8004a1e <_printf_i+0x32>
 8004a08:	2f00      	cmp	r7, #0
 8004a0a:	f000 80d1 	beq.w	8004bb0 <_printf_i+0x1c4>
 8004a0e:	2f58      	cmp	r7, #88	@ 0x58
 8004a10:	f000 80b8 	beq.w	8004b84 <_printf_i+0x198>
 8004a14:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004a18:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004a1c:	e03a      	b.n	8004a94 <_printf_i+0xa8>
 8004a1e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8004a22:	2b15      	cmp	r3, #21
 8004a24:	d8f6      	bhi.n	8004a14 <_printf_i+0x28>
 8004a26:	a101      	add	r1, pc, #4	@ (adr r1, 8004a2c <_printf_i+0x40>)
 8004a28:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004a2c:	08004a85 	.word	0x08004a85
 8004a30:	08004a99 	.word	0x08004a99
 8004a34:	08004a15 	.word	0x08004a15
 8004a38:	08004a15 	.word	0x08004a15
 8004a3c:	08004a15 	.word	0x08004a15
 8004a40:	08004a15 	.word	0x08004a15
 8004a44:	08004a99 	.word	0x08004a99
 8004a48:	08004a15 	.word	0x08004a15
 8004a4c:	08004a15 	.word	0x08004a15
 8004a50:	08004a15 	.word	0x08004a15
 8004a54:	08004a15 	.word	0x08004a15
 8004a58:	08004b97 	.word	0x08004b97
 8004a5c:	08004ac3 	.word	0x08004ac3
 8004a60:	08004b51 	.word	0x08004b51
 8004a64:	08004a15 	.word	0x08004a15
 8004a68:	08004a15 	.word	0x08004a15
 8004a6c:	08004bb9 	.word	0x08004bb9
 8004a70:	08004a15 	.word	0x08004a15
 8004a74:	08004ac3 	.word	0x08004ac3
 8004a78:	08004a15 	.word	0x08004a15
 8004a7c:	08004a15 	.word	0x08004a15
 8004a80:	08004b59 	.word	0x08004b59
 8004a84:	6833      	ldr	r3, [r6, #0]
 8004a86:	1d1a      	adds	r2, r3, #4
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	6032      	str	r2, [r6, #0]
 8004a8c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004a90:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8004a94:	2301      	movs	r3, #1
 8004a96:	e09c      	b.n	8004bd2 <_printf_i+0x1e6>
 8004a98:	6833      	ldr	r3, [r6, #0]
 8004a9a:	6820      	ldr	r0, [r4, #0]
 8004a9c:	1d19      	adds	r1, r3, #4
 8004a9e:	6031      	str	r1, [r6, #0]
 8004aa0:	0606      	lsls	r6, r0, #24
 8004aa2:	d501      	bpl.n	8004aa8 <_printf_i+0xbc>
 8004aa4:	681d      	ldr	r5, [r3, #0]
 8004aa6:	e003      	b.n	8004ab0 <_printf_i+0xc4>
 8004aa8:	0645      	lsls	r5, r0, #25
 8004aaa:	d5fb      	bpl.n	8004aa4 <_printf_i+0xb8>
 8004aac:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004ab0:	2d00      	cmp	r5, #0
 8004ab2:	da03      	bge.n	8004abc <_printf_i+0xd0>
 8004ab4:	232d      	movs	r3, #45	@ 0x2d
 8004ab6:	426d      	negs	r5, r5
 8004ab8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004abc:	4858      	ldr	r0, [pc, #352]	@ (8004c20 <_printf_i+0x234>)
 8004abe:	230a      	movs	r3, #10
 8004ac0:	e011      	b.n	8004ae6 <_printf_i+0xfa>
 8004ac2:	6821      	ldr	r1, [r4, #0]
 8004ac4:	6833      	ldr	r3, [r6, #0]
 8004ac6:	0608      	lsls	r0, r1, #24
 8004ac8:	f853 5b04 	ldr.w	r5, [r3], #4
 8004acc:	d402      	bmi.n	8004ad4 <_printf_i+0xe8>
 8004ace:	0649      	lsls	r1, r1, #25
 8004ad0:	bf48      	it	mi
 8004ad2:	b2ad      	uxthmi	r5, r5
 8004ad4:	2f6f      	cmp	r7, #111	@ 0x6f
 8004ad6:	4852      	ldr	r0, [pc, #328]	@ (8004c20 <_printf_i+0x234>)
 8004ad8:	6033      	str	r3, [r6, #0]
 8004ada:	bf14      	ite	ne
 8004adc:	230a      	movne	r3, #10
 8004ade:	2308      	moveq	r3, #8
 8004ae0:	2100      	movs	r1, #0
 8004ae2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8004ae6:	6866      	ldr	r6, [r4, #4]
 8004ae8:	60a6      	str	r6, [r4, #8]
 8004aea:	2e00      	cmp	r6, #0
 8004aec:	db05      	blt.n	8004afa <_printf_i+0x10e>
 8004aee:	6821      	ldr	r1, [r4, #0]
 8004af0:	432e      	orrs	r6, r5
 8004af2:	f021 0104 	bic.w	r1, r1, #4
 8004af6:	6021      	str	r1, [r4, #0]
 8004af8:	d04b      	beq.n	8004b92 <_printf_i+0x1a6>
 8004afa:	4616      	mov	r6, r2
 8004afc:	fbb5 f1f3 	udiv	r1, r5, r3
 8004b00:	fb03 5711 	mls	r7, r3, r1, r5
 8004b04:	5dc7      	ldrb	r7, [r0, r7]
 8004b06:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004b0a:	462f      	mov	r7, r5
 8004b0c:	42bb      	cmp	r3, r7
 8004b0e:	460d      	mov	r5, r1
 8004b10:	d9f4      	bls.n	8004afc <_printf_i+0x110>
 8004b12:	2b08      	cmp	r3, #8
 8004b14:	d10b      	bne.n	8004b2e <_printf_i+0x142>
 8004b16:	6823      	ldr	r3, [r4, #0]
 8004b18:	07df      	lsls	r7, r3, #31
 8004b1a:	d508      	bpl.n	8004b2e <_printf_i+0x142>
 8004b1c:	6923      	ldr	r3, [r4, #16]
 8004b1e:	6861      	ldr	r1, [r4, #4]
 8004b20:	4299      	cmp	r1, r3
 8004b22:	bfde      	ittt	le
 8004b24:	2330      	movle	r3, #48	@ 0x30
 8004b26:	f806 3c01 	strble.w	r3, [r6, #-1]
 8004b2a:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8004b2e:	1b92      	subs	r2, r2, r6
 8004b30:	6122      	str	r2, [r4, #16]
 8004b32:	f8cd a000 	str.w	sl, [sp]
 8004b36:	464b      	mov	r3, r9
 8004b38:	aa03      	add	r2, sp, #12
 8004b3a:	4621      	mov	r1, r4
 8004b3c:	4640      	mov	r0, r8
 8004b3e:	f7ff fee7 	bl	8004910 <_printf_common>
 8004b42:	3001      	adds	r0, #1
 8004b44:	d14a      	bne.n	8004bdc <_printf_i+0x1f0>
 8004b46:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004b4a:	b004      	add	sp, #16
 8004b4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004b50:	6823      	ldr	r3, [r4, #0]
 8004b52:	f043 0320 	orr.w	r3, r3, #32
 8004b56:	6023      	str	r3, [r4, #0]
 8004b58:	4832      	ldr	r0, [pc, #200]	@ (8004c24 <_printf_i+0x238>)
 8004b5a:	2778      	movs	r7, #120	@ 0x78
 8004b5c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8004b60:	6823      	ldr	r3, [r4, #0]
 8004b62:	6831      	ldr	r1, [r6, #0]
 8004b64:	061f      	lsls	r7, r3, #24
 8004b66:	f851 5b04 	ldr.w	r5, [r1], #4
 8004b6a:	d402      	bmi.n	8004b72 <_printf_i+0x186>
 8004b6c:	065f      	lsls	r7, r3, #25
 8004b6e:	bf48      	it	mi
 8004b70:	b2ad      	uxthmi	r5, r5
 8004b72:	6031      	str	r1, [r6, #0]
 8004b74:	07d9      	lsls	r1, r3, #31
 8004b76:	bf44      	itt	mi
 8004b78:	f043 0320 	orrmi.w	r3, r3, #32
 8004b7c:	6023      	strmi	r3, [r4, #0]
 8004b7e:	b11d      	cbz	r5, 8004b88 <_printf_i+0x19c>
 8004b80:	2310      	movs	r3, #16
 8004b82:	e7ad      	b.n	8004ae0 <_printf_i+0xf4>
 8004b84:	4826      	ldr	r0, [pc, #152]	@ (8004c20 <_printf_i+0x234>)
 8004b86:	e7e9      	b.n	8004b5c <_printf_i+0x170>
 8004b88:	6823      	ldr	r3, [r4, #0]
 8004b8a:	f023 0320 	bic.w	r3, r3, #32
 8004b8e:	6023      	str	r3, [r4, #0]
 8004b90:	e7f6      	b.n	8004b80 <_printf_i+0x194>
 8004b92:	4616      	mov	r6, r2
 8004b94:	e7bd      	b.n	8004b12 <_printf_i+0x126>
 8004b96:	6833      	ldr	r3, [r6, #0]
 8004b98:	6825      	ldr	r5, [r4, #0]
 8004b9a:	6961      	ldr	r1, [r4, #20]
 8004b9c:	1d18      	adds	r0, r3, #4
 8004b9e:	6030      	str	r0, [r6, #0]
 8004ba0:	062e      	lsls	r6, r5, #24
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	d501      	bpl.n	8004baa <_printf_i+0x1be>
 8004ba6:	6019      	str	r1, [r3, #0]
 8004ba8:	e002      	b.n	8004bb0 <_printf_i+0x1c4>
 8004baa:	0668      	lsls	r0, r5, #25
 8004bac:	d5fb      	bpl.n	8004ba6 <_printf_i+0x1ba>
 8004bae:	8019      	strh	r1, [r3, #0]
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	6123      	str	r3, [r4, #16]
 8004bb4:	4616      	mov	r6, r2
 8004bb6:	e7bc      	b.n	8004b32 <_printf_i+0x146>
 8004bb8:	6833      	ldr	r3, [r6, #0]
 8004bba:	1d1a      	adds	r2, r3, #4
 8004bbc:	6032      	str	r2, [r6, #0]
 8004bbe:	681e      	ldr	r6, [r3, #0]
 8004bc0:	6862      	ldr	r2, [r4, #4]
 8004bc2:	2100      	movs	r1, #0
 8004bc4:	4630      	mov	r0, r6
 8004bc6:	f7fb fb1b 	bl	8000200 <memchr>
 8004bca:	b108      	cbz	r0, 8004bd0 <_printf_i+0x1e4>
 8004bcc:	1b80      	subs	r0, r0, r6
 8004bce:	6060      	str	r0, [r4, #4]
 8004bd0:	6863      	ldr	r3, [r4, #4]
 8004bd2:	6123      	str	r3, [r4, #16]
 8004bd4:	2300      	movs	r3, #0
 8004bd6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004bda:	e7aa      	b.n	8004b32 <_printf_i+0x146>
 8004bdc:	6923      	ldr	r3, [r4, #16]
 8004bde:	4632      	mov	r2, r6
 8004be0:	4649      	mov	r1, r9
 8004be2:	4640      	mov	r0, r8
 8004be4:	47d0      	blx	sl
 8004be6:	3001      	adds	r0, #1
 8004be8:	d0ad      	beq.n	8004b46 <_printf_i+0x15a>
 8004bea:	6823      	ldr	r3, [r4, #0]
 8004bec:	079b      	lsls	r3, r3, #30
 8004bee:	d413      	bmi.n	8004c18 <_printf_i+0x22c>
 8004bf0:	68e0      	ldr	r0, [r4, #12]
 8004bf2:	9b03      	ldr	r3, [sp, #12]
 8004bf4:	4298      	cmp	r0, r3
 8004bf6:	bfb8      	it	lt
 8004bf8:	4618      	movlt	r0, r3
 8004bfa:	e7a6      	b.n	8004b4a <_printf_i+0x15e>
 8004bfc:	2301      	movs	r3, #1
 8004bfe:	4632      	mov	r2, r6
 8004c00:	4649      	mov	r1, r9
 8004c02:	4640      	mov	r0, r8
 8004c04:	47d0      	blx	sl
 8004c06:	3001      	adds	r0, #1
 8004c08:	d09d      	beq.n	8004b46 <_printf_i+0x15a>
 8004c0a:	3501      	adds	r5, #1
 8004c0c:	68e3      	ldr	r3, [r4, #12]
 8004c0e:	9903      	ldr	r1, [sp, #12]
 8004c10:	1a5b      	subs	r3, r3, r1
 8004c12:	42ab      	cmp	r3, r5
 8004c14:	dcf2      	bgt.n	8004bfc <_printf_i+0x210>
 8004c16:	e7eb      	b.n	8004bf0 <_printf_i+0x204>
 8004c18:	2500      	movs	r5, #0
 8004c1a:	f104 0619 	add.w	r6, r4, #25
 8004c1e:	e7f5      	b.n	8004c0c <_printf_i+0x220>
 8004c20:	08004d51 	.word	0x08004d51
 8004c24:	08004d62 	.word	0x08004d62

08004c28 <memmove>:
 8004c28:	4288      	cmp	r0, r1
 8004c2a:	b510      	push	{r4, lr}
 8004c2c:	eb01 0402 	add.w	r4, r1, r2
 8004c30:	d902      	bls.n	8004c38 <memmove+0x10>
 8004c32:	4284      	cmp	r4, r0
 8004c34:	4623      	mov	r3, r4
 8004c36:	d807      	bhi.n	8004c48 <memmove+0x20>
 8004c38:	1e43      	subs	r3, r0, #1
 8004c3a:	42a1      	cmp	r1, r4
 8004c3c:	d008      	beq.n	8004c50 <memmove+0x28>
 8004c3e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004c42:	f803 2f01 	strb.w	r2, [r3, #1]!
 8004c46:	e7f8      	b.n	8004c3a <memmove+0x12>
 8004c48:	4402      	add	r2, r0
 8004c4a:	4601      	mov	r1, r0
 8004c4c:	428a      	cmp	r2, r1
 8004c4e:	d100      	bne.n	8004c52 <memmove+0x2a>
 8004c50:	bd10      	pop	{r4, pc}
 8004c52:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8004c56:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8004c5a:	e7f7      	b.n	8004c4c <memmove+0x24>

08004c5c <memcpy>:
 8004c5c:	440a      	add	r2, r1
 8004c5e:	4291      	cmp	r1, r2
 8004c60:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8004c64:	d100      	bne.n	8004c68 <memcpy+0xc>
 8004c66:	4770      	bx	lr
 8004c68:	b510      	push	{r4, lr}
 8004c6a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004c6e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004c72:	4291      	cmp	r1, r2
 8004c74:	d1f9      	bne.n	8004c6a <memcpy+0xe>
 8004c76:	bd10      	pop	{r4, pc}

08004c78 <_realloc_r>:
 8004c78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c7c:	4607      	mov	r7, r0
 8004c7e:	4614      	mov	r4, r2
 8004c80:	460d      	mov	r5, r1
 8004c82:	b921      	cbnz	r1, 8004c8e <_realloc_r+0x16>
 8004c84:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004c88:	4611      	mov	r1, r2
 8004c8a:	f7ff bbad 	b.w	80043e8 <_malloc_r>
 8004c8e:	b92a      	cbnz	r2, 8004c9c <_realloc_r+0x24>
 8004c90:	f7ff fc9c 	bl	80045cc <_free_r>
 8004c94:	4625      	mov	r5, r4
 8004c96:	4628      	mov	r0, r5
 8004c98:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004c9c:	f000 f81a 	bl	8004cd4 <_malloc_usable_size_r>
 8004ca0:	4284      	cmp	r4, r0
 8004ca2:	4606      	mov	r6, r0
 8004ca4:	d802      	bhi.n	8004cac <_realloc_r+0x34>
 8004ca6:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8004caa:	d8f4      	bhi.n	8004c96 <_realloc_r+0x1e>
 8004cac:	4621      	mov	r1, r4
 8004cae:	4638      	mov	r0, r7
 8004cb0:	f7ff fb9a 	bl	80043e8 <_malloc_r>
 8004cb4:	4680      	mov	r8, r0
 8004cb6:	b908      	cbnz	r0, 8004cbc <_realloc_r+0x44>
 8004cb8:	4645      	mov	r5, r8
 8004cba:	e7ec      	b.n	8004c96 <_realloc_r+0x1e>
 8004cbc:	42b4      	cmp	r4, r6
 8004cbe:	4622      	mov	r2, r4
 8004cc0:	4629      	mov	r1, r5
 8004cc2:	bf28      	it	cs
 8004cc4:	4632      	movcs	r2, r6
 8004cc6:	f7ff ffc9 	bl	8004c5c <memcpy>
 8004cca:	4629      	mov	r1, r5
 8004ccc:	4638      	mov	r0, r7
 8004cce:	f7ff fc7d 	bl	80045cc <_free_r>
 8004cd2:	e7f1      	b.n	8004cb8 <_realloc_r+0x40>

08004cd4 <_malloc_usable_size_r>:
 8004cd4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004cd8:	1f18      	subs	r0, r3, #4
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	bfbc      	itt	lt
 8004cde:	580b      	ldrlt	r3, [r1, r0]
 8004ce0:	18c0      	addlt	r0, r0, r3
 8004ce2:	4770      	bx	lr

08004ce4 <_init>:
 8004ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004ce6:	bf00      	nop
 8004ce8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004cea:	bc08      	pop	{r3}
 8004cec:	469e      	mov	lr, r3
 8004cee:	4770      	bx	lr

08004cf0 <_fini>:
 8004cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cf2:	bf00      	nop
 8004cf4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004cf6:	bc08      	pop	{r3}
 8004cf8:	469e      	mov	lr, r3
 8004cfa:	4770      	bx	lr
