# ******************************************************************************

# iCEcube Static Timer

# Version:            2017.08.27940

# Build Date:         Sep 11 2017 16:53:46

# File Generated:     Feb 27 2020 21:49:48

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX4K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for top|FIFO_CLK
		4.2::Critical Path Report for top|\spi0/spi_clk
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (top|FIFO_CLK:R vs. top|FIFO_CLK:R)
		5.2::Critical Path Report for (top|\spi0/spi_clk:R vs. top|\spi0/spi_clk:R)
		5.3::Critical Path Report for (top|\spi0/spi_clk:R vs. top|\spi0/spi_clk:F)
		5.4::Critical Path Report for (top|\spi0/spi_clk:F vs. top|\spi0/spi_clk:F)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
			6.1.1::Path details for port: FR_RXF
			6.1.2::Path details for port: SOUT
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: DEBUG_6
			6.2.2::Path details for port: FT_OE
			6.2.3::Path details for port: FT_RD
			6.2.4::Path details for port: SCK
			6.2.5::Path details for port: SDAT
			6.2.6::Path details for port: SEN
		6.3::PI to PO Path Details
			6.3.1::Path details for port: DEBUG_5
			6.3.2::Path details for port: DEBUG_8
			6.3.3::Path details for port: DEBUG_9
			6.3.4::Path details for port: SLM_CLK
		6.4::Hold Times Path Details
			6.4.1::Path details for port: FR_RXF
			6.4.2::Path details for port: SOUT
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: DEBUG_6
			6.5.2::Path details for port: FT_OE
			6.5.3::Path details for port: FT_RD
			6.5.4::Path details for port: SCK
			6.5.5::Path details for port: SDAT
			6.5.6::Path details for port: SEN
		6.6::Minimum Pad To Pad Path Details
			6.6.1::Path details for port: DEBUG_5
			6.6.2::Path details for port: DEBUG_8
			6.6.3::Path details for port: DEBUG_9
			6.6.4::Path details for port: SLM_CLK
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 2
Clock: top|FIFO_CLK       | Frequency: 495.08 MHz  | Target: 1.00 MHz  | 
Clock: top|\spi0/spi_clk  | Frequency: 121.87 MHz  | Target: 1.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
top|FIFO_CLK       top|FIFO_CLK       1e+006           997980      N/A              N/A         N/A              N/A         N/A              N/A         
top|FIFO_CLK       top|\spi0/spi_clk  False path       False path  False path       False path  False path       False path  False path       False path  
top|\spi0/spi_clk  top|FIFO_CLK       False path       False path  False path       False path  False path       False path  False path       False path  
top|\spi0/spi_clk  top|\spi0/spi_clk  1e+006           994887      500000           495897      1e+006           997160      N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port                        Setup Times  Clock Reference:Phase  
---------  --------------------------------  -----------  ---------------------  
FR_RXF     FIFO_CLK                          237          top|FIFO_CLK:R         
SOUT       spi0.spi_clk_76_LC_14_14_3/lcout  1831         top|\spi0/spi_clk:R    


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port                        Clock to Out  Clock Reference:Phase  
---------  --------------------------------  ------------  ---------------------  
DEBUG_6    spi0.spi_clk_76_LC_14_14_3/lcout  12389         top|\spi0/spi_clk:R    
DEBUG_6    spi0.spi_clk_76_LC_14_14_3/lcout  9325          top|\spi0/spi_clk:F    
FT_OE      FIFO_CLK                          9677          top|FIFO_CLK:R         
FT_RD      FIFO_CLK                          5329          top|FIFO_CLK:R         
SCK        spi0.spi_clk_76_LC_14_14_3/lcout  11927         top|\spi0/spi_clk:R    
SCK        spi0.spi_clk_76_LC_14_14_3/lcout  8862          top|\spi0/spi_clk:F    
SDAT       spi0.spi_clk_76_LC_14_14_3/lcout  8174          top|\spi0/spi_clk:F    
SEN        spi0.spi_clk_76_LC_14_14_3/lcout  9037          top|\spi0/spi_clk:R    


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  
SOUT               DEBUG_5             9038        
FIFO_D0            DEBUG_8             6737        
FR_RXF             DEBUG_9             9571        
ICE_SYSCLK         SLM_CLK             18976       


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port                        Hold Times  Clock Reference:Phase  
---------  --------------------------------  ----------  ---------------------  
FR_RXF     FIFO_CLK                          247         top|FIFO_CLK:R         
SOUT       spi0.spi_clk_76_LC_14_14_3/lcout  -1241       top|\spi0/spi_clk:R    


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port                        Minimum Clock to Out  Clock Reference:Phase  
---------  --------------------------------  --------------------  ---------------------  
DEBUG_6    spi0.spi_clk_76_LC_14_14_3/lcout  8940                  top|\spi0/spi_clk:R    
DEBUG_6    spi0.spi_clk_76_LC_14_14_3/lcout  9325                  top|\spi0/spi_clk:F    
FT_OE      FIFO_CLK                          9363                  top|FIFO_CLK:R         
FT_RD      FIFO_CLK                          5239                  top|FIFO_CLK:R         
SCK        spi0.spi_clk_76_LC_14_14_3/lcout  8540                  top|\spi0/spi_clk:R    
SCK        spi0.spi_clk_76_LC_14_14_3/lcout  8862                  top|\spi0/spi_clk:F    
SDAT       spi0.spi_clk_76_LC_14_14_3/lcout  7832                  top|\spi0/spi_clk:F    
SEN        spi0.spi_clk_76_LC_14_14_3/lcout  8674                  top|\spi0/spi_clk:R    


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  
SOUT               DEBUG_5             8660                
FIFO_D0            DEBUG_8             6198                
FR_RXF             DEBUG_9             9179                
ICE_SYSCLK         SLM_CLK             17840               

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for top|FIFO_CLK
******************************************
Clock: top|FIFO_CLK
Frequency: 495.08 MHz | Target: 1.00 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : FT_OE_r_200_LC_1_18_5/lcout
Path End         : FT_RD_pad_preio/DOUT0(FT_RD_r_201)
Capture Clock    : FT_RD_pad_preio/OUTPUTCLK
Setup Constraint : 1000000p
Path slack       : 997980p

Capture Clock Arrival Time (top|FIFO_CLK:R#2)   1000000
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                        -77
---------------------------------------------   ------- 
End-of-path required time (ps)                  1002758

Launch Clock Arrival Time (top|FIFO_CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2835
+ Clock To Q                                    540
+ Data Path Delay                              1403
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4778
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
FIFO_CLK                                        top                            0                 0  RISE       1
FIFO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
FIFO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
FIFO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
FIFO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__467/I                                        gio2CtrlBuf                    0              2372  RISE       1
I__467/O                                        gio2CtrlBuf                    0              2372  RISE       1
I__468/I                                        GlobalMux                      0              2372  RISE       1
I__468/O                                        GlobalMux                    154              2527  RISE       1
I__470/I                                        ClkMux                         0              2527  RISE       1
I__470/O                                        ClkMux                       309              2835  RISE       1
FT_OE_r_200_LC_1_18_5/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FT_OE_r_200_LC_1_18_5/lcout         LogicCell40_SEQ_MODE_1000    540              3375  997980  RISE       2
I__471/I                            Odrv4                          0              3375  997980  RISE       1
I__471/O                            Odrv4                        351              3726  997980  RISE       1
I__472/I                            Span4Mux_s1_h                  0              3726  997980  RISE       1
I__472/O                            Span4Mux_s1_h                175              3901  997980  RISE       1
I__473/I                            IoSpan4Mux                     0              3901  997980  RISE       1
I__473/O                            IoSpan4Mux                   288              4189  997980  RISE       1
I__474/I                            LocalMux                       0              4189  997980  RISE       1
I__474/O                            LocalMux                     330              4518  997980  RISE       1
I__476/I                            IoInMux                        0              4518  997980  RISE       1
I__476/O                            IoInMux                      259              4778  997980  RISE       1
FT_RD_pad_preio/DOUT0(FT_RD_r_201)  PRE_IO_PIN_TYPE_010101         0              4778  997980  RISE       1

Capture Clock Path
pin name                                        model name              delay  cumulative delay  edge  Fanout
----------------------------------------------  ----------------------  -----  ----------------  ----  ------
FIFO_CLK                                        top                         0                 0  RISE       1
FIFO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
FIFO_CLK_pad_iopad/DOUT                         IO_PAD                    510               510  RISE       1
FIFO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
FIFO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2372  RISE       1
I__467/I                                        gio2CtrlBuf                 0              2372  RISE       1
I__467/O                                        gio2CtrlBuf                 0              2372  RISE       1
I__468/I                                        GlobalMux                   0              2372  RISE       1
I__468/O                                        GlobalMux                 154              2527  RISE       1
I__469/I                                        ClkMux                      0              2527  RISE       1
I__469/O                                        ClkMux                    309              2835  RISE       1
FT_RD_pad_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101      0              2835  RISE       1


===================================================================== 
4.2::Critical Path Report for top|\spi0/spi_clk
***********************************************
Clock: top|\spi0/spi_clk
Frequency: 121.87 MHz | Target: 1.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.tx_shift_reg_i15_LC_12_16_0/sr
Capture Clock    : spi0.tx_shift_reg_i15_LC_12_16_0/clk
Setup Constraint : 500000p
Path slack       : 495897p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -203
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501080

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2735
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5183
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout     LogicCell40_SEQ_MODE_1010    540              2448  495897  RISE      13
I__1833/I                              LocalMux                       0              2448  495897  RISE       1
I__1833/O                              LocalMux                     330              2777  495897  RISE       1
I__1841/I                              InMux                          0              2777  495897  RISE       1
I__1841/O                              InMux                        259              3037  495897  RISE       1
spi0.i19_3_lut_LC_14_15_0/in0          LogicCell40_SEQ_MODE_0000      0              3037  495897  RISE       1
spi0.i19_3_lut_LC_14_15_0/lcout        LogicCell40_SEQ_MODE_0000    449              3486  495897  RISE      23
I__2291/I                              LocalMux                       0              3486  495897  RISE       1
I__2291/O                              LocalMux                     330              3815  495897  RISE       1
I__2296/I                              InMux                          0              3815  495897  RISE       1
I__2296/O                              InMux                        259              4075  495897  RISE       1
spi0.i1_2_lut_adj_16_LC_13_16_4/in3    LogicCell40_SEQ_MODE_0000      0              4075  495897  RISE       1
spi0.i1_2_lut_adj_16_LC_13_16_4/lcout  LogicCell40_SEQ_MODE_0000    316              4390  495897  RISE       1
I__1035/I                              LocalMux                       0              4390  495897  RISE       1
I__1035/O                              LocalMux                     330              4720  495897  RISE       1
I__1036/I                              SRMux                          0              4720  495897  RISE       1
I__1036/O                              SRMux                        463              5183  495897  RISE       1
spi0.tx_shift_reg_i15_LC_12_16_0/sr    LogicCell40_SEQ_MODE_1001      0              5183  495897  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2243/I                             Odrv4                          0                 0  FALL       1
I__2243/O                             Odrv4                        372               372  FALL       1
I__2250/I                             Span4Mux_v                     0               372  FALL       1
I__2250/O                             Span4Mux_v                   372               743  FALL       1
I__2262/I                             LocalMux                       0               743  FALL       1
I__2262/O                             LocalMux                     309              1052  FALL       1
I__2276/I                             ClkMux                         0              1052  FALL       1
I__2276/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i15C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i15C/O           INV                            0              1283  RISE       1
spi0.tx_shift_reg_i15_LC_12_16_0/clk  LogicCell40_SEQ_MODE_1001      0              1283  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (top|FIFO_CLK:R vs. top|FIFO_CLK:R)
*****************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FT_OE_r_200_LC_1_18_5/lcout
Path End         : FT_RD_pad_preio/DOUT0(FT_RD_r_201)
Capture Clock    : FT_RD_pad_preio/OUTPUTCLK
Setup Constraint : 1000000p
Path slack       : 997980p

Capture Clock Arrival Time (top|FIFO_CLK:R#2)   1000000
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                        -77
---------------------------------------------   ------- 
End-of-path required time (ps)                  1002758

Launch Clock Arrival Time (top|FIFO_CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2835
+ Clock To Q                                    540
+ Data Path Delay                              1403
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4778
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
FIFO_CLK                                        top                            0                 0  RISE       1
FIFO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
FIFO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
FIFO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
FIFO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__467/I                                        gio2CtrlBuf                    0              2372  RISE       1
I__467/O                                        gio2CtrlBuf                    0              2372  RISE       1
I__468/I                                        GlobalMux                      0              2372  RISE       1
I__468/O                                        GlobalMux                    154              2527  RISE       1
I__470/I                                        ClkMux                         0              2527  RISE       1
I__470/O                                        ClkMux                       309              2835  RISE       1
FT_OE_r_200_LC_1_18_5/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FT_OE_r_200_LC_1_18_5/lcout         LogicCell40_SEQ_MODE_1000    540              3375  997980  RISE       2
I__471/I                            Odrv4                          0              3375  997980  RISE       1
I__471/O                            Odrv4                        351              3726  997980  RISE       1
I__472/I                            Span4Mux_s1_h                  0              3726  997980  RISE       1
I__472/O                            Span4Mux_s1_h                175              3901  997980  RISE       1
I__473/I                            IoSpan4Mux                     0              3901  997980  RISE       1
I__473/O                            IoSpan4Mux                   288              4189  997980  RISE       1
I__474/I                            LocalMux                       0              4189  997980  RISE       1
I__474/O                            LocalMux                     330              4518  997980  RISE       1
I__476/I                            IoInMux                        0              4518  997980  RISE       1
I__476/O                            IoInMux                      259              4778  997980  RISE       1
FT_RD_pad_preio/DOUT0(FT_RD_r_201)  PRE_IO_PIN_TYPE_010101         0              4778  997980  RISE       1

Capture Clock Path
pin name                                        model name              delay  cumulative delay  edge  Fanout
----------------------------------------------  ----------------------  -----  ----------------  ----  ------
FIFO_CLK                                        top                         0                 0  RISE       1
FIFO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
FIFO_CLK_pad_iopad/DOUT                         IO_PAD                    510               510  RISE       1
FIFO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
FIFO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2372  RISE       1
I__467/I                                        gio2CtrlBuf                 0              2372  RISE       1
I__467/O                                        gio2CtrlBuf                 0              2372  RISE       1
I__468/I                                        GlobalMux                   0              2372  RISE       1
I__468/O                                        GlobalMux                 154              2527  RISE       1
I__469/I                                        ClkMux                      0              2527  RISE       1
I__469/O                                        ClkMux                    309              2835  RISE       1
FT_RD_pad_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101      0              2835  RISE       1


5.2::Critical Path Report for (top|\spi0/spi_clk:R vs. top|\spi0/spi_clk:R)
***************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i0_LC_16_15_0/in1
Capture Clock    : spi0.t_FSM_i0_LC_16_15_0/clk
Setup Constraint : 1000000p
Path slack       : 994887p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000940

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   3605
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6053
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1808/I                                     LocalMux                       0              2448  994887  RISE       1
I__1808/O                                     LocalMux                     330              2777  994887  RISE       1
I__1818/I                                     InMux                          0              2777  994887  RISE       1
I__1818/O                                     InMux                        259              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994887  RISE       5
I__1659/I                                     LocalMux                       0              3486  994887  RISE       1
I__1659/O                                     LocalMux                     330              3815  994887  RISE       1
I__1662/I                                     InMux                          0              3815  994887  RISE       1
I__1662/O                                     InMux                        259              4075  994887  RISE       1
spi0.mux_512_i3_4_lut_4_lut_LC_15_15_1/in1    LogicCell40_SEQ_MODE_0000      0              4075  994887  RISE       1
spi0.mux_512_i3_4_lut_4_lut_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_0000    400              4475  994887  RISE       1
I__1571/I                                     LocalMux                       0              4475  994887  RISE       1
I__1571/O                                     LocalMux                     330              4804  994887  RISE       1
I__1572/I                                     InMux                          0              4804  994887  RISE       1
I__1572/O                                     InMux                        259              5064  994887  RISE       1
spi0.i1_4_lut_LC_15_16_6/in1                  LogicCell40_SEQ_MODE_0000      0              5064  994887  RISE       1
spi0.i1_4_lut_LC_15_16_6/lcout                LogicCell40_SEQ_MODE_0000    400              5463  994887  RISE      15
I__1946/I                                     LocalMux                       0              5463  994887  RISE       1
I__1946/O                                     LocalMux                     330              5793  994887  RISE       1
I__1953/I                                     InMux                          0              5793  994887  RISE       1
I__1953/O                                     InMux                        259              6053  994887  RISE       1
spi0.t_FSM_i0_LC_16_15_0/in1                  LogicCell40_SEQ_MODE_1011      0              6053  994887  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i0_LC_16_15_0/clk      LogicCell40_SEQ_MODE_1011      0              1340  RISE       1


5.3::Critical Path Report for (top|\spi0/spi_clk:R vs. top|\spi0/spi_clk:F)
***************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.tx_shift_reg_i15_LC_12_16_0/sr
Capture Clock    : spi0.tx_shift_reg_i15_LC_12_16_0/clk
Setup Constraint : 500000p
Path slack       : 495897p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -203
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501080

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2735
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5183
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout     LogicCell40_SEQ_MODE_1010    540              2448  495897  RISE      13
I__1833/I                              LocalMux                       0              2448  495897  RISE       1
I__1833/O                              LocalMux                     330              2777  495897  RISE       1
I__1841/I                              InMux                          0              2777  495897  RISE       1
I__1841/O                              InMux                        259              3037  495897  RISE       1
spi0.i19_3_lut_LC_14_15_0/in0          LogicCell40_SEQ_MODE_0000      0              3037  495897  RISE       1
spi0.i19_3_lut_LC_14_15_0/lcout        LogicCell40_SEQ_MODE_0000    449              3486  495897  RISE      23
I__2291/I                              LocalMux                       0              3486  495897  RISE       1
I__2291/O                              LocalMux                     330              3815  495897  RISE       1
I__2296/I                              InMux                          0              3815  495897  RISE       1
I__2296/O                              InMux                        259              4075  495897  RISE       1
spi0.i1_2_lut_adj_16_LC_13_16_4/in3    LogicCell40_SEQ_MODE_0000      0              4075  495897  RISE       1
spi0.i1_2_lut_adj_16_LC_13_16_4/lcout  LogicCell40_SEQ_MODE_0000    316              4390  495897  RISE       1
I__1035/I                              LocalMux                       0              4390  495897  RISE       1
I__1035/O                              LocalMux                     330              4720  495897  RISE       1
I__1036/I                              SRMux                          0              4720  495897  RISE       1
I__1036/O                              SRMux                        463              5183  495897  RISE       1
spi0.tx_shift_reg_i15_LC_12_16_0/sr    LogicCell40_SEQ_MODE_1001      0              5183  495897  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2243/I                             Odrv4                          0                 0  FALL       1
I__2243/O                             Odrv4                        372               372  FALL       1
I__2250/I                             Span4Mux_v                     0               372  FALL       1
I__2250/O                             Span4Mux_v                   372               743  FALL       1
I__2262/I                             LocalMux                       0               743  FALL       1
I__2262/O                             LocalMux                     309              1052  FALL       1
I__2276/I                             ClkMux                         0              1052  FALL       1
I__2276/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i15C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i15C/O           INV                            0              1283  RISE       1
spi0.tx_shift_reg_i15_LC_12_16_0/clk  LogicCell40_SEQ_MODE_1001      0              1283  RISE       1


5.4::Critical Path Report for (top|\spi0/spi_clk:F vs. top|\spi0/spi_clk:F)
***************************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i14_LC_14_15_1/lcout
Path End         : spi0.tx_shift_reg_i15_LC_12_16_0/sr
Capture Clock    : spi0.tx_shift_reg_i15_LC_12_16_0/clk
Setup Constraint : 1000000p
Path slack       : 997159p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                            -203
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001080

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                   1782
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3921
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2240/I                             Odrv4                          0                 0  FALL       1
I__2240/O                             Odrv4                        372               372  FALL       1
I__2245/I                             Span4Mux_h                     0               372  FALL       1
I__2245/O                             Span4Mux_h                   316               687  FALL       1
I__2252/I                             Span4Mux_v                     0               687  FALL       1
I__2252/O                             Span4Mux_v                   372              1059  FALL       1
I__2264/I                             LocalMux                       0              1059  FALL       1
I__2264/O                             LocalMux                     309              1368  FALL       1
I__2279/I                             ClkMux                         0              1368  FALL       1
I__2279/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i14C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i14C/O           INV                            0              1599  RISE       3
spi0.tx_shift_reg_i14_LC_14_15_1/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i14_LC_14_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2139  997160  RISE       1
I__1201/I                               LocalMux                       0              2139  997160  RISE       1
I__1201/O                               LocalMux                     330              2469  997160  RISE       1
I__1202/I                               InMux                          0              2469  997160  RISE       1
I__1202/O                               InMux                        259              2728  997160  RISE       1
spi0.i1_2_lut_adj_16_LC_13_16_4/in1     LogicCell40_SEQ_MODE_0000      0              2728  997160  RISE       1
spi0.i1_2_lut_adj_16_LC_13_16_4/lcout   LogicCell40_SEQ_MODE_0000    400              3128  997160  RISE       1
I__1035/I                               LocalMux                       0              3128  997160  RISE       1
I__1035/O                               LocalMux                     330              3458  997160  RISE       1
I__1036/I                               SRMux                          0              3458  997160  RISE       1
I__1036/O                               SRMux                        463              3921  997160  RISE       1
spi0.tx_shift_reg_i15_LC_12_16_0/sr     LogicCell40_SEQ_MODE_1001      0              3921  997160  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2243/I                             Odrv4                          0                 0  FALL       1
I__2243/O                             Odrv4                        372               372  FALL       1
I__2250/I                             Span4Mux_v                     0               372  FALL       1
I__2250/O                             Span4Mux_v                   372               743  FALL       1
I__2262/I                             LocalMux                       0               743  FALL       1
I__2262/O                             LocalMux                     309              1052  FALL       1
I__2276/I                             ClkMux                         0              1052  FALL       1
I__2276/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i15C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i15C/O           INV                            0              1283  RISE       1
spi0.tx_shift_reg_i15_LC_12_16_0/clk  LogicCell40_SEQ_MODE_1001      0              1283  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


6.1::Setup Times Path Details           
--------------------------------------------------

6.1.1::Path details for port: FR_RXF    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : FR_RXF
Clock Port        : FIFO_CLK
Clock Reference   : top|FIFO_CLK:R
Setup Time        : 237


Data Path Delay                2799
+ Setup Time                    274
- Capture Clock Path Delay    -2835
---------------------------- ------
Setup to Clock                  237

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
FR_RXF                             top                        0      0                  RISE  1       
DEBUG_9_c_pad_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
DEBUG_9_c_pad_iopad/DOUT           IO_PAD                     590    590                RISE  1       
DEBUG_9_c_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
DEBUG_9_c_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__479/I                           Odrv4                      0      1207               RISE  1       
I__479/O                           Odrv4                      351    1558               RISE  1       
I__481/I                           Span4Mux_h                 0      1558               RISE  1       
I__481/O                           Span4Mux_h                 302    1859               RISE  1       
I__483/I                           Span4Mux_v                 0      1859               RISE  1       
I__483/O                           Span4Mux_v                 351    2210               RISE  1       
I__485/I                           LocalMux                   0      2210               RISE  1       
I__485/O                           LocalMux                   330    2540               RISE  1       
I__487/I                           InMux                      0      2540               RISE  1       
I__487/O                           InMux                      259    2799               RISE  1       
FT_OE_r_200_LC_1_18_5/in3          LogicCell40_SEQ_MODE_1000  0      2799               RISE  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
FIFO_CLK                                        top                        0      0                  RISE  1       
FIFO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
FIFO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
FIFO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
FIFO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__467/I                                        gio2CtrlBuf                0      2372               RISE  1       
I__467/O                                        gio2CtrlBuf                0      2372               RISE  1       
I__468/I                                        GlobalMux                  0      2372               RISE  1       
I__468/O                                        GlobalMux                  154    2527               RISE  1       
I__470/I                                        ClkMux                     0      2527               RISE  1       
I__470/O                                        ClkMux                     309    2835               RISE  1       
FT_OE_r_200_LC_1_18_5/clk                       LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.1.2::Path details for port: SOUT      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SOUT
Clock Port        : spi0.spi_clk_76_LC_14_14_3/lcout
Clock Reference   : top|\spi0/spi_clk:R
Setup Time        : 1831


Data Path Delay                3269
+ Setup Time                    470
- Capture Clock Path Delay    -1908
---------------------------- ------
Setup to Clock                 1831

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
SOUT                               top                        0      0                  RISE  1       
DEBUG_5_c_pad_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  RISE  1       
DEBUG_5_c_pad_iopad/DOUT           IO_PAD                     590    590                RISE  1       
DEBUG_5_c_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      590                RISE  1       
DEBUG_5_c_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001     617    1207               RISE  1       
I__1232/I                          Odrv12                     0      1207               RISE  1       
I__1232/O                          Odrv12                     491    1698               RISE  1       
I__1233/I                          Span12Mux_h                0      1698               RISE  1       
I__1233/O                          Span12Mux_h                491    2189               RISE  1       
I__1235/I                          Span12Mux_v                0      2189               RISE  1       
I__1235/O                          Span12Mux_v                491    2680               RISE  1       
I__1237/I                          LocalMux                   0      2680               RISE  1       
I__1237/O                          LocalMux                   330    3010               RISE  1       
I__1239/I                          InMux                      0      3010               RISE  1       
I__1239/O                          InMux                      259    3269               RISE  1       
spi0.rx__5_i1_LC_14_17_5/in0       LogicCell40_SEQ_MODE_1000  0      3269               RISE  1       

Capture Clock Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000  0      0                  RISE  46      
I__2241/I                         Odrv12                     0      0                  RISE  1       
I__2241/O                         Odrv12                     491    491                RISE  1       
I__2247/I                         Sp12to4                    0      491                RISE  1       
I__2247/O                         Sp12to4                    428    919                RISE  1       
I__2254/I                         Span4Mux_v                 0      919                RISE  1       
I__2254/O                         Span4Mux_v                 351    1269               RISE  1       
I__2266/I                         LocalMux                   0      1269               RISE  1       
I__2266/O                         LocalMux                   330    1599               RISE  1       
I__2281/I                         ClkMux                     0      1599               RISE  1       
I__2281/O                         ClkMux                     309    1908               RISE  1       
spi0.rx__5_i1_LC_14_17_5/clk      LogicCell40_SEQ_MODE_1000  0      1908               RISE  1       

6.2::Clock to Out Path Details          
--------------------------------------------------

6.2.1::Path details for port: DEBUG_6   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DEBUG_6
Clock Port         : spi0.spi_clk_76_LC_14_14_3/lcout
Clock Reference    : top|\spi0/spi_clk:R
Clock to Out Delay : 12389


Launch Clock Path Delay        1908
+ Clock To Q Delay              540
+ Data Path Delay              9941
---------------------------- ------
Clock To Out Delay            12389

Launch Clock Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000  0      0                  RISE  46      
I__2241/I                         Odrv12                     0      0                  RISE  1       
I__2241/O                         Odrv12                     491    491                RISE  1       
I__2247/I                         Sp12to4                    0      491                RISE  1       
I__2247/O                         Sp12to4                    428    919                RISE  1       
I__2254/I                         Span4Mux_v                 0      919                RISE  1       
I__2254/O                         Span4Mux_v                 351    1269               RISE  1       
I__2265/I                         LocalMux                   0      1269               RISE  1       
I__2265/O                         LocalMux                   330    1599               RISE  1       
I__2280/I                         ClkMux                     0      1599               RISE  1       
I__2280/O                         ClkMux                     309    1908               RISE  1       
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010  0      1908               RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.state_reg_i0_LC_15_15_4/lcout                               LogicCell40_SEQ_MODE_1010  540    2448               RISE  13      
I__1840/I                                                        Odrv4                      0      2448               RISE  1       
I__1840/O                                                        Odrv4                      351    2798               RISE  1       
I__1853/I                                                        LocalMux                   0      2798               RISE  1       
I__1853/O                                                        LocalMux                   330    3128               RISE  1       
I__1855/I                                                        InMux                      0      3128               RISE  1       
I__1855/O                                                        InMux                      259    3387               RISE  1       
spi0.state_reg_2__I_0_101_i5_2_lut_3_lut_3_lut_LC_16_17_6/in0    LogicCell40_SEQ_MODE_0000  0      3387               RISE  1       
spi0.state_reg_2__I_0_101_i5_2_lut_3_lut_3_lut_LC_16_17_6/lcout  LogicCell40_SEQ_MODE_0000  449    3836               RISE  2       
I__1714/I                                                        LocalMux                   0      3836               RISE  1       
I__1714/O                                                        LocalMux                   330    4166               RISE  1       
I__1716/I                                                        InMux                      0      4166               RISE  1       
I__1716/O                                                        InMux                      259    4425               RISE  1       
spi0.i2_3_lut_LC_16_18_6/in3                                     LogicCell40_SEQ_MODE_0000  0      4425               RISE  1       
spi0.i2_3_lut_LC_16_18_6/lcout                                   LogicCell40_SEQ_MODE_0000  288    4713               FALL  2       
I__1743/I                                                        Odrv12                     0      4713               FALL  1       
I__1743/O                                                        Odrv12                     540    5253               FALL  1       
I__1745/I                                                        Span12Mux_v                0      5253               FALL  1       
I__1745/O                                                        Span12Mux_v                540    5793               FALL  1       
I__1747/I                                                        Span12Mux_h                0      5793               FALL  1       
I__1747/O                                                        Span12Mux_h                540    6333               FALL  1       
I__1749/I                                                        Sp12to4                    0      6333               FALL  1       
I__1749/O                                                        Sp12to4                    449    6782               FALL  1       
I__1751/I                                                        Span4Mux_s1_h              0      6782               FALL  1       
I__1751/O                                                        Span4Mux_s1_h              168    6950               FALL  1       
I__1753/I                                                        IoSpan4Mux                 0      6950               FALL  1       
I__1753/O                                                        IoSpan4Mux                 323    7273               FALL  1       
I__1755/I                                                        LocalMux                   0      7273               FALL  1       
I__1755/O                                                        LocalMux                   309    7582               FALL  1       
I__1756/I                                                        IoInMux                    0      7582               FALL  1       
I__1756/O                                                        IoInMux                    217    7799               FALL  1       
DEBUG_6_pad_preio/DOUT0                                          PRE_IO_PIN_TYPE_011001     0      7799               FALL  1       
DEBUG_6_pad_preio/PADOUT                                         PRE_IO_PIN_TYPE_011001     2237   10036              FALL  1       
DEBUG_6_pad_iopad/DIN                                            IO_PAD                     0      10036              FALL  1       
DEBUG_6_pad_iopad/PACKAGEPIN:out                                 IO_PAD                     2353   12389              FALL  1       
DEBUG_6                                                          top                        0      12389              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DEBUG_6
Clock Port         : spi0.spi_clk_76_LC_14_14_3/lcout
Clock Reference    : top|\spi0/spi_clk:F
Clock to Out Delay : 9325


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              9325
---------------------------- ------
Clock To Out Delay             9325

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000  0      0                  FALL  46      
I__2243/I                         Odrv4                      0      0                  FALL  1       
I__2243/O                         Odrv4                      372    372                FALL  1       
I__2249/I                         Span4Mux_v                 0      372                FALL  1       
I__2249/O                         Span4Mux_v                 372    743                FALL  1       
I__2261/I                         LocalMux                   0      743                FALL  1       
I__2261/O                         LocalMux                   309    1052               FALL  1       
I__2275/I                         InMux                      0      1052               FALL  1       
I__2275/O                         InMux                      217    1269               FALL  1       
spi0.i2_3_lut_LC_16_18_6/in1      LogicCell40_SEQ_MODE_0000  0      1269               FALL  1       
spi0.i2_3_lut_LC_16_18_6/lcout    LogicCell40_SEQ_MODE_0000  379    1648               FALL  2       
I__1743/I                         Odrv12                     0      1648               FALL  1       
I__1743/O                         Odrv12                     540    2188               FALL  1       
I__1745/I                         Span12Mux_v                0      2188               FALL  1       
I__1745/O                         Span12Mux_v                540    2728               FALL  1       
I__1747/I                         Span12Mux_h                0      2728               FALL  1       
I__1747/O                         Span12Mux_h                540    3268               FALL  1       
I__1749/I                         Sp12to4                    0      3268               FALL  1       
I__1749/O                         Sp12to4                    449    3717               FALL  1       
I__1751/I                         Span4Mux_s1_h              0      3717               FALL  1       
I__1751/O                         Span4Mux_s1_h              168    3885               FALL  1       
I__1753/I                         IoSpan4Mux                 0      3885               FALL  1       
I__1753/O                         IoSpan4Mux                 323    4208               FALL  1       
I__1755/I                         LocalMux                   0      4208               FALL  1       
I__1755/O                         LocalMux                   309    4517               FALL  1       
I__1756/I                         IoInMux                    0      4517               FALL  1       
I__1756/O                         IoInMux                    217    4734               FALL  1       
DEBUG_6_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4734               FALL  1       
DEBUG_6_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6971               FALL  1       
DEBUG_6_pad_iopad/DIN             IO_PAD                     0      6971               FALL  1       
DEBUG_6_pad_iopad/PACKAGEPIN:out  IO_PAD                     2353   9325               FALL  1       
DEBUG_6                           top                        0      9325               FALL  1       

6.2.2::Path details for port: FT_OE     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : FT_OE
Clock Port         : FIFO_CLK
Clock Reference    : top|FIFO_CLK:R
Clock to Out Delay : 9677


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              6302
---------------------------- ------
Clock To Out Delay             9677

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
FIFO_CLK                                        top                        0      0                  RISE  1       
FIFO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
FIFO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
FIFO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
FIFO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__467/I                                        gio2CtrlBuf                0      2372               RISE  1       
I__467/O                                        gio2CtrlBuf                0      2372               RISE  1       
I__468/I                                        GlobalMux                  0      2372               RISE  1       
I__468/O                                        GlobalMux                  154    2527               RISE  1       
I__470/I                                        ClkMux                     0      2527               RISE  1       
I__470/O                                        ClkMux                     309    2835               RISE  1       
FT_OE_r_200_LC_1_18_5/clk                       LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
FT_OE_r_200_LC_1_18_5/lcout     LogicCell40_SEQ_MODE_1000  540    3375               FALL  2       
I__471/I                        Odrv4                      0      3375               FALL  1       
I__471/O                        Odrv4                      372    3747               FALL  1       
I__472/I                        Span4Mux_s1_h              0      3747               FALL  1       
I__472/O                        Span4Mux_s1_h              168    3915               FALL  1       
I__473/I                        IoSpan4Mux                 0      3915               FALL  1       
I__473/O                        IoSpan4Mux                 323    4238               FALL  1       
I__475/I                        IoSpan4Mux                 0      4238               FALL  1       
I__475/O                        IoSpan4Mux                 323    4560               FALL  1       
I__477/I                        LocalMux                   0      4560               FALL  1       
I__477/O                        LocalMux                   309    4869               FALL  1       
I__478/I                        IoInMux                    0      4869               FALL  1       
I__478/O                        IoInMux                    217    5086               FALL  1       
FT_OE_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5086               FALL  1       
FT_OE_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   7324               FALL  1       
FT_OE_pad_iopad/DIN             IO_PAD                     0      7324               FALL  1       
FT_OE_pad_iopad/PACKAGEPIN:out  IO_PAD                     2353   9677               FALL  1       
FT_OE                           top                        0      9677               FALL  1       

6.2.3::Path details for port: FT_RD     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : FT_RD
Clock Port         : FIFO_CLK
Clock Reference    : top|FIFO_CLK:R
Clock to Out Delay : 5329


Launch Clock Path Delay        2835
+ Clock To Q Delay              140
+ Data Path Delay              2354
---------------------------- ------
Clock To Out Delay             5329

Launch Clock Path
pin name                                        model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------  -----  -----------------  ----  ------  
FIFO_CLK                                        top                     0      0                  RISE  1       
FIFO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
FIFO_CLK_pad_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
FIFO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
FIFO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2372               RISE  1       
I__467/I                                        gio2CtrlBuf             0      2372               RISE  1       
I__467/O                                        gio2CtrlBuf             0      2372               RISE  1       
I__468/I                                        GlobalMux               0      2372               RISE  1       
I__468/O                                        GlobalMux               154    2527               RISE  1       
I__469/I                                        ClkMux                  0      2527               RISE  1       
I__469/O                                        ClkMux                  309    2835               RISE  1       
FT_RD_pad_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      2835               RISE  1       

Data Path
pin name                             model name              delay  cummulative delay  edge  Fanout  
-----------------------------------  ----------------------  -----  -----------------  ----  ------  
FT_RD_pad_preio/PADOUT(FT_RD_r_201)  PRE_IO_PIN_TYPE_010101  140    2975               FALL  1       
FT_RD_pad_iopad/DIN                  IO_PAD                  0      2975               FALL  1       
FT_RD_pad_iopad/PACKAGEPIN:out       IO_PAD                  2353   5329               FALL  1       
FT_RD                                top                     0      5329               FALL  1       

6.2.4::Path details for port: SCK       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCK
Clock Port         : spi0.spi_clk_76_LC_14_14_3/lcout
Clock Reference    : top|\spi0/spi_clk:R
Clock to Out Delay : 11927


Launch Clock Path Delay        1908
+ Clock To Q Delay              540
+ Data Path Delay              9479
---------------------------- ------
Clock To Out Delay            11927

Launch Clock Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000  0      0                  RISE  46      
I__2241/I                         Odrv12                     0      0                  RISE  1       
I__2241/O                         Odrv12                     491    491                RISE  1       
I__2247/I                         Sp12to4                    0      491                RISE  1       
I__2247/O                         Sp12to4                    428    919                RISE  1       
I__2254/I                         Span4Mux_v                 0      919                RISE  1       
I__2254/O                         Span4Mux_v                 351    1269               RISE  1       
I__2265/I                         LocalMux                   0      1269               RISE  1       
I__2265/O                         LocalMux                   330    1599               RISE  1       
I__2280/I                         ClkMux                     0      1599               RISE  1       
I__2280/O                         ClkMux                     309    1908               RISE  1       
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010  0      1908               RISE  1       

Data Path
pin name                                                         model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.state_reg_i0_LC_15_15_4/lcout                               LogicCell40_SEQ_MODE_1010  540    2448               RISE  13      
I__1840/I                                                        Odrv4                      0      2448               RISE  1       
I__1840/O                                                        Odrv4                      351    2798               RISE  1       
I__1853/I                                                        LocalMux                   0      2798               RISE  1       
I__1853/O                                                        LocalMux                   330    3128               RISE  1       
I__1855/I                                                        InMux                      0      3128               RISE  1       
I__1855/O                                                        InMux                      259    3387               RISE  1       
spi0.state_reg_2__I_0_101_i5_2_lut_3_lut_3_lut_LC_16_17_6/in0    LogicCell40_SEQ_MODE_0000  0      3387               RISE  1       
spi0.state_reg_2__I_0_101_i5_2_lut_3_lut_3_lut_LC_16_17_6/lcout  LogicCell40_SEQ_MODE_0000  449    3836               RISE  2       
I__1714/I                                                        LocalMux                   0      3836               RISE  1       
I__1714/O                                                        LocalMux                   330    4166               RISE  1       
I__1716/I                                                        InMux                      0      4166               RISE  1       
I__1716/O                                                        InMux                      259    4425               RISE  1       
spi0.i2_3_lut_LC_16_18_6/in3                                     LogicCell40_SEQ_MODE_0000  0      4425               RISE  1       
spi0.i2_3_lut_LC_16_18_6/lcout                                   LogicCell40_SEQ_MODE_0000  288    4713               FALL  2       
I__1743/I                                                        Odrv12                     0      4713               FALL  1       
I__1743/O                                                        Odrv12                     540    5253               FALL  1       
I__1744/I                                                        Span12Mux_h                0      5253               FALL  1       
I__1744/O                                                        Span12Mux_h                540    5793               FALL  1       
I__1746/I                                                        Sp12to4                    0      5793               FALL  1       
I__1746/O                                                        Sp12to4                    449    6242               FALL  1       
I__1748/I                                                        Span4Mux_h                 0      6242               FALL  1       
I__1748/O                                                        Span4Mux_h                 316    6558               FALL  1       
I__1750/I                                                        Span4Mux_s2_v              0      6558               FALL  1       
I__1750/O                                                        Span4Mux_s2_v              252    6810               FALL  1       
I__1752/I                                                        LocalMux                   0      6810               FALL  1       
I__1752/O                                                        LocalMux                   309    7119               FALL  1       
I__1754/I                                                        IoInMux                    0      7119               FALL  1       
I__1754/O                                                        IoInMux                    217    7336               FALL  1       
SCK_pad_preio/DOUT0                                              PRE_IO_PIN_TYPE_011001     0      7336               FALL  1       
SCK_pad_preio/PADOUT                                             PRE_IO_PIN_TYPE_011001     2237   9573               FALL  1       
SCK_pad_iopad/DIN                                                IO_PAD                     0      9573               FALL  1       
SCK_pad_iopad/PACKAGEPIN:out                                     IO_PAD                     2353   11927              FALL  1       
SCK                                                              top                        0      11927              FALL  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCK
Clock Port         : spi0.spi_clk_76_LC_14_14_3/lcout
Clock Reference    : top|\spi0/spi_clk:F
Clock to Out Delay : 8862


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              8862
---------------------------- ------
Clock To Out Delay             8862

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000  0      0                  FALL  46      
I__2243/I                         Odrv4                      0      0                  FALL  1       
I__2243/O                         Odrv4                      372    372                FALL  1       
I__2249/I                         Span4Mux_v                 0      372                FALL  1       
I__2249/O                         Span4Mux_v                 372    743                FALL  1       
I__2261/I                         LocalMux                   0      743                FALL  1       
I__2261/O                         LocalMux                   309    1052               FALL  1       
I__2275/I                         InMux                      0      1052               FALL  1       
I__2275/O                         InMux                      217    1269               FALL  1       
spi0.i2_3_lut_LC_16_18_6/in1      LogicCell40_SEQ_MODE_0000  0      1269               FALL  1       
spi0.i2_3_lut_LC_16_18_6/lcout    LogicCell40_SEQ_MODE_0000  379    1648               FALL  2       
I__1743/I                         Odrv12                     0      1648               FALL  1       
I__1743/O                         Odrv12                     540    2188               FALL  1       
I__1744/I                         Span12Mux_h                0      2188               FALL  1       
I__1744/O                         Span12Mux_h                540    2728               FALL  1       
I__1746/I                         Sp12to4                    0      2728               FALL  1       
I__1746/O                         Sp12to4                    449    3177               FALL  1       
I__1748/I                         Span4Mux_h                 0      3177               FALL  1       
I__1748/O                         Span4Mux_h                 316    3493               FALL  1       
I__1750/I                         Span4Mux_s2_v              0      3493               FALL  1       
I__1750/O                         Span4Mux_s2_v              252    3745               FALL  1       
I__1752/I                         LocalMux                   0      3745               FALL  1       
I__1752/O                         LocalMux                   309    4054               FALL  1       
I__1754/I                         IoInMux                    0      4054               FALL  1       
I__1754/O                         IoInMux                    217    4271               FALL  1       
SCK_pad_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      4271               FALL  1       
SCK_pad_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   6508               FALL  1       
SCK_pad_iopad/DIN                 IO_PAD                     0      6508               FALL  1       
SCK_pad_iopad/PACKAGEPIN:out      IO_PAD                     2353   8862               FALL  1       
SCK                               top                        0      8862               FALL  1       

6.2.5::Path details for port: SDAT      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SDAT
Clock Port         : spi0.spi_clk_76_LC_14_14_3/lcout
Clock Reference    : top|\spi0/spi_clk:F
Clock to Out Delay : 8174


Launch Clock Path Delay        1283
+ Clock To Q Delay              540
+ Data Path Delay              6351
---------------------------- ------
Clock To Out Delay             8174

Launch Clock Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000  0      0                  FALL  46      
I__2243/I                             Odrv4                      0      0                  FALL  1       
I__2243/O                             Odrv4                      372    372                FALL  1       
I__2250/I                             Span4Mux_v                 0      372                FALL  1       
I__2250/O                             Span4Mux_v                 372    743                FALL  1       
I__2262/I                             LocalMux                   0      743                FALL  1       
I__2262/O                             LocalMux                   309    1052               FALL  1       
I__2276/I                             ClkMux                     0      1052               FALL  1       
I__2276/O                             ClkMux                     231    1283               FALL  1       
INVspi0.tx_shift_reg_i15C/I           INV                        0      1283               FALL  1       
INVspi0.tx_shift_reg_i15C/O           INV                        0      1283               RISE  1       
spi0.tx_shift_reg_i15_LC_12_16_0/clk  LogicCell40_SEQ_MODE_1001  0      1283               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.tx_shift_reg_i15_LC_12_16_0/lcout  LogicCell40_SEQ_MODE_1001  540    1823               FALL  1       
I__779/I                                Odrv12                     0      1823               FALL  1       
I__779/O                                Odrv12                     540    2364               FALL  1       
I__780/I                                Span12Mux_h                0      2364               FALL  1       
I__780/O                                Span12Mux_h                540    2904               FALL  1       
I__781/I                                Span12Mux_s2_v             0      2904               FALL  1       
I__781/O                                Span12Mux_s2_v             154    3058               FALL  1       
I__782/I                                LocalMux                   0      3058               FALL  1       
I__782/O                                LocalMux                   309    3366               FALL  1       
I__783/I                                IoInMux                    0      3366               FALL  1       
I__783/O                                IoInMux                    217    3584               FALL  1       
SDAT_pad_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      3584               FALL  1       
SDAT_pad_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     2237   5821               FALL  1       
SDAT_pad_iopad/DIN                      IO_PAD                     0      5821               FALL  1       
SDAT_pad_iopad/PACKAGEPIN:out           IO_PAD                     2353   8174               FALL  1       
SDAT                                    top                        0      8174               FALL  1       

6.2.6::Path details for port: SEN       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEN
Clock Port         : spi0.spi_clk_76_LC_14_14_3/lcout
Clock Reference    : top|\spi0/spi_clk:R
Clock to Out Delay : 9037


Launch Clock Path Delay        1908
+ Clock To Q Delay              540
+ Data Path Delay              6589
---------------------------- ------
Clock To Out Delay             9037

Launch Clock Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000  0      0                  RISE  46      
I__2241/I                         Odrv12                     0      0                  RISE  1       
I__2241/O                         Odrv12                     491    491                RISE  1       
I__2247/I                         Sp12to4                    0      491                RISE  1       
I__2247/O                         Sp12to4                    428    919                RISE  1       
I__2255/I                         Span4Mux_v                 0      919                RISE  1       
I__2255/O                         Span4Mux_v                 351    1269               RISE  1       
I__2269/I                         LocalMux                   0      1269               RISE  1       
I__2269/O                         LocalMux                   330    1599               RISE  1       
I__2284/I                         ClkMux                     0      1599               RISE  1       
I__2284/O                         ClkMux                     309    1908               RISE  1       
spi0.CS_81_LC_15_18_6/clk         LogicCell40_SEQ_MODE_1011  0      1908               RISE  1       

Data Path
pin name                      model name                 delay  cummulative delay  edge  Fanout  
----------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.CS_81_LC_15_18_6/lcout   LogicCell40_SEQ_MODE_1011  540    2448               FALL  2       
I__1758/I                     Odrv12                     0      2448               FALL  1       
I__1758/O                     Odrv12                     540    2988               FALL  1       
I__1760/I                     Span12Mux_h                0      2988               FALL  1       
I__1760/O                     Span12Mux_h                540    3528               FALL  1       
I__1761/I                     Span12Mux_s8_v             0      3528               FALL  1       
I__1761/O                     Span12Mux_s8_v             393    3921               FALL  1       
I__1762/I                     LocalMux                   0      3921               FALL  1       
I__1762/O                     LocalMux                   309    4229               FALL  1       
I__1763/I                     IoInMux                    0      4229               FALL  1       
I__1763/O                     IoInMux                    217    4447               FALL  1       
SEN_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4447               FALL  1       
SEN_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6684               FALL  1       
SEN_pad_iopad/DIN             IO_PAD                     0      6684               FALL  1       
SEN_pad_iopad/PACKAGEPIN:out  IO_PAD                     2353   9037               FALL  1       
SEN                           top                        0      9037               FALL  1       

6.3::PI to PO Path Details              
--------------------------------------------------

6.3.1::Path details for port: DEBUG_5   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DEBUG_5
Input Port       : SOUT
Pad to Pad Delay : 9038

Pad to Pad Path
pin name                           model name              delay  cummulative delay  edge  Fanout  
---------------------------------  ----------------------  -----  -----------------  ----  ------  
SOUT                               top                     0      0                  RISE  1       
DEBUG_5_c_pad_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  RISE  1       
DEBUG_5_c_pad_iopad/DOUT           IO_PAD                  590    590                RISE  1       
DEBUG_5_c_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      590                RISE  1       
DEBUG_5_c_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001  463    1053               FALL  1       
I__1232/I                          Odrv12                  0      1053               FALL  1       
I__1232/O                          Odrv12                  540    1593               FALL  1       
I__1234/I                          Span12Mux_v             0      1593               FALL  1       
I__1234/O                          Span12Mux_v             540    2133               FALL  1       
I__1236/I                          Span12Mux_v             0      2133               FALL  1       
I__1236/O                          Span12Mux_v             540    2673               FALL  1       
I__1238/I                          Span12Mux_h             0      2673               FALL  1       
I__1238/O                          Span12Mux_h             540    3213               FALL  1       
I__1240/I                          Span12Mux_h             0      3213               FALL  1       
I__1240/O                          Span12Mux_h             540    3753               FALL  1       
I__1241/I                          Span12Mux_s2_h          0      3753               FALL  1       
I__1241/O                          Span12Mux_s2_h          168    3921               FALL  1       
I__1242/I                          LocalMux                0      3921               FALL  1       
I__1242/O                          LocalMux                309    4230               FALL  1       
I__1243/I                          IoInMux                 0      4230               FALL  1       
I__1243/O                          IoInMux                 217    4447               FALL  1       
DEBUG_5_pad_preio/DOUT0            PRE_IO_PIN_TYPE_011001  0      4447               FALL  1       
DEBUG_5_pad_preio/PADOUT           PRE_IO_PIN_TYPE_011001  2237   6685               FALL  1       
DEBUG_5_pad_iopad/DIN              IO_PAD                  0      6685               FALL  1       
DEBUG_5_pad_iopad/PACKAGEPIN:out   IO_PAD                  2353   9038               FALL  1       
DEBUG_5                            top                     0      9038               FALL  1       

6.3.2::Path details for port: DEBUG_8   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DEBUG_8
Input Port       : FIFO_D0
Pad to Pad Delay : 6737

Pad to Pad Path
pin name                           model name              delay  cummulative delay  edge  Fanout  
---------------------------------  ----------------------  -----  -----------------  ----  ------  
FIFO_D0                            top                     0      0                  RISE  1       
DEBUG_8_c_pad_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  RISE  1       
DEBUG_8_c_pad_iopad/DOUT           IO_PAD                  590    590                RISE  1       
DEBUG_8_c_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      590                RISE  1       
DEBUG_8_c_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001  617    1207               RISE  1       
I__447/I                           Odrv4                   0      1207               RISE  1       
I__447/O                           Odrv4                   351    1558               RISE  1       
I__448/I                           LocalMux                0      1558               RISE  1       
I__448/O                           LocalMux                330    1887               RISE  1       
I__449/I                           IoInMux                 0      1887               RISE  1       
I__449/O                           IoInMux                 259    2147               RISE  1       
DEBUG_8_pad_preio/DOUT0            PRE_IO_PIN_TYPE_011001  0      2147               RISE  1       
DEBUG_8_pad_preio/PADOUT           PRE_IO_PIN_TYPE_011001  2237   4384               FALL  1       
DEBUG_8_pad_iopad/DIN              IO_PAD                  0      4384               FALL  1       
DEBUG_8_pad_iopad/PACKAGEPIN:out   IO_PAD                  2353   6737               FALL  1       
DEBUG_8                            top                     0      6737               FALL  1       

6.3.3::Path details for port: DEBUG_9   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DEBUG_9
Input Port       : FR_RXF
Pad to Pad Delay : 9571

Pad to Pad Path
pin name                           model name              delay  cummulative delay  edge  Fanout  
---------------------------------  ----------------------  -----  -----------------  ----  ------  
FR_RXF                             top                     0      0                  RISE  1       
DEBUG_9_c_pad_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  RISE  1       
DEBUG_9_c_pad_iopad/DOUT           IO_PAD                  590    590                RISE  1       
DEBUG_9_c_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      590                RISE  1       
DEBUG_9_c_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001  463    1053               FALL  1       
I__480/I                           Odrv12                  0      1053               FALL  1       
I__480/O                           Odrv12                  540    1593               FALL  1       
I__482/I                           Span12Mux_v             0      1593               FALL  1       
I__482/O                           Span12Mux_v             540    2133               FALL  1       
I__484/I                           Span12Mux_v             0      2133               FALL  1       
I__484/O                           Span12Mux_v             540    2673               FALL  1       
I__486/I                           Span12Mux_h             0      2673               FALL  1       
I__486/O                           Span12Mux_h             540    3213               FALL  1       
I__488/I                           Span12Mux_h             0      3213               FALL  1       
I__488/O                           Span12Mux_h             540    3753               FALL  1       
I__489/I                           Sp12to4                 0      3753               FALL  1       
I__489/O                           Sp12to4                 449    4202               FALL  1       
I__490/I                           Span4Mux_s2_v           0      4202               FALL  1       
I__490/O                           Span4Mux_s2_v           252    4454               FALL  1       
I__491/I                           LocalMux                0      4454               FALL  1       
I__491/O                           LocalMux                309    4763               FALL  1       
I__492/I                           IoInMux                 0      4763               FALL  1       
I__492/O                           IoInMux                 217    4980               FALL  1       
DEBUG_9_pad_preio/DOUT0            PRE_IO_PIN_TYPE_011001  0      4980               FALL  1       
DEBUG_9_pad_preio/PADOUT           PRE_IO_PIN_TYPE_011001  2237   7218               FALL  1       
DEBUG_9_pad_iopad/DIN              IO_PAD                  0      7218               FALL  1       
DEBUG_9_pad_iopad/PACKAGEPIN:out   IO_PAD                  2353   9571               FALL  1       
DEBUG_9                            top                     0      9571               FALL  1       

6.3.4::Path details for port: SLM_CLK   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : SLM_CLK
Input Port       : ICE_SYSCLK
Pad to Pad Delay : 18976

Pad to Pad Path
pin name                                            model name                          delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
ICE_SYSCLK                                          top                                 0      0                  RISE  1       
ICE_SYSCLK_pad_iopad/PACKAGEPIN:in                  IO_PAD                              0      0                  RISE  1       
ICE_SYSCLK_pad_iopad/DOUT                           IO_PAD                              590    590                RISE  1       
ICE_SYSCLK_pad_preio/PADIN                          PRE_IO_PIN_TYPE_000001              0      590                RISE  1       
ICE_SYSCLK_pad_preio/DIN0                           PRE_IO_PIN_TYPE_000001              617    1207               RISE  1       
I__450/I                                            Odrv12                              0      1207               RISE  1       
I__450/O                                            Odrv12                              491    1698               RISE  1       
I__451/I                                            Span12Mux_v                         0      1698               RISE  1       
I__451/O                                            Span12Mux_v                         491    2189               RISE  1       
I__452/I                                            Span12Mux_h                         0      2189               RISE  1       
I__452/O                                            Span12Mux_h                         491    2680               RISE  1       
I__453/I                                            Sp12to4                             0      2680               RISE  1       
I__453/O                                            Sp12to4                             428    3108               RISE  1       
I__454/I                                            Span4Mux_s3_v                       0      3108               RISE  1       
I__454/O                                            Span4Mux_s3_v                       316    3423               RISE  1       
I__455/I                                            LocalMux                            0      3423               RISE  1       
I__455/O                                            LocalMux                            330    3753               RISE  1       
I__456/I                                            IoInMux                             0      3753               RISE  1       
I__456/O                                            IoInMux                             259    4013               RISE  1       
clock_inst.pll_config/REFERENCECLK                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4013               RISE  1       
clock_inst.pll_config/PLLOUTGLOBAL                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  3016   7028               RISE  1       
I__463/I                                            GlobalMux                           0      7028               RISE  1       
I__463/O                                            GlobalMux                           154    7183               RISE  1       
I__464/I                                            Glb2LocalMux                        0      7183               RISE  1       
I__464/O                                            Glb2LocalMux                        449    7632               RISE  1       
I__465/I                                            LocalMux                            0      7632               RISE  1       
I__465/O                                            LocalMux                            330    7961               RISE  1       
I__466/I                                            InMux                               0      7961               RISE  1       
I__466/O                                            InMux                               259    8221               RISE  1       
GB_BUFFER_pll_clk_unbuf_THRU_LUT4_0_LC_9_7_6/in0    LogicCell40_SEQ_MODE_0000           0      8221               RISE  1       
GB_BUFFER_pll_clk_unbuf_THRU_LUT4_0_LC_9_7_6/lcout  LogicCell40_SEQ_MODE_0000           449    8670               RISE  1       
I__457/I                                            Odrv12                              0      8670               RISE  1       
I__457/O                                            Odrv12                              491    9160               RISE  1       
I__458/I                                            Span12Mux_h                         0      9160               RISE  1       
I__458/O                                            Span12Mux_h                         491    9651               RISE  1       
I__459/I                                            Sp12to4                             0      9651               RISE  1       
I__459/O                                            Sp12to4                             428    10079              RISE  1       
I__460/I                                            IoSpan4Mux                          0      10079              RISE  1       
I__460/O                                            IoSpan4Mux                          288    10367              RISE  1       
I__461/I                                            LocalMux                            0      10367              RISE  1       
I__461/O                                            LocalMux                            330    10696              RISE  1       
I__462/I                                            IoInMux                             0      10696              RISE  1       
I__462/O                                            IoInMux                             259    10956              RISE  1       
clk_gb/USERSIGNALTOGLOBALBUFFER                     ICE_GB                              0      10956              RISE  1       
clk_gb/GLOBALBUFFEROUTPUT                           ICE_GB                              617    11573              RISE  175     
I__2826/I                                           gio2CtrlBuf                         0      11573              RISE  1       
I__2826/O                                           gio2CtrlBuf                         0      11573              RISE  1       
I__2827/I                                           GlobalMux                           0      11573              RISE  1       
I__2827/O                                           GlobalMux                           154    11727              RISE  1       
I__2886/I                                           Glb2LocalMux                        0      11727              RISE  1       
I__2886/O                                           Glb2LocalMux                        449    12176              RISE  1       
I__2893/I                                           LocalMux                            0      12176              RISE  1       
I__2893/O                                           LocalMux                            330    12506              RISE  1       
I__2894/I                                           InMux                               0      12506              RISE  1       
I__2894/O                                           InMux                               259    12765              RISE  1       
GB_BUFFER_SLM_CLK_c_THRU_LUT4_0_LC_24_12_6/in0      LogicCell40_SEQ_MODE_0000           0      12765              RISE  1       
GB_BUFFER_SLM_CLK_c_THRU_LUT4_0_LC_24_12_6/lcout    LogicCell40_SEQ_MODE_0000           449    13214              RISE  1       
I__2822/I                                           Odrv4                               0      13214              RISE  1       
I__2822/O                                           Odrv4                               351    13565              RISE  1       
I__2823/I                                           Span4Mux_s3_h                       0      13565              RISE  1       
I__2823/O                                           Span4Mux_s3_h                       231    13796              RISE  1       
I__2824/I                                           LocalMux                            0      13796              RISE  1       
I__2824/O                                           LocalMux                            330    14126              RISE  1       
I__2825/I                                           IoInMux                             0      14126              RISE  1       
I__2825/O                                           IoInMux                             259    14385              RISE  1       
SLM_CLK_pad_preio/DOUT0                             PRE_IO_PIN_TYPE_011001              0      14385              RISE  1       
SLM_CLK_pad_preio/PADOUT                            PRE_IO_PIN_TYPE_011001              2237   16623              FALL  1       
SLM_CLK_pad_iopad/DIN                               IO_PAD                              0      16623              FALL  1       
SLM_CLK_pad_iopad/PACKAGEPIN:out                    IO_PAD                              2353   18976              FALL  1       
SLM_CLK                                             top                                 0      18976              FALL  1       

6.4::Hold Times Path Details            
--------------------------------------------------

6.4.1::Path details for port: FR_RXF    
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : FR_RXF
Clock Port        : FIFO_CLK
Clock Reference   : top|FIFO_CLK:R
Hold Time         : 247


Capture Clock Path Delay       2835
+ Hold  Time                      0
- Data Path Delay             -2588
---------------------------- ------
Hold Time                       247

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
FR_RXF                             top                        0      0                  FALL  1       
DEBUG_9_c_pad_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
DEBUG_9_c_pad_iopad/DOUT           IO_PAD                     540    540                FALL  1       
DEBUG_9_c_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
DEBUG_9_c_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__479/I                           Odrv4                      0      1003               FALL  1       
I__479/O                           Odrv4                      372    1375               FALL  1       
I__481/I                           Span4Mux_h                 0      1375               FALL  1       
I__481/O                           Span4Mux_h                 316    1690               FALL  1       
I__483/I                           Span4Mux_v                 0      1690               FALL  1       
I__483/O                           Span4Mux_v                 372    2062               FALL  1       
I__485/I                           LocalMux                   0      2062               FALL  1       
I__485/O                           LocalMux                   309    2371               FALL  1       
I__487/I                           InMux                      0      2371               FALL  1       
I__487/O                           InMux                      217    2588               FALL  1       
FT_OE_r_200_LC_1_18_5/in3          LogicCell40_SEQ_MODE_1000  0      2588               FALL  1       

Capture Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
FIFO_CLK                                        top                        0      0                  RISE  1       
FIFO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
FIFO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
FIFO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
FIFO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__467/I                                        gio2CtrlBuf                0      2372               RISE  1       
I__467/O                                        gio2CtrlBuf                0      2372               RISE  1       
I__468/I                                        GlobalMux                  0      2372               RISE  1       
I__468/O                                        GlobalMux                  154    2527               RISE  1       
I__470/I                                        ClkMux                     0      2527               RISE  1       
I__470/O                                        ClkMux                     309    2835               RISE  1       
FT_OE_r_200_LC_1_18_5/clk                       LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

6.4.2::Path details for port: SOUT      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port         : SOUT
Clock Port        : spi0.spi_clk_76_LC_14_14_3/lcout
Clock Reference   : top|\spi0/spi_clk:R
Hold Time         : -1241


Capture Clock Path Delay       1908
+ Hold  Time                      0
- Data Path Delay             -3149
---------------------------- ------
Hold Time                     -1241

Data Path
pin name                           model name                 delay  cummulative delay  edge  Fanout  
---------------------------------  -------------------------  -----  -----------------  ----  ------  
SOUT                               top                        0      0                  FALL  1       
DEBUG_5_c_pad_iopad/PACKAGEPIN:in  IO_PAD                     0      0                  FALL  1       
DEBUG_5_c_pad_iopad/DOUT           IO_PAD                     540    540                FALL  1       
DEBUG_5_c_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001     0      540                FALL  1       
DEBUG_5_c_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001     463    1003               FALL  1       
I__1232/I                          Odrv12                     0      1003               FALL  1       
I__1232/O                          Odrv12                     540    1543               FALL  1       
I__1233/I                          Span12Mux_h                0      1543               FALL  1       
I__1233/O                          Span12Mux_h                540    2083               FALL  1       
I__1235/I                          Span12Mux_v                0      2083               FALL  1       
I__1235/O                          Span12Mux_v                540    2623               FALL  1       
I__1237/I                          LocalMux                   0      2623               FALL  1       
I__1237/O                          LocalMux                   309    2932               FALL  1       
I__1239/I                          InMux                      0      2932               FALL  1       
I__1239/O                          InMux                      217    3149               FALL  1       
spi0.rx__5_i1_LC_14_17_5/in0       LogicCell40_SEQ_MODE_1000  0      3149               FALL  1       

Capture Clock Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000  0      0                  RISE  46      
I__2241/I                         Odrv12                     0      0                  RISE  1       
I__2241/O                         Odrv12                     491    491                RISE  1       
I__2247/I                         Sp12to4                    0      491                RISE  1       
I__2247/O                         Sp12to4                    428    919                RISE  1       
I__2254/I                         Span4Mux_v                 0      919                RISE  1       
I__2254/O                         Span4Mux_v                 351    1269               RISE  1       
I__2266/I                         LocalMux                   0      1269               RISE  1       
I__2266/O                         LocalMux                   330    1599               RISE  1       
I__2281/I                         ClkMux                     0      1599               RISE  1       
I__2281/O                         ClkMux                     309    1908               RISE  1       
spi0.rx__5_i1_LC_14_17_5/clk      LogicCell40_SEQ_MODE_1000  0      1908               RISE  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: DEBUG_6   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DEBUG_6
Clock Port         : spi0.spi_clk_76_LC_14_14_3/lcout
Clock Reference    : top|\spi0/spi_clk:R
Clock to Out Delay : 8940


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              8940
---------------------------- ------
Clock To Out Delay             8940

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000  0      0                  RISE  46      
I__2243/I                         Odrv4                      0      0                  RISE  1       
I__2243/O                         Odrv4                      351    351                RISE  1       
I__2249/I                         Span4Mux_v                 0      351                RISE  1       
I__2249/O                         Span4Mux_v                 351    701                RISE  1       
I__2261/I                         LocalMux                   0      701                RISE  1       
I__2261/O                         LocalMux                   330    1031               RISE  1       
I__2275/I                         InMux                      0      1031               RISE  1       
I__2275/O                         InMux                      259    1290               RISE  1       
spi0.i2_3_lut_LC_16_18_6/in1      LogicCell40_SEQ_MODE_0000  0      1290               RISE  1       
spi0.i2_3_lut_LC_16_18_6/lcout    LogicCell40_SEQ_MODE_0000  400    1690               RISE  2       
I__1743/I                         Odrv12                     0      1690               RISE  1       
I__1743/O                         Odrv12                     491    2181               RISE  1       
I__1745/I                         Span12Mux_v                0      2181               RISE  1       
I__1745/O                         Span12Mux_v                491    2672               RISE  1       
I__1747/I                         Span12Mux_h                0      2672               RISE  1       
I__1747/O                         Span12Mux_h                491    3163               RISE  1       
I__1749/I                         Sp12to4                    0      3163               RISE  1       
I__1749/O                         Sp12to4                    428    3591               RISE  1       
I__1751/I                         Span4Mux_s1_h              0      3591               RISE  1       
I__1751/O                         Span4Mux_s1_h              175    3766               RISE  1       
I__1753/I                         IoSpan4Mux                 0      3766               RISE  1       
I__1753/O                         IoSpan4Mux                 288    4054               RISE  1       
I__1755/I                         LocalMux                   0      4054               RISE  1       
I__1755/O                         LocalMux                   330    4383               RISE  1       
I__1756/I                         IoInMux                    0      4383               RISE  1       
I__1756/O                         IoInMux                    259    4643               RISE  1       
DEBUG_6_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4643               RISE  1       
DEBUG_6_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6649               RISE  1       
DEBUG_6_pad_iopad/DIN             IO_PAD                     0      6649               RISE  1       
DEBUG_6_pad_iopad/PACKAGEPIN:out  IO_PAD                     2292   8940               RISE  1       
DEBUG_6                           top                        0      8940               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : DEBUG_6
Clock Port         : spi0.spi_clk_76_LC_14_14_3/lcout
Clock Reference    : top|\spi0/spi_clk:F
Clock to Out Delay : 9325


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              9325
---------------------------- ------
Clock To Out Delay             9325

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000  0      0                  FALL  46      
I__2243/I                         Odrv4                      0      0                  FALL  1       
I__2243/O                         Odrv4                      372    372                FALL  1       
I__2249/I                         Span4Mux_v                 0      372                FALL  1       
I__2249/O                         Span4Mux_v                 372    743                FALL  1       
I__2261/I                         LocalMux                   0      743                FALL  1       
I__2261/O                         LocalMux                   309    1052               FALL  1       
I__2275/I                         InMux                      0      1052               FALL  1       
I__2275/O                         InMux                      217    1269               FALL  1       
spi0.i2_3_lut_LC_16_18_6/in1      LogicCell40_SEQ_MODE_0000  0      1269               FALL  1       
spi0.i2_3_lut_LC_16_18_6/lcout    LogicCell40_SEQ_MODE_0000  379    1648               FALL  2       
I__1743/I                         Odrv12                     0      1648               FALL  1       
I__1743/O                         Odrv12                     540    2188               FALL  1       
I__1745/I                         Span12Mux_v                0      2188               FALL  1       
I__1745/O                         Span12Mux_v                540    2728               FALL  1       
I__1747/I                         Span12Mux_h                0      2728               FALL  1       
I__1747/O                         Span12Mux_h                540    3268               FALL  1       
I__1749/I                         Sp12to4                    0      3268               FALL  1       
I__1749/O                         Sp12to4                    449    3717               FALL  1       
I__1751/I                         Span4Mux_s1_h              0      3717               FALL  1       
I__1751/O                         Span4Mux_s1_h              168    3885               FALL  1       
I__1753/I                         IoSpan4Mux                 0      3885               FALL  1       
I__1753/O                         IoSpan4Mux                 323    4208               FALL  1       
I__1755/I                         LocalMux                   0      4208               FALL  1       
I__1755/O                         LocalMux                   309    4517               FALL  1       
I__1756/I                         IoInMux                    0      4517               FALL  1       
I__1756/O                         IoInMux                    217    4734               FALL  1       
DEBUG_6_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4734               FALL  1       
DEBUG_6_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   6971               FALL  1       
DEBUG_6_pad_iopad/DIN             IO_PAD                     0      6971               FALL  1       
DEBUG_6_pad_iopad/PACKAGEPIN:out  IO_PAD                     2353   9325               FALL  1       
DEBUG_6                           top                        0      9325               FALL  1       

6.5.2::Path details for port: FT_OE     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : FT_OE
Clock Port         : FIFO_CLK
Clock Reference    : top|FIFO_CLK:R
Clock to Out Delay : 9363


Launch Clock Path Delay        2835
+ Clock To Q Delay              540
+ Data Path Delay              5988
---------------------------- ------
Clock To Out Delay             9363

Launch Clock Path
pin name                                        model name                 delay  cummulative delay  edge  Fanout  
----------------------------------------------  -------------------------  -----  -----------------  ----  ------  
FIFO_CLK                                        top                        0      0                  RISE  1       
FIFO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
FIFO_CLK_pad_iopad/DOUT                         IO_PAD                     510    510                RISE  1       
FIFO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      510                RISE  1       
FIFO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2372               RISE  1       
I__467/I                                        gio2CtrlBuf                0      2372               RISE  1       
I__467/O                                        gio2CtrlBuf                0      2372               RISE  1       
I__468/I                                        GlobalMux                  0      2372               RISE  1       
I__468/O                                        GlobalMux                  154    2527               RISE  1       
I__470/I                                        ClkMux                     0      2527               RISE  1       
I__470/O                                        ClkMux                     309    2835               RISE  1       
FT_OE_r_200_LC_1_18_5/clk                       LogicCell40_SEQ_MODE_1000  0      2835               RISE  1       

Data Path
pin name                        model name                 delay  cummulative delay  edge  Fanout  
------------------------------  -------------------------  -----  -----------------  ----  ------  
FT_OE_r_200_LC_1_18_5/lcout     LogicCell40_SEQ_MODE_1000  540    3375               RISE  2       
I__471/I                        Odrv4                      0      3375               RISE  1       
I__471/O                        Odrv4                      351    3726               RISE  1       
I__472/I                        Span4Mux_s1_h              0      3726               RISE  1       
I__472/O                        Span4Mux_s1_h              175    3901               RISE  1       
I__473/I                        IoSpan4Mux                 0      3901               RISE  1       
I__473/O                        IoSpan4Mux                 288    4189               RISE  1       
I__475/I                        IoSpan4Mux                 0      4189               RISE  1       
I__475/O                        IoSpan4Mux                 288    4476               RISE  1       
I__477/I                        LocalMux                   0      4476               RISE  1       
I__477/O                        LocalMux                   330    4806               RISE  1       
I__478/I                        IoInMux                    0      4806               RISE  1       
I__478/O                        IoInMux                    259    5065               RISE  1       
FT_OE_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      5065               RISE  1       
FT_OE_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   7071               RISE  1       
FT_OE_pad_iopad/DIN             IO_PAD                     0      7071               RISE  1       
FT_OE_pad_iopad/PACKAGEPIN:out  IO_PAD                     2292   9363               RISE  1       
FT_OE                           top                        0      9363               RISE  1       

6.5.3::Path details for port: FT_RD     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : FT_RD
Clock Port         : FIFO_CLK
Clock Reference    : top|FIFO_CLK:R
Clock to Out Delay : 5239


Launch Clock Path Delay        2835
+ Clock To Q Delay              112
+ Data Path Delay              2292
---------------------------- ------
Clock To Out Delay             5239

Launch Clock Path
pin name                                        model name              delay  cummulative delay  edge  Fanout  
----------------------------------------------  ----------------------  -----  -----------------  ----  ------  
FIFO_CLK                                        top                     0      0                  RISE  1       
FIFO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                  0      0                  RISE  1       
FIFO_CLK_pad_iopad/DOUT                         IO_PAD                  510    510                RISE  1       
FIFO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF             0      510                RISE  1       
FIFO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF             1862   2372               RISE  1       
I__467/I                                        gio2CtrlBuf             0      2372               RISE  1       
I__467/O                                        gio2CtrlBuf             0      2372               RISE  1       
I__468/I                                        GlobalMux               0      2372               RISE  1       
I__468/O                                        GlobalMux               154    2527               RISE  1       
I__469/I                                        ClkMux                  0      2527               RISE  1       
I__469/O                                        ClkMux                  309    2835               RISE  1       
FT_RD_pad_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101  0      2835               RISE  1       

Data Path
pin name                             model name              delay  cummulative delay  edge  Fanout  
-----------------------------------  ----------------------  -----  -----------------  ----  ------  
FT_RD_pad_preio/PADOUT(FT_RD_r_201)  PRE_IO_PIN_TYPE_010101  112    2947               RISE  1       
FT_RD_pad_iopad/DIN                  IO_PAD                  0      2947               RISE  1       
FT_RD_pad_iopad/PACKAGEPIN:out       IO_PAD                  2292   5239               RISE  1       
FT_RD                                top                     0      5239               RISE  1       

6.5.4::Path details for port: SCK       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCK
Clock Port         : spi0.spi_clk_76_LC_14_14_3/lcout
Clock Reference    : top|\spi0/spi_clk:R
Clock to Out Delay : 8540


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              8540
---------------------------- ------
Clock To Out Delay             8540

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000  0      0                  RISE  46      
I__2243/I                         Odrv4                      0      0                  RISE  1       
I__2243/O                         Odrv4                      351    351                RISE  1       
I__2249/I                         Span4Mux_v                 0      351                RISE  1       
I__2249/O                         Span4Mux_v                 351    701                RISE  1       
I__2261/I                         LocalMux                   0      701                RISE  1       
I__2261/O                         LocalMux                   330    1031               RISE  1       
I__2275/I                         InMux                      0      1031               RISE  1       
I__2275/O                         InMux                      259    1290               RISE  1       
spi0.i2_3_lut_LC_16_18_6/in1      LogicCell40_SEQ_MODE_0000  0      1290               RISE  1       
spi0.i2_3_lut_LC_16_18_6/lcout    LogicCell40_SEQ_MODE_0000  400    1690               RISE  2       
I__1743/I                         Odrv12                     0      1690               RISE  1       
I__1743/O                         Odrv12                     491    2181               RISE  1       
I__1744/I                         Span12Mux_h                0      2181               RISE  1       
I__1744/O                         Span12Mux_h                491    2672               RISE  1       
I__1746/I                         Sp12to4                    0      2672               RISE  1       
I__1746/O                         Sp12to4                    428    3100               RISE  1       
I__1748/I                         Span4Mux_h                 0      3100               RISE  1       
I__1748/O                         Span4Mux_h                 302    3402               RISE  1       
I__1750/I                         Span4Mux_s2_v              0      3402               RISE  1       
I__1750/O                         Span4Mux_s2_v              252    3654               RISE  1       
I__1752/I                         LocalMux                   0      3654               RISE  1       
I__1752/O                         LocalMux                   330    3984               RISE  1       
I__1754/I                         IoInMux                    0      3984               RISE  1       
I__1754/O                         IoInMux                    259    4243               RISE  1       
SCK_pad_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      4243               RISE  1       
SCK_pad_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2006   6249               RISE  1       
SCK_pad_iopad/DIN                 IO_PAD                     0      6249               RISE  1       
SCK_pad_iopad/PACKAGEPIN:out      IO_PAD                     2292   8540               RISE  1       
SCK                               top                        0      8540               RISE  1       

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SCK
Clock Port         : spi0.spi_clk_76_LC_14_14_3/lcout
Clock Reference    : top|\spi0/spi_clk:F
Clock to Out Delay : 8862


Launch Clock Path Delay           0
+ Clock To Q Delay                0
+ Data Path Delay              8862
---------------------------- ------
Clock To Out Delay             8862

Launch Clock Path
pin name  model name  delay  cummulative delay  edge  Fanout  
--------  ----------  -----  -----------------  ----  ------  

Data Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000  0      0                  FALL  46      
I__2243/I                         Odrv4                      0      0                  FALL  1       
I__2243/O                         Odrv4                      372    372                FALL  1       
I__2249/I                         Span4Mux_v                 0      372                FALL  1       
I__2249/O                         Span4Mux_v                 372    743                FALL  1       
I__2261/I                         LocalMux                   0      743                FALL  1       
I__2261/O                         LocalMux                   309    1052               FALL  1       
I__2275/I                         InMux                      0      1052               FALL  1       
I__2275/O                         InMux                      217    1269               FALL  1       
spi0.i2_3_lut_LC_16_18_6/in1      LogicCell40_SEQ_MODE_0000  0      1269               FALL  1       
spi0.i2_3_lut_LC_16_18_6/lcout    LogicCell40_SEQ_MODE_0000  379    1648               FALL  2       
I__1743/I                         Odrv12                     0      1648               FALL  1       
I__1743/O                         Odrv12                     540    2188               FALL  1       
I__1744/I                         Span12Mux_h                0      2188               FALL  1       
I__1744/O                         Span12Mux_h                540    2728               FALL  1       
I__1746/I                         Sp12to4                    0      2728               FALL  1       
I__1746/O                         Sp12to4                    449    3177               FALL  1       
I__1748/I                         Span4Mux_h                 0      3177               FALL  1       
I__1748/O                         Span4Mux_h                 316    3493               FALL  1       
I__1750/I                         Span4Mux_s2_v              0      3493               FALL  1       
I__1750/O                         Span4Mux_s2_v              252    3745               FALL  1       
I__1752/I                         LocalMux                   0      3745               FALL  1       
I__1752/O                         LocalMux                   309    4054               FALL  1       
I__1754/I                         IoInMux                    0      4054               FALL  1       
I__1754/O                         IoInMux                    217    4271               FALL  1       
SCK_pad_preio/DOUT0               PRE_IO_PIN_TYPE_011001     0      4271               FALL  1       
SCK_pad_preio/PADOUT              PRE_IO_PIN_TYPE_011001     2237   6508               FALL  1       
SCK_pad_iopad/DIN                 IO_PAD                     0      6508               FALL  1       
SCK_pad_iopad/PACKAGEPIN:out      IO_PAD                     2353   8862               FALL  1       
SCK                               top                        0      8862               FALL  1       

6.5.5::Path details for port: SDAT      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SDAT
Clock Port         : spi0.spi_clk_76_LC_14_14_3/lcout
Clock Reference    : top|\spi0/spi_clk:F
Clock to Out Delay : 7832


Launch Clock Path Delay        1283
+ Clock To Q Delay              540
+ Data Path Delay              6009
---------------------------- ------
Clock To Out Delay             7832

Launch Clock Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000  0      0                  FALL  46      
I__2243/I                             Odrv4                      0      0                  FALL  1       
I__2243/O                             Odrv4                      372    372                FALL  1       
I__2250/I                             Span4Mux_v                 0      372                FALL  1       
I__2250/O                             Span4Mux_v                 372    743                FALL  1       
I__2262/I                             LocalMux                   0      743                FALL  1       
I__2262/O                             LocalMux                   309    1052               FALL  1       
I__2276/I                             ClkMux                     0      1052               FALL  1       
I__2276/O                             ClkMux                     231    1283               FALL  1       
INVspi0.tx_shift_reg_i15C/I           INV                        0      1283               FALL  1       
INVspi0.tx_shift_reg_i15C/O           INV                        0      1283               RISE  1       
spi0.tx_shift_reg_i15_LC_12_16_0/clk  LogicCell40_SEQ_MODE_1001  0      1283               RISE  1       

Data Path
pin name                                model name                 delay  cummulative delay  edge  Fanout  
--------------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.tx_shift_reg_i15_LC_12_16_0/lcout  LogicCell40_SEQ_MODE_1001  540    1823               RISE  1       
I__779/I                                Odrv12                     0      1823               RISE  1       
I__779/O                                Odrv12                     491    2314               RISE  1       
I__780/I                                Span12Mux_h                0      2314               RISE  1       
I__780/O                                Span12Mux_h                491    2805               RISE  1       
I__781/I                                Span12Mux_s2_v             0      2805               RISE  1       
I__781/O                                Span12Mux_s2_v             140    2946               RISE  1       
I__782/I                                LocalMux                   0      2946               RISE  1       
I__782/O                                LocalMux                   330    3275               RISE  1       
I__783/I                                IoInMux                    0      3275               RISE  1       
I__783/O                                IoInMux                    259    3535               RISE  1       
SDAT_pad_preio/DOUT0                    PRE_IO_PIN_TYPE_011001     0      3535               RISE  1       
SDAT_pad_preio/PADOUT                   PRE_IO_PIN_TYPE_011001     2006   5541               RISE  1       
SDAT_pad_iopad/DIN                      IO_PAD                     0      5541               RISE  1       
SDAT_pad_iopad/PACKAGEPIN:out           IO_PAD                     2292   7832               RISE  1       
SDAT                                    top                        0      7832               RISE  1       

6.5.6::Path details for port: SEN       
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : SEN
Clock Port         : spi0.spi_clk_76_LC_14_14_3/lcout
Clock Reference    : top|\spi0/spi_clk:R
Clock to Out Delay : 8674


Launch Clock Path Delay        1908
+ Clock To Q Delay              540
+ Data Path Delay              6226
---------------------------- ------
Clock To Out Delay             8674

Launch Clock Path
pin name                          model name                 delay  cummulative delay  edge  Fanout  
--------------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000  0      0                  RISE  46      
I__2241/I                         Odrv12                     0      0                  RISE  1       
I__2241/O                         Odrv12                     491    491                RISE  1       
I__2247/I                         Sp12to4                    0      491                RISE  1       
I__2247/O                         Sp12to4                    428    919                RISE  1       
I__2255/I                         Span4Mux_v                 0      919                RISE  1       
I__2255/O                         Span4Mux_v                 351    1269               RISE  1       
I__2269/I                         LocalMux                   0      1269               RISE  1       
I__2269/O                         LocalMux                   330    1599               RISE  1       
I__2284/I                         ClkMux                     0      1599               RISE  1       
I__2284/O                         ClkMux                     309    1908               RISE  1       
spi0.CS_81_LC_15_18_6/clk         LogicCell40_SEQ_MODE_1011  0      1908               RISE  1       

Data Path
pin name                      model name                 delay  cummulative delay  edge  Fanout  
----------------------------  -------------------------  -----  -----------------  ----  ------  
spi0.CS_81_LC_15_18_6/lcout   LogicCell40_SEQ_MODE_1011  540    2448               RISE  2       
I__1758/I                     Odrv12                     0      2448               RISE  1       
I__1758/O                     Odrv12                     491    2939               RISE  1       
I__1760/I                     Span12Mux_h                0      2939               RISE  1       
I__1760/O                     Span12Mux_h                491    3430               RISE  1       
I__1761/I                     Span12Mux_s8_v             0      3430               RISE  1       
I__1761/O                     Span12Mux_s8_v             358    3787               RISE  1       
I__1762/I                     LocalMux                   0      3787               RISE  1       
I__1762/O                     LocalMux                   330    4117               RISE  1       
I__1763/I                     IoInMux                    0      4117               RISE  1       
I__1763/O                     IoInMux                    259    4376               RISE  1       
SEN_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      4376               RISE  1       
SEN_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   6382               RISE  1       
SEN_pad_iopad/DIN             IO_PAD                     0      6382               RISE  1       
SEN_pad_iopad/PACKAGEPIN:out  IO_PAD                     2292   8674               RISE  1       
SEN                           top                        0      8674               RISE  1       

6.6::Min PI to PO Path Details          
--------------------------------------------------

6.6.1::Path details for port: DEBUG_5   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DEBUG_5
Input Port       : SOUT
Pad to Pad Delay : 8660

Pad to Pad Path
pin name                           model name              delay  cummulative delay  edge  Fanout  
---------------------------------  ----------------------  -----  -----------------  ----  ------  
SOUT                               top                     0      0                  FALL  1       
DEBUG_5_c_pad_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  FALL  1       
DEBUG_5_c_pad_iopad/DOUT           IO_PAD                  540    540                FALL  1       
DEBUG_5_c_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      540                FALL  1       
DEBUG_5_c_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001  617    1157               RISE  1       
I__1232/I                          Odrv12                  0      1157               RISE  1       
I__1232/O                          Odrv12                  491    1648               RISE  1       
I__1234/I                          Span12Mux_v             0      1648               RISE  1       
I__1234/O                          Span12Mux_v             491    2139               RISE  1       
I__1236/I                          Span12Mux_v             0      2139               RISE  1       
I__1236/O                          Span12Mux_v             491    2630               RISE  1       
I__1238/I                          Span12Mux_h             0      2630               RISE  1       
I__1238/O                          Span12Mux_h             491    3121               RISE  1       
I__1240/I                          Span12Mux_h             0      3121               RISE  1       
I__1240/O                          Span12Mux_h             491    3612               RISE  1       
I__1241/I                          Span12Mux_s2_h          0      3612               RISE  1       
I__1241/O                          Span12Mux_s2_h          161    3773               RISE  1       
I__1242/I                          LocalMux                0      3773               RISE  1       
I__1242/O                          LocalMux                330    4103               RISE  1       
I__1243/I                          IoInMux                 0      4103               RISE  1       
I__1243/O                          IoInMux                 259    4362               RISE  1       
DEBUG_5_pad_preio/DOUT0            PRE_IO_PIN_TYPE_011001  0      4362               RISE  1       
DEBUG_5_pad_preio/PADOUT           PRE_IO_PIN_TYPE_011001  2006   6368               RISE  1       
DEBUG_5_pad_iopad/DIN              IO_PAD                  0      6368               RISE  1       
DEBUG_5_pad_iopad/PACKAGEPIN:out   IO_PAD                  2292   8660               RISE  1       
DEBUG_5                            top                     0      8660               RISE  1       

6.6.2::Path details for port: DEBUG_8   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DEBUG_8
Input Port       : FIFO_D0
Pad to Pad Delay : 6198

Pad to Pad Path
pin name                           model name              delay  cummulative delay  edge  Fanout  
---------------------------------  ----------------------  -----  -----------------  ----  ------  
FIFO_D0                            top                     0      0                  FALL  1       
DEBUG_8_c_pad_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  FALL  1       
DEBUG_8_c_pad_iopad/DOUT           IO_PAD                  540    540                FALL  1       
DEBUG_8_c_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      540                FALL  1       
DEBUG_8_c_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001  463    1003               FALL  1       
I__447/I                           Odrv4                   0      1003               FALL  1       
I__447/O                           Odrv4                   372    1375               FALL  1       
I__448/I                           LocalMux                0      1375               FALL  1       
I__448/O                           LocalMux                309    1683               FALL  1       
I__449/I                           IoInMux                 0      1683               FALL  1       
I__449/O                           IoInMux                 217    1901               FALL  1       
DEBUG_8_pad_preio/DOUT0            PRE_IO_PIN_TYPE_011001  0      1901               FALL  1       
DEBUG_8_pad_preio/PADOUT           PRE_IO_PIN_TYPE_011001  2006   3906               RISE  1       
DEBUG_8_pad_iopad/DIN              IO_PAD                  0      3906               RISE  1       
DEBUG_8_pad_iopad/PACKAGEPIN:out   IO_PAD                  2292   6198               RISE  1       
DEBUG_8                            top                     0      6198               RISE  1       

6.6.3::Path details for port: DEBUG_9   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : DEBUG_9
Input Port       : FR_RXF
Pad to Pad Delay : 9179

Pad to Pad Path
pin name                           model name              delay  cummulative delay  edge  Fanout  
---------------------------------  ----------------------  -----  -----------------  ----  ------  
FR_RXF                             top                     0      0                  FALL  1       
DEBUG_9_c_pad_iopad/PACKAGEPIN:in  IO_PAD                  0      0                  FALL  1       
DEBUG_9_c_pad_iopad/DOUT           IO_PAD                  540    540                FALL  1       
DEBUG_9_c_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001  0      540                FALL  1       
DEBUG_9_c_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001  617    1157               RISE  1       
I__480/I                           Odrv12                  0      1157               RISE  1       
I__480/O                           Odrv12                  491    1648               RISE  1       
I__482/I                           Span12Mux_v             0      1648               RISE  1       
I__482/O                           Span12Mux_v             491    2139               RISE  1       
I__484/I                           Span12Mux_v             0      2139               RISE  1       
I__484/O                           Span12Mux_v             491    2630               RISE  1       
I__486/I                           Span12Mux_h             0      2630               RISE  1       
I__486/O                           Span12Mux_h             491    3121               RISE  1       
I__488/I                           Span12Mux_h             0      3121               RISE  1       
I__488/O                           Span12Mux_h             491    3612               RISE  1       
I__489/I                           Sp12to4                 0      3612               RISE  1       
I__489/O                           Sp12to4                 428    4040               RISE  1       
I__490/I                           Span4Mux_s2_v           0      4040               RISE  1       
I__490/O                           Span4Mux_s2_v           252    4292               RISE  1       
I__491/I                           LocalMux                0      4292               RISE  1       
I__491/O                           LocalMux                330    4622               RISE  1       
I__492/I                           IoInMux                 0      4622               RISE  1       
I__492/O                           IoInMux                 259    4881               RISE  1       
DEBUG_9_pad_preio/DOUT0            PRE_IO_PIN_TYPE_011001  0      4881               RISE  1       
DEBUG_9_pad_preio/PADOUT           PRE_IO_PIN_TYPE_011001  2006   6887               RISE  1       
DEBUG_9_pad_iopad/DIN              IO_PAD                  0      6887               RISE  1       
DEBUG_9_pad_iopad/PACKAGEPIN:out   IO_PAD                  2292   9179               RISE  1       
DEBUG_9                            top                     0      9179               RISE  1       

6.6.4::Path details for port: SLM_CLK   
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Output Port      : SLM_CLK
Input Port       : ICE_SYSCLK
Pad to Pad Delay : 17840

Pad to Pad Path
pin name                                            model name                          delay  cummulative delay  edge  Fanout  
--------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
ICE_SYSCLK                                          top                                 0      0                  FALL  1       
ICE_SYSCLK_pad_iopad/PACKAGEPIN:in                  IO_PAD                              0      0                  FALL  1       
ICE_SYSCLK_pad_iopad/DOUT                           IO_PAD                              540    540                FALL  1       
ICE_SYSCLK_pad_preio/PADIN                          PRE_IO_PIN_TYPE_000001              0      540                FALL  1       
ICE_SYSCLK_pad_preio/DIN0                           PRE_IO_PIN_TYPE_000001              463    1003               FALL  1       
I__450/I                                            Odrv12                              0      1003               FALL  1       
I__450/O                                            Odrv12                              540    1543               FALL  1       
I__451/I                                            Span12Mux_v                         0      1543               FALL  1       
I__451/O                                            Span12Mux_v                         540    2083               FALL  1       
I__452/I                                            Span12Mux_h                         0      2083               FALL  1       
I__452/O                                            Span12Mux_h                         540    2623               FALL  1       
I__453/I                                            Sp12to4                             0      2623               FALL  1       
I__453/O                                            Sp12to4                             449    3072               FALL  1       
I__454/I                                            Span4Mux_s3_v                       0      3072               FALL  1       
I__454/O                                            Span4Mux_s3_v                       337    3409               FALL  1       
I__455/I                                            LocalMux                            0      3409               FALL  1       
I__455/O                                            LocalMux                            309    3717               FALL  1       
I__456/I                                            IoInMux                             0      3717               FALL  1       
I__456/O                                            IoInMux                             217    3935               FALL  1       
clock_inst.pll_config/REFERENCECLK                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      3935               FALL  1       
clock_inst.pll_config/PLLOUTGLOBAL                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2847   6782               FALL  1       
I__463/I                                            GlobalMux                           0      6782               FALL  1       
I__463/O                                            GlobalMux                           77     6859               FALL  1       
I__464/I                                            Glb2LocalMux                        0      6859               FALL  1       
I__464/O                                            Glb2LocalMux                        358    7217               FALL  1       
I__465/I                                            LocalMux                            0      7217               FALL  1       
I__465/O                                            LocalMux                            309    7525               FALL  1       
I__466/I                                            InMux                               0      7525               FALL  1       
I__466/O                                            InMux                               217    7743               FALL  1       
GB_BUFFER_pll_clk_unbuf_THRU_LUT4_0_LC_9_7_6/in0    LogicCell40_SEQ_MODE_0000           0      7743               FALL  1       
GB_BUFFER_pll_clk_unbuf_THRU_LUT4_0_LC_9_7_6/lcout  LogicCell40_SEQ_MODE_0000           386    8129               FALL  1       
I__457/I                                            Odrv12                              0      8129               FALL  1       
I__457/O                                            Odrv12                              540    8669               FALL  1       
I__458/I                                            Span12Mux_h                         0      8669               FALL  1       
I__458/O                                            Span12Mux_h                         540    9209               FALL  1       
I__459/I                                            Sp12to4                             0      9209               FALL  1       
I__459/O                                            Sp12to4                             449    9657               FALL  1       
I__460/I                                            IoSpan4Mux                          0      9657               FALL  1       
I__460/O                                            IoSpan4Mux                          323    9980               FALL  1       
I__461/I                                            LocalMux                            0      9980               FALL  1       
I__461/O                                            LocalMux                            309    10289              FALL  1       
I__462/I                                            IoInMux                             0      10289              FALL  1       
I__462/O                                            IoInMux                             217    10506              FALL  1       
clk_gb/USERSIGNALTOGLOBALBUFFER                     ICE_GB                              0      10506              FALL  1       
clk_gb/GLOBALBUFFEROUTPUT                           ICE_GB                              561    11067              FALL  175     
I__2826/I                                           gio2CtrlBuf                         0      11067              FALL  1       
I__2826/O                                           gio2CtrlBuf                         0      11067              FALL  1       
I__2827/I                                           GlobalMux                           0      11067              FALL  1       
I__2827/O                                           GlobalMux                           77     11144              FALL  1       
I__2886/I                                           Glb2LocalMux                        0      11144              FALL  1       
I__2886/O                                           Glb2LocalMux                        358    11502              FALL  1       
I__2893/I                                           LocalMux                            0      11502              FALL  1       
I__2893/O                                           LocalMux                            309    11811              FALL  1       
I__2894/I                                           InMux                               0      11811              FALL  1       
I__2894/O                                           InMux                               217    12028              FALL  1       
GB_BUFFER_SLM_CLK_c_THRU_LUT4_0_LC_24_12_6/in0      LogicCell40_SEQ_MODE_0000           0      12028              FALL  1       
GB_BUFFER_SLM_CLK_c_THRU_LUT4_0_LC_24_12_6/lcout    LogicCell40_SEQ_MODE_0000           386    12414              FALL  1       
I__2822/I                                           Odrv4                               0      12414              FALL  1       
I__2822/O                                           Odrv4                               372    12785              FALL  1       
I__2823/I                                           Span4Mux_s3_h                       0      12785              FALL  1       
I__2823/O                                           Span4Mux_s3_h                       231    13017              FALL  1       
I__2824/I                                           LocalMux                            0      13017              FALL  1       
I__2824/O                                           LocalMux                            309    13326              FALL  1       
I__2825/I                                           IoInMux                             0      13326              FALL  1       
I__2825/O                                           IoInMux                             217    13543              FALL  1       
SLM_CLK_pad_preio/DOUT0                             PRE_IO_PIN_TYPE_011001              0      13543              FALL  1       
SLM_CLK_pad_preio/PADOUT                            PRE_IO_PIN_TYPE_011001              2006   15549              RISE  1       
SLM_CLK_pad_iopad/DIN                               IO_PAD                              0      15549              RISE  1       
SLM_CLK_pad_iopad/PACKAGEPIN:out                    IO_PAD                              2292   17840              RISE  1       
SLM_CLK                                             top                                 0      17840              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.tx_shift_reg_i15_LC_12_16_0/sr
Capture Clock    : spi0.tx_shift_reg_i15_LC_12_16_0/clk
Setup Constraint : 500000p
Path slack       : 495897p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -203
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501080

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2735
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5183
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout     LogicCell40_SEQ_MODE_1010    540              2448  495897  RISE      13
I__1833/I                              LocalMux                       0              2448  495897  RISE       1
I__1833/O                              LocalMux                     330              2777  495897  RISE       1
I__1841/I                              InMux                          0              2777  495897  RISE       1
I__1841/O                              InMux                        259              3037  495897  RISE       1
spi0.i19_3_lut_LC_14_15_0/in0          LogicCell40_SEQ_MODE_0000      0              3037  495897  RISE       1
spi0.i19_3_lut_LC_14_15_0/lcout        LogicCell40_SEQ_MODE_0000    449              3486  495897  RISE      23
I__2291/I                              LocalMux                       0              3486  495897  RISE       1
I__2291/O                              LocalMux                     330              3815  495897  RISE       1
I__2296/I                              InMux                          0              3815  495897  RISE       1
I__2296/O                              InMux                        259              4075  495897  RISE       1
spi0.i1_2_lut_adj_16_LC_13_16_4/in3    LogicCell40_SEQ_MODE_0000      0              4075  495897  RISE       1
spi0.i1_2_lut_adj_16_LC_13_16_4/lcout  LogicCell40_SEQ_MODE_0000    316              4390  495897  RISE       1
I__1035/I                              LocalMux                       0              4390  495897  RISE       1
I__1035/O                              LocalMux                     330              4720  495897  RISE       1
I__1036/I                              SRMux                          0              4720  495897  RISE       1
I__1036/O                              SRMux                        463              5183  495897  RISE       1
spi0.tx_shift_reg_i15_LC_12_16_0/sr    LogicCell40_SEQ_MODE_1001      0              5183  495897  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2243/I                             Odrv4                          0                 0  FALL       1
I__2243/O                             Odrv4                        372               372  FALL       1
I__2250/I                             Span4Mux_v                     0               372  FALL       1
I__2250/O                             Span4Mux_v                   372               743  FALL       1
I__2262/I                             LocalMux                       0               743  FALL       1
I__2262/O                             LocalMux                     309              1052  FALL       1
I__2276/I                             ClkMux                         0              1052  FALL       1
I__2276/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i15C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i15C/O           INV                            0              1283  RISE       1
spi0.tx_shift_reg_i15_LC_12_16_0/clk  LogicCell40_SEQ_MODE_1001      0              1283  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.tx_shift_reg_i15_LC_12_16_0/in3
Capture Clock    : spi0.tx_shift_reg_i15_LC_12_16_0/clk
Setup Constraint : 500000p
Path slack       : 496585p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501010

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1977
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4425
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout           LogicCell40_SEQ_MODE_1010    540              2448  495897  RISE      13
I__1834/I                                    LocalMux                       0              2448  496584  RISE       1
I__1834/O                                    LocalMux                     330              2777  496584  RISE       1
I__1843/I                                    InMux                          0              2777  496584  RISE       1
I__1843/O                                    InMux                        259              3037  496584  RISE       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3037  496584  RISE       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/lcout  LogicCell40_SEQ_MODE_0000    449              3486  496584  RISE      14
I__1248/I                                    Odrv4                          0              3486  496584  RISE       1
I__1248/O                                    Odrv4                        351              3836  496584  RISE       1
I__1252/I                                    LocalMux                       0              3836  496584  RISE       1
I__1252/O                                    LocalMux                     330              4166  496584  RISE       1
I__1266/I                                    InMux                          0              4166  496584  RISE       1
I__1266/O                                    InMux                        259              4425  496584  RISE       1
spi0.tx_shift_reg_i15_LC_12_16_0/in3         LogicCell40_SEQ_MODE_1001      0              4425  496584  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2243/I                             Odrv4                          0                 0  FALL       1
I__2243/O                             Odrv4                        372               372  FALL       1
I__2250/I                             Span4Mux_v                     0               372  FALL       1
I__2250/O                             Span4Mux_v                   372               743  FALL       1
I__2262/I                             LocalMux                       0               743  FALL       1
I__2262/O                             LocalMux                     309              1052  FALL       1
I__2276/I                             ClkMux                         0              1052  FALL       1
I__2276/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i15C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i15C/O           INV                            0              1283  RISE       1
spi0.tx_shift_reg_i15_LC_12_16_0/clk  LogicCell40_SEQ_MODE_1001      0              1283  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.tx_shift_reg_i0_LC_15_14_0/sr
Capture Clock    : spi0.tx_shift_reg_i0_LC_15_14_0/clk
Setup Constraint : 500000p
Path slack       : 496599p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1080
- Setup Time                                           -203
--------------------------------------------------   ------ 
End-of-path required time (ps)                       500877

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1830
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4278
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448  495897  RISE      13
I__1833/I                           LocalMux                       0              2448  495897  RISE       1
I__1833/O                           LocalMux                     330              2777  495897  RISE       1
I__1842/I                           InMux                          0              2777  496598  RISE       1
I__1842/O                           InMux                        259              3037  496598  RISE       1
spi0.i1_1_lut_LC_14_15_4/in0        LogicCell40_SEQ_MODE_0000      0              3037  496598  RISE       1
spi0.i1_1_lut_LC_14_15_4/lcout      LogicCell40_SEQ_MODE_0000    449              3486  496598  RISE       1
I__1421/I                           LocalMux                       0              3486  496598  RISE       1
I__1421/O                           LocalMux                     330              3815  496598  RISE       1
I__1422/I                           SRMux                          0              3815  496598  RISE       1
I__1422/O                           SRMux                        463              4278  496598  RISE       1
spi0.tx_shift_reg_i0_LC_15_14_0/sr  LogicCell40_SEQ_MODE_1000      0              4278  496598  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2241/I                            Odrv12                         0                 0  FALL       1
I__2241/O                            Odrv12                       540               540  FALL       1
I__2246/I                            LocalMux                       0               540  FALL       1
I__2246/O                            LocalMux                     309               849  FALL       1
I__2253/I                            ClkMux                         0               849  FALL       1
I__2253/O                            ClkMux                       231              1080  FALL       1
INVspi0.tx_shift_reg_i0C/I           INV                            0              1080  FALL       1
INVspi0.tx_shift_reg_i0C/O           INV                            0              1080  RISE       1
spi0.tx_shift_reg_i0_LC_15_14_0/clk  LogicCell40_SEQ_MODE_1000      0              1080  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.tx_shift_reg_i11_LC_13_16_6/in0
Capture Clock    : spi0.tx_shift_reg_i11_LC_13_16_6/clk
Setup Constraint : 500000p
Path slack       : 496739p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -470
--------------------------------------------------   ------ 
End-of-path required time (ps)                       500814

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout           LogicCell40_SEQ_MODE_1010    540              2448  495897  RISE      13
I__1834/I                                    LocalMux                       0              2448  496584  RISE       1
I__1834/O                                    LocalMux                     330              2777  496584  RISE       1
I__1843/I                                    InMux                          0              2777  496584  RISE       1
I__1843/O                                    InMux                        259              3037  496584  RISE       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3037  496584  RISE       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/lcout  LogicCell40_SEQ_MODE_0000    449              3486  496584  RISE      14
I__1250/I                                    LocalMux                       0              3486  496739  RISE       1
I__1250/O                                    LocalMux                     330              3815  496739  RISE       1
I__1260/I                                    InMux                          0              3815  496739  RISE       1
I__1260/O                                    InMux                        259              4075  496739  RISE       1
spi0.tx_shift_reg_i11_LC_13_16_6/in0         LogicCell40_SEQ_MODE_1000      0              4075  496739  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                             Odrv4                          0                 0  FALL       1
I__2242/O                             Odrv4                        372               372  FALL       1
I__2248/I                             Span4Mux_v                     0               372  FALL       1
I__2248/O                             Span4Mux_v                   372               743  FALL       1
I__2257/I                             LocalMux                       0               743  FALL       1
I__2257/O                             LocalMux                     309              1052  FALL       1
I__2271/I                             ClkMux                         0              1052  FALL       1
I__2271/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1283  RISE       4
spi0.tx_shift_reg_i11_LC_13_16_6/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.tx_shift_reg_i4_LC_14_16_1/in0
Capture Clock    : spi0.tx_shift_reg_i4_LC_14_16_1/clk
Setup Constraint : 500000p
Path slack       : 496739p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -470
--------------------------------------------------   ------ 
End-of-path required time (ps)                       500814

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout   LogicCell40_SEQ_MODE_1010    540              2448  495897  RISE      13
I__1833/I                            LocalMux                       0              2448  495897  RISE       1
I__1833/O                            LocalMux                     330              2777  495897  RISE       1
I__1841/I                            InMux                          0              2777  495897  RISE       1
I__1841/O                            InMux                        259              3037  495897  RISE       1
spi0.i19_3_lut_LC_14_15_0/in0        LogicCell40_SEQ_MODE_0000      0              3037  495897  RISE       1
spi0.i19_3_lut_LC_14_15_0/lcout      LogicCell40_SEQ_MODE_0000    449              3486  495897  RISE      23
I__2293/I                            LocalMux                       0              3486  496739  RISE       1
I__2293/O                            LocalMux                     330              3815  496739  RISE       1
I__2304/I                            InMux                          0              3815  496739  RISE       1
I__2304/O                            InMux                        259              4075  496739  RISE       1
spi0.tx_shift_reg_i4_LC_14_16_1/in0  LogicCell40_SEQ_MODE_1000      0              4075  496739  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i4_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.tx_shift_reg_i10_LC_13_16_7/in0
Capture Clock    : spi0.tx_shift_reg_i10_LC_13_16_7/clk
Setup Constraint : 500000p
Path slack       : 496739p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -470
--------------------------------------------------   ------ 
End-of-path required time (ps)                       500814

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout    LogicCell40_SEQ_MODE_1010    540              2448  495897  RISE      13
I__1833/I                             LocalMux                       0              2448  495897  RISE       1
I__1833/O                             LocalMux                     330              2777  495897  RISE       1
I__1841/I                             InMux                          0              2777  495897  RISE       1
I__1841/O                             InMux                        259              3037  495897  RISE       1
spi0.i19_3_lut_LC_14_15_0/in0         LogicCell40_SEQ_MODE_0000      0              3037  495897  RISE       1
spi0.i19_3_lut_LC_14_15_0/lcout       LogicCell40_SEQ_MODE_0000    449              3486  495897  RISE      23
I__2291/I                             LocalMux                       0              3486  495897  RISE       1
I__2291/O                             LocalMux                     330              3815  495897  RISE       1
I__2297/I                             InMux                          0              3815  496739  RISE       1
I__2297/O                             InMux                        259              4075  496739  RISE       1
spi0.tx_shift_reg_i10_LC_13_16_7/in0  LogicCell40_SEQ_MODE_1000      0              4075  496739  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                             Odrv4                          0                 0  FALL       1
I__2242/O                             Odrv4                        372               372  FALL       1
I__2248/I                             Span4Mux_v                     0               372  FALL       1
I__2248/O                             Span4Mux_v                   372               743  FALL       1
I__2257/I                             LocalMux                       0               743  FALL       1
I__2257/O                             LocalMux                     309              1052  FALL       1
I__2271/I                             ClkMux                         0              1052  FALL       1
I__2271/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1283  RISE       4
spi0.tx_shift_reg_i10_LC_13_16_7/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.tx_shift_reg_i12_LC_13_16_1/in0
Capture Clock    : spi0.tx_shift_reg_i12_LC_13_16_1/clk
Setup Constraint : 500000p
Path slack       : 496739p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -470
--------------------------------------------------   ------ 
End-of-path required time (ps)                       500814

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout    LogicCell40_SEQ_MODE_1010    540              2448  495897  RISE      13
I__1833/I                             LocalMux                       0              2448  495897  RISE       1
I__1833/O                             LocalMux                     330              2777  495897  RISE       1
I__1841/I                             InMux                          0              2777  495897  RISE       1
I__1841/O                             InMux                        259              3037  495897  RISE       1
spi0.i19_3_lut_LC_14_15_0/in0         LogicCell40_SEQ_MODE_0000      0              3037  495897  RISE       1
spi0.i19_3_lut_LC_14_15_0/lcout       LogicCell40_SEQ_MODE_0000    449              3486  495897  RISE      23
I__2291/I                             LocalMux                       0              3486  495897  RISE       1
I__2291/O                             LocalMux                     330              3815  495897  RISE       1
I__2299/I                             InMux                          0              3815  496739  RISE       1
I__2299/O                             InMux                        259              4075  496739  RISE       1
spi0.tx_shift_reg_i12_LC_13_16_1/in0  LogicCell40_SEQ_MODE_1000      0              4075  496739  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                             Odrv4                          0                 0  FALL       1
I__2242/O                             Odrv4                        372               372  FALL       1
I__2248/I                             Span4Mux_v                     0               372  FALL       1
I__2248/O                             Span4Mux_v                   372               743  FALL       1
I__2257/I                             LocalMux                       0               743  FALL       1
I__2257/O                             LocalMux                     309              1052  FALL       1
I__2271/I                             ClkMux                         0              1052  FALL       1
I__2271/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1283  RISE       4
spi0.tx_shift_reg_i12_LC_13_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.tx_shift_reg_i3_LC_13_16_5/in0
Capture Clock    : spi0.tx_shift_reg_i3_LC_13_16_5/clk
Setup Constraint : 500000p
Path slack       : 496739p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -470
--------------------------------------------------   ------ 
End-of-path required time (ps)                       500814

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout   LogicCell40_SEQ_MODE_1010    540              2448  495897  RISE      13
I__1833/I                            LocalMux                       0              2448  495897  RISE       1
I__1833/O                            LocalMux                     330              2777  495897  RISE       1
I__1841/I                            InMux                          0              2777  495897  RISE       1
I__1841/O                            InMux                        259              3037  495897  RISE       1
spi0.i19_3_lut_LC_14_15_0/in0        LogicCell40_SEQ_MODE_0000      0              3037  495897  RISE       1
spi0.i19_3_lut_LC_14_15_0/lcout      LogicCell40_SEQ_MODE_0000    449              3486  495897  RISE      23
I__2291/I                            LocalMux                       0              3486  495897  RISE       1
I__2291/O                            LocalMux                     330              3815  495897  RISE       1
I__2300/I                            InMux                          0              3815  496739  RISE       1
I__2300/O                            InMux                        259              4075  496739  RISE       1
spi0.tx_shift_reg_i3_LC_13_16_5/in0  LogicCell40_SEQ_MODE_1000      0              4075  496739  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2257/I                            LocalMux                       0               743  FALL       1
I__2257/O                            LocalMux                     309              1052  FALL       1
I__2271/I                            ClkMux                         0              1052  FALL       1
I__2271/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i12C/I          INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i12C/O          INV                            0              1283  RISE       4
spi0.tx_shift_reg_i3_LC_13_16_5/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.tx_shift_reg_i8_LC_14_16_5/in0
Capture Clock    : spi0.tx_shift_reg_i8_LC_14_16_5/clk
Setup Constraint : 500000p
Path slack       : 496739p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -470
--------------------------------------------------   ------ 
End-of-path required time (ps)                       500814

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout   LogicCell40_SEQ_MODE_1010    540              2448  495897  RISE      13
I__1833/I                            LocalMux                       0              2448  495897  RISE       1
I__1833/O                            LocalMux                     330              2777  495897  RISE       1
I__1841/I                            InMux                          0              2777  495897  RISE       1
I__1841/O                            InMux                        259              3037  495897  RISE       1
spi0.i19_3_lut_LC_14_15_0/in0        LogicCell40_SEQ_MODE_0000      0              3037  495897  RISE       1
spi0.i19_3_lut_LC_14_15_0/lcout      LogicCell40_SEQ_MODE_0000    449              3486  495897  RISE      23
I__2293/I                            LocalMux                       0              3486  496739  RISE       1
I__2293/O                            LocalMux                     330              3815  496739  RISE       1
I__2308/I                            InMux                          0              3815  496739  RISE       1
I__2308/O                            InMux                        259              4075  496739  RISE       1
spi0.tx_shift_reg_i8_LC_14_16_5/in0  LogicCell40_SEQ_MODE_1000      0              4075  496739  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i8_LC_14_16_5/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.tx_shift_reg_i9_LC_14_16_7/in0
Capture Clock    : spi0.tx_shift_reg_i9_LC_14_16_7/clk
Setup Constraint : 500000p
Path slack       : 496739p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -470
--------------------------------------------------   ------ 
End-of-path required time (ps)                       500814

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout   LogicCell40_SEQ_MODE_1010    540              2448  495897  RISE      13
I__1833/I                            LocalMux                       0              2448  495897  RISE       1
I__1833/O                            LocalMux                     330              2777  495897  RISE       1
I__1841/I                            InMux                          0              2777  495897  RISE       1
I__1841/O                            InMux                        259              3037  495897  RISE       1
spi0.i19_3_lut_LC_14_15_0/in0        LogicCell40_SEQ_MODE_0000      0              3037  495897  RISE       1
spi0.i19_3_lut_LC_14_15_0/lcout      LogicCell40_SEQ_MODE_0000    449              3486  495897  RISE      23
I__2293/I                            LocalMux                       0              3486  496739  RISE       1
I__2293/O                            LocalMux                     330              3815  496739  RISE       1
I__2309/I                            InMux                          0              3815  496739  RISE       1
I__2309/O                            InMux                        259              4075  496739  RISE       1
spi0.tx_shift_reg_i9_LC_14_16_7/in0  LogicCell40_SEQ_MODE_1000      0              4075  496739  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i9_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.tx_shift_reg_i2_LC_14_16_2/in1
Capture Clock    : spi0.tx_shift_reg_i2_LC_14_16_2/clk
Setup Constraint : 500000p
Path slack       : 496809p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -400
--------------------------------------------------   ------ 
End-of-path required time (ps)                       500884

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout           LogicCell40_SEQ_MODE_1010    540              2448  495897  RISE      13
I__1834/I                                    LocalMux                       0              2448  496584  RISE       1
I__1834/O                                    LocalMux                     330              2777  496584  RISE       1
I__1843/I                                    InMux                          0              2777  496584  RISE       1
I__1843/O                                    InMux                        259              3037  496584  RISE       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3037  496584  RISE       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/lcout  LogicCell40_SEQ_MODE_0000    449              3486  496584  RISE      14
I__1249/I                                    LocalMux                       0              3486  496809  RISE       1
I__1249/O                                    LocalMux                     330              3815  496809  RISE       1
I__1253/I                                    InMux                          0              3815  496809  RISE       1
I__1253/O                                    InMux                        259              4075  496809  RISE       1
spi0.tx_shift_reg_i2_LC_14_16_2/in1          LogicCell40_SEQ_MODE_1000      0              4075  496809  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i2_LC_14_16_2/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.tx_shift_reg_i6_LC_14_16_0/in1
Capture Clock    : spi0.tx_shift_reg_i6_LC_14_16_0/clk
Setup Constraint : 500000p
Path slack       : 496809p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -400
--------------------------------------------------   ------ 
End-of-path required time (ps)                       500884

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout           LogicCell40_SEQ_MODE_1010    540              2448  495897  RISE      13
I__1834/I                                    LocalMux                       0              2448  496584  RISE       1
I__1834/O                                    LocalMux                     330              2777  496584  RISE       1
I__1843/I                                    InMux                          0              2777  496584  RISE       1
I__1843/O                                    InMux                        259              3037  496584  RISE       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3037  496584  RISE       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/lcout  LogicCell40_SEQ_MODE_0000    449              3486  496584  RISE      14
I__1249/I                                    LocalMux                       0              3486  496809  RISE       1
I__1249/O                                    LocalMux                     330              3815  496809  RISE       1
I__1255/I                                    InMux                          0              3815  496809  RISE       1
I__1255/O                                    InMux                        259              4075  496809  RISE       1
spi0.tx_shift_reg_i6_LC_14_16_0/in1          LogicCell40_SEQ_MODE_1000      0              4075  496809  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i6_LC_14_16_0/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.tx_shift_reg_i7_LC_14_16_6/in1
Capture Clock    : spi0.tx_shift_reg_i7_LC_14_16_6/clk
Setup Constraint : 500000p
Path slack       : 496809p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -400
--------------------------------------------------   ------ 
End-of-path required time (ps)                       500884

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout           LogicCell40_SEQ_MODE_1010    540              2448  495897  RISE      13
I__1834/I                                    LocalMux                       0              2448  496584  RISE       1
I__1834/O                                    LocalMux                     330              2777  496584  RISE       1
I__1843/I                                    InMux                          0              2777  496584  RISE       1
I__1843/O                                    InMux                        259              3037  496584  RISE       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3037  496584  RISE       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/lcout  LogicCell40_SEQ_MODE_0000    449              3486  496584  RISE      14
I__1249/I                                    LocalMux                       0              3486  496809  RISE       1
I__1249/O                                    LocalMux                     330              3815  496809  RISE       1
I__1256/I                                    InMux                          0              3815  496809  RISE       1
I__1256/O                                    InMux                        259              4075  496809  RISE       1
spi0.tx_shift_reg_i7_LC_14_16_6/in1          LogicCell40_SEQ_MODE_1000      0              4075  496809  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i7_LC_14_16_6/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.tx_shift_reg_i4_LC_14_16_1/in2
Capture Clock    : spi0.tx_shift_reg_i4_LC_14_16_1/clk
Setup Constraint : 500000p
Path slack       : 496837p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -372
--------------------------------------------------   ------ 
End-of-path required time (ps)                       500912

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout           LogicCell40_SEQ_MODE_1010    540              2448  495897  RISE      13
I__1834/I                                    LocalMux                       0              2448  496584  RISE       1
I__1834/O                                    LocalMux                     330              2777  496584  RISE       1
I__1843/I                                    InMux                          0              2777  496584  RISE       1
I__1843/O                                    InMux                        259              3037  496584  RISE       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3037  496584  RISE       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/lcout  LogicCell40_SEQ_MODE_0000    449              3486  496584  RISE      14
I__1249/I                                    LocalMux                       0              3486  496809  RISE       1
I__1249/O                                    LocalMux                     330              3815  496809  RISE       1
I__1254/I                                    InMux                          0              3815  496837  RISE       1
I__1254/O                                    InMux                        259              4075  496837  RISE       1
I__1267/I                                    CascadeMux                     0              4075  496837  RISE       1
I__1267/O                                    CascadeMux                     0              4075  496837  RISE       1
spi0.tx_shift_reg_i4_LC_14_16_1/in2          LogicCell40_SEQ_MODE_1000      0              4075  496837  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i4_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.tx_shift_reg_i8_LC_14_16_5/in2
Capture Clock    : spi0.tx_shift_reg_i8_LC_14_16_5/clk
Setup Constraint : 500000p
Path slack       : 496837p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -372
--------------------------------------------------   ------ 
End-of-path required time (ps)                       500912

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout           LogicCell40_SEQ_MODE_1010    540              2448  495897  RISE      13
I__1834/I                                    LocalMux                       0              2448  496584  RISE       1
I__1834/O                                    LocalMux                     330              2777  496584  RISE       1
I__1843/I                                    InMux                          0              2777  496584  RISE       1
I__1843/O                                    InMux                        259              3037  496584  RISE       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3037  496584  RISE       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/lcout  LogicCell40_SEQ_MODE_0000    449              3486  496584  RISE      14
I__1249/I                                    LocalMux                       0              3486  496809  RISE       1
I__1249/O                                    LocalMux                     330              3815  496809  RISE       1
I__1257/I                                    InMux                          0              3815  496837  RISE       1
I__1257/O                                    InMux                        259              4075  496837  RISE       1
I__1268/I                                    CascadeMux                     0              4075  496837  RISE       1
I__1268/O                                    CascadeMux                     0              4075  496837  RISE       1
spi0.tx_shift_reg_i8_LC_14_16_5/in2          LogicCell40_SEQ_MODE_1000      0              4075  496837  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i8_LC_14_16_5/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.tx_shift_reg_i9_LC_14_16_7/in2
Capture Clock    : spi0.tx_shift_reg_i9_LC_14_16_7/clk
Setup Constraint : 500000p
Path slack       : 496837p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -372
--------------------------------------------------   ------ 
End-of-path required time (ps)                       500912

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout           LogicCell40_SEQ_MODE_1010    540              2448  495897  RISE      13
I__1834/I                                    LocalMux                       0              2448  496584  RISE       1
I__1834/O                                    LocalMux                     330              2777  496584  RISE       1
I__1843/I                                    InMux                          0              2777  496584  RISE       1
I__1843/O                                    InMux                        259              3037  496584  RISE       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3037  496584  RISE       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/lcout  LogicCell40_SEQ_MODE_0000    449              3486  496584  RISE      14
I__1249/I                                    LocalMux                       0              3486  496809  RISE       1
I__1249/O                                    LocalMux                     330              3815  496809  RISE       1
I__1258/I                                    InMux                          0              3815  496837  RISE       1
I__1258/O                                    InMux                        259              4075  496837  RISE       1
I__1269/I                                    CascadeMux                     0              4075  496837  RISE       1
I__1269/O                                    CascadeMux                     0              4075  496837  RISE       1
spi0.tx_shift_reg_i9_LC_14_16_7/in2          LogicCell40_SEQ_MODE_1000      0              4075  496837  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i9_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.tx_shift_reg_i10_LC_13_16_7/in3
Capture Clock    : spi0.tx_shift_reg_i10_LC_13_16_7/clk
Setup Constraint : 500000p
Path slack       : 496935p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501010

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout           LogicCell40_SEQ_MODE_1010    540              2448  495897  RISE      13
I__1834/I                                    LocalMux                       0              2448  496584  RISE       1
I__1834/O                                    LocalMux                     330              2777  496584  RISE       1
I__1843/I                                    InMux                          0              2777  496584  RISE       1
I__1843/O                                    InMux                        259              3037  496584  RISE       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3037  496584  RISE       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/lcout  LogicCell40_SEQ_MODE_0000    449              3486  496584  RISE      14
I__1250/I                                    LocalMux                       0              3486  496739  RISE       1
I__1250/O                                    LocalMux                     330              3815  496739  RISE       1
I__1259/I                                    InMux                          0              3815  496935  RISE       1
I__1259/O                                    InMux                        259              4075  496935  RISE       1
spi0.tx_shift_reg_i10_LC_13_16_7/in3         LogicCell40_SEQ_MODE_1000      0              4075  496935  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                             Odrv4                          0                 0  FALL       1
I__2242/O                             Odrv4                        372               372  FALL       1
I__2248/I                             Span4Mux_v                     0               372  FALL       1
I__2248/O                             Span4Mux_v                   372               743  FALL       1
I__2257/I                             LocalMux                       0               743  FALL       1
I__2257/O                             LocalMux                     309              1052  FALL       1
I__2271/I                             ClkMux                         0              1052  FALL       1
I__2271/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1283  RISE       4
spi0.tx_shift_reg_i10_LC_13_16_7/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.tx_shift_reg_i12_LC_13_16_1/in3
Capture Clock    : spi0.tx_shift_reg_i12_LC_13_16_1/clk
Setup Constraint : 500000p
Path slack       : 496935p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501010

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout           LogicCell40_SEQ_MODE_1010    540              2448  495897  RISE      13
I__1834/I                                    LocalMux                       0              2448  496584  RISE       1
I__1834/O                                    LocalMux                     330              2777  496584  RISE       1
I__1843/I                                    InMux                          0              2777  496584  RISE       1
I__1843/O                                    InMux                        259              3037  496584  RISE       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3037  496584  RISE       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/lcout  LogicCell40_SEQ_MODE_0000    449              3486  496584  RISE      14
I__1250/I                                    LocalMux                       0              3486  496739  RISE       1
I__1250/O                                    LocalMux                     330              3815  496739  RISE       1
I__1261/I                                    InMux                          0              3815  496935  RISE       1
I__1261/O                                    InMux                        259              4075  496935  RISE       1
spi0.tx_shift_reg_i12_LC_13_16_1/in3         LogicCell40_SEQ_MODE_1000      0              4075  496935  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                             Odrv4                          0                 0  FALL       1
I__2242/O                             Odrv4                        372               372  FALL       1
I__2248/I                             Span4Mux_v                     0               372  FALL       1
I__2248/O                             Span4Mux_v                   372               743  FALL       1
I__2257/I                             LocalMux                       0               743  FALL       1
I__2257/O                             LocalMux                     309              1052  FALL       1
I__2271/I                             ClkMux                         0              1052  FALL       1
I__2271/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1283  RISE       4
spi0.tx_shift_reg_i12_LC_13_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.tx_shift_reg_i3_LC_13_16_5/in3
Capture Clock    : spi0.tx_shift_reg_i3_LC_13_16_5/clk
Setup Constraint : 500000p
Path slack       : 496935p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501010

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout           LogicCell40_SEQ_MODE_1010    540              2448  495897  RISE      13
I__1834/I                                    LocalMux                       0              2448  496584  RISE       1
I__1834/O                                    LocalMux                     330              2777  496584  RISE       1
I__1843/I                                    InMux                          0              2777  496584  RISE       1
I__1843/O                                    InMux                        259              3037  496584  RISE       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3037  496584  RISE       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/lcout  LogicCell40_SEQ_MODE_0000    449              3486  496584  RISE      14
I__1250/I                                    LocalMux                       0              3486  496739  RISE       1
I__1250/O                                    LocalMux                     330              3815  496739  RISE       1
I__1262/I                                    InMux                          0              3815  496935  RISE       1
I__1262/O                                    InMux                        259              4075  496935  RISE       1
spi0.tx_shift_reg_i3_LC_13_16_5/in3          LogicCell40_SEQ_MODE_1000      0              4075  496935  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2257/I                            LocalMux                       0               743  FALL       1
I__2257/O                            LocalMux                     309              1052  FALL       1
I__2271/I                            ClkMux                         0              1052  FALL       1
I__2271/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i12C/I          INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i12C/O          INV                            0              1283  RISE       4
spi0.tx_shift_reg_i3_LC_13_16_5/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.tx_shift_reg_i11_LC_13_16_6/in3
Capture Clock    : spi0.tx_shift_reg_i11_LC_13_16_6/clk
Setup Constraint : 500000p
Path slack       : 496935p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501010

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout    LogicCell40_SEQ_MODE_1010    540              2448  495897  RISE      13
I__1833/I                             LocalMux                       0              2448  495897  RISE       1
I__1833/O                             LocalMux                     330              2777  495897  RISE       1
I__1841/I                             InMux                          0              2777  495897  RISE       1
I__1841/O                             InMux                        259              3037  495897  RISE       1
spi0.i19_3_lut_LC_14_15_0/in0         LogicCell40_SEQ_MODE_0000      0              3037  495897  RISE       1
spi0.i19_3_lut_LC_14_15_0/lcout       LogicCell40_SEQ_MODE_0000    449              3486  495897  RISE      23
I__2291/I                             LocalMux                       0              3486  495897  RISE       1
I__2291/O                             LocalMux                     330              3815  495897  RISE       1
I__2298/I                             InMux                          0              3815  496935  RISE       1
I__2298/O                             InMux                        259              4075  496935  RISE       1
spi0.tx_shift_reg_i11_LC_13_16_6/in3  LogicCell40_SEQ_MODE_1000      0              4075  496935  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                             Odrv4                          0                 0  FALL       1
I__2242/O                             Odrv4                        372               372  FALL       1
I__2248/I                             Span4Mux_v                     0               372  FALL       1
I__2248/O                             Span4Mux_v                   372               743  FALL       1
I__2257/I                             LocalMux                       0               743  FALL       1
I__2257/O                             LocalMux                     309              1052  FALL       1
I__2271/I                             ClkMux                         0              1052  FALL       1
I__2271/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1283  RISE       4
spi0.tx_shift_reg_i11_LC_13_16_6/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.tx_shift_reg_i2_LC_14_16_2/in3
Capture Clock    : spi0.tx_shift_reg_i2_LC_14_16_2/clk
Setup Constraint : 500000p
Path slack       : 496935p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501010

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout   LogicCell40_SEQ_MODE_1010    540              2448  495897  RISE      13
I__1833/I                            LocalMux                       0              2448  495897  RISE       1
I__1833/O                            LocalMux                     330              2777  495897  RISE       1
I__1841/I                            InMux                          0              2777  495897  RISE       1
I__1841/O                            InMux                        259              3037  495897  RISE       1
spi0.i19_3_lut_LC_14_15_0/in0        LogicCell40_SEQ_MODE_0000      0              3037  495897  RISE       1
spi0.i19_3_lut_LC_14_15_0/lcout      LogicCell40_SEQ_MODE_0000    449              3486  495897  RISE      23
I__2293/I                            LocalMux                       0              3486  496739  RISE       1
I__2293/O                            LocalMux                     330              3815  496739  RISE       1
I__2303/I                            InMux                          0              3815  496935  RISE       1
I__2303/O                            InMux                        259              4075  496935  RISE       1
spi0.tx_shift_reg_i2_LC_14_16_2/in3  LogicCell40_SEQ_MODE_1000      0              4075  496935  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i2_LC_14_16_2/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.tx_shift_reg_i5_LC_14_16_4/in3
Capture Clock    : spi0.tx_shift_reg_i5_LC_14_16_4/clk
Setup Constraint : 500000p
Path slack       : 496935p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501010

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout   LogicCell40_SEQ_MODE_1010    540              2448  495897  RISE      13
I__1833/I                            LocalMux                       0              2448  495897  RISE       1
I__1833/O                            LocalMux                     330              2777  495897  RISE       1
I__1841/I                            InMux                          0              2777  495897  RISE       1
I__1841/O                            InMux                        259              3037  495897  RISE       1
spi0.i19_3_lut_LC_14_15_0/in0        LogicCell40_SEQ_MODE_0000      0              3037  495897  RISE       1
spi0.i19_3_lut_LC_14_15_0/lcout      LogicCell40_SEQ_MODE_0000    449              3486  495897  RISE      23
I__2293/I                            LocalMux                       0              3486  496739  RISE       1
I__2293/O                            LocalMux                     330              3815  496739  RISE       1
I__2305/I                            InMux                          0              3815  496935  RISE       1
I__2305/O                            InMux                        259              4075  496935  RISE       1
spi0.tx_shift_reg_i5_LC_14_16_4/in3  LogicCell40_SEQ_MODE_1000      0              4075  496935  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i5_LC_14_16_4/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.tx_shift_reg_i6_LC_14_16_0/in3
Capture Clock    : spi0.tx_shift_reg_i6_LC_14_16_0/clk
Setup Constraint : 500000p
Path slack       : 496935p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501010

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout   LogicCell40_SEQ_MODE_1010    540              2448  495897  RISE      13
I__1833/I                            LocalMux                       0              2448  495897  RISE       1
I__1833/O                            LocalMux                     330              2777  495897  RISE       1
I__1841/I                            InMux                          0              2777  495897  RISE       1
I__1841/O                            InMux                        259              3037  495897  RISE       1
spi0.i19_3_lut_LC_14_15_0/in0        LogicCell40_SEQ_MODE_0000      0              3037  495897  RISE       1
spi0.i19_3_lut_LC_14_15_0/lcout      LogicCell40_SEQ_MODE_0000    449              3486  495897  RISE      23
I__2293/I                            LocalMux                       0              3486  496739  RISE       1
I__2293/O                            LocalMux                     330              3815  496739  RISE       1
I__2306/I                            InMux                          0              3815  496935  RISE       1
I__2306/O                            InMux                        259              4075  496935  RISE       1
spi0.tx_shift_reg_i6_LC_14_16_0/in3  LogicCell40_SEQ_MODE_1000      0              4075  496935  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i6_LC_14_16_0/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.tx_shift_reg_i7_LC_14_16_6/in3
Capture Clock    : spi0.tx_shift_reg_i7_LC_14_16_6/clk
Setup Constraint : 500000p
Path slack       : 496935p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501010

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout   LogicCell40_SEQ_MODE_1010    540              2448  495897  RISE      13
I__1833/I                            LocalMux                       0              2448  495897  RISE       1
I__1833/O                            LocalMux                     330              2777  495897  RISE       1
I__1841/I                            InMux                          0              2777  495897  RISE       1
I__1841/O                            InMux                        259              3037  495897  RISE       1
spi0.i19_3_lut_LC_14_15_0/in0        LogicCell40_SEQ_MODE_0000      0              3037  495897  RISE       1
spi0.i19_3_lut_LC_14_15_0/lcout      LogicCell40_SEQ_MODE_0000    449              3486  495897  RISE      23
I__2293/I                            LocalMux                       0              3486  496739  RISE       1
I__2293/O                            LocalMux                     330              3815  496739  RISE       1
I__2307/I                            InMux                          0              3815  496935  RISE       1
I__2307/O                            InMux                        259              4075  496935  RISE       1
spi0.tx_shift_reg_i7_LC_14_16_6/in3  LogicCell40_SEQ_MODE_1000      0              4075  496935  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i7_LC_14_16_6/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.tx_shift_reg_i1_LC_14_15_6/in0
Capture Clock    : spi0.tx_shift_reg_i1_LC_14_15_6/clk
Setup Constraint : 500000p
Path slack       : 497054p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -470
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501129

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout   LogicCell40_SEQ_MODE_1010    540              2448  495897  RISE      13
I__1833/I                            LocalMux                       0              2448  495897  RISE       1
I__1833/O                            LocalMux                     330              2777  495897  RISE       1
I__1841/I                            InMux                          0              2777  495897  RISE       1
I__1841/O                            InMux                        259              3037  495897  RISE       1
spi0.i19_3_lut_LC_14_15_0/in0        LogicCell40_SEQ_MODE_0000      0              3037  495897  RISE       1
spi0.i19_3_lut_LC_14_15_0/lcout      LogicCell40_SEQ_MODE_0000    449              3486  495897  RISE      23
I__2292/I                            LocalMux                       0              3486  497054  RISE       1
I__2292/O                            LocalMux                     330              3815  497054  RISE       1
I__2302/I                            InMux                          0              3815  497054  RISE       1
I__2302/O                            InMux                        259              4075  497054  RISE       1
spi0.tx_shift_reg_i1_LC_14_15_6/in0  LogicCell40_SEQ_MODE_1000      0              4075  497054  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2240/I                            Odrv4                          0                 0  FALL       1
I__2240/O                            Odrv4                        372               372  FALL       1
I__2245/I                            Span4Mux_h                     0               372  FALL       1
I__2245/O                            Span4Mux_h                   316               687  FALL       1
I__2252/I                            Span4Mux_v                     0               687  FALL       1
I__2252/O                            Span4Mux_v                   372              1059  FALL       1
I__2264/I                            LocalMux                       0              1059  FALL       1
I__2264/O                            LocalMux                     309              1368  FALL       1
I__2279/I                            ClkMux                         0              1368  FALL       1
I__2279/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i14C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i14C/O          INV                            0              1599  RISE       3
spi0.tx_shift_reg_i1_LC_14_15_6/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.tx_shift_reg_i13_LC_14_15_7/in1
Capture Clock    : spi0.tx_shift_reg_i13_LC_14_15_7/clk
Setup Constraint : 500000p
Path slack       : 497124p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -400
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501199

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout           LogicCell40_SEQ_MODE_1010    540              2448  495897  RISE      13
I__1834/I                                    LocalMux                       0              2448  496584  RISE       1
I__1834/O                                    LocalMux                     330              2777  496584  RISE       1
I__1843/I                                    InMux                          0              2777  496584  RISE       1
I__1843/O                                    InMux                        259              3037  496584  RISE       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3037  496584  RISE       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/lcout  LogicCell40_SEQ_MODE_0000    449              3486  496584  RISE      14
I__1251/I                                    LocalMux                       0              3486  497124  RISE       1
I__1251/O                                    LocalMux                     330              3815  497124  RISE       1
I__1263/I                                    InMux                          0              3815  497124  RISE       1
I__1263/O                                    InMux                        259              4075  497124  RISE       1
spi0.tx_shift_reg_i13_LC_14_15_7/in1         LogicCell40_SEQ_MODE_1000      0              4075  497124  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2240/I                             Odrv4                          0                 0  FALL       1
I__2240/O                             Odrv4                        372               372  FALL       1
I__2245/I                             Span4Mux_h                     0               372  FALL       1
I__2245/O                             Span4Mux_h                   316               687  FALL       1
I__2252/I                             Span4Mux_v                     0               687  FALL       1
I__2252/O                             Span4Mux_v                   372              1059  FALL       1
I__2264/I                             LocalMux                       0              1059  FALL       1
I__2264/O                             LocalMux                     309              1368  FALL       1
I__2279/I                             ClkMux                         0              1368  FALL       1
I__2279/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i14C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i14C/O           INV                            0              1599  RISE       3
spi0.tx_shift_reg_i13_LC_14_15_7/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.tx_shift_reg_i1_LC_14_15_6/in2
Capture Clock    : spi0.tx_shift_reg_i1_LC_14_15_6/clk
Setup Constraint : 500000p
Path slack       : 497152p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -372
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501227

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout           LogicCell40_SEQ_MODE_1010    540              2448  495897  RISE      13
I__1834/I                                    LocalMux                       0              2448  496584  RISE       1
I__1834/O                                    LocalMux                     330              2777  496584  RISE       1
I__1843/I                                    InMux                          0              2777  496584  RISE       1
I__1843/O                                    InMux                        259              3037  496584  RISE       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3037  496584  RISE       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/lcout  LogicCell40_SEQ_MODE_0000    449              3486  496584  RISE      14
I__1251/I                                    LocalMux                       0              3486  497124  RISE       1
I__1251/O                                    LocalMux                     330              3815  497124  RISE       1
I__1265/I                                    InMux                          0              3815  497153  RISE       1
I__1265/O                                    InMux                        259              4075  497153  RISE       1
I__1270/I                                    CascadeMux                     0              4075  497153  RISE       1
I__1270/O                                    CascadeMux                     0              4075  497153  RISE       1
spi0.tx_shift_reg_i1_LC_14_15_6/in2          LogicCell40_SEQ_MODE_1000      0              4075  497153  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2240/I                            Odrv4                          0                 0  FALL       1
I__2240/O                            Odrv4                        372               372  FALL       1
I__2245/I                            Span4Mux_h                     0               372  FALL       1
I__2245/O                            Span4Mux_h                   316               687  FALL       1
I__2252/I                            Span4Mux_v                     0               687  FALL       1
I__2252/O                            Span4Mux_v                   372              1059  FALL       1
I__2264/I                            LocalMux                       0              1059  FALL       1
I__2264/O                            LocalMux                     309              1368  FALL       1
I__2279/I                            ClkMux                         0              1368  FALL       1
I__2279/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i14C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i14C/O          INV                            0              1599  RISE       3
spi0.tx_shift_reg_i1_LC_14_15_6/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.tx_shift_reg_i14_LC_14_15_1/in3
Capture Clock    : spi0.tx_shift_reg_i14_LC_14_15_1/clk
Setup Constraint : 500000p
Path slack       : 497251p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501326

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout           LogicCell40_SEQ_MODE_1010    540              2448  495897  RISE      13
I__1834/I                                    LocalMux                       0              2448  496584  RISE       1
I__1834/O                                    LocalMux                     330              2777  496584  RISE       1
I__1843/I                                    InMux                          0              2777  496584  RISE       1
I__1843/O                                    InMux                        259              3037  496584  RISE       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3037  496584  RISE       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/lcout  LogicCell40_SEQ_MODE_0000    449              3486  496584  RISE      14
I__1251/I                                    LocalMux                       0              3486  497124  RISE       1
I__1251/O                                    LocalMux                     330              3815  497124  RISE       1
I__1264/I                                    InMux                          0              3815  497251  RISE       1
I__1264/O                                    InMux                        259              4075  497251  RISE       1
spi0.tx_shift_reg_i14_LC_14_15_1/in3         LogicCell40_SEQ_MODE_1000      0              4075  497251  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2240/I                             Odrv4                          0                 0  FALL       1
I__2240/O                             Odrv4                        372               372  FALL       1
I__2245/I                             Span4Mux_h                     0               372  FALL       1
I__2245/O                             Span4Mux_h                   316               687  FALL       1
I__2252/I                             Span4Mux_v                     0               687  FALL       1
I__2252/O                             Span4Mux_v                   372              1059  FALL       1
I__2264/I                             LocalMux                       0              1059  FALL       1
I__2264/O                             LocalMux                     309              1368  FALL       1
I__2279/I                             ClkMux                         0              1368  FALL       1
I__2279/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i14C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i14C/O           INV                            0              1599  RISE       3
spi0.tx_shift_reg_i14_LC_14_15_1/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.tx_shift_reg_i13_LC_14_15_7/in3
Capture Clock    : spi0.tx_shift_reg_i13_LC_14_15_7/clk
Setup Constraint : 500000p
Path slack       : 497251p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501326

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout    LogicCell40_SEQ_MODE_1010    540              2448  495897  RISE      13
I__1833/I                             LocalMux                       0              2448  495897  RISE       1
I__1833/O                             LocalMux                     330              2777  495897  RISE       1
I__1841/I                             InMux                          0              2777  495897  RISE       1
I__1841/O                             InMux                        259              3037  495897  RISE       1
spi0.i19_3_lut_LC_14_15_0/in0         LogicCell40_SEQ_MODE_0000      0              3037  495897  RISE       1
spi0.i19_3_lut_LC_14_15_0/lcout       LogicCell40_SEQ_MODE_0000    449              3486  495897  RISE      23
I__2292/I                             LocalMux                       0              3486  497054  RISE       1
I__2292/O                             LocalMux                     330              3815  497054  RISE       1
I__2301/I                             InMux                          0              3815  497251  RISE       1
I__2301/O                             InMux                        259              4075  497251  RISE       1
spi0.tx_shift_reg_i13_LC_14_15_7/in3  LogicCell40_SEQ_MODE_1000      0              4075  497251  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2240/I                             Odrv4                          0                 0  FALL       1
I__2240/O                             Odrv4                        372               372  FALL       1
I__2245/I                             Span4Mux_h                     0               372  FALL       1
I__2245/O                             Span4Mux_h                   316               687  FALL       1
I__2252/I                             Span4Mux_v                     0               687  FALL       1
I__2252/O                             Span4Mux_v                   372              1059  FALL       1
I__2264/I                             LocalMux                       0              1059  FALL       1
I__2264/O                             LocalMux                     309              1368  FALL       1
I__2279/I                             ClkMux                         0              1368  FALL       1
I__2279/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i14C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i14C/O           INV                            0              1599  RISE       3
spi0.tx_shift_reg_i13_LC_14_15_7/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.tx_shift_reg_i0_LC_15_14_0/in3
Capture Clock    : spi0.tx_shift_reg_i0_LC_15_14_0/clk
Setup Constraint : 500000p
Path slack       : 497420p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1080
- Setup Time                                           -274
--------------------------------------------------   ------ 
End-of-path required time (ps)                       500807

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    939
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3387
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout   LogicCell40_SEQ_MODE_1010    540              2448  496030  RISE      31
I__1769/I                            Odrv4                          0              2448  497419  RISE       1
I__1769/O                            Odrv4                        351              2798  497419  RISE       1
I__1789/I                            LocalMux                       0              2798  497419  RISE       1
I__1789/O                            LocalMux                     330              3128  497419  RISE       1
I__1804/I                            InMux                          0              3128  497419  RISE       1
I__1804/O                            InMux                        259              3387  497419  RISE       1
spi0.tx_shift_reg_i0_LC_15_14_0/in3  LogicCell40_SEQ_MODE_1000      0              3387  497419  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2241/I                            Odrv12                         0                 0  FALL       1
I__2241/O                            Odrv12                       540               540  FALL       1
I__2246/I                            LocalMux                       0               540  FALL       1
I__2246/O                            LocalMux                     309               849  FALL       1
I__2253/I                            ClkMux                         0               849  FALL       1
I__2253/O                            ClkMux                       231              1080  FALL       1
INVspi0.tx_shift_reg_i0C/I           INV                            0              1080  FALL       1
INVspi0.tx_shift_reg_i0C/O           INV                            0              1080  RISE       1
spi0.tx_shift_reg_i0_LC_15_14_0/clk  LogicCell40_SEQ_MODE_1000      0              1080  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.tx_shift_reg_i5_LC_14_16_4/in2
Capture Clock    : spi0.tx_shift_reg_i5_LC_14_16_4/clk
Setup Constraint : 500000p
Path slack       : 497510p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1283
- Setup Time                                           -372
--------------------------------------------------   ------ 
End-of-path required time (ps)                       500912

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    954
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3402
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout           LogicCell40_SEQ_MODE_1010    540              2448  495897  RISE      13
I__1834/I                                    LocalMux                       0              2448  496584  RISE       1
I__1834/O                                    LocalMux                     330              2777  496584  RISE       1
I__1843/I                                    InMux                          0              2777  496584  RISE       1
I__1843/O                                    InMux                        259              3037  496584  RISE       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/in0    LogicCell40_SEQ_MODE_0000      0              3037  496584  RISE       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/ltout  LogicCell40_SEQ_MODE_0000    365              3402  497510  RISE       1
I__1283/I                                    CascadeMux                     0              3402  497510  RISE       1
I__1283/O                                    CascadeMux                     0              3402  497510  RISE       1
spi0.tx_shift_reg_i5_LC_14_16_4/in2          LogicCell40_SEQ_MODE_1000      0              3402  497510  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i5_LC_14_16_4/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.tx_shift_reg_i0_LC_15_14_0/in1
Capture Clock    : spi0.tx_shift_reg_i0_LC_15_14_0/clk
Setup Constraint : 500000p
Path slack       : 497643p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1080
- Setup Time                                           -400
--------------------------------------------------   ------ 
End-of-path required time (ps)                       500680

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout   LogicCell40_SEQ_MODE_1010    540              2448  495946  RISE      16
I__1811/I                            LocalMux                       0              2448  497643  RISE       1
I__1811/O                            LocalMux                     330              2777  497643  RISE       1
I__1825/I                            InMux                          0              2777  497643  RISE       1
I__1825/O                            InMux                        259              3037  497643  RISE       1
spi0.tx_shift_reg_i0_LC_15_14_0/in1  LogicCell40_SEQ_MODE_1000      0              3037  497643  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2241/I                            Odrv12                         0                 0  FALL       1
I__2241/O                            Odrv12                       540               540  FALL       1
I__2246/I                            LocalMux                       0               540  FALL       1
I__2246/O                            LocalMux                     309               849  FALL       1
I__2253/I                            ClkMux                         0               849  FALL       1
I__2253/O                            ClkMux                       231              1080  FALL       1
INVspi0.tx_shift_reg_i0C/I           INV                            0              1080  FALL       1
INVspi0.tx_shift_reg_i0C/O           INV                            0              1080  RISE       1
spi0.tx_shift_reg_i0_LC_15_14_0/clk  LogicCell40_SEQ_MODE_1000      0              1080  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.tx_shift_reg_i14_LC_14_15_1/in2
Capture Clock    : spi0.tx_shift_reg_i14_LC_14_15_1/clk
Setup Constraint : 500000p
Path slack       : 497825p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   500000
+ Capture Clock Source Latency                            0
+ Capture Clock Path Delay                             1599
- Setup Time                                           -372
--------------------------------------------------   ------ 
End-of-path required time (ps)                       501227

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    954
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3402
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout    LogicCell40_SEQ_MODE_1010    540              2448  495897  RISE      13
I__1833/I                             LocalMux                       0              2448  495897  RISE       1
I__1833/O                             LocalMux                     330              2777  495897  RISE       1
I__1841/I                             InMux                          0              2777  495897  RISE       1
I__1841/O                             InMux                        259              3037  495897  RISE       1
spi0.i19_3_lut_LC_14_15_0/in0         LogicCell40_SEQ_MODE_0000      0              3037  495897  RISE       1
spi0.i19_3_lut_LC_14_15_0/ltout       LogicCell40_SEQ_MODE_0000    365              3402  497826  RISE       1
I__1203/I                             CascadeMux                     0              3402  497826  RISE       1
I__1203/O                             CascadeMux                     0              3402  497826  RISE       1
spi0.tx_shift_reg_i14_LC_14_15_1/in2  LogicCell40_SEQ_MODE_1000      0              3402  497826  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2240/I                             Odrv4                          0                 0  FALL       1
I__2240/O                             Odrv4                        372               372  FALL       1
I__2245/I                             Span4Mux_h                     0               372  FALL       1
I__2245/O                             Span4Mux_h                   316               687  FALL       1
I__2252/I                             Span4Mux_v                     0               687  FALL       1
I__2252/O                             Span4Mux_v                   372              1059  FALL       1
I__2264/I                             LocalMux                       0              1059  FALL       1
I__2264/O                             LocalMux                     309              1368  FALL       1
I__2279/I                             ClkMux                         0              1368  FALL       1
I__2279/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i14C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i14C/O           INV                            0              1599  RISE       3
spi0.tx_shift_reg_i14_LC_14_15_1/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i0_LC_16_15_0/in1
Capture Clock    : spi0.t_FSM_i0_LC_16_15_0/clk
Setup Constraint : 1000000p
Path slack       : 994887p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000940

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   3605
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6053
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1808/I                                     LocalMux                       0              2448  994887  RISE       1
I__1808/O                                     LocalMux                     330              2777  994887  RISE       1
I__1818/I                                     InMux                          0              2777  994887  RISE       1
I__1818/O                                     InMux                        259              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994887  RISE       5
I__1659/I                                     LocalMux                       0              3486  994887  RISE       1
I__1659/O                                     LocalMux                     330              3815  994887  RISE       1
I__1662/I                                     InMux                          0              3815  994887  RISE       1
I__1662/O                                     InMux                        259              4075  994887  RISE       1
spi0.mux_512_i3_4_lut_4_lut_LC_15_15_1/in1    LogicCell40_SEQ_MODE_0000      0              4075  994887  RISE       1
spi0.mux_512_i3_4_lut_4_lut_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_0000    400              4475  994887  RISE       1
I__1571/I                                     LocalMux                       0              4475  994887  RISE       1
I__1571/O                                     LocalMux                     330              4804  994887  RISE       1
I__1572/I                                     InMux                          0              4804  994887  RISE       1
I__1572/O                                     InMux                        259              5064  994887  RISE       1
spi0.i1_4_lut_LC_15_16_6/in1                  LogicCell40_SEQ_MODE_0000      0              5064  994887  RISE       1
spi0.i1_4_lut_LC_15_16_6/lcout                LogicCell40_SEQ_MODE_0000    400              5463  994887  RISE      15
I__1946/I                                     LocalMux                       0              5463  994887  RISE       1
I__1946/O                                     LocalMux                     330              5793  994887  RISE       1
I__1953/I                                     InMux                          0              5793  994887  RISE       1
I__1953/O                                     InMux                        259              6053  994887  RISE       1
spi0.t_FSM_i0_LC_16_15_0/in1                  LogicCell40_SEQ_MODE_1011      0              6053  994887  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i0_LC_16_15_0/clk      LogicCell40_SEQ_MODE_1011      0              1340  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i10_LC_16_17_0/in1
Capture Clock    : spi0.t_FSM_i10_LC_16_17_0/clk
Setup Constraint : 1000000p
Path slack       : 994887p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000940

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   3605
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6053
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1808/I                                     LocalMux                       0              2448  994887  RISE       1
I__1808/O                                     LocalMux                     330              2777  994887  RISE       1
I__1818/I                                     InMux                          0              2777  994887  RISE       1
I__1818/O                                     InMux                        259              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994887  RISE       5
I__1659/I                                     LocalMux                       0              3486  994887  RISE       1
I__1659/O                                     LocalMux                     330              3815  994887  RISE       1
I__1662/I                                     InMux                          0              3815  994887  RISE       1
I__1662/O                                     InMux                        259              4075  994887  RISE       1
spi0.mux_512_i3_4_lut_4_lut_LC_15_15_1/in1    LogicCell40_SEQ_MODE_0000      0              4075  994887  RISE       1
spi0.mux_512_i3_4_lut_4_lut_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_0000    400              4475  994887  RISE       1
I__1571/I                                     LocalMux                       0              4475  994887  RISE       1
I__1571/O                                     LocalMux                     330              4804  994887  RISE       1
I__1572/I                                     InMux                          0              4804  994887  RISE       1
I__1572/O                                     InMux                        259              5064  994887  RISE       1
spi0.i1_4_lut_LC_15_16_6/in1                  LogicCell40_SEQ_MODE_0000      0              5064  994887  RISE       1
spi0.i1_4_lut_LC_15_16_6/lcout                LogicCell40_SEQ_MODE_0000    400              5463  994887  RISE      15
I__1947/I                                     LocalMux                       0              5463  994887  RISE       1
I__1947/O                                     LocalMux                     330              5793  994887  RISE       1
I__1957/I                                     InMux                          0              5793  994887  RISE       1
I__1957/O                                     InMux                        259              6053  994887  RISE       1
spi0.t_FSM_i10_LC_16_17_0/in1                 LogicCell40_SEQ_MODE_1010      0              6053  994887  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i10_LC_16_17_0/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i12_LC_16_15_6/in1
Capture Clock    : spi0.t_FSM_i12_LC_16_15_6/clk
Setup Constraint : 1000000p
Path slack       : 994887p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000940

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   3605
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6053
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1808/I                                     LocalMux                       0              2448  994887  RISE       1
I__1808/O                                     LocalMux                     330              2777  994887  RISE       1
I__1818/I                                     InMux                          0              2777  994887  RISE       1
I__1818/O                                     InMux                        259              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994887  RISE       5
I__1659/I                                     LocalMux                       0              3486  994887  RISE       1
I__1659/O                                     LocalMux                     330              3815  994887  RISE       1
I__1662/I                                     InMux                          0              3815  994887  RISE       1
I__1662/O                                     InMux                        259              4075  994887  RISE       1
spi0.mux_512_i3_4_lut_4_lut_LC_15_15_1/in1    LogicCell40_SEQ_MODE_0000      0              4075  994887  RISE       1
spi0.mux_512_i3_4_lut_4_lut_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_0000    400              4475  994887  RISE       1
I__1571/I                                     LocalMux                       0              4475  994887  RISE       1
I__1571/O                                     LocalMux                     330              4804  994887  RISE       1
I__1572/I                                     InMux                          0              4804  994887  RISE       1
I__1572/O                                     InMux                        259              5064  994887  RISE       1
spi0.i1_4_lut_LC_15_16_6/in1                  LogicCell40_SEQ_MODE_0000      0              5064  994887  RISE       1
spi0.i1_4_lut_LC_15_16_6/lcout                LogicCell40_SEQ_MODE_0000    400              5463  994887  RISE      15
I__1946/I                                     LocalMux                       0              5463  994887  RISE       1
I__1946/O                                     LocalMux                     330              5793  994887  RISE       1
I__1954/I                                     InMux                          0              5793  994887  RISE       1
I__1954/O                                     InMux                        259              6053  994887  RISE       1
spi0.t_FSM_i12_LC_16_15_6/in1                 LogicCell40_SEQ_MODE_1010      0              6053  994887  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i12_LC_16_15_6/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i14_LC_16_15_4/in1
Capture Clock    : spi0.t_FSM_i14_LC_16_15_4/clk
Setup Constraint : 1000000p
Path slack       : 994887p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000940

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   3605
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6053
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1808/I                                     LocalMux                       0              2448  994887  RISE       1
I__1808/O                                     LocalMux                     330              2777  994887  RISE       1
I__1818/I                                     InMux                          0              2777  994887  RISE       1
I__1818/O                                     InMux                        259              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994887  RISE       5
I__1659/I                                     LocalMux                       0              3486  994887  RISE       1
I__1659/O                                     LocalMux                     330              3815  994887  RISE       1
I__1662/I                                     InMux                          0              3815  994887  RISE       1
I__1662/O                                     InMux                        259              4075  994887  RISE       1
spi0.mux_512_i3_4_lut_4_lut_LC_15_15_1/in1    LogicCell40_SEQ_MODE_0000      0              4075  994887  RISE       1
spi0.mux_512_i3_4_lut_4_lut_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_0000    400              4475  994887  RISE       1
I__1571/I                                     LocalMux                       0              4475  994887  RISE       1
I__1571/O                                     LocalMux                     330              4804  994887  RISE       1
I__1572/I                                     InMux                          0              4804  994887  RISE       1
I__1572/O                                     InMux                        259              5064  994887  RISE       1
spi0.i1_4_lut_LC_15_16_6/in1                  LogicCell40_SEQ_MODE_0000      0              5064  994887  RISE       1
spi0.i1_4_lut_LC_15_16_6/lcout                LogicCell40_SEQ_MODE_0000    400              5463  994887  RISE      15
I__1946/I                                     LocalMux                       0              5463  994887  RISE       1
I__1946/O                                     LocalMux                     330              5793  994887  RISE       1
I__1955/I                                     InMux                          0              5793  994887  RISE       1
I__1955/O                                     InMux                        259              6053  994887  RISE       1
spi0.t_FSM_i14_LC_16_15_4/in1                 LogicCell40_SEQ_MODE_1010      0              6053  994887  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i14_LC_16_15_4/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i1_LC_16_15_2/in1
Capture Clock    : spi0.t_FSM_i1_LC_16_15_2/clk
Setup Constraint : 1000000p
Path slack       : 994887p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000940

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   3605
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6053
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1808/I                                     LocalMux                       0              2448  994887  RISE       1
I__1808/O                                     LocalMux                     330              2777  994887  RISE       1
I__1818/I                                     InMux                          0              2777  994887  RISE       1
I__1818/O                                     InMux                        259              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994887  RISE       5
I__1659/I                                     LocalMux                       0              3486  994887  RISE       1
I__1659/O                                     LocalMux                     330              3815  994887  RISE       1
I__1662/I                                     InMux                          0              3815  994887  RISE       1
I__1662/O                                     InMux                        259              4075  994887  RISE       1
spi0.mux_512_i3_4_lut_4_lut_LC_15_15_1/in1    LogicCell40_SEQ_MODE_0000      0              4075  994887  RISE       1
spi0.mux_512_i3_4_lut_4_lut_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_0000    400              4475  994887  RISE       1
I__1571/I                                     LocalMux                       0              4475  994887  RISE       1
I__1571/O                                     LocalMux                     330              4804  994887  RISE       1
I__1572/I                                     InMux                          0              4804  994887  RISE       1
I__1572/O                                     InMux                        259              5064  994887  RISE       1
spi0.i1_4_lut_LC_15_16_6/in1                  LogicCell40_SEQ_MODE_0000      0              5064  994887  RISE       1
spi0.i1_4_lut_LC_15_16_6/lcout                LogicCell40_SEQ_MODE_0000    400              5463  994887  RISE      15
I__1946/I                                     LocalMux                       0              5463  994887  RISE       1
I__1946/O                                     LocalMux                     330              5793  994887  RISE       1
I__1956/I                                     InMux                          0              5793  994887  RISE       1
I__1956/O                                     InMux                        259              6053  994887  RISE       1
spi0.t_FSM_i1_LC_16_15_2/in1                  LogicCell40_SEQ_MODE_1010      0              6053  994887  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i1_LC_16_15_2/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i3_LC_16_17_4/in1
Capture Clock    : spi0.t_FSM_i3_LC_16_17_4/clk
Setup Constraint : 1000000p
Path slack       : 994887p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000940

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   3605
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6053
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1808/I                                     LocalMux                       0              2448  994887  RISE       1
I__1808/O                                     LocalMux                     330              2777  994887  RISE       1
I__1818/I                                     InMux                          0              2777  994887  RISE       1
I__1818/O                                     InMux                        259              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994887  RISE       5
I__1659/I                                     LocalMux                       0              3486  994887  RISE       1
I__1659/O                                     LocalMux                     330              3815  994887  RISE       1
I__1662/I                                     InMux                          0              3815  994887  RISE       1
I__1662/O                                     InMux                        259              4075  994887  RISE       1
spi0.mux_512_i3_4_lut_4_lut_LC_15_15_1/in1    LogicCell40_SEQ_MODE_0000      0              4075  994887  RISE       1
spi0.mux_512_i3_4_lut_4_lut_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_0000    400              4475  994887  RISE       1
I__1571/I                                     LocalMux                       0              4475  994887  RISE       1
I__1571/O                                     LocalMux                     330              4804  994887  RISE       1
I__1572/I                                     InMux                          0              4804  994887  RISE       1
I__1572/O                                     InMux                        259              5064  994887  RISE       1
spi0.i1_4_lut_LC_15_16_6/in1                  LogicCell40_SEQ_MODE_0000      0              5064  994887  RISE       1
spi0.i1_4_lut_LC_15_16_6/lcout                LogicCell40_SEQ_MODE_0000    400              5463  994887  RISE      15
I__1947/I                                     LocalMux                       0              5463  994887  RISE       1
I__1947/O                                     LocalMux                     330              5793  994887  RISE       1
I__1958/I                                     InMux                          0              5793  994887  RISE       1
I__1958/O                                     InMux                        259              6053  994887  RISE       1
spi0.t_FSM_i3_LC_16_17_4/in1                  LogicCell40_SEQ_MODE_1010      0              6053  994887  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i3_LC_16_17_4/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i8_LC_16_17_2/in1
Capture Clock    : spi0.t_FSM_i8_LC_16_17_2/clk
Setup Constraint : 1000000p
Path slack       : 994887p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000940

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   3605
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6053
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1808/I                                     LocalMux                       0              2448  994887  RISE       1
I__1808/O                                     LocalMux                     330              2777  994887  RISE       1
I__1818/I                                     InMux                          0              2777  994887  RISE       1
I__1818/O                                     InMux                        259              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994887  RISE       5
I__1659/I                                     LocalMux                       0              3486  994887  RISE       1
I__1659/O                                     LocalMux                     330              3815  994887  RISE       1
I__1662/I                                     InMux                          0              3815  994887  RISE       1
I__1662/O                                     InMux                        259              4075  994887  RISE       1
spi0.mux_512_i3_4_lut_4_lut_LC_15_15_1/in1    LogicCell40_SEQ_MODE_0000      0              4075  994887  RISE       1
spi0.mux_512_i3_4_lut_4_lut_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_0000    400              4475  994887  RISE       1
I__1571/I                                     LocalMux                       0              4475  994887  RISE       1
I__1571/O                                     LocalMux                     330              4804  994887  RISE       1
I__1572/I                                     InMux                          0              4804  994887  RISE       1
I__1572/O                                     InMux                        259              5064  994887  RISE       1
spi0.i1_4_lut_LC_15_16_6/in1                  LogicCell40_SEQ_MODE_0000      0              5064  994887  RISE       1
spi0.i1_4_lut_LC_15_16_6/lcout                LogicCell40_SEQ_MODE_0000    400              5463  994887  RISE      15
I__1947/I                                     LocalMux                       0              5463  994887  RISE       1
I__1947/O                                     LocalMux                     330              5793  994887  RISE       1
I__1959/I                                     InMux                          0              5793  994887  RISE       1
I__1959/O                                     InMux                        259              6053  994887  RISE       1
spi0.t_FSM_i8_LC_16_17_2/in1                  LogicCell40_SEQ_MODE_1010      0              6053  994887  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i8_LC_16_17_2/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i11_LC_16_15_7/in3
Capture Clock    : spi0.t_FSM_i11_LC_16_15_7/clk
Setup Constraint : 1000000p
Path slack       : 995013p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001066

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   3605
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6053
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1808/I                                     LocalMux                       0              2448  994887  RISE       1
I__1808/O                                     LocalMux                     330              2777  994887  RISE       1
I__1818/I                                     InMux                          0              2777  994887  RISE       1
I__1818/O                                     InMux                        259              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994887  RISE       5
I__1659/I                                     LocalMux                       0              3486  994887  RISE       1
I__1659/O                                     LocalMux                     330              3815  994887  RISE       1
I__1662/I                                     InMux                          0              3815  994887  RISE       1
I__1662/O                                     InMux                        259              4075  994887  RISE       1
spi0.mux_512_i3_4_lut_4_lut_LC_15_15_1/in1    LogicCell40_SEQ_MODE_0000      0              4075  994887  RISE       1
spi0.mux_512_i3_4_lut_4_lut_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_0000    400              4475  994887  RISE       1
I__1571/I                                     LocalMux                       0              4475  994887  RISE       1
I__1571/O                                     LocalMux                     330              4804  994887  RISE       1
I__1572/I                                     InMux                          0              4804  994887  RISE       1
I__1572/O                                     InMux                        259              5064  994887  RISE       1
spi0.i1_4_lut_LC_15_16_6/in1                  LogicCell40_SEQ_MODE_0000      0              5064  994887  RISE       1
spi0.i1_4_lut_LC_15_16_6/lcout                LogicCell40_SEQ_MODE_0000    400              5463  994887  RISE      15
I__1948/I                                     LocalMux                       0              5463  995013  RISE       1
I__1948/O                                     LocalMux                     330              5793  995013  RISE       1
I__1960/I                                     InMux                          0              5793  995013  RISE       1
I__1960/O                                     InMux                        259              6053  995013  RISE       1
spi0.t_FSM_i11_LC_16_15_7/in3                 LogicCell40_SEQ_MODE_1010      0              6053  995013  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i11_LC_16_15_7/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i7_LC_16_17_3/in3
Capture Clock    : spi0.t_FSM_i7_LC_16_17_3/clk
Setup Constraint : 1000000p
Path slack       : 995013p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001066

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   3605
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6053
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1808/I                                     LocalMux                       0              2448  994887  RISE       1
I__1808/O                                     LocalMux                     330              2777  994887  RISE       1
I__1818/I                                     InMux                          0              2777  994887  RISE       1
I__1818/O                                     InMux                        259              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994887  RISE       5
I__1659/I                                     LocalMux                       0              3486  994887  RISE       1
I__1659/O                                     LocalMux                     330              3815  994887  RISE       1
I__1662/I                                     InMux                          0              3815  994887  RISE       1
I__1662/O                                     InMux                        259              4075  994887  RISE       1
spi0.mux_512_i3_4_lut_4_lut_LC_15_15_1/in1    LogicCell40_SEQ_MODE_0000      0              4075  994887  RISE       1
spi0.mux_512_i3_4_lut_4_lut_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_0000    400              4475  994887  RISE       1
I__1571/I                                     LocalMux                       0              4475  994887  RISE       1
I__1571/O                                     LocalMux                     330              4804  994887  RISE       1
I__1572/I                                     InMux                          0              4804  994887  RISE       1
I__1572/O                                     InMux                        259              5064  994887  RISE       1
spi0.i1_4_lut_LC_15_16_6/in1                  LogicCell40_SEQ_MODE_0000      0              5064  994887  RISE       1
spi0.i1_4_lut_LC_15_16_6/lcout                LogicCell40_SEQ_MODE_0000    400              5463  994887  RISE      15
I__1949/I                                     LocalMux                       0              5463  995013  RISE       1
I__1949/O                                     LocalMux                     330              5793  995013  RISE       1
I__1963/I                                     InMux                          0              5793  995013  RISE       1
I__1963/O                                     InMux                        259              6053  995013  RISE       1
spi0.t_FSM_i7_LC_16_17_3/in3                  LogicCell40_SEQ_MODE_1010      0              6053  995013  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i7_LC_16_17_3/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i13_LC_16_15_5/in3
Capture Clock    : spi0.t_FSM_i13_LC_16_15_5/clk
Setup Constraint : 1000000p
Path slack       : 995013p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001066

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   3605
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6053
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1808/I                                     LocalMux                       0              2448  994887  RISE       1
I__1808/O                                     LocalMux                     330              2777  994887  RISE       1
I__1818/I                                     InMux                          0              2777  994887  RISE       1
I__1818/O                                     InMux                        259              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994887  RISE       5
I__1659/I                                     LocalMux                       0              3486  994887  RISE       1
I__1659/O                                     LocalMux                     330              3815  994887  RISE       1
I__1662/I                                     InMux                          0              3815  994887  RISE       1
I__1662/O                                     InMux                        259              4075  994887  RISE       1
spi0.mux_512_i3_4_lut_4_lut_LC_15_15_1/in1    LogicCell40_SEQ_MODE_0000      0              4075  994887  RISE       1
spi0.mux_512_i3_4_lut_4_lut_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_0000    400              4475  994887  RISE       1
I__1571/I                                     LocalMux                       0              4475  994887  RISE       1
I__1571/O                                     LocalMux                     330              4804  994887  RISE       1
I__1572/I                                     InMux                          0              4804  994887  RISE       1
I__1572/O                                     InMux                        259              5064  994887  RISE       1
spi0.i1_4_lut_LC_15_16_6/in1                  LogicCell40_SEQ_MODE_0000      0              5064  994887  RISE       1
spi0.i1_4_lut_LC_15_16_6/lcout                LogicCell40_SEQ_MODE_0000    400              5463  994887  RISE      15
I__1948/I                                     LocalMux                       0              5463  995013  RISE       1
I__1948/O                                     LocalMux                     330              5793  995013  RISE       1
I__1961/I                                     InMux                          0              5793  995013  RISE       1
I__1961/O                                     InMux                        259              6053  995013  RISE       1
spi0.t_FSM_i13_LC_16_15_5/in3                 LogicCell40_SEQ_MODE_1010      0              6053  995013  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i13_LC_16_15_5/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i15_LC_16_15_3/in3
Capture Clock    : spi0.t_FSM_i15_LC_16_15_3/clk
Setup Constraint : 1000000p
Path slack       : 995013p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001066

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   3605
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6053
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1808/I                                     LocalMux                       0              2448  994887  RISE       1
I__1808/O                                     LocalMux                     330              2777  994887  RISE       1
I__1818/I                                     InMux                          0              2777  994887  RISE       1
I__1818/O                                     InMux                        259              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994887  RISE       5
I__1659/I                                     LocalMux                       0              3486  994887  RISE       1
I__1659/O                                     LocalMux                     330              3815  994887  RISE       1
I__1662/I                                     InMux                          0              3815  994887  RISE       1
I__1662/O                                     InMux                        259              4075  994887  RISE       1
spi0.mux_512_i3_4_lut_4_lut_LC_15_15_1/in1    LogicCell40_SEQ_MODE_0000      0              4075  994887  RISE       1
spi0.mux_512_i3_4_lut_4_lut_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_0000    400              4475  994887  RISE       1
I__1571/I                                     LocalMux                       0              4475  994887  RISE       1
I__1571/O                                     LocalMux                     330              4804  994887  RISE       1
I__1572/I                                     InMux                          0              4804  994887  RISE       1
I__1572/O                                     InMux                        259              5064  994887  RISE       1
spi0.i1_4_lut_LC_15_16_6/in1                  LogicCell40_SEQ_MODE_0000      0              5064  994887  RISE       1
spi0.i1_4_lut_LC_15_16_6/lcout                LogicCell40_SEQ_MODE_0000    400              5463  994887  RISE      15
I__1948/I                                     LocalMux                       0              5463  995013  RISE       1
I__1948/O                                     LocalMux                     330              5793  995013  RISE       1
I__1962/I                                     InMux                          0              5793  995013  RISE       1
I__1962/O                                     InMux                        259              6053  995013  RISE       1
spi0.t_FSM_i15_LC_16_15_3/in3                 LogicCell40_SEQ_MODE_1010      0              6053  995013  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i15_LC_16_15_3/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i9_LC_16_17_1/in3
Capture Clock    : spi0.t_FSM_i9_LC_16_17_1/clk
Setup Constraint : 1000000p
Path slack       : 995013p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001066

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   3605
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6053
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1808/I                                     LocalMux                       0              2448  994887  RISE       1
I__1808/O                                     LocalMux                     330              2777  994887  RISE       1
I__1818/I                                     InMux                          0              2777  994887  RISE       1
I__1818/O                                     InMux                        259              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994887  RISE       5
I__1659/I                                     LocalMux                       0              3486  994887  RISE       1
I__1659/O                                     LocalMux                     330              3815  994887  RISE       1
I__1662/I                                     InMux                          0              3815  994887  RISE       1
I__1662/O                                     InMux                        259              4075  994887  RISE       1
spi0.mux_512_i3_4_lut_4_lut_LC_15_15_1/in1    LogicCell40_SEQ_MODE_0000      0              4075  994887  RISE       1
spi0.mux_512_i3_4_lut_4_lut_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_0000    400              4475  994887  RISE       1
I__1571/I                                     LocalMux                       0              4475  994887  RISE       1
I__1571/O                                     LocalMux                     330              4804  994887  RISE       1
I__1572/I                                     InMux                          0              4804  994887  RISE       1
I__1572/O                                     InMux                        259              5064  994887  RISE       1
spi0.i1_4_lut_LC_15_16_6/in1                  LogicCell40_SEQ_MODE_0000      0              5064  994887  RISE       1
spi0.i1_4_lut_LC_15_16_6/lcout                LogicCell40_SEQ_MODE_0000    400              5463  994887  RISE      15
I__1949/I                                     LocalMux                       0              5463  995013  RISE       1
I__1949/O                                     LocalMux                     330              5793  995013  RISE       1
I__1964/I                                     InMux                          0              5793  995013  RISE       1
I__1964/O                                     InMux                        259              6053  995013  RISE       1
spi0.t_FSM_i9_LC_16_17_1/in3                  LogicCell40_SEQ_MODE_1010      0              6053  995013  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i9_LC_16_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i5_LC_15_15_6/in0
Capture Clock    : spi0.t_FSM_i5_LC_15_15_6/clk
Setup Constraint : 1000000p
Path slack       : 995385p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001438

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   3605
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6053
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1808/I                                     LocalMux                       0              2448  994887  RISE       1
I__1808/O                                     LocalMux                     330              2777  994887  RISE       1
I__1818/I                                     InMux                          0              2777  994887  RISE       1
I__1818/O                                     InMux                        259              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994887  RISE       5
I__1659/I                                     LocalMux                       0              3486  994887  RISE       1
I__1659/O                                     LocalMux                     330              3815  994887  RISE       1
I__1662/I                                     InMux                          0              3815  994887  RISE       1
I__1662/O                                     InMux                        259              4075  994887  RISE       1
spi0.mux_512_i3_4_lut_4_lut_LC_15_15_1/in1    LogicCell40_SEQ_MODE_0000      0              4075  994887  RISE       1
spi0.mux_512_i3_4_lut_4_lut_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_0000    400              4475  994887  RISE       1
I__1571/I                                     LocalMux                       0              4475  994887  RISE       1
I__1571/O                                     LocalMux                     330              4804  994887  RISE       1
I__1572/I                                     InMux                          0              4804  994887  RISE       1
I__1572/O                                     InMux                        259              5064  994887  RISE       1
spi0.i1_4_lut_LC_15_16_6/in1                  LogicCell40_SEQ_MODE_0000      0              5064  994887  RISE       1
spi0.i1_4_lut_LC_15_16_6/lcout                LogicCell40_SEQ_MODE_0000    400              5463  994887  RISE      15
I__1945/I                                     LocalMux                       0              5463  995385  RISE       1
I__1945/O                                     LocalMux                     330              5793  995385  RISE       1
I__1951/I                                     InMux                          0              5793  995385  RISE       1
I__1951/O                                     InMux                        259              6053  995385  RISE       1
spi0.t_FSM_i5_LC_15_15_6/in0                  LogicCell40_SEQ_MODE_1010      0              6053  995385  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i5_LC_15_15_6/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i4_LC_15_15_7/in3
Capture Clock    : spi0.t_FSM_i4_LC_15_15_7/clk
Setup Constraint : 1000000p
Path slack       : 995581p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001634

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   3605
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6053
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1808/I                                     LocalMux                       0              2448  994887  RISE       1
I__1808/O                                     LocalMux                     330              2777  994887  RISE       1
I__1818/I                                     InMux                          0              2777  994887  RISE       1
I__1818/O                                     InMux                        259              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994887  RISE       5
I__1659/I                                     LocalMux                       0              3486  994887  RISE       1
I__1659/O                                     LocalMux                     330              3815  994887  RISE       1
I__1662/I                                     InMux                          0              3815  994887  RISE       1
I__1662/O                                     InMux                        259              4075  994887  RISE       1
spi0.mux_512_i3_4_lut_4_lut_LC_15_15_1/in1    LogicCell40_SEQ_MODE_0000      0              4075  994887  RISE       1
spi0.mux_512_i3_4_lut_4_lut_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_0000    400              4475  994887  RISE       1
I__1571/I                                     LocalMux                       0              4475  994887  RISE       1
I__1571/O                                     LocalMux                     330              4804  994887  RISE       1
I__1572/I                                     InMux                          0              4804  994887  RISE       1
I__1572/O                                     InMux                        259              5064  994887  RISE       1
spi0.i1_4_lut_LC_15_16_6/in1                  LogicCell40_SEQ_MODE_0000      0              5064  994887  RISE       1
spi0.i1_4_lut_LC_15_16_6/lcout                LogicCell40_SEQ_MODE_0000    400              5463  994887  RISE      15
I__1945/I                                     LocalMux                       0              5463  995385  RISE       1
I__1945/O                                     LocalMux                     330              5793  995385  RISE       1
I__1950/I                                     InMux                          0              5793  995582  RISE       1
I__1950/O                                     InMux                        259              6053  995582  RISE       1
spi0.t_FSM_i4_LC_15_15_7/in3                  LogicCell40_SEQ_MODE_1010      0              6053  995582  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i4_LC_15_15_7/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i6_LC_15_15_5/in3
Capture Clock    : spi0.t_FSM_i6_LC_15_15_5/clk
Setup Constraint : 1000000p
Path slack       : 995581p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001634

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   3605
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       6053
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1808/I                                     LocalMux                       0              2448  994887  RISE       1
I__1808/O                                     LocalMux                     330              2777  994887  RISE       1
I__1818/I                                     InMux                          0              2777  994887  RISE       1
I__1818/O                                     InMux                        259              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994887  RISE       5
I__1659/I                                     LocalMux                       0              3486  994887  RISE       1
I__1659/O                                     LocalMux                     330              3815  994887  RISE       1
I__1662/I                                     InMux                          0              3815  994887  RISE       1
I__1662/O                                     InMux                        259              4075  994887  RISE       1
spi0.mux_512_i3_4_lut_4_lut_LC_15_15_1/in1    LogicCell40_SEQ_MODE_0000      0              4075  994887  RISE       1
spi0.mux_512_i3_4_lut_4_lut_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_0000    400              4475  994887  RISE       1
I__1571/I                                     LocalMux                       0              4475  994887  RISE       1
I__1571/O                                     LocalMux                     330              4804  994887  RISE       1
I__1572/I                                     InMux                          0              4804  994887  RISE       1
I__1572/O                                     InMux                        259              5064  994887  RISE       1
spi0.i1_4_lut_LC_15_16_6/in1                  LogicCell40_SEQ_MODE_0000      0              5064  994887  RISE       1
spi0.i1_4_lut_LC_15_16_6/lcout                LogicCell40_SEQ_MODE_0000    400              5463  994887  RISE      15
I__1945/I                                     LocalMux                       0              5463  995385  RISE       1
I__1945/O                                     LocalMux                     330              5793  995385  RISE       1
I__1952/I                                     InMux                          0              5793  995582  RISE       1
I__1952/O                                     InMux                        259              6053  995582  RISE       1
spi0.t_FSM_i6_LC_15_15_5/in3                  LogicCell40_SEQ_MODE_1010      0              6053  995582  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i6_LC_15_15_5/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i0_LC_16_15_0/in0
Capture Clock    : spi0.t_FSM_i0_LC_16_15_0/clk
Setup Constraint : 1000000p
Path slack       : 995806p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000870

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2616
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5064
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1808/I                                     LocalMux                       0              2448  994887  RISE       1
I__1808/O                                     LocalMux                     330              2777  994887  RISE       1
I__1818/I                                     InMux                          0              2777  994887  RISE       1
I__1818/O                                     InMux                        259              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994887  RISE       5
I__1661/I                                     LocalMux                       0              3486  995806  RISE       1
I__1661/O                                     LocalMux                     330              3815  995806  RISE       1
I__1666/I                                     InMux                          0              3815  995806  RISE       1
I__1666/O                                     InMux                        259              4075  995806  RISE       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/in1    LogicCell40_SEQ_MODE_0000      0              4075  995806  RISE       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/lcout  LogicCell40_SEQ_MODE_0000    400              4475  995806  RISE      16
I__1923/I                                     LocalMux                       0              4475  995806  RISE       1
I__1923/O                                     LocalMux                     330              4804  995806  RISE       1
I__1928/I                                     InMux                          0              4804  995806  RISE       1
I__1928/O                                     InMux                        259              5064  995806  RISE       1
spi0.t_FSM_i0_LC_16_15_0/in0                  LogicCell40_SEQ_MODE_1011      0              5064  995806  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i0_LC_16_15_0/clk      LogicCell40_SEQ_MODE_1011      0              1340  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i10_LC_16_17_0/in0
Capture Clock    : spi0.t_FSM_i10_LC_16_17_0/clk
Setup Constraint : 1000000p
Path slack       : 995806p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000870

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2616
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5064
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1808/I                                     LocalMux                       0              2448  994887  RISE       1
I__1808/O                                     LocalMux                     330              2777  994887  RISE       1
I__1818/I                                     InMux                          0              2777  994887  RISE       1
I__1818/O                                     InMux                        259              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994887  RISE       5
I__1661/I                                     LocalMux                       0              3486  995806  RISE       1
I__1661/O                                     LocalMux                     330              3815  995806  RISE       1
I__1666/I                                     InMux                          0              3815  995806  RISE       1
I__1666/O                                     InMux                        259              4075  995806  RISE       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/in1    LogicCell40_SEQ_MODE_0000      0              4075  995806  RISE       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/lcout  LogicCell40_SEQ_MODE_0000    400              4475  995806  RISE      16
I__1924/I                                     LocalMux                       0              4475  995806  RISE       1
I__1924/O                                     LocalMux                     330              4804  995806  RISE       1
I__1935/I                                     InMux                          0              4804  995806  RISE       1
I__1935/O                                     InMux                        259              5064  995806  RISE       1
spi0.t_FSM_i10_LC_16_17_0/in0                 LogicCell40_SEQ_MODE_1010      0              5064  995806  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i10_LC_16_17_0/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i12_LC_16_15_6/in0
Capture Clock    : spi0.t_FSM_i12_LC_16_15_6/clk
Setup Constraint : 1000000p
Path slack       : 995806p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000870

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2616
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5064
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1808/I                                     LocalMux                       0              2448  994887  RISE       1
I__1808/O                                     LocalMux                     330              2777  994887  RISE       1
I__1818/I                                     InMux                          0              2777  994887  RISE       1
I__1818/O                                     InMux                        259              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994887  RISE       5
I__1661/I                                     LocalMux                       0              3486  995806  RISE       1
I__1661/O                                     LocalMux                     330              3815  995806  RISE       1
I__1666/I                                     InMux                          0              3815  995806  RISE       1
I__1666/O                                     InMux                        259              4075  995806  RISE       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/in1    LogicCell40_SEQ_MODE_0000      0              4075  995806  RISE       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/lcout  LogicCell40_SEQ_MODE_0000    400              4475  995806  RISE      16
I__1923/I                                     LocalMux                       0              4475  995806  RISE       1
I__1923/O                                     LocalMux                     330              4804  995806  RISE       1
I__1930/I                                     InMux                          0              4804  995806  RISE       1
I__1930/O                                     InMux                        259              5064  995806  RISE       1
spi0.t_FSM_i12_LC_16_15_6/in0                 LogicCell40_SEQ_MODE_1010      0              5064  995806  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i12_LC_16_15_6/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i14_LC_16_15_4/in0
Capture Clock    : spi0.t_FSM_i14_LC_16_15_4/clk
Setup Constraint : 1000000p
Path slack       : 995806p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000870

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2616
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5064
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1808/I                                     LocalMux                       0              2448  994887  RISE       1
I__1808/O                                     LocalMux                     330              2777  994887  RISE       1
I__1818/I                                     InMux                          0              2777  994887  RISE       1
I__1818/O                                     InMux                        259              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994887  RISE       5
I__1661/I                                     LocalMux                       0              3486  995806  RISE       1
I__1661/O                                     LocalMux                     330              3815  995806  RISE       1
I__1666/I                                     InMux                          0              3815  995806  RISE       1
I__1666/O                                     InMux                        259              4075  995806  RISE       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/in1    LogicCell40_SEQ_MODE_0000      0              4075  995806  RISE       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/lcout  LogicCell40_SEQ_MODE_0000    400              4475  995806  RISE      16
I__1923/I                                     LocalMux                       0              4475  995806  RISE       1
I__1923/O                                     LocalMux                     330              4804  995806  RISE       1
I__1932/I                                     InMux                          0              4804  995806  RISE       1
I__1932/O                                     InMux                        259              5064  995806  RISE       1
spi0.t_FSM_i14_LC_16_15_4/in0                 LogicCell40_SEQ_MODE_1010      0              5064  995806  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i14_LC_16_15_4/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i1_LC_16_15_2/in0
Capture Clock    : spi0.t_FSM_i1_LC_16_15_2/clk
Setup Constraint : 1000000p
Path slack       : 995806p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000870

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2616
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5064
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1808/I                                     LocalMux                       0              2448  994887  RISE       1
I__1808/O                                     LocalMux                     330              2777  994887  RISE       1
I__1818/I                                     InMux                          0              2777  994887  RISE       1
I__1818/O                                     InMux                        259              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994887  RISE       5
I__1661/I                                     LocalMux                       0              3486  995806  RISE       1
I__1661/O                                     LocalMux                     330              3815  995806  RISE       1
I__1666/I                                     InMux                          0              3815  995806  RISE       1
I__1666/O                                     InMux                        259              4075  995806  RISE       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/in1    LogicCell40_SEQ_MODE_0000      0              4075  995806  RISE       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/lcout  LogicCell40_SEQ_MODE_0000    400              4475  995806  RISE      16
I__1923/I                                     LocalMux                       0              4475  995806  RISE       1
I__1923/O                                     LocalMux                     330              4804  995806  RISE       1
I__1934/I                                     InMux                          0              4804  995806  RISE       1
I__1934/O                                     InMux                        259              5064  995806  RISE       1
spi0.t_FSM_i1_LC_16_15_2/in0                  LogicCell40_SEQ_MODE_1010      0              5064  995806  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i1_LC_16_15_2/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i8_LC_16_17_2/in0
Capture Clock    : spi0.t_FSM_i8_LC_16_17_2/clk
Setup Constraint : 1000000p
Path slack       : 995806p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000870

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2616
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5064
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1808/I                                     LocalMux                       0              2448  994887  RISE       1
I__1808/O                                     LocalMux                     330              2777  994887  RISE       1
I__1818/I                                     InMux                          0              2777  994887  RISE       1
I__1818/O                                     InMux                        259              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994887  RISE       5
I__1661/I                                     LocalMux                       0              3486  995806  RISE       1
I__1661/O                                     LocalMux                     330              3815  995806  RISE       1
I__1666/I                                     InMux                          0              3815  995806  RISE       1
I__1666/O                                     InMux                        259              4075  995806  RISE       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/in1    LogicCell40_SEQ_MODE_0000      0              4075  995806  RISE       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/lcout  LogicCell40_SEQ_MODE_0000    400              4475  995806  RISE      16
I__1924/I                                     LocalMux                       0              4475  995806  RISE       1
I__1924/O                                     LocalMux                     330              4804  995806  RISE       1
I__1938/I                                     InMux                          0              4804  995806  RISE       1
I__1938/O                                     InMux                        259              5064  995806  RISE       1
spi0.t_FSM_i8_LC_16_17_2/in0                  LogicCell40_SEQ_MODE_1010      0              5064  995806  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i8_LC_16_17_2/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i11_LC_16_15_7/in1
Capture Clock    : spi0.t_FSM_i11_LC_16_15_7/clk
Setup Constraint : 1000000p
Path slack       : 995876p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000940

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2616
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5064
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1808/I                                     LocalMux                       0              2448  994887  RISE       1
I__1808/O                                     LocalMux                     330              2777  994887  RISE       1
I__1818/I                                     InMux                          0              2777  994887  RISE       1
I__1818/O                                     InMux                        259              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994887  RISE       5
I__1661/I                                     LocalMux                       0              3486  995806  RISE       1
I__1661/O                                     LocalMux                     330              3815  995806  RISE       1
I__1666/I                                     InMux                          0              3815  995806  RISE       1
I__1666/O                                     InMux                        259              4075  995806  RISE       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/in1    LogicCell40_SEQ_MODE_0000      0              4075  995806  RISE       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/lcout  LogicCell40_SEQ_MODE_0000    400              4475  995806  RISE      16
I__1923/I                                     LocalMux                       0              4475  995806  RISE       1
I__1923/O                                     LocalMux                     330              4804  995806  RISE       1
I__1929/I                                     InMux                          0              4804  995876  RISE       1
I__1929/O                                     InMux                        259              5064  995876  RISE       1
spi0.t_FSM_i11_LC_16_15_7/in1                 LogicCell40_SEQ_MODE_1010      0              5064  995876  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i11_LC_16_15_7/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i13_LC_16_15_5/in1
Capture Clock    : spi0.t_FSM_i13_LC_16_15_5/clk
Setup Constraint : 1000000p
Path slack       : 995876p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000940

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2616
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5064
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1808/I                                     LocalMux                       0              2448  994887  RISE       1
I__1808/O                                     LocalMux                     330              2777  994887  RISE       1
I__1818/I                                     InMux                          0              2777  994887  RISE       1
I__1818/O                                     InMux                        259              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994887  RISE       5
I__1661/I                                     LocalMux                       0              3486  995806  RISE       1
I__1661/O                                     LocalMux                     330              3815  995806  RISE       1
I__1666/I                                     InMux                          0              3815  995806  RISE       1
I__1666/O                                     InMux                        259              4075  995806  RISE       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/in1    LogicCell40_SEQ_MODE_0000      0              4075  995806  RISE       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/lcout  LogicCell40_SEQ_MODE_0000    400              4475  995806  RISE      16
I__1923/I                                     LocalMux                       0              4475  995806  RISE       1
I__1923/O                                     LocalMux                     330              4804  995806  RISE       1
I__1931/I                                     InMux                          0              4804  995876  RISE       1
I__1931/O                                     InMux                        259              5064  995876  RISE       1
spi0.t_FSM_i13_LC_16_15_5/in1                 LogicCell40_SEQ_MODE_1010      0              5064  995876  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i13_LC_16_15_5/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i15_LC_16_15_3/in1
Capture Clock    : spi0.t_FSM_i15_LC_16_15_3/clk
Setup Constraint : 1000000p
Path slack       : 995876p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000940

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2616
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5064
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1808/I                                     LocalMux                       0              2448  994887  RISE       1
I__1808/O                                     LocalMux                     330              2777  994887  RISE       1
I__1818/I                                     InMux                          0              2777  994887  RISE       1
I__1818/O                                     InMux                        259              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994887  RISE       5
I__1661/I                                     LocalMux                       0              3486  995806  RISE       1
I__1661/O                                     LocalMux                     330              3815  995806  RISE       1
I__1666/I                                     InMux                          0              3815  995806  RISE       1
I__1666/O                                     InMux                        259              4075  995806  RISE       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/in1    LogicCell40_SEQ_MODE_0000      0              4075  995806  RISE       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/lcout  LogicCell40_SEQ_MODE_0000    400              4475  995806  RISE      16
I__1923/I                                     LocalMux                       0              4475  995806  RISE       1
I__1923/O                                     LocalMux                     330              4804  995806  RISE       1
I__1933/I                                     InMux                          0              4804  995876  RISE       1
I__1933/O                                     InMux                        259              5064  995876  RISE       1
spi0.t_FSM_i15_LC_16_15_3/in1                 LogicCell40_SEQ_MODE_1010      0              5064  995876  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i15_LC_16_15_3/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i7_LC_16_17_3/in1
Capture Clock    : spi0.t_FSM_i7_LC_16_17_3/clk
Setup Constraint : 1000000p
Path slack       : 995876p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000940

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2616
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5064
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1808/I                                     LocalMux                       0              2448  994887  RISE       1
I__1808/O                                     LocalMux                     330              2777  994887  RISE       1
I__1818/I                                     InMux                          0              2777  994887  RISE       1
I__1818/O                                     InMux                        259              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994887  RISE       5
I__1661/I                                     LocalMux                       0              3486  995806  RISE       1
I__1661/O                                     LocalMux                     330              3815  995806  RISE       1
I__1666/I                                     InMux                          0              3815  995806  RISE       1
I__1666/O                                     InMux                        259              4075  995806  RISE       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/in1    LogicCell40_SEQ_MODE_0000      0              4075  995806  RISE       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/lcout  LogicCell40_SEQ_MODE_0000    400              4475  995806  RISE      16
I__1924/I                                     LocalMux                       0              4475  995806  RISE       1
I__1924/O                                     LocalMux                     330              4804  995806  RISE       1
I__1937/I                                     InMux                          0              4804  995876  RISE       1
I__1937/O                                     InMux                        259              5064  995876  RISE       1
spi0.t_FSM_i7_LC_16_17_3/in1                  LogicCell40_SEQ_MODE_1010      0              5064  995876  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i7_LC_16_17_3/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i9_LC_16_17_1/in1
Capture Clock    : spi0.t_FSM_i9_LC_16_17_1/clk
Setup Constraint : 1000000p
Path slack       : 995876p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000940

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2616
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5064
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1808/I                                     LocalMux                       0              2448  994887  RISE       1
I__1808/O                                     LocalMux                     330              2777  994887  RISE       1
I__1818/I                                     InMux                          0              2777  994887  RISE       1
I__1818/O                                     InMux                        259              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994887  RISE       5
I__1661/I                                     LocalMux                       0              3486  995806  RISE       1
I__1661/O                                     LocalMux                     330              3815  995806  RISE       1
I__1666/I                                     InMux                          0              3815  995806  RISE       1
I__1666/O                                     InMux                        259              4075  995806  RISE       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/in1    LogicCell40_SEQ_MODE_0000      0              4075  995806  RISE       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/lcout  LogicCell40_SEQ_MODE_0000    400              4475  995806  RISE      16
I__1924/I                                     LocalMux                       0              4475  995806  RISE       1
I__1924/O                                     LocalMux                     330              4804  995806  RISE       1
I__1939/I                                     InMux                          0              4804  995876  RISE       1
I__1939/O                                     InMux                        259              5064  995876  RISE       1
spi0.t_FSM_i9_LC_16_17_1/in1                  LogicCell40_SEQ_MODE_1010      0              5064  995876  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i9_LC_16_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i3_LC_16_17_4/in2
Capture Clock    : spi0.t_FSM_i3_LC_16_17_4/clk
Setup Constraint : 1000000p
Path slack       : 995904p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000968

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2616
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5064
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1808/I                                     LocalMux                       0              2448  994887  RISE       1
I__1808/O                                     LocalMux                     330              2777  994887  RISE       1
I__1818/I                                     InMux                          0              2777  994887  RISE       1
I__1818/O                                     InMux                        259              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994887  RISE       5
I__1661/I                                     LocalMux                       0              3486  995806  RISE       1
I__1661/O                                     LocalMux                     330              3815  995806  RISE       1
I__1666/I                                     InMux                          0              3815  995806  RISE       1
I__1666/O                                     InMux                        259              4075  995806  RISE       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/in1    LogicCell40_SEQ_MODE_0000      0              4075  995806  RISE       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/lcout  LogicCell40_SEQ_MODE_0000    400              4475  995806  RISE      16
I__1924/I                                     LocalMux                       0              4475  995806  RISE       1
I__1924/O                                     LocalMux                     330              4804  995806  RISE       1
I__1936/I                                     InMux                          0              4804  995904  RISE       1
I__1936/O                                     InMux                        259              5064  995904  RISE       1
I__1944/I                                     CascadeMux                     0              5064  995904  RISE       1
I__1944/O                                     CascadeMux                     0              5064  995904  RISE       1
spi0.t_FSM_i3_LC_16_17_4/in2                  LogicCell40_SEQ_MODE_1010      0              5064  995904  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i3_LC_16_17_4/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i2_LC_15_16_7/in2
Capture Clock    : spi0.t_FSM_i2_LC_15_16_7/clk
Setup Constraint : 1000000p
Path slack       : 996143p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -323
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001585

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2994
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5442
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1808/I                                     LocalMux                       0              2448  994887  RISE       1
I__1808/O                                     LocalMux                     330              2777  994887  RISE       1
I__1818/I                                     InMux                          0              2777  994887  RISE       1
I__1818/O                                     InMux                        259              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994887  RISE       5
I__1659/I                                     LocalMux                       0              3486  994887  RISE       1
I__1659/O                                     LocalMux                     330              3815  994887  RISE       1
I__1662/I                                     InMux                          0              3815  994887  RISE       1
I__1662/O                                     InMux                        259              4075  994887  RISE       1
spi0.mux_512_i3_4_lut_4_lut_LC_15_15_1/in1    LogicCell40_SEQ_MODE_0000      0              4075  994887  RISE       1
spi0.mux_512_i3_4_lut_4_lut_LC_15_15_1/lcout  LogicCell40_SEQ_MODE_0000    400              4475  994887  RISE       1
I__1571/I                                     LocalMux                       0              4475  994887  RISE       1
I__1571/O                                     LocalMux                     330              4804  994887  RISE       1
I__1572/I                                     InMux                          0              4804  994887  RISE       1
I__1572/O                                     InMux                        259              5064  994887  RISE       1
spi0.i1_4_lut_LC_15_16_6/in1                  LogicCell40_SEQ_MODE_0000      0              5064  994887  RISE       1
spi0.i1_4_lut_LC_15_16_6/ltout                LogicCell40_SEQ_MODE_0000    379              5442  996143  FALL       1
I__1569/I                                     CascadeMux                     0              5442  996143  FALL       1
I__1569/O                                     CascadeMux                     0              5442  996143  FALL       1
spi0.t_FSM_i2_LC_15_16_7/in2                  LogicCell40_SEQ_MODE_1010      0              5442  996143  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i2_LC_15_16_7/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.rx__5_i8_LC_17_17_1/in0
Capture Clock    : spi0.rx__5_i8_LC_17_17_1/clk
Setup Constraint : 1000000p
Path slack       : 996143p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000870

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2279
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4727
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448  994936  RISE      13
I__1833/I                           LocalMux                       0              2448  996143  RISE       1
I__1833/O                           LocalMux                     330              2777  996143  RISE       1
I__1841/I                           InMux                          0              2777  996143  RISE       1
I__1841/O                           InMux                        259              3037  996143  RISE       1
spi0.i19_3_lut_LC_14_15_0/in0       LogicCell40_SEQ_MODE_0000      0              3037  996143  RISE       1
spi0.i19_3_lut_LC_14_15_0/lcout     LogicCell40_SEQ_MODE_0000    449              3486  996143  RISE      23
I__2294/I                           Odrv4                          0              3486  996143  RISE       1
I__2294/O                           Odrv4                        351              3836  996143  RISE       1
I__2311/I                           Span4Mux_h                     0              3836  996143  RISE       1
I__2311/O                           Span4Mux_h                   302              4138  996143  RISE       1
I__2316/I                           LocalMux                       0              4138  996143  RISE       1
I__2316/O                           LocalMux                     330              4468  996143  RISE       1
I__2319/I                           InMux                          0              4468  996143  RISE       1
I__2319/O                           InMux                        259              4727  996143  RISE       1
spi0.rx__5_i8_LC_17_17_1/in0        LogicCell40_SEQ_MODE_1000      0              4727  996143  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2260/I                         LocalMux                       0               701  RISE       1
I__2260/O                         LocalMux                     330              1031  RISE       1
I__2274/I                         ClkMux                         0              1031  RISE       1
I__2274/O                         ClkMux                       309              1340  RISE       1
spi0.rx__5_i8_LC_17_17_1/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.rx__5_i7_LC_17_17_6/in3
Capture Clock    : spi0.rx__5_i7_LC_17_17_6/clk
Setup Constraint : 1000000p
Path slack       : 996339p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001066

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2279
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4727
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448  994936  RISE      13
I__1833/I                           LocalMux                       0              2448  996143  RISE       1
I__1833/O                           LocalMux                     330              2777  996143  RISE       1
I__1841/I                           InMux                          0              2777  996143  RISE       1
I__1841/O                           InMux                        259              3037  996143  RISE       1
spi0.i19_3_lut_LC_14_15_0/in0       LogicCell40_SEQ_MODE_0000      0              3037  996143  RISE       1
spi0.i19_3_lut_LC_14_15_0/lcout     LogicCell40_SEQ_MODE_0000    449              3486  996143  RISE      23
I__2294/I                           Odrv4                          0              3486  996143  RISE       1
I__2294/O                           Odrv4                        351              3836  996143  RISE       1
I__2311/I                           Span4Mux_h                     0              3836  996143  RISE       1
I__2311/O                           Span4Mux_h                   302              4138  996143  RISE       1
I__2316/I                           LocalMux                       0              4138  996143  RISE       1
I__2316/O                           LocalMux                     330              4468  996143  RISE       1
I__2318/I                           InMux                          0              4468  996339  RISE       1
I__2318/O                           InMux                        259              4727  996339  RISE       1
spi0.rx__5_i7_LC_17_17_6/in3        LogicCell40_SEQ_MODE_1000      0              4727  996339  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2260/I                         LocalMux                       0               701  RISE       1
I__2260/O                         LocalMux                     330              1031  RISE       1
I__2274/I                         ClkMux                         0              1031  RISE       1
I__2274/O                         ClkMux                       309              1340  RISE       1
spi0.rx__5_i7_LC_17_17_6/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.rx__5_i9_LC_17_17_4/in3
Capture Clock    : spi0.rx__5_i9_LC_17_17_4/clk
Setup Constraint : 1000000p
Path slack       : 996339p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001066

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2279
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4727
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448  994936  RISE      13
I__1833/I                           LocalMux                       0              2448  996143  RISE       1
I__1833/O                           LocalMux                     330              2777  996143  RISE       1
I__1841/I                           InMux                          0              2777  996143  RISE       1
I__1841/O                           InMux                        259              3037  996143  RISE       1
spi0.i19_3_lut_LC_14_15_0/in0       LogicCell40_SEQ_MODE_0000      0              3037  996143  RISE       1
spi0.i19_3_lut_LC_14_15_0/lcout     LogicCell40_SEQ_MODE_0000    449              3486  996143  RISE      23
I__2294/I                           Odrv4                          0              3486  996143  RISE       1
I__2294/O                           Odrv4                        351              3836  996143  RISE       1
I__2311/I                           Span4Mux_h                     0              3836  996143  RISE       1
I__2311/O                           Span4Mux_h                   302              4138  996143  RISE       1
I__2316/I                           LocalMux                       0              4138  996143  RISE       1
I__2316/O                           LocalMux                     330              4468  996143  RISE       1
I__2320/I                           InMux                          0              4468  996339  RISE       1
I__2320/O                           InMux                        259              4727  996339  RISE       1
spi0.rx__5_i9_LC_17_17_4/in3        LogicCell40_SEQ_MODE_1000      0              4727  996339  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2260/I                         LocalMux                       0               701  RISE       1
I__2260/O                         LocalMux                     330              1031  RISE       1
I__2274/I                         ClkMux                         0              1031  RISE       1
I__2274/O                         ClkMux                       309              1340  RISE       1
spi0.rx__5_i9_LC_17_17_4/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i2_LC_15_16_7/in1
Capture Clock    : spi0.t_FSM_i2_LC_15_16_7/clk
Setup Constraint : 1000000p
Path slack       : 996444p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001508

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2616
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5064
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1808/I                                     LocalMux                       0              2448  994887  RISE       1
I__1808/O                                     LocalMux                     330              2777  994887  RISE       1
I__1818/I                                     InMux                          0              2777  994887  RISE       1
I__1818/O                                     InMux                        259              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994887  RISE       5
I__1661/I                                     LocalMux                       0              3486  995806  RISE       1
I__1661/O                                     LocalMux                     330              3815  995806  RISE       1
I__1666/I                                     InMux                          0              3815  995806  RISE       1
I__1666/O                                     InMux                        259              4075  995806  RISE       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/in1    LogicCell40_SEQ_MODE_0000      0              4075  995806  RISE       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/lcout  LogicCell40_SEQ_MODE_0000    400              4475  995806  RISE      16
I__1925/I                                     LocalMux                       0              4475  996444  RISE       1
I__1925/O                                     LocalMux                     330              4804  996444  RISE       1
I__1940/I                                     InMux                          0              4804  996444  RISE       1
I__1940/O                                     InMux                        259              5064  996444  RISE       1
spi0.t_FSM_i2_LC_15_16_7/in1                  LogicCell40_SEQ_MODE_1010      0              5064  996444  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i2_LC_15_16_7/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i4_LC_15_15_7/in1
Capture Clock    : spi0.t_FSM_i4_LC_15_15_7/clk
Setup Constraint : 1000000p
Path slack       : 996444p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001508

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2616
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5064
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1808/I                                     LocalMux                       0              2448  994887  RISE       1
I__1808/O                                     LocalMux                     330              2777  994887  RISE       1
I__1818/I                                     InMux                          0              2777  994887  RISE       1
I__1818/O                                     InMux                        259              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994887  RISE       5
I__1661/I                                     LocalMux                       0              3486  995806  RISE       1
I__1661/O                                     LocalMux                     330              3815  995806  RISE       1
I__1666/I                                     InMux                          0              3815  995806  RISE       1
I__1666/O                                     InMux                        259              4075  995806  RISE       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/in1    LogicCell40_SEQ_MODE_0000      0              4075  995806  RISE       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/lcout  LogicCell40_SEQ_MODE_0000    400              4475  995806  RISE      16
I__1926/I                                     LocalMux                       0              4475  996444  RISE       1
I__1926/O                                     LocalMux                     330              4804  996444  RISE       1
I__1941/I                                     InMux                          0              4804  996444  RISE       1
I__1941/O                                     InMux                        259              5064  996444  RISE       1
spi0.t_FSM_i4_LC_15_15_7/in1                  LogicCell40_SEQ_MODE_1010      0              5064  996444  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i4_LC_15_15_7/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i6_LC_15_15_5/in1
Capture Clock    : spi0.t_FSM_i6_LC_15_15_5/clk
Setup Constraint : 1000000p
Path slack       : 996444p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001508

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2616
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5064
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1808/I                                     LocalMux                       0              2448  994887  RISE       1
I__1808/O                                     LocalMux                     330              2777  994887  RISE       1
I__1818/I                                     InMux                          0              2777  994887  RISE       1
I__1818/O                                     InMux                        259              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994887  RISE       5
I__1661/I                                     LocalMux                       0              3486  995806  RISE       1
I__1661/O                                     LocalMux                     330              3815  995806  RISE       1
I__1666/I                                     InMux                          0              3815  995806  RISE       1
I__1666/O                                     InMux                        259              4075  995806  RISE       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/in1    LogicCell40_SEQ_MODE_0000      0              4075  995806  RISE       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/lcout  LogicCell40_SEQ_MODE_0000    400              4475  995806  RISE      16
I__1926/I                                     LocalMux                       0              4475  996444  RISE       1
I__1926/O                                     LocalMux                     330              4804  996444  RISE       1
I__1942/I                                     InMux                          0              4804  996444  RISE       1
I__1942/O                                     InMux                        259              5064  996444  RISE       1
spi0.t_FSM_i6_LC_15_15_5/in1                  LogicCell40_SEQ_MODE_1010      0              5064  996444  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i6_LC_15_15_5/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.rx__5_i6_LC_17_16_7/in0
Capture Clock    : spi0.rx__5_i6_LC_17_16_7/clk
Setup Constraint : 1000000p
Path slack       : 996444p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001171

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2279
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4727
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448  994936  RISE      13
I__1833/I                           LocalMux                       0              2448  996143  RISE       1
I__1833/O                           LocalMux                     330              2777  996143  RISE       1
I__1841/I                           InMux                          0              2777  996143  RISE       1
I__1841/O                           InMux                        259              3037  996143  RISE       1
spi0.i19_3_lut_LC_14_15_0/in0       LogicCell40_SEQ_MODE_0000      0              3037  996143  RISE       1
spi0.i19_3_lut_LC_14_15_0/lcout     LogicCell40_SEQ_MODE_0000    449              3486  996143  RISE      23
I__2295/I                           Odrv4                          0              3486  996444  RISE       1
I__2295/O                           Odrv4                        351              3836  996444  RISE       1
I__2312/I                           Span4Mux_h                     0              3836  996444  RISE       1
I__2312/O                           Span4Mux_h                   302              4138  996444  RISE       1
I__2317/I                           LocalMux                       0              4138  996444  RISE       1
I__2317/O                           LocalMux                     330              4468  996444  RISE       1
I__2323/I                           InMux                          0              4468  996444  RISE       1
I__2323/O                           InMux                        259              4727  996444  RISE       1
spi0.rx__5_i6_LC_17_16_7/in0        LogicCell40_SEQ_MODE_1000      0              4727  996444  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2251/I                         Span4Mux_h                     0               351  RISE       1
I__2251/O                         Span4Mux_h                   302               652  RISE       1
I__2263/I                         Span4Mux_v                     0               652  RISE       1
I__2263/O                         Span4Mux_v                   351              1003  RISE       1
I__2278/I                         LocalMux                       0              1003  RISE       1
I__2278/O                         LocalMux                     330              1333  RISE       1
I__2286/I                         ClkMux                         0              1333  RISE       1
I__2286/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i6_LC_17_16_7/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i5_LC_15_15_6/in3
Capture Clock    : spi0.t_FSM_i5_LC_15_15_6/clk
Setup Constraint : 1000000p
Path slack       : 996570p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001634

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2616
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5064
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1808/I                                     LocalMux                       0              2448  994887  RISE       1
I__1808/O                                     LocalMux                     330              2777  994887  RISE       1
I__1818/I                                     InMux                          0              2777  994887  RISE       1
I__1818/O                                     InMux                        259              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/in0                     LogicCell40_SEQ_MODE_0000      0              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/lcout                   LogicCell40_SEQ_MODE_0000    449              3486  994887  RISE       5
I__1661/I                                     LocalMux                       0              3486  995806  RISE       1
I__1661/O                                     LocalMux                     330              3815  995806  RISE       1
I__1666/I                                     InMux                          0              3815  995806  RISE       1
I__1666/O                                     InMux                        259              4075  995806  RISE       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/in1    LogicCell40_SEQ_MODE_0000      0              4075  995806  RISE       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/lcout  LogicCell40_SEQ_MODE_0000    400              4475  995806  RISE      16
I__1927/I                                     LocalMux                       0              4475  996570  RISE       1
I__1927/O                                     LocalMux                     330              4804  996570  RISE       1
I__1943/I                                     InMux                          0              4804  996570  RISE       1
I__1943/O                                     InMux                        259              5064  996570  RISE       1
spi0.t_FSM_i5_LC_15_15_6/in3                  LogicCell40_SEQ_MODE_1010      0              5064  996570  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i5_LC_15_15_6/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.state_reg_i0_LC_15_15_4/in3
Capture Clock    : spi0.state_reg_i0_LC_15_15_4/clk
Setup Constraint : 1000000p
Path slack       : 996570p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001634

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2616
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       5064
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout  LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1808/I                           LocalMux                       0              2448  994887  RISE       1
I__1808/O                           LocalMux                     330              2777  994887  RISE       1
I__1817/I                           InMux                          0              2777  995175  RISE       1
I__1817/O                           InMux                        259              3037  995175  RISE       1
spi0.i2082_2_lut_LC_15_16_2/in0     LogicCell40_SEQ_MODE_0000      0              3037  995175  RISE       1
spi0.i2082_2_lut_LC_15_16_2/lcout   LogicCell40_SEQ_MODE_0000    449              3486  995175  RISE       1
I__1540/I                           LocalMux                       0              3486  995175  RISE       1
I__1540/O                           LocalMux                     330              3815  995175  RISE       1
I__1541/I                           InMux                          0              3815  995175  RISE       1
I__1541/O                           InMux                        259              4075  995175  RISE       1
spi0.i28_4_lut_LC_15_16_4/in1       LogicCell40_SEQ_MODE_0000      0              4075  995175  RISE       1
spi0.i28_4_lut_LC_15_16_4/lcout     LogicCell40_SEQ_MODE_0000    400              4475  996570  RISE       1
I__1537/I                           LocalMux                       0              4475  996570  RISE       1
I__1537/O                           LocalMux                     330              4804  996570  RISE       1
I__1538/I                           InMux                          0              4804  996570  RISE       1
I__1538/O                           InMux                        259              5064  996570  RISE       1
spi0.state_reg_i0_LC_15_15_4/in3    LogicCell40_SEQ_MODE_1010      0              5064  996570  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.rx__5_i4_LC_17_16_0/in3
Capture Clock    : spi0.rx__5_i4_LC_17_16_0/clk
Setup Constraint : 1000000p
Path slack       : 996641p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2279
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4727
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448  994936  RISE      13
I__1833/I                           LocalMux                       0              2448  996143  RISE       1
I__1833/O                           LocalMux                     330              2777  996143  RISE       1
I__1841/I                           InMux                          0              2777  996143  RISE       1
I__1841/O                           InMux                        259              3037  996143  RISE       1
spi0.i19_3_lut_LC_14_15_0/in0       LogicCell40_SEQ_MODE_0000      0              3037  996143  RISE       1
spi0.i19_3_lut_LC_14_15_0/lcout     LogicCell40_SEQ_MODE_0000    449              3486  996143  RISE      23
I__2295/I                           Odrv4                          0              3486  996444  RISE       1
I__2295/O                           Odrv4                        351              3836  996444  RISE       1
I__2312/I                           Span4Mux_h                     0              3836  996444  RISE       1
I__2312/O                           Span4Mux_h                   302              4138  996444  RISE       1
I__2317/I                           LocalMux                       0              4138  996444  RISE       1
I__2317/O                           LocalMux                     330              4468  996444  RISE       1
I__2321/I                           InMux                          0              4468  996641  RISE       1
I__2321/O                           InMux                        259              4727  996641  RISE       1
spi0.rx__5_i4_LC_17_16_0/in3        LogicCell40_SEQ_MODE_1000      0              4727  996641  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2251/I                         Span4Mux_h                     0               351  RISE       1
I__2251/O                         Span4Mux_h                   302               652  RISE       1
I__2263/I                         Span4Mux_v                     0               652  RISE       1
I__2263/O                         Span4Mux_v                   351              1003  RISE       1
I__2278/I                         LocalMux                       0              1003  RISE       1
I__2278/O                         LocalMux                     330              1333  RISE       1
I__2286/I                         ClkMux                         0              1333  RISE       1
I__2286/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i4_LC_17_16_0/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.rx__5_i5_LC_17_16_6/in3
Capture Clock    : spi0.rx__5_i5_LC_17_16_6/clk
Setup Constraint : 1000000p
Path slack       : 996641p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2279
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4727
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448  994936  RISE      13
I__1833/I                           LocalMux                       0              2448  996143  RISE       1
I__1833/O                           LocalMux                     330              2777  996143  RISE       1
I__1841/I                           InMux                          0              2777  996143  RISE       1
I__1841/O                           InMux                        259              3037  996143  RISE       1
spi0.i19_3_lut_LC_14_15_0/in0       LogicCell40_SEQ_MODE_0000      0              3037  996143  RISE       1
spi0.i19_3_lut_LC_14_15_0/lcout     LogicCell40_SEQ_MODE_0000    449              3486  996143  RISE      23
I__2295/I                           Odrv4                          0              3486  996444  RISE       1
I__2295/O                           Odrv4                        351              3836  996444  RISE       1
I__2312/I                           Span4Mux_h                     0              3836  996444  RISE       1
I__2312/O                           Span4Mux_h                   302              4138  996444  RISE       1
I__2317/I                           LocalMux                       0              4138  996444  RISE       1
I__2317/O                           LocalMux                     330              4468  996444  RISE       1
I__2322/I                           InMux                          0              4468  996641  RISE       1
I__2322/O                           InMux                        259              4727  996641  RISE       1
spi0.rx__5_i5_LC_17_16_6/in3        LogicCell40_SEQ_MODE_1000      0              4727  996641  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2251/I                         Span4Mux_h                     0               351  RISE       1
I__2251/O                         Span4Mux_h                   302               652  RISE       1
I__2263/I                         Span4Mux_v                     0               652  RISE       1
I__2263/O                         Span4Mux_v                   351              1003  RISE       1
I__2278/I                         LocalMux                       0              1003  RISE       1
I__2278/O                         LocalMux                     330              1333  RISE       1
I__2286/I                         ClkMux                         0              1333  RISE       1
I__2286/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i5_LC_17_16_6/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.rx__5_i2_LC_14_17_0/in0
Capture Clock    : spi0.rx__5_i2_LC_14_17_0/clk
Setup Constraint : 1000000p
Path slack       : 997013p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001438

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1977
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4425
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448  994936  RISE      13
I__1833/I                           LocalMux                       0              2448  996143  RISE       1
I__1833/O                           LocalMux                     330              2777  996143  RISE       1
I__1841/I                           InMux                          0              2777  996143  RISE       1
I__1841/O                           InMux                        259              3037  996143  RISE       1
spi0.i19_3_lut_LC_14_15_0/in0       LogicCell40_SEQ_MODE_0000      0              3037  996143  RISE       1
spi0.i19_3_lut_LC_14_15_0/lcout     LogicCell40_SEQ_MODE_0000    449              3486  996143  RISE      23
I__2294/I                           Odrv4                          0              3486  996143  RISE       1
I__2294/O                           Odrv4                        351              3836  996143  RISE       1
I__2310/I                           LocalMux                       0              3836  997012  RISE       1
I__2310/O                           LocalMux                     330              4166  997012  RISE       1
I__2314/I                           InMux                          0              4166  997012  RISE       1
I__2314/O                           InMux                        259              4425  997012  RISE       1
spi0.rx__5_i2_LC_14_17_0/in0        LogicCell40_SEQ_MODE_1000      0              4425  997012  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2266/I                         LocalMux                       0              1269  RISE       1
I__2266/O                         LocalMux                     330              1599  RISE       1
I__2281/I                         ClkMux                         0              1599  RISE       1
I__2281/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i2_LC_14_17_0/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.rx__5_i3_LC_14_17_6/in0
Capture Clock    : spi0.rx__5_i3_LC_14_17_6/clk
Setup Constraint : 1000000p
Path slack       : 997013p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001438

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1977
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4425
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448  994936  RISE      13
I__1833/I                           LocalMux                       0              2448  996143  RISE       1
I__1833/O                           LocalMux                     330              2777  996143  RISE       1
I__1841/I                           InMux                          0              2777  996143  RISE       1
I__1841/O                           InMux                        259              3037  996143  RISE       1
spi0.i19_3_lut_LC_14_15_0/in0       LogicCell40_SEQ_MODE_0000      0              3037  996143  RISE       1
spi0.i19_3_lut_LC_14_15_0/lcout     LogicCell40_SEQ_MODE_0000    449              3486  996143  RISE      23
I__2294/I                           Odrv4                          0              3486  996143  RISE       1
I__2294/O                           Odrv4                        351              3836  996143  RISE       1
I__2310/I                           LocalMux                       0              3836  997012  RISE       1
I__2310/O                           LocalMux                     330              4166  997012  RISE       1
I__2315/I                           InMux                          0              4166  997012  RISE       1
I__2315/O                           InMux                        259              4425  997012  RISE       1
spi0.rx__5_i3_LC_14_17_6/in0        LogicCell40_SEQ_MODE_1000      0              4425  997012  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2266/I                         LocalMux                       0              1269  RISE       1
I__2266/O                         LocalMux                     330              1599  RISE       1
I__2281/I                         ClkMux                         0              1599  RISE       1
I__2281/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i3_LC_14_17_6/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.rx__5_i1_LC_14_17_5/in1
Capture Clock    : spi0.rx__5_i1_LC_14_17_5/clk
Setup Constraint : 1000000p
Path slack       : 997083p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001508

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1977
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4425
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448  994936  RISE      13
I__1833/I                           LocalMux                       0              2448  996143  RISE       1
I__1833/O                           LocalMux                     330              2777  996143  RISE       1
I__1841/I                           InMux                          0              2777  996143  RISE       1
I__1841/O                           InMux                        259              3037  996143  RISE       1
spi0.i19_3_lut_LC_14_15_0/in0       LogicCell40_SEQ_MODE_0000      0              3037  996143  RISE       1
spi0.i19_3_lut_LC_14_15_0/lcout     LogicCell40_SEQ_MODE_0000    449              3486  996143  RISE      23
I__2294/I                           Odrv4                          0              3486  996143  RISE       1
I__2294/O                           Odrv4                        351              3836  996143  RISE       1
I__2310/I                           LocalMux                       0              3836  997012  RISE       1
I__2310/O                           LocalMux                     330              4166  997012  RISE       1
I__2313/I                           InMux                          0              4166  997082  RISE       1
I__2313/O                           InMux                        259              4425  997082  RISE       1
spi0.rx__5_i1_LC_14_17_5/in1        LogicCell40_SEQ_MODE_1000      0              4425  997082  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2266/I                         LocalMux                       0              1269  RISE       1
I__2266/O                         LocalMux                     330              1599  RISE       1
I__2281/I                         ClkMux                         0              1599  RISE       1
I__2281/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i1_LC_14_17_5/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.Rx_Lower_Byte_i3_LC_16_16_5/in0
Capture Clock    : spi0.Rx_Lower_Byte_i3_LC_16_16_5/clk
Setup Constraint : 1000000p
Path slack       : 997096p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001171

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout                         LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1812/I                                                  LocalMux                       0              2448  996928  RISE       1
I__1812/O                                                  LocalMux                     330              2777  996928  RISE       1
I__1827/I                                                  InMux                          0              2777  997096  RISE       1
I__1827/O                                                  InMux                        259              3037  997096  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_0/in0    LogicCell40_SEQ_MODE_0000      0              3037  997096  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_0/lcout  LogicCell40_SEQ_MODE_0000    449              3486  997096  RISE       7
I__2164/I                                                  LocalMux                       0              3486  997096  RISE       1
I__2164/O                                                  LocalMux                     330              3815  997096  RISE       1
I__2167/I                                                  InMux                          0              3815  997096  RISE       1
I__2167/O                                                  InMux                        259              4075  997096  RISE       1
spi0.Rx_Lower_Byte_i3_LC_16_16_5/in0                       LogicCell40_SEQ_MODE_1000      0              4075  997096  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2277/I                             LocalMux                       0              1003  RISE       1
I__2277/O                             LocalMux                     330              1333  RISE       1
I__2285/I                             ClkMux                         0              1333  RISE       1
I__2285/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i3_LC_16_16_5/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.Rx_Lower_Byte_i4_LC_17_16_3/in0
Capture Clock    : spi0.Rx_Lower_Byte_i4_LC_17_16_3/clk
Setup Constraint : 1000000p
Path slack       : 997096p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001171

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout                         LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1812/I                                                  LocalMux                       0              2448  996928  RISE       1
I__1812/O                                                  LocalMux                     330              2777  996928  RISE       1
I__1827/I                                                  InMux                          0              2777  997096  RISE       1
I__1827/O                                                  InMux                        259              3037  997096  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_0/in0    LogicCell40_SEQ_MODE_0000      0              3037  997096  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_0/lcout  LogicCell40_SEQ_MODE_0000    449              3486  997096  RISE       7
I__2165/I                                                  LocalMux                       0              3486  997096  RISE       1
I__2165/O                                                  LocalMux                     330              3815  997096  RISE       1
I__2170/I                                                  InMux                          0              3815  997096  RISE       1
I__2170/O                                                  InMux                        259              4075  997096  RISE       1
spi0.Rx_Lower_Byte_i4_LC_17_16_3/in0                       LogicCell40_SEQ_MODE_1000      0              4075  997096  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2278/I                             LocalMux                       0              1003  RISE       1
I__2278/O                             LocalMux                     330              1333  RISE       1
I__2286/I                             ClkMux                         0              1333  RISE       1
I__2286/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i4_LC_17_16_3/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.Rx_Lower_Byte_i5_LC_17_16_5/in0
Capture Clock    : spi0.Rx_Lower_Byte_i5_LC_17_16_5/clk
Setup Constraint : 1000000p
Path slack       : 997096p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001171

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout                         LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1812/I                                                  LocalMux                       0              2448  996928  RISE       1
I__1812/O                                                  LocalMux                     330              2777  996928  RISE       1
I__1827/I                                                  InMux                          0              2777  997096  RISE       1
I__1827/O                                                  InMux                        259              3037  997096  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_0/in0    LogicCell40_SEQ_MODE_0000      0              3037  997096  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_0/lcout  LogicCell40_SEQ_MODE_0000    449              3486  997096  RISE       7
I__2165/I                                                  LocalMux                       0              3486  997096  RISE       1
I__2165/O                                                  LocalMux                     330              3815  997096  RISE       1
I__2171/I                                                  InMux                          0              3815  997096  RISE       1
I__2171/O                                                  InMux                        259              4075  997096  RISE       1
spi0.Rx_Lower_Byte_i5_LC_17_16_5/in0                       LogicCell40_SEQ_MODE_1000      0              4075  997096  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2278/I                             LocalMux                       0              1003  RISE       1
I__2278/O                             LocalMux                     330              1333  RISE       1
I__2286/I                             ClkMux                         0              1333  RISE       1
I__2286/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i5_LC_17_16_5/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.Rx_Lower_Byte_i1_LC_16_16_2/in3
Capture Clock    : spi0.Rx_Lower_Byte_i1_LC_16_16_2/clk
Setup Constraint : 1000000p
Path slack       : 997293p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout                         LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1812/I                                                  LocalMux                       0              2448  996928  RISE       1
I__1812/O                                                  LocalMux                     330              2777  996928  RISE       1
I__1827/I                                                  InMux                          0              2777  997096  RISE       1
I__1827/O                                                  InMux                        259              3037  997096  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_0/in0    LogicCell40_SEQ_MODE_0000      0              3037  997096  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_0/lcout  LogicCell40_SEQ_MODE_0000    449              3486  997096  RISE       7
I__2164/I                                                  LocalMux                       0              3486  997096  RISE       1
I__2164/O                                                  LocalMux                     330              3815  997096  RISE       1
I__2166/I                                                  InMux                          0              3815  997293  RISE       1
I__2166/O                                                  InMux                        259              4075  997293  RISE       1
spi0.Rx_Lower_Byte_i1_LC_16_16_2/in3                       LogicCell40_SEQ_MODE_1000      0              4075  997293  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2277/I                             LocalMux                       0              1003  RISE       1
I__2277/O                             LocalMux                     330              1333  RISE       1
I__2285/I                             ClkMux                         0              1333  RISE       1
I__2285/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i1_LC_16_16_2/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.Rx_Lower_Byte_i6_LC_16_16_4/in3
Capture Clock    : spi0.Rx_Lower_Byte_i6_LC_16_16_4/clk
Setup Constraint : 1000000p
Path slack       : 997293p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout                         LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1812/I                                                  LocalMux                       0              2448  996928  RISE       1
I__1812/O                                                  LocalMux                     330              2777  996928  RISE       1
I__1827/I                                                  InMux                          0              2777  997096  RISE       1
I__1827/O                                                  InMux                        259              3037  997096  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_0/in0    LogicCell40_SEQ_MODE_0000      0              3037  997096  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_0/lcout  LogicCell40_SEQ_MODE_0000    449              3486  997096  RISE       7
I__2164/I                                                  LocalMux                       0              3486  997096  RISE       1
I__2164/O                                                  LocalMux                     330              3815  997096  RISE       1
I__2168/I                                                  InMux                          0              3815  997293  RISE       1
I__2168/O                                                  InMux                        259              4075  997293  RISE       1
spi0.Rx_Lower_Byte_i6_LC_16_16_4/in3                       LogicCell40_SEQ_MODE_1000      0              4075  997293  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2277/I                             LocalMux                       0              1003  RISE       1
I__2277/O                             LocalMux                     330              1333  RISE       1
I__2285/I                             ClkMux                         0              1333  RISE       1
I__2285/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i6_LC_16_16_4/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.Rx_Lower_Byte_i2_LC_17_16_4/in3
Capture Clock    : spi0.Rx_Lower_Byte_i2_LC_17_16_4/clk
Setup Constraint : 1000000p
Path slack       : 997293p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout                         LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1812/I                                                  LocalMux                       0              2448  996928  RISE       1
I__1812/O                                                  LocalMux                     330              2777  996928  RISE       1
I__1827/I                                                  InMux                          0              2777  997096  RISE       1
I__1827/O                                                  InMux                        259              3037  997096  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_0/in0    LogicCell40_SEQ_MODE_0000      0              3037  997096  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_0/lcout  LogicCell40_SEQ_MODE_0000    449              3486  997096  RISE       7
I__2165/I                                                  LocalMux                       0              3486  997096  RISE       1
I__2165/O                                                  LocalMux                     330              3815  997096  RISE       1
I__2169/I                                                  InMux                          0              3815  997293  RISE       1
I__2169/O                                                  InMux                        259              4075  997293  RISE       1
spi0.Rx_Lower_Byte_i2_LC_17_16_4/in3                       LogicCell40_SEQ_MODE_1000      0              4075  997293  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2278/I                             LocalMux                       0              1003  RISE       1
I__2278/O                             LocalMux                     330              1333  RISE       1
I__2286/I                             ClkMux                         0              1333  RISE       1
I__2286/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i2_LC_17_16_4/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.Rx_Lower_Byte_i7_LC_17_16_2/in3
Capture Clock    : spi0.Rx_Lower_Byte_i7_LC_17_16_2/clk
Setup Constraint : 1000000p
Path slack       : 997293p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout                         LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1812/I                                                  LocalMux                       0              2448  996928  RISE       1
I__1812/O                                                  LocalMux                     330              2777  996928  RISE       1
I__1827/I                                                  InMux                          0              2777  997096  RISE       1
I__1827/O                                                  InMux                        259              3037  997096  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_0/in0    LogicCell40_SEQ_MODE_0000      0              3037  997096  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_0/lcout  LogicCell40_SEQ_MODE_0000    449              3486  997096  RISE       7
I__2165/I                                                  LocalMux                       0              3486  997096  RISE       1
I__2165/O                                                  LocalMux                     330              3815  997096  RISE       1
I__2172/I                                                  InMux                          0              3815  997293  RISE       1
I__2172/O                                                  InMux                        259              4075  997293  RISE       1
spi0.Rx_Lower_Byte_i7_LC_17_16_2/in3                       LogicCell40_SEQ_MODE_1000      0              4075  997293  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2278/I                             LocalMux                       0              1003  RISE       1
I__2278/O                             LocalMux                     330              1333  RISE       1
I__2286/I                             ClkMux                         0              1333  RISE       1
I__2286/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i7_LC_17_16_2/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.state_reg_i0_LC_15_15_4/in0
Capture Clock    : spi0.state_reg_i0_LC_15_15_4/clk
Setup Constraint : 1000000p
Path slack       : 997363p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001438

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout  LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1808/I                           LocalMux                       0              2448  994887  RISE       1
I__1808/O                           LocalMux                     330              2777  994887  RISE       1
I__1818/I                           InMux                          0              2777  994887  RISE       1
I__1818/O                           InMux                        259              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/in0           LogicCell40_SEQ_MODE_0000      0              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/lcout         LogicCell40_SEQ_MODE_0000    449              3486  994887  RISE       5
I__1659/I                           LocalMux                       0              3486  994887  RISE       1
I__1659/O                           LocalMux                     330              3815  994887  RISE       1
I__1664/I                           InMux                          0              3815  997363  RISE       1
I__1664/O                           InMux                        259              4075  997363  RISE       1
spi0.state_reg_i0_LC_15_15_4/in0    LogicCell40_SEQ_MODE_1010      0              4075  997363  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_15_15_5/lcout
Path End         : spi0.state_reg_i1_LC_15_16_1/in1
Capture Clock    : spi0.state_reg_i1_LC_15_16_1/clk
Setup Constraint : 1000000p
Path slack       : 997433p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001508

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i6_LC_15_15_5/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_15_15_5/lcout        LogicCell40_SEQ_MODE_1010    540              2448  994957  RISE       4
I__1637/I                             LocalMux                       0              2448  996479  RISE       1
I__1637/O                             LocalMux                     330              2777  996479  RISE       1
I__1641/I                             InMux                          0              2777  996479  RISE       1
I__1641/O                             InMux                        259              3037  996479  RISE       1
spi0.i1_2_lut_3_lut_LC_16_16_6/in0    LogicCell40_SEQ_MODE_0000      0              3037  996479  RISE       1
spi0.i1_2_lut_3_lut_LC_16_16_6/lcout  LogicCell40_SEQ_MODE_0000    449              3486  997433  RISE       1
I__1667/I                             LocalMux                       0              3486  997433  RISE       1
I__1667/O                             LocalMux                     330              3815  997433  RISE       1
I__1668/I                             InMux                          0              3815  997433  RISE       1
I__1668/O                             InMux                        259              4075  997433  RISE       1
spi0.state_reg_i1_LC_15_16_1/in1      LogicCell40_SEQ_MODE_1010      0              4075  997433  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.state_reg_i2_LC_15_15_3/in1
Capture Clock    : spi0.state_reg_i2_LC_15_15_3/clk
Setup Constraint : 1000000p
Path slack       : 997433p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001508

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout  LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1808/I                           LocalMux                       0              2448  994887  RISE       1
I__1808/O                           LocalMux                     330              2777  994887  RISE       1
I__1818/I                           InMux                          0              2777  994887  RISE       1
I__1818/O                           InMux                        259              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/in0           LogicCell40_SEQ_MODE_0000      0              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/lcout         LogicCell40_SEQ_MODE_0000    449              3486  994887  RISE       5
I__1659/I                           LocalMux                       0              3486  994887  RISE       1
I__1659/O                           LocalMux                     330              3815  994887  RISE       1
I__1663/I                           InMux                          0              3815  997433  RISE       1
I__1663/O                           InMux                        259              4075  997433  RISE       1
spi0.state_reg_i2_LC_15_15_3/in1    LogicCell40_SEQ_MODE_1010      0              4075  997433  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.state_reg_i0_LC_15_15_4/in2
Capture Clock    : spi0.state_reg_i0_LC_15_15_4/clk
Setup Constraint : 1000000p
Path slack       : 997461p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001536

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout       LogicCell40_SEQ_MODE_1010    540              2448  994936  RISE      13
I__1835/I                                LocalMux                       0              2448  994971  RISE       1
I__1835/O                                LocalMux                     330              2777  994971  RISE       1
I__1844/I                                InMux                          0              2777  994971  RISE       1
I__1844/O                                InMux                        259              3037  994971  RISE       1
spi0.i1077_2_lut_4_lut_LC_15_15_2/in0    LogicCell40_SEQ_MODE_0000      0              3037  994971  RISE       1
spi0.i1077_2_lut_4_lut_LC_15_15_2/lcout  LogicCell40_SEQ_MODE_0000    449              3486  994971  RISE       3
I__1531/I                                LocalMux                       0              3486  994971  RISE       1
I__1531/O                                LocalMux                     330              3815  994971  RISE       1
I__1534/I                                InMux                          0              3815  997461  RISE       1
I__1534/O                                InMux                        259              4075  997461  RISE       1
I__1536/I                                CascadeMux                     0              4075  997461  RISE       1
I__1536/O                                CascadeMux                     0              4075  997461  RISE       1
spi0.state_reg_i0_LC_15_15_4/in2         LogicCell40_SEQ_MODE_1010      0              4075  997461  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i2_LC_14_17_0/lcout
Path End         : spi0.Rx_Lower_Byte_i0_LC_16_16_1/in1
Capture Clock    : spi0.Rx_Lower_Byte_i0_LC_16_16_1/clk
Setup Constraint : 1000000p
Path slack       : 997503p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001241

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1290
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3738
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2266/I                         LocalMux                       0              1269  RISE       1
I__2266/O                         LocalMux                     330              1599  RISE       1
I__2281/I                         ClkMux                         0              1599  RISE       1
I__2281/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i2_LC_14_17_0/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i2_LC_14_17_0/lcout        LogicCell40_SEQ_MODE_1000    540              2448  997503  RISE       2
I__1606/I                             Odrv4                          0              2448  997503  RISE       1
I__1606/O                             Odrv4                        351              2798  997503  RISE       1
I__1608/I                             Span4Mux_v                     0              2798  997503  RISE       1
I__1608/O                             Span4Mux_v                   351              3149  997503  RISE       1
I__1609/I                             LocalMux                       0              3149  997503  RISE       1
I__1609/O                             LocalMux                     330              3479  997503  RISE       1
I__1610/I                             InMux                          0              3479  997503  RISE       1
I__1610/O                             InMux                        259              3738  997503  RISE       1
spi0.Rx_Lower_Byte_i0_LC_16_16_1/in1  LogicCell40_SEQ_MODE_1000      0              3738  997503  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2277/I                             LocalMux                       0              1003  RISE       1
I__2277/O                             LocalMux                     330              1333  RISE       1
I__2285/I                             ClkMux                         0              1333  RISE       1
I__2285/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i0_LC_16_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i3_LC_14_17_6/lcout
Path End         : spi0.rx__5_i4_LC_17_16_0/in1
Capture Clock    : spi0.rx__5_i4_LC_17_16_0/clk
Setup Constraint : 1000000p
Path slack       : 997552p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001241

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1241
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3689
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2266/I                         LocalMux                       0              1269  RISE       1
I__2266/O                         LocalMux                     330              1599  RISE       1
I__2281/I                         ClkMux                         0              1599  RISE       1
I__2281/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i3_LC_14_17_6/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i3_LC_14_17_6/lcout  LogicCell40_SEQ_MODE_1000    540              2448  997552  RISE       2
I__2213/I                       Odrv4                          0              2448  997552  RISE       1
I__2213/O                       Odrv4                        351              2798  997552  RISE       1
I__2214/I                       Span4Mux_h                     0              2798  997552  RISE       1
I__2214/O                       Span4Mux_h                   302              3100  997552  RISE       1
I__2215/I                       LocalMux                       0              3100  997552  RISE       1
I__2215/O                       LocalMux                     330              3430  997552  RISE       1
I__2217/I                       InMux                          0              3430  997552  RISE       1
I__2217/O                       InMux                        259              3689  997552  RISE       1
spi0.rx__5_i4_LC_17_16_0/in1    LogicCell40_SEQ_MODE_1000      0              3689  997552  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2251/I                         Span4Mux_h                     0               351  RISE       1
I__2251/O                         Span4Mux_h                   302               652  RISE       1
I__2263/I                         Span4Mux_v                     0               652  RISE       1
I__2263/O                         Span4Mux_v                   351              1003  RISE       1
I__2278/I                         LocalMux                       0              1003  RISE       1
I__2278/O                         LocalMux                     330              1333  RISE       1
I__2286/I                         ClkMux                         0              1333  RISE       1
I__2286/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i4_LC_17_16_0/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i3_LC_14_17_6/lcout
Path End         : spi0.Rx_Lower_Byte_i1_LC_16_16_2/in1
Capture Clock    : spi0.Rx_Lower_Byte_i1_LC_16_16_2/clk
Setup Constraint : 1000000p
Path slack       : 997552p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001241

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1241
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3689
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2266/I                         LocalMux                       0              1269  RISE       1
I__2266/O                         LocalMux                     330              1599  RISE       1
I__2281/I                         ClkMux                         0              1599  RISE       1
I__2281/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i3_LC_14_17_6/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i3_LC_14_17_6/lcout        LogicCell40_SEQ_MODE_1000    540              2448  997552  RISE       2
I__2213/I                             Odrv4                          0              2448  997552  RISE       1
I__2213/O                             Odrv4                        351              2798  997552  RISE       1
I__2214/I                             Span4Mux_h                     0              2798  997552  RISE       1
I__2214/O                             Span4Mux_h                   302              3100  997552  RISE       1
I__2216/I                             LocalMux                       0              3100  997552  RISE       1
I__2216/O                             LocalMux                     330              3430  997552  RISE       1
I__2218/I                             InMux                          0              3430  997552  RISE       1
I__2218/O                             InMux                        259              3689  997552  RISE       1
spi0.Rx_Lower_Byte_i1_LC_16_16_2/in1  LogicCell40_SEQ_MODE_1000      0              3689  997552  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2277/I                             LocalMux                       0              1003  RISE       1
I__2277/O                             LocalMux                     330              1333  RISE       1
I__2285/I                             ClkMux                         0              1333  RISE       1
I__2285/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i1_LC_16_16_2/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.state_reg_i2_LC_15_15_3/in3
Capture Clock    : spi0.state_reg_i2_LC_15_15_3/clk
Setup Constraint : 1000000p
Path slack       : 997559p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001634

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1627
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4075
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout       LogicCell40_SEQ_MODE_1010    540              2448  994936  RISE      13
I__1835/I                                LocalMux                       0              2448  994971  RISE       1
I__1835/O                                LocalMux                     330              2777  994971  RISE       1
I__1845/I                                InMux                          0              2777  995560  RISE       1
I__1845/O                                InMux                        259              3037  995560  RISE       1
spi0.i2963_2_lut_3_lut_LC_15_15_0/in0    LogicCell40_SEQ_MODE_0000      0              3037  995560  RISE       1
spi0.i2963_2_lut_3_lut_LC_15_15_0/lcout  LogicCell40_SEQ_MODE_0000    449              3486  997559  RISE       1
I__1417/I                                LocalMux                       0              3486  997559  RISE       1
I__1417/O                                LocalMux                     330              3815  997559  RISE       1
I__1418/I                                InMux                          0              3815  997559  RISE       1
I__1418/O                                InMux                        259              4075  997559  RISE       1
spi0.state_reg_i2_LC_15_15_3/in3         LogicCell40_SEQ_MODE_1010      0              4075  997559  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_15_15_5/lcout
Path End         : spi0.t_FSM_i7_LC_16_17_3/in2
Capture Clock    : spi0.t_FSM_i7_LC_16_17_3/clk
Setup Constraint : 1000000p
Path slack       : 997581p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000968

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    939
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3387
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i6_LC_15_15_5/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_15_15_5/lcout  LogicCell40_SEQ_MODE_1010    540              2448  994957  RISE       4
I__1638/I                       Odrv4                          0              2448  997580  RISE       1
I__1638/O                       Odrv4                        351              2798  997580  RISE       1
I__1642/I                       LocalMux                       0              2798  997580  RISE       1
I__1642/O                       LocalMux                     330              3128  997580  RISE       1
I__1645/I                       InMux                          0              3128  997580  RISE       1
I__1645/O                       InMux                        259              3387  997580  RISE       1
I__1646/I                       CascadeMux                     0              3387  997580  RISE       1
I__1646/O                       CascadeMux                     0              3387  997580  RISE       1
spi0.t_FSM_i7_LC_16_17_3/in2    LogicCell40_SEQ_MODE_1010      0              3387  997580  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i7_LC_16_17_3/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.CS_w_79_LC_15_17_2/sr
Capture Clock    : spi0.CS_w_79_LC_15_17_2/clk
Setup Constraint : 1000000p
Path slack       : 997762p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -203
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001704

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1494
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3942
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448  995020  RISE      31
I__1772/I                           Odrv4                          0              2448  997763  RISE       1
I__1772/O                           Odrv4                        351              2798  997763  RISE       1
I__1803/I                           Span4Mux_v                     0              2798  997763  RISE       1
I__1803/O                           Span4Mux_v                   351              3149  997763  RISE       1
I__1805/I                           LocalMux                       0              3149  997763  RISE       1
I__1805/O                           LocalMux                     330              3479  997763  RISE       1
I__1806/I                           SRMux                          0              3479  997763  RISE       1
I__1806/O                           SRMux                        463              3942  997763  RISE       1
spi0.CS_w_79_LC_15_17_2/sr          LogicCell40_SEQ_MODE_1001      0              3942  997763  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2267/I                         LocalMux                       0              1269  RISE       1
I__2267/O                         LocalMux                     330              1599  RISE       1
I__2282/I                         ClkMux                         0              1599  RISE       1
I__2282/O                         ClkMux                       309              1908  RISE       1
spi0.CS_w_79_LC_15_17_2/clk       LogicCell40_SEQ_MODE_1001      0              1908  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i2_LC_15_16_7/lcout
Path End         : spi0.t_FSM_i3_LC_16_17_4/in0
Capture Clock    : spi0.t_FSM_i3_LC_16_17_4/clk
Setup Constraint : 1000000p
Path slack       : 997833p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000870

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i2_LC_15_16_7/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i2_LC_15_16_7/lcout  LogicCell40_SEQ_MODE_1010    540              2448  995673  RISE       3
I__1967/I                       LocalMux                       0              2448  997833  RISE       1
I__1967/O                       LocalMux                     330              2777  997833  RISE       1
I__1970/I                       InMux                          0              2777  997833  RISE       1
I__1970/O                       InMux                        259              3037  997833  RISE       1
spi0.t_FSM_i3_LC_16_17_4/in0    LogicCell40_SEQ_MODE_1010      0              3037  997833  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i3_LC_16_17_4/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.t_FSM_i11_LC_16_15_7/in0
Capture Clock    : spi0.t_FSM_i11_LC_16_15_7/clk
Setup Constraint : 1000000p
Path slack       : 997833p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000870

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448  995020  RISE      31
I__1770/I                           LocalMux                       0              2448  997833  RISE       1
I__1770/O                           LocalMux                     330              2777  997833  RISE       1
I__1791/I                           InMux                          0              2777  997833  RISE       1
I__1791/O                           InMux                        259              3037  997833  RISE       1
spi0.t_FSM_i11_LC_16_15_7/in0       LogicCell40_SEQ_MODE_1010      0              3037  997833  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i11_LC_16_15_7/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.t_FSM_i7_LC_16_17_3/in0
Capture Clock    : spi0.t_FSM_i7_LC_16_17_3/clk
Setup Constraint : 1000000p
Path slack       : 997833p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000870

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448  995020  RISE      31
I__1771/I                           LocalMux                       0              2448  997833  RISE       1
I__1771/O                           LocalMux                     330              2777  997833  RISE       1
I__1799/I                           InMux                          0              2777  997833  RISE       1
I__1799/O                           InMux                        259              3037  997833  RISE       1
spi0.t_FSM_i7_LC_16_17_3/in0        LogicCell40_SEQ_MODE_1010      0              3037  997833  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i7_LC_16_17_3/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.t_FSM_i13_LC_16_15_5/in0
Capture Clock    : spi0.t_FSM_i13_LC_16_15_5/clk
Setup Constraint : 1000000p
Path slack       : 997833p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000870

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448  995020  RISE      31
I__1770/I                           LocalMux                       0              2448  997833  RISE       1
I__1770/O                           LocalMux                     330              2777  997833  RISE       1
I__1793/I                           InMux                          0              2777  997833  RISE       1
I__1793/O                           InMux                        259              3037  997833  RISE       1
spi0.t_FSM_i13_LC_16_15_5/in0       LogicCell40_SEQ_MODE_1010      0              3037  997833  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i13_LC_16_15_5/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.t_FSM_i15_LC_16_15_3/in0
Capture Clock    : spi0.t_FSM_i15_LC_16_15_3/clk
Setup Constraint : 1000000p
Path slack       : 997833p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000870

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448  995020  RISE      31
I__1770/I                           LocalMux                       0              2448  997833  RISE       1
I__1770/O                           LocalMux                     330              2777  997833  RISE       1
I__1795/I                           InMux                          0              2777  997833  RISE       1
I__1795/O                           InMux                        259              3037  997833  RISE       1
spi0.t_FSM_i15_LC_16_15_3/in0       LogicCell40_SEQ_MODE_1010      0              3037  997833  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i15_LC_16_15_3/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.t_FSM_i9_LC_16_17_1/in0
Capture Clock    : spi0.t_FSM_i9_LC_16_17_1/clk
Setup Constraint : 1000000p
Path slack       : 997833p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000870

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448  995020  RISE      31
I__1771/I                           LocalMux                       0              2448  997833  RISE       1
I__1771/O                           LocalMux                     330              2777  997833  RISE       1
I__1801/I                           InMux                          0              2777  997833  RISE       1
I__1801/O                           InMux                        259              3037  997833  RISE       1
spi0.t_FSM_i9_LC_16_17_1/in0        LogicCell40_SEQ_MODE_1010      0              3037  997833  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i9_LC_16_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.Rx_Lower_Byte_i0_LC_16_16_1/in2
Capture Clock    : spi0.Rx_Lower_Byte_i0_LC_16_16_1/clk
Setup Constraint : 1000000p
Path slack       : 997867p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001269

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    954
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3402
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout                         LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1812/I                                                  LocalMux                       0              2448  996928  RISE       1
I__1812/O                                                  LocalMux                     330              2777  996928  RISE       1
I__1827/I                                                  InMux                          0              2777  997096  RISE       1
I__1827/O                                                  InMux                        259              3037  997096  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_0/in0    LogicCell40_SEQ_MODE_0000      0              3037  997096  RISE       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_0/ltout  LogicCell40_SEQ_MODE_0000    365              3402  997868  RISE       1
I__1604/I                                                  CascadeMux                     0              3402  997868  RISE       1
I__1604/O                                                  CascadeMux                     0              3402  997868  RISE       1
spi0.Rx_Lower_Byte_i0_LC_16_16_1/in2                       LogicCell40_SEQ_MODE_1000      0              3402  997868  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2277/I                             LocalMux                       0              1003  RISE       1
I__2277/O                             LocalMux                     330              1333  RISE       1
I__2285/I                             ClkMux                         0              1333  RISE       1
I__2285/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i0_LC_16_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FT_OE_r_200_LC_1_18_5/lcout
Path End         : FT_RD_pad_preio/DOUT0(FT_RD_r_201)
Capture Clock    : FT_RD_pad_preio/OUTPUTCLK
Setup Constraint : 1000000p
Path slack       : 997980p

Capture Clock Arrival Time (top|FIFO_CLK:R#2)   1000000
+ Capture Clock Source Latency                        0
+ Capture Clock Path Delay                         2835
- Setup Time                                        -77
---------------------------------------------   ------- 
End-of-path required time (ps)                  1002758

Launch Clock Arrival Time (top|FIFO_CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2835
+ Clock To Q                                    540
+ Data Path Delay                              1403
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4778
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
FIFO_CLK                                        top                            0                 0  RISE       1
FIFO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
FIFO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
FIFO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
FIFO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__467/I                                        gio2CtrlBuf                    0              2372  RISE       1
I__467/O                                        gio2CtrlBuf                    0              2372  RISE       1
I__468/I                                        GlobalMux                      0              2372  RISE       1
I__468/O                                        GlobalMux                    154              2527  RISE       1
I__470/I                                        ClkMux                         0              2527  RISE       1
I__470/O                                        ClkMux                       309              2835  RISE       1
FT_OE_r_200_LC_1_18_5/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FT_OE_r_200_LC_1_18_5/lcout         LogicCell40_SEQ_MODE_1000    540              3375  997980  RISE       2
I__471/I                            Odrv4                          0              3375  997980  RISE       1
I__471/O                            Odrv4                        351              3726  997980  RISE       1
I__472/I                            Span4Mux_s1_h                  0              3726  997980  RISE       1
I__472/O                            Span4Mux_s1_h                175              3901  997980  RISE       1
I__473/I                            IoSpan4Mux                     0              3901  997980  RISE       1
I__473/O                            IoSpan4Mux                   288              4189  997980  RISE       1
I__474/I                            LocalMux                       0              4189  997980  RISE       1
I__474/O                            LocalMux                     330              4518  997980  RISE       1
I__476/I                            IoInMux                        0              4518  997980  RISE       1
I__476/O                            IoInMux                      259              4778  997980  RISE       1
FT_RD_pad_preio/DOUT0(FT_RD_r_201)  PRE_IO_PIN_TYPE_010101         0              4778  997980  RISE       1

Capture Clock Path
pin name                                        model name              delay  cumulative delay  edge  Fanout
----------------------------------------------  ----------------------  -----  ----------------  ----  ------
FIFO_CLK                                        top                         0                 0  RISE       1
FIFO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
FIFO_CLK_pad_iopad/DOUT                         IO_PAD                    510               510  RISE       1
FIFO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
FIFO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2372  RISE       1
I__467/I                                        gio2CtrlBuf                 0              2372  RISE       1
I__467/O                                        gio2CtrlBuf                 0              2372  RISE       1
I__468/I                                        GlobalMux                   0              2372  RISE       1
I__468/O                                        GlobalMux                 154              2527  RISE       1
I__469/I                                        ClkMux                      0              2527  RISE       1
I__469/O                                        ClkMux                    309              2835  RISE       1
FT_RD_pad_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101      0              2835  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.t_FSM_i0_LC_16_15_0/in3
Capture Clock    : spi0.t_FSM_i0_LC_16_15_0/clk
Setup Constraint : 1000000p
Path slack       : 998029p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001066

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448  995020  RISE      31
I__1770/I                           LocalMux                       0              2448  997833  RISE       1
I__1770/O                           LocalMux                     330              2777  997833  RISE       1
I__1790/I                           InMux                          0              2777  998029  RISE       1
I__1790/O                           InMux                        259              3037  998029  RISE       1
spi0.t_FSM_i0_LC_16_15_0/in3        LogicCell40_SEQ_MODE_1011      0              3037  998029  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i0_LC_16_15_0/clk      LogicCell40_SEQ_MODE_1011      0              1340  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.t_FSM_i12_LC_16_15_6/in3
Capture Clock    : spi0.t_FSM_i12_LC_16_15_6/clk
Setup Constraint : 1000000p
Path slack       : 998029p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001066

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448  995020  RISE      31
I__1770/I                           LocalMux                       0              2448  997833  RISE       1
I__1770/O                           LocalMux                     330              2777  997833  RISE       1
I__1792/I                           InMux                          0              2777  998029  RISE       1
I__1792/O                           InMux                        259              3037  998029  RISE       1
spi0.t_FSM_i12_LC_16_15_6/in3       LogicCell40_SEQ_MODE_1010      0              3037  998029  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i12_LC_16_15_6/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.t_FSM_i14_LC_16_15_4/in3
Capture Clock    : spi0.t_FSM_i14_LC_16_15_4/clk
Setup Constraint : 1000000p
Path slack       : 998029p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001066

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448  995020  RISE      31
I__1770/I                           LocalMux                       0              2448  997833  RISE       1
I__1770/O                           LocalMux                     330              2777  997833  RISE       1
I__1794/I                           InMux                          0              2777  998029  RISE       1
I__1794/O                           InMux                        259              3037  998029  RISE       1
spi0.t_FSM_i14_LC_16_15_4/in3       LogicCell40_SEQ_MODE_1010      0              3037  998029  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i14_LC_16_15_4/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.t_FSM_i1_LC_16_15_2/in3
Capture Clock    : spi0.t_FSM_i1_LC_16_15_2/clk
Setup Constraint : 1000000p
Path slack       : 998029p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001066

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448  995020  RISE      31
I__1770/I                           LocalMux                       0              2448  997833  RISE       1
I__1770/O                           LocalMux                     330              2777  997833  RISE       1
I__1796/I                           InMux                          0              2777  998029  RISE       1
I__1796/O                           InMux                        259              3037  998029  RISE       1
spi0.t_FSM_i1_LC_16_15_2/in3        LogicCell40_SEQ_MODE_1010      0              3037  998029  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i1_LC_16_15_2/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.t_FSM_i10_LC_16_17_0/in3
Capture Clock    : spi0.t_FSM_i10_LC_16_17_0/clk
Setup Constraint : 1000000p
Path slack       : 998029p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001066

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448  995020  RISE      31
I__1771/I                           LocalMux                       0              2448  997833  RISE       1
I__1771/O                           LocalMux                     330              2777  997833  RISE       1
I__1797/I                           InMux                          0              2777  998029  RISE       1
I__1797/O                           InMux                        259              3037  998029  RISE       1
spi0.t_FSM_i10_LC_16_17_0/in3       LogicCell40_SEQ_MODE_1010      0              3037  998029  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i10_LC_16_17_0/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.t_FSM_i3_LC_16_17_4/in3
Capture Clock    : spi0.t_FSM_i3_LC_16_17_4/clk
Setup Constraint : 1000000p
Path slack       : 998029p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001066

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448  995020  RISE      31
I__1771/I                           LocalMux                       0              2448  997833  RISE       1
I__1771/O                           LocalMux                     330              2777  997833  RISE       1
I__1798/I                           InMux                          0              2777  998029  RISE       1
I__1798/O                           InMux                        259              3037  998029  RISE       1
spi0.t_FSM_i3_LC_16_17_4/in3        LogicCell40_SEQ_MODE_1010      0              3037  998029  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i3_LC_16_17_4/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.t_FSM_i8_LC_16_17_2/in3
Capture Clock    : spi0.t_FSM_i8_LC_16_17_2/clk
Setup Constraint : 1000000p
Path slack       : 998029p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001066

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448  995020  RISE      31
I__1771/I                           LocalMux                       0              2448  997833  RISE       1
I__1771/O                           LocalMux                     330              2777  997833  RISE       1
I__1800/I                           InMux                          0              2777  998029  RISE       1
I__1800/O                           InMux                        259              3037  998029  RISE       1
spi0.t_FSM_i8_LC_16_17_2/in3        LogicCell40_SEQ_MODE_1010      0              3037  998029  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i8_LC_16_17_2/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i1_LC_14_15_6/lcout
Path End         : spi0.tx_shift_reg_i2_LC_14_16_2/in0
Capture Clock    : spi0.tx_shift_reg_i2_LC_14_16_2/clk
Setup Constraint : 1000000p
Path slack       : 998086p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000814

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2728
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2240/I                            Odrv4                          0                 0  FALL       1
I__2240/O                            Odrv4                        372               372  FALL       1
I__2245/I                            Span4Mux_h                     0               372  FALL       1
I__2245/O                            Span4Mux_h                   316               687  FALL       1
I__2252/I                            Span4Mux_v                     0               687  FALL       1
I__2252/O                            Span4Mux_v                   372              1059  FALL       1
I__2264/I                            LocalMux                       0              1059  FALL       1
I__2264/O                            LocalMux                     309              1368  FALL       1
I__2279/I                            ClkMux                         0              1368  FALL       1
I__2279/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i14C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i14C/O          INV                            0              1599  RISE       3
spi0.tx_shift_reg_i1_LC_14_15_6/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i1_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_1000    540              2139  998085  RISE       1
I__1289/I                              LocalMux                       0              2139  998085  RISE       1
I__1289/O                              LocalMux                     330              2469  998085  RISE       1
I__1290/I                              InMux                          0              2469  998085  RISE       1
I__1290/O                              InMux                        259              2728  998085  RISE       1
spi0.tx_shift_reg_i2_LC_14_16_2/in0    LogicCell40_SEQ_MODE_1000      0              2728  998085  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i2_LC_14_16_2/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.CS_w_79_LC_15_17_2/in1
Capture Clock    : spi0.CS_w_79_LC_15_17_2/clk
Setup Constraint : 1000000p
Path slack       : 998121p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001508

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    939
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3387
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448  994936  RISE      13
I__1838/I                           Odrv4                          0              2448  998120  RISE       1
I__1838/O                           Odrv4                        351              2798  998120  RISE       1
I__1851/I                           LocalMux                       0              2798  998120  RISE       1
I__1851/O                           LocalMux                     330              3128  998120  RISE       1
I__1854/I                           InMux                          0              3128  998120  RISE       1
I__1854/O                           InMux                        259              3387  998120  RISE       1
spi0.CS_w_79_LC_15_17_2/in1         LogicCell40_SEQ_MODE_1001      0              3387  998120  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2267/I                         LocalMux                       0              1269  RISE       1
I__2267/O                         LocalMux                     330              1599  RISE       1
I__2282/I                         ClkMux                         0              1599  RISE       1
I__2282/O                         ClkMux                       309              1908  RISE       1
spi0.CS_w_79_LC_15_17_2/clk       LogicCell40_SEQ_MODE_1001      0              1908  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.state_reg_i1_LC_15_16_1/in2
Capture Clock    : spi0.state_reg_i1_LC_15_16_1/clk
Setup Constraint : 1000000p
Path slack       : 998134p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001536

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    954
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3402
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout  LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1808/I                           LocalMux                       0              2448  994887  RISE       1
I__1808/O                           LocalMux                     330              2777  994887  RISE       1
I__1818/I                           InMux                          0              2777  994887  RISE       1
I__1818/O                           InMux                        259              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/in0           LogicCell40_SEQ_MODE_0000      0              3037  994887  RISE       1
i529_4_lut_LC_15_16_0/ltout         LogicCell40_SEQ_MODE_0000    365              3402  998134  RISE       1
I__1542/I                           CascadeMux                     0              3402  998134  RISE       1
I__1542/O                           CascadeMux                     0              3402  998134  RISE       1
spi0.state_reg_i1_LC_15_16_1/in2    LogicCell40_SEQ_MODE_1010      0              3402  998134  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.state_reg_i2_LC_15_15_3/in2
Capture Clock    : spi0.state_reg_i2_LC_15_15_3/clk
Setup Constraint : 1000000p
Path slack       : 998134p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001536

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    954
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3402
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout       LogicCell40_SEQ_MODE_1010    540              2448  994936  RISE      13
I__1835/I                                LocalMux                       0              2448  994971  RISE       1
I__1835/O                                LocalMux                     330              2777  994971  RISE       1
I__1844/I                                InMux                          0              2777  994971  RISE       1
I__1844/O                                InMux                        259              3037  994971  RISE       1
spi0.i1077_2_lut_4_lut_LC_15_15_2/in0    LogicCell40_SEQ_MODE_0000      0              3037  994971  RISE       1
spi0.i1077_2_lut_4_lut_LC_15_15_2/ltout  LogicCell40_SEQ_MODE_0000    365              3402  998134  RISE       1
I__1419/I                                CascadeMux                     0              3402  998134  RISE       1
I__1419/O                                CascadeMux                     0              3402  998134  RISE       1
spi0.state_reg_i2_LC_15_15_3/in2         LogicCell40_SEQ_MODE_1010      0              3402  998134  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.busy_86_LC_16_16_3/in0
Capture Clock    : spi0.busy_86_LC_16_16_3/clk
Setup Constraint : 1000000p
Path slack       : 998134p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001171

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448  995020  RISE      31
I__1768/I                           LocalMux                       0              2448  996486  RISE       1
I__1768/O                           LocalMux                     330              2777  996486  RISE       1
I__1788/I                           InMux                          0              2777  998134  RISE       1
I__1788/O                           InMux                        259              3037  998134  RISE       1
spi0.busy_86_LC_16_16_3/in0         LogicCell40_SEQ_MODE_1000      0              3037  998134  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2251/I                         Span4Mux_h                     0               351  RISE       1
I__2251/O                         Span4Mux_h                   302               652  RISE       1
I__2263/I                         Span4Mux_v                     0               652  RISE       1
I__2263/O                         Span4Mux_v                   351              1003  RISE       1
I__2277/I                         LocalMux                       0              1003  RISE       1
I__2277/O                         LocalMux                     330              1333  RISE       1
I__2285/I                         ClkMux                         0              1333  RISE       1
I__2285/O                         ClkMux                       309              1641  RISE       1
spi0.busy_86_LC_16_16_3/clk       LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i9_LC_16_17_1/lcout
Path End         : spi0.t_FSM_i10_LC_16_17_0/in2
Capture Clock    : spi0.t_FSM_i10_LC_16_17_0/clk
Setup Constraint : 1000000p
Path slack       : 998149p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000968

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    939
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2819
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i9_LC_16_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i9_LC_16_17_1/lcout  LogicCell40_SEQ_MODE_1010    540              1880  998148  RISE       1
I__1650/I                       Odrv4                          0              1880  998148  RISE       1
I__1650/O                       Odrv4                        351              2230  998148  RISE       1
I__1651/I                       LocalMux                       0              2230  998148  RISE       1
I__1651/O                       LocalMux                     330              2560  998148  RISE       1
I__1652/I                       InMux                          0              2560  998148  RISE       1
I__1652/O                       InMux                        259              2819  998148  RISE       1
I__1653/I                       CascadeMux                     0              2819  998148  RISE       1
I__1653/O                       CascadeMux                     0              2819  998148  RISE       1
spi0.t_FSM_i10_LC_16_17_0/in2   LogicCell40_SEQ_MODE_1010      0              2819  998148  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i10_LC_16_17_0/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i10_LC_16_17_0/lcout
Path End         : spi0.t_FSM_i11_LC_16_15_7/in2
Capture Clock    : spi0.t_FSM_i11_LC_16_15_7/clk
Setup Constraint : 1000000p
Path slack       : 998149p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000968

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    939
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2819
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i10_LC_16_17_0/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i10_LC_16_17_0/lcout  LogicCell40_SEQ_MODE_1010    540              1880  998148  RISE       1
I__1654/I                        Odrv4                          0              1880  998148  RISE       1
I__1654/O                        Odrv4                        351              2230  998148  RISE       1
I__1655/I                        LocalMux                       0              2230  998148  RISE       1
I__1655/O                        LocalMux                     330              2560  998148  RISE       1
I__1656/I                        InMux                          0              2560  998148  RISE       1
I__1656/O                        InMux                        259              2819  998148  RISE       1
I__1657/I                        CascadeMux                     0              2819  998148  RISE       1
I__1657/O                        CascadeMux                     0              2819  998148  RISE       1
spi0.t_FSM_i11_LC_16_15_7/in2    LogicCell40_SEQ_MODE_1010      0              2819  998148  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i11_LC_16_15_7/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i6_LC_17_16_7/lcout
Path End         : spi0.rx__5_i7_LC_17_17_6/in1
Capture Clock    : spi0.rx__5_i7_LC_17_17_6/clk
Setup Constraint : 1000000p
Path slack       : 998170p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000940

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2251/I                         Span4Mux_h                     0               351  RISE       1
I__2251/O                         Span4Mux_h                   302               652  RISE       1
I__2263/I                         Span4Mux_v                     0               652  RISE       1
I__2263/O                         Span4Mux_v                   351              1003  RISE       1
I__2278/I                         LocalMux                       0              1003  RISE       1
I__2278/O                         LocalMux                     330              1333  RISE       1
I__2286/I                         ClkMux                         0              1333  RISE       1
I__2286/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i6_LC_17_16_7/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i6_LC_17_16_7/lcout  LogicCell40_SEQ_MODE_1000    540              2181  998169  RISE       2
I__2132/I                       LocalMux                       0              2181  998169  RISE       1
I__2132/O                       LocalMux                     330              2511  998169  RISE       1
I__2134/I                       InMux                          0              2511  998169  RISE       1
I__2134/O                       InMux                        259              2770  998169  RISE       1
spi0.rx__5_i7_LC_17_17_6/in1    LogicCell40_SEQ_MODE_1000      0              2770  998169  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2260/I                         LocalMux                       0               701  RISE       1
I__2260/O                         LocalMux                     330              1031  RISE       1
I__2274/I                         ClkMux                         0              1031  RISE       1
I__2274/O                         ClkMux                       309              1340  RISE       1
spi0.rx__5_i7_LC_17_17_6/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.busy_86_LC_16_16_3/in1
Capture Clock    : spi0.busy_86_LC_16_16_3/clk
Setup Constraint : 1000000p
Path slack       : 998204p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001241

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448  994936  RISE      13
I__1839/I                           LocalMux                       0              2448  998205  RISE       1
I__1839/O                           LocalMux                     330              2777  998205  RISE       1
I__1852/I                           InMux                          0              2777  998205  RISE       1
I__1852/O                           InMux                        259              3037  998205  RISE       1
spi0.busy_86_LC_16_16_3/in1         LogicCell40_SEQ_MODE_1000      0              3037  998205  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2251/I                         Span4Mux_h                     0               351  RISE       1
I__2251/O                         Span4Mux_h                   302               652  RISE       1
I__2263/I                         Span4Mux_v                     0               652  RISE       1
I__2263/O                         Span4Mux_v                   351              1003  RISE       1
I__2277/I                         LocalMux                       0              1003  RISE       1
I__2277/O                         LocalMux                     330              1333  RISE       1
I__2285/I                         ClkMux                         0              1333  RISE       1
I__2285/O                         ClkMux                       309              1641  RISE       1
spi0.busy_86_LC_16_16_3/clk       LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.CS_w_79_LC_15_17_2/in3
Capture Clock    : spi0.CS_w_79_LC_15_17_2/clk
Setup Constraint : 1000000p
Path slack       : 998247p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001634

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    939
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3387
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout  LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1813/I                           Odrv4                          0              2448  998247  RISE       1
I__1813/O                           Odrv4                        351              2798  998247  RISE       1
I__1829/I                           LocalMux                       0              2798  998247  RISE       1
I__1829/O                           LocalMux                     330              3128  998247  RISE       1
I__1831/I                           InMux                          0              3128  998247  RISE       1
I__1831/O                           InMux                        259              3387  998247  RISE       1
spi0.CS_w_79_LC_15_17_2/in3         LogicCell40_SEQ_MODE_1001      0              3387  998247  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2267/I                         LocalMux                       0              1269  RISE       1
I__2267/O                         LocalMux                     330              1599  RISE       1
I__2282/I                         ClkMux                         0              1599  RISE       1
I__2282/O                         ClkMux                       309              1908  RISE       1
spi0.CS_w_79_LC_15_17_2/clk       LogicCell40_SEQ_MODE_1001      0              1908  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.busy_86_LC_16_16_3/in3
Capture Clock    : spi0.busy_86_LC_16_16_3/clk
Setup Constraint : 1000000p
Path slack       : 998331p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout  LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1812/I                           LocalMux                       0              2448  996928  RISE       1
I__1812/O                           LocalMux                     330              2777  996928  RISE       1
I__1828/I                           InMux                          0              2777  998331  RISE       1
I__1828/O                           InMux                        259              3037  998331  RISE       1
spi0.busy_86_LC_16_16_3/in3         LogicCell40_SEQ_MODE_1000      0              3037  998331  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2251/I                         Span4Mux_h                     0               351  RISE       1
I__2251/O                         Span4Mux_h                   302               652  RISE       1
I__2263/I                         Span4Mux_v                     0               652  RISE       1
I__2263/O                         Span4Mux_v                   351              1003  RISE       1
I__2277/I                         LocalMux                       0              1003  RISE       1
I__2277/O                         LocalMux                     330              1333  RISE       1
I__2285/I                         ClkMux                         0              1333  RISE       1
I__2285/O                         ClkMux                       309              1641  RISE       1
spi0.busy_86_LC_16_16_3/clk       LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i12_LC_13_16_1/lcout
Path End         : spi0.tx_shift_reg_i13_LC_14_15_7/in0
Capture Clock    : spi0.tx_shift_reg_i13_LC_14_15_7/clk
Setup Constraint : 1000000p
Path slack       : 998366p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001129

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1283
+ Clock To Q                                         540
+ Data Path Delay                                    940
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2763
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                             Odrv4                          0                 0  FALL       1
I__2242/O                             Odrv4                        372               372  FALL       1
I__2248/I                             Span4Mux_v                     0               372  FALL       1
I__2248/O                             Span4Mux_v                   372               743  FALL       1
I__2257/I                             LocalMux                       0               743  FALL       1
I__2257/O                             LocalMux                     309              1052  FALL       1
I__2271/I                             ClkMux                         0              1052  FALL       1
I__2271/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1283  RISE       4
spi0.tx_shift_reg_i12_LC_13_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i12_LC_13_16_1/lcout  LogicCell40_SEQ_MODE_1000    540              1823  998366  RISE       1
I__1198/I                               Odrv4                          0              1823  998366  RISE       1
I__1198/O                               Odrv4                        351              2174  998366  RISE       1
I__1199/I                               LocalMux                       0              2174  998366  RISE       1
I__1199/O                               LocalMux                     330              2504  998366  RISE       1
I__1200/I                               InMux                          0              2504  998366  RISE       1
I__1200/O                               InMux                        259              2763  998366  RISE       1
spi0.tx_shift_reg_i13_LC_14_15_7/in0    LogicCell40_SEQ_MODE_1000      0              2763  998366  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2240/I                             Odrv4                          0                 0  FALL       1
I__2240/O                             Odrv4                        372               372  FALL       1
I__2245/I                             Span4Mux_h                     0               372  FALL       1
I__2245/O                             Span4Mux_h                   316               687  FALL       1
I__2252/I                             Span4Mux_v                     0               687  FALL       1
I__2252/O                             Span4Mux_v                   372              1059  FALL       1
I__2264/I                             LocalMux                       0              1059  FALL       1
I__2264/O                             LocalMux                     309              1368  FALL       1
I__2279/I                             ClkMux                         0              1368  FALL       1
I__2279/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i14C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i14C/O           INV                            0              1599  RISE       3
spi0.tx_shift_reg_i13_LC_14_15_7/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i4_LC_17_16_0/lcout
Path End         : spi0.Rx_Lower_Byte_i2_LC_17_16_4/in0
Capture Clock    : spi0.Rx_Lower_Byte_i2_LC_17_16_4/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001171

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2251/I                         Span4Mux_h                     0               351  RISE       1
I__2251/O                         Span4Mux_h                   302               652  RISE       1
I__2263/I                         Span4Mux_v                     0               652  RISE       1
I__2263/O                         Span4Mux_v                   351              1003  RISE       1
I__2278/I                         LocalMux                       0              1003  RISE       1
I__2278/O                         LocalMux                     330              1333  RISE       1
I__2286/I                         ClkMux                         0              1333  RISE       1
I__2286/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i4_LC_17_16_0/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i4_LC_17_16_0/lcout        LogicCell40_SEQ_MODE_1000    540              2181  998401  RISE       2
I__2147/I                             LocalMux                       0              2181  998401  RISE       1
I__2147/O                             LocalMux                     330              2511  998401  RISE       1
I__2149/I                             InMux                          0              2511  998401  RISE       1
I__2149/O                             InMux                        259              2770  998401  RISE       1
spi0.Rx_Lower_Byte_i2_LC_17_16_4/in0  LogicCell40_SEQ_MODE_1000      0              2770  998401  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2278/I                             LocalMux                       0              1003  RISE       1
I__2278/O                             LocalMux                     330              1333  RISE       1
I__2286/I                             ClkMux                         0              1333  RISE       1
I__2286/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i2_LC_17_16_4/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i1_LC_16_16_2/lcout
Path End         : spi0.Rx_Lower_Byte_i1_LC_16_16_2/in0
Capture Clock    : spi0.Rx_Lower_Byte_i1_LC_16_16_2/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001171

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2277/I                             LocalMux                       0              1003  RISE       1
I__2277/O                             LocalMux                     330              1333  RISE       1
I__2285/I                             ClkMux                         0              1333  RISE       1
I__2285/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i1_LC_16_16_2/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i1_LC_16_16_2/lcout  LogicCell40_SEQ_MODE_1000    540              2181  998401  RISE       5
I__1573/I                               LocalMux                       0              2181  998401  RISE       1
I__1573/O                               LocalMux                     330              2511  998401  RISE       1
I__1575/I                               InMux                          0              2511  998401  RISE       1
I__1575/O                               InMux                        259              2770  998401  RISE       1
spi0.Rx_Lower_Byte_i1_LC_16_16_2/in0    LogicCell40_SEQ_MODE_1000      0              2770  998401  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2277/I                             LocalMux                       0              1003  RISE       1
I__2277/O                             LocalMux                     330              1333  RISE       1
I__2285/I                             ClkMux                         0              1333  RISE       1
I__2285/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i1_LC_16_16_2/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i5_LC_14_16_4/lcout
Path End         : spi0.tx_shift_reg_i6_LC_14_16_0/in0
Capture Clock    : spi0.tx_shift_reg_i6_LC_14_16_0/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000814

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1283
+ Clock To Q                                         540
+ Data Path Delay                                    590
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2413
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i5_LC_14_16_4/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i5_LC_14_16_4/lcout  LogicCell40_SEQ_MODE_1000    540              1823  998401  RISE       1
I__1281/I                              LocalMux                       0              1823  998401  RISE       1
I__1281/O                              LocalMux                     330              2153  998401  RISE       1
I__1282/I                              InMux                          0              2153  998401  RISE       1
I__1282/O                              InMux                        259              2413  998401  RISE       1
spi0.tx_shift_reg_i6_LC_14_16_0/in0    LogicCell40_SEQ_MODE_1000      0              2413  998401  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i6_LC_14_16_0/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i6_LC_14_16_0/lcout
Path End         : spi0.tx_shift_reg_i7_LC_14_16_6/in0
Capture Clock    : spi0.tx_shift_reg_i7_LC_14_16_6/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000814

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1283
+ Clock To Q                                         540
+ Data Path Delay                                    590
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2413
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i6_LC_14_16_0/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i6_LC_14_16_0/lcout  LogicCell40_SEQ_MODE_1000    540              1823  998401  RISE       1
I__1273/I                              LocalMux                       0              1823  998401  RISE       1
I__1273/O                              LocalMux                     330              2153  998401  RISE       1
I__1274/I                              InMux                          0              2153  998401  RISE       1
I__1274/O                              InMux                        259              2413  998401  RISE       1
spi0.tx_shift_reg_i7_LC_14_16_6/in0    LogicCell40_SEQ_MODE_1000      0              2413  998401  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i7_LC_14_16_6/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.state_reg_i1_LC_15_16_1/in0
Capture Clock    : spi0.state_reg_i1_LC_15_16_1/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001438

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448  995020  RISE      31
I__1765/I                           LocalMux                       0              2448  995020  RISE       1
I__1765/O                           LocalMux                     330              2777  995020  RISE       1
I__1777/I                           InMux                          0              2777  998401  RISE       1
I__1777/O                           InMux                        259              3037  998401  RISE       1
spi0.state_reg_i1_LC_15_16_1/in0    LogicCell40_SEQ_MODE_1010      0              3037  998401  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.t_FSM_i4_LC_15_15_7/in0
Capture Clock    : spi0.t_FSM_i4_LC_15_15_7/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001438

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448  995020  RISE      31
I__1767/I                           LocalMux                       0              2448  995020  RISE       1
I__1767/O                           LocalMux                     330              2777  995020  RISE       1
I__1782/I                           InMux                          0              2777  998401  RISE       1
I__1782/O                           InMux                        259              3037  998401  RISE       1
spi0.t_FSM_i4_LC_15_15_7/in0        LogicCell40_SEQ_MODE_1010      0              3037  998401  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i4_LC_15_15_7/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.t_FSM_i2_LC_15_16_7/in0
Capture Clock    : spi0.t_FSM_i2_LC_15_16_7/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001438

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448  995020  RISE      31
I__1765/I                           LocalMux                       0              2448  995020  RISE       1
I__1765/O                           LocalMux                     330              2777  995020  RISE       1
I__1778/I                           InMux                          0              2777  998401  RISE       1
I__1778/O                           InMux                        259              3037  998401  RISE       1
spi0.t_FSM_i2_LC_15_16_7/in0        LogicCell40_SEQ_MODE_1010      0              3037  998401  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i2_LC_15_16_7/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.t_FSM_i6_LC_15_15_5/in0
Capture Clock    : spi0.t_FSM_i6_LC_15_15_5/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001438

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448  995020  RISE      31
I__1767/I                           LocalMux                       0              2448  995020  RISE       1
I__1767/O                           LocalMux                     330              2777  995020  RISE       1
I__1784/I                           InMux                          0              2777  998401  RISE       1
I__1784/O                           InMux                        259              3037  998401  RISE       1
spi0.t_FSM_i6_LC_15_15_5/in0        LogicCell40_SEQ_MODE_1010      0              3037  998401  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i6_LC_15_15_5/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.state_reg_i2_LC_15_15_3/in0
Capture Clock    : spi0.state_reg_i2_LC_15_15_3/clk
Setup Constraint : 1000000p
Path slack       : 998401p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001438

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout  LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1810/I                           LocalMux                       0              2448  995105  RISE       1
I__1810/O                           LocalMux                     330              2777  995105  RISE       1
I__1824/I                           InMux                          0              2777  998401  RISE       1
I__1824/O                           InMux                        259              3037  998401  RISE       1
spi0.state_reg_i2_LC_15_15_3/in0    LogicCell40_SEQ_MODE_1010      0              3037  998401  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i3_LC_16_17_4/lcout
Path End         : spi0.t_FSM_i4_LC_15_15_7/in2
Capture Clock    : spi0.t_FSM_i4_LC_15_15_7/clk
Setup Constraint : 1000000p
Path slack       : 998415p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001536

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                   1241
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3121
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i3_LC_16_17_4/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i3_LC_16_17_4/lcout  LogicCell40_SEQ_MODE_1010    540              1880  998415  RISE       1
I__1918/I                       Odrv4                          0              1880  998415  RISE       1
I__1918/O                       Odrv4                        351              2230  998415  RISE       1
I__1919/I                       Span4Mux_h                     0              2230  998415  RISE       1
I__1919/O                       Span4Mux_h                   302              2532  998415  RISE       1
I__1920/I                       LocalMux                       0              2532  998415  RISE       1
I__1920/O                       LocalMux                     330              2861  998415  RISE       1
I__1921/I                       InMux                          0              2861  998415  RISE       1
I__1921/O                       InMux                        259              3121  998415  RISE       1
I__1922/I                       CascadeMux                     0              3121  998415  RISE       1
I__1922/O                       CascadeMux                     0              3121  998415  RISE       1
spi0.t_FSM_i4_LC_15_15_7/in2    LogicCell40_SEQ_MODE_1010      0              3121  998415  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i4_LC_15_15_7/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i8_LC_17_17_1/lcout
Path End         : spi0.rx__5_i9_LC_17_17_4/in1
Capture Clock    : spi0.rx__5_i9_LC_17_17_4/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000940

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2469
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2260/I                         LocalMux                       0               701  RISE       1
I__2260/O                         LocalMux                     330              1031  RISE       1
I__2274/I                         ClkMux                         0              1031  RISE       1
I__2274/O                         ClkMux                       309              1340  RISE       1
spi0.rx__5_i8_LC_17_17_1/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i8_LC_17_17_1/lcout  LogicCell40_SEQ_MODE_1000    540              1880  998471  RISE       2
I__2138/I                       LocalMux                       0              1880  998471  RISE       1
I__2138/O                       LocalMux                     330              2209  998471  RISE       1
I__2140/I                       InMux                          0              2209  998471  RISE       1
I__2140/O                       InMux                        259              2469  998471  RISE       1
spi0.rx__5_i9_LC_17_17_4/in1    LogicCell40_SEQ_MODE_1000      0              2469  998471  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2260/I                         LocalMux                       0               701  RISE       1
I__2260/O                         LocalMux                     330              1031  RISE       1
I__2274/I                         ClkMux                         0              1031  RISE       1
I__2274/O                         ClkMux                       309              1340  RISE       1
spi0.rx__5_i9_LC_17_17_4/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i5_LC_17_16_5/lcout
Path End         : spi0.Rx_Lower_Byte_i5_LC_17_16_5/in1
Capture Clock    : spi0.Rx_Lower_Byte_i5_LC_17_16_5/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001241

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2278/I                             LocalMux                       0              1003  RISE       1
I__2278/O                             LocalMux                     330              1333  RISE       1
I__2286/I                             ClkMux                         0              1333  RISE       1
I__2286/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i5_LC_17_16_5/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i5_LC_17_16_5/lcout  LogicCell40_SEQ_MODE_1000    540              2181  998471  RISE       5
I__2150/I                               LocalMux                       0              2181  998471  RISE       1
I__2150/O                               LocalMux                     330              2511  998471  RISE       1
I__2152/I                               InMux                          0              2511  998471  RISE       1
I__2152/O                               InMux                        259              2770  998471  RISE       1
spi0.Rx_Lower_Byte_i5_LC_17_16_5/in1    LogicCell40_SEQ_MODE_1000      0              2770  998471  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2278/I                             LocalMux                       0              1003  RISE       1
I__2278/O                             LocalMux                     330              1333  RISE       1
I__2286/I                             ClkMux                         0              1333  RISE       1
I__2286/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i5_LC_17_16_5/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i2_LC_17_16_4/lcout
Path End         : spi0.Rx_Lower_Byte_i2_LC_17_16_4/in1
Capture Clock    : spi0.Rx_Lower_Byte_i2_LC_17_16_4/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001241

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2278/I                             LocalMux                       0              1003  RISE       1
I__2278/O                             LocalMux                     330              1333  RISE       1
I__2286/I                             ClkMux                         0              1333  RISE       1
I__2286/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i2_LC_17_16_4/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i2_LC_17_16_4/lcout  LogicCell40_SEQ_MODE_1000    540              2181  998471  RISE       5
I__2173/I                               LocalMux                       0              2181  998471  RISE       1
I__2173/O                               LocalMux                     330              2511  998471  RISE       1
I__2175/I                               InMux                          0              2511  998471  RISE       1
I__2175/O                               InMux                        259              2770  998471  RISE       1
spi0.Rx_Lower_Byte_i2_LC_17_16_4/in1    LogicCell40_SEQ_MODE_1000      0              2770  998471  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2278/I                             LocalMux                       0              1003  RISE       1
I__2278/O                             LocalMux                     330              1333  RISE       1
I__2286/I                             ClkMux                         0              1333  RISE       1
I__2286/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i2_LC_17_16_4/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i4_LC_17_16_3/lcout
Path End         : spi0.Rx_Lower_Byte_i4_LC_17_16_3/in1
Capture Clock    : spi0.Rx_Lower_Byte_i4_LC_17_16_3/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001241

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2278/I                             LocalMux                       0              1003  RISE       1
I__2278/O                             LocalMux                     330              1333  RISE       1
I__2286/I                             ClkMux                         0              1333  RISE       1
I__2286/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i4_LC_17_16_3/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i4_LC_17_16_3/lcout  LogicCell40_SEQ_MODE_1000    540              2181  998471  RISE       5
I__2185/I                               LocalMux                       0              2181  998471  RISE       1
I__2185/O                               LocalMux                     330              2511  998471  RISE       1
I__2187/I                               InMux                          0              2511  998471  RISE       1
I__2187/O                               InMux                        259              2770  998471  RISE       1
spi0.Rx_Lower_Byte_i4_LC_17_16_3/in1    LogicCell40_SEQ_MODE_1000      0              2770  998471  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2278/I                             LocalMux                       0              1003  RISE       1
I__2278/O                             LocalMux                     330              1333  RISE       1
I__2286/I                             ClkMux                         0              1333  RISE       1
I__2286/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i4_LC_17_16_3/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i7_LC_17_16_2/lcout
Path End         : spi0.Rx_Lower_Byte_i7_LC_17_16_2/in1
Capture Clock    : spi0.Rx_Lower_Byte_i7_LC_17_16_2/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001241

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2278/I                             LocalMux                       0              1003  RISE       1
I__2278/O                             LocalMux                     330              1333  RISE       1
I__2286/I                             ClkMux                         0              1333  RISE       1
I__2286/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i7_LC_17_16_2/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i7_LC_17_16_2/lcout  LogicCell40_SEQ_MODE_1000    540              2181  998471  RISE       5
I__2198/I                               LocalMux                       0              2181  998471  RISE       1
I__2198/O                               LocalMux                     330              2511  998471  RISE       1
I__2201/I                               InMux                          0              2511  998471  RISE       1
I__2201/O                               InMux                        259              2770  998471  RISE       1
spi0.Rx_Lower_Byte_i7_LC_17_16_2/in1    LogicCell40_SEQ_MODE_1000      0              2770  998471  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2278/I                             LocalMux                       0              1003  RISE       1
I__2278/O                             LocalMux                     330              1333  RISE       1
I__2286/I                             ClkMux                         0              1333  RISE       1
I__2286/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i7_LC_17_16_2/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i3_LC_16_16_5/lcout
Path End         : spi0.Rx_Lower_Byte_i3_LC_16_16_5/in1
Capture Clock    : spi0.Rx_Lower_Byte_i3_LC_16_16_5/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001241

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2277/I                             LocalMux                       0              1003  RISE       1
I__2277/O                             LocalMux                     330              1333  RISE       1
I__2285/I                             ClkMux                         0              1333  RISE       1
I__2285/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i3_LC_16_16_5/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i3_LC_16_16_5/lcout  LogicCell40_SEQ_MODE_1000    540              2181  998471  RISE       5
I__1669/I                               LocalMux                       0              2181  998471  RISE       1
I__1669/O                               LocalMux                     330              2511  998471  RISE       1
I__1672/I                               InMux                          0              2511  998471  RISE       1
I__1672/O                               InMux                        259              2770  998471  RISE       1
spi0.Rx_Lower_Byte_i3_LC_16_16_5/in1    LogicCell40_SEQ_MODE_1000      0              2770  998471  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2277/I                             LocalMux                       0              1003  RISE       1
I__2277/O                             LocalMux                     330              1333  RISE       1
I__2285/I                             ClkMux                         0              1333  RISE       1
I__2285/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i3_LC_16_16_5/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i6_LC_16_16_4/lcout
Path End         : spi0.Rx_Lower_Byte_i6_LC_16_16_4/in1
Capture Clock    : spi0.Rx_Lower_Byte_i6_LC_16_16_4/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001241

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2277/I                             LocalMux                       0              1003  RISE       1
I__2277/O                             LocalMux                     330              1333  RISE       1
I__2285/I                             ClkMux                         0              1333  RISE       1
I__2285/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i6_LC_16_16_4/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i6_LC_16_16_4/lcout  LogicCell40_SEQ_MODE_1000    540              2181  998471  RISE       5
I__1684/I                               LocalMux                       0              2181  998471  RISE       1
I__1684/O                               LocalMux                     330              2511  998471  RISE       1
I__1687/I                               InMux                          0              2511  998471  RISE       1
I__1687/O                               InMux                        259              2770  998471  RISE       1
spi0.Rx_Lower_Byte_i6_LC_16_16_4/in1    LogicCell40_SEQ_MODE_1000      0              2770  998471  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2277/I                             LocalMux                       0              1003  RISE       1
I__2277/O                             LocalMux                     330              1333  RISE       1
I__2285/I                             ClkMux                         0              1333  RISE       1
I__2285/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i6_LC_16_16_4/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i9_LC_14_16_7/lcout
Path End         : spi0.tx_shift_reg_i10_LC_13_16_7/in1
Capture Clock    : spi0.tx_shift_reg_i10_LC_13_16_7/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000884

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1283
+ Clock To Q                                         540
+ Data Path Delay                                    590
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2413
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i9_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i9_LC_14_16_7/lcout  LogicCell40_SEQ_MODE_1000    540              1823  998471  RISE       1
I__1244/I                              LocalMux                       0              1823  998471  RISE       1
I__1244/O                              LocalMux                     330              2153  998471  RISE       1
I__1245/I                              InMux                          0              2153  998471  RISE       1
I__1245/O                              InMux                        259              2413  998471  RISE       1
spi0.tx_shift_reg_i10_LC_13_16_7/in1   LogicCell40_SEQ_MODE_1000      0              2413  998471  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                             Odrv4                          0                 0  FALL       1
I__2242/O                             Odrv4                        372               372  FALL       1
I__2248/I                             Span4Mux_v                     0               372  FALL       1
I__2248/O                             Span4Mux_v                   372               743  FALL       1
I__2257/I                             LocalMux                       0               743  FALL       1
I__2257/O                             LocalMux                     309              1052  FALL       1
I__2271/I                             ClkMux                         0              1052  FALL       1
I__2271/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1283  RISE       4
spi0.tx_shift_reg_i10_LC_13_16_7/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i4_LC_14_16_1/lcout
Path End         : spi0.tx_shift_reg_i5_LC_14_16_4/in1
Capture Clock    : spi0.tx_shift_reg_i5_LC_14_16_4/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000884

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1283
+ Clock To Q                                         540
+ Data Path Delay                                    590
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2413
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i4_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i4_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1000    540              1823  998471  RISE       1
I__1284/I                              LocalMux                       0              1823  998471  RISE       1
I__1284/O                              LocalMux                     330              2153  998471  RISE       1
I__1285/I                              InMux                          0              2153  998471  RISE       1
I__1285/O                              InMux                        259              2413  998471  RISE       1
spi0.tx_shift_reg_i5_LC_14_16_4/in1    LogicCell40_SEQ_MODE_1000      0              2413  998471  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i5_LC_14_16_4/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i13_LC_14_15_7/lcout
Path End         : spi0.tx_shift_reg_i14_LC_14_15_1/in1
Capture Clock    : spi0.tx_shift_reg_i14_LC_14_15_1/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001199

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2728
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2240/I                             Odrv4                          0                 0  FALL       1
I__2240/O                             Odrv4                        372               372  FALL       1
I__2245/I                             Span4Mux_h                     0               372  FALL       1
I__2245/O                             Span4Mux_h                   316               687  FALL       1
I__2252/I                             Span4Mux_v                     0               687  FALL       1
I__2252/O                             Span4Mux_v                   372              1059  FALL       1
I__2264/I                             LocalMux                       0              1059  FALL       1
I__2264/O                             LocalMux                     309              1368  FALL       1
I__2279/I                             ClkMux                         0              1368  FALL       1
I__2279/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i14C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i14C/O           INV                            0              1599  RISE       3
spi0.tx_shift_reg_i13_LC_14_15_7/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i13_LC_14_15_7/lcout  LogicCell40_SEQ_MODE_1000    540              2139  998471  RISE       1
I__1196/I                               LocalMux                       0              2139  998471  RISE       1
I__1196/O                               LocalMux                     330              2469  998471  RISE       1
I__1197/I                               InMux                          0              2469  998471  RISE       1
I__1197/O                               InMux                        259              2728  998471  RISE       1
spi0.tx_shift_reg_i14_LC_14_15_1/in1    LogicCell40_SEQ_MODE_1000      0              2728  998471  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2240/I                             Odrv4                          0                 0  FALL       1
I__2240/O                             Odrv4                        372               372  FALL       1
I__2245/I                             Span4Mux_h                     0               372  FALL       1
I__2245/O                             Span4Mux_h                   316               687  FALL       1
I__2252/I                             Span4Mux_v                     0               687  FALL       1
I__2252/O                             Span4Mux_v                   372              1059  FALL       1
I__2264/I                             LocalMux                       0              1059  FALL       1
I__2264/O                             LocalMux                     309              1368  FALL       1
I__2279/I                             ClkMux                         0              1368  FALL       1
I__2279/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i14C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i14C/O           INV                            0              1599  RISE       3
spi0.tx_shift_reg_i14_LC_14_15_1/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i10_LC_13_16_7/lcout
Path End         : spi0.tx_shift_reg_i11_LC_13_16_6/in1
Capture Clock    : spi0.tx_shift_reg_i11_LC_13_16_6/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000884

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1283
+ Clock To Q                                         540
+ Data Path Delay                                    590
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2413
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                             Odrv4                          0                 0  FALL       1
I__2242/O                             Odrv4                        372               372  FALL       1
I__2248/I                             Span4Mux_v                     0               372  FALL       1
I__2248/O                             Span4Mux_v                   372               743  FALL       1
I__2257/I                             LocalMux                       0               743  FALL       1
I__2257/O                             LocalMux                     309              1052  FALL       1
I__2271/I                             ClkMux                         0              1052  FALL       1
I__2271/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1283  RISE       4
spi0.tx_shift_reg_i10_LC_13_16_7/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i10_LC_13_16_7/lcout  LogicCell40_SEQ_MODE_1000    540              1823  998471  RISE       1
I__1019/I                               LocalMux                       0              1823  998471  RISE       1
I__1019/O                               LocalMux                     330              2153  998471  RISE       1
I__1020/I                               InMux                          0              2153  998471  RISE       1
I__1020/O                               InMux                        259              2413  998471  RISE       1
spi0.tx_shift_reg_i11_LC_13_16_6/in1    LogicCell40_SEQ_MODE_1000      0              2413  998471  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                             Odrv4                          0                 0  FALL       1
I__2242/O                             Odrv4                        372               372  FALL       1
I__2248/I                             Span4Mux_v                     0               372  FALL       1
I__2248/O                             Span4Mux_v                   372               743  FALL       1
I__2257/I                             LocalMux                       0               743  FALL       1
I__2257/O                             LocalMux                     309              1052  FALL       1
I__2271/I                             ClkMux                         0              1052  FALL       1
I__2271/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1283  RISE       4
spi0.tx_shift_reg_i11_LC_13_16_6/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i11_LC_13_16_6/lcout
Path End         : spi0.tx_shift_reg_i12_LC_13_16_1/in1
Capture Clock    : spi0.tx_shift_reg_i12_LC_13_16_1/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000884

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1283
+ Clock To Q                                         540
+ Data Path Delay                                    590
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2413
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                             Odrv4                          0                 0  FALL       1
I__2242/O                             Odrv4                        372               372  FALL       1
I__2248/I                             Span4Mux_v                     0               372  FALL       1
I__2248/O                             Span4Mux_v                   372               743  FALL       1
I__2257/I                             LocalMux                       0               743  FALL       1
I__2257/O                             LocalMux                     309              1052  FALL       1
I__2271/I                             ClkMux                         0              1052  FALL       1
I__2271/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1283  RISE       4
spi0.tx_shift_reg_i11_LC_13_16_6/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i11_LC_13_16_6/lcout  LogicCell40_SEQ_MODE_1000    540              1823  998471  RISE       1
I__1021/I                               LocalMux                       0              1823  998471  RISE       1
I__1021/O                               LocalMux                     330              2153  998471  RISE       1
I__1022/I                               InMux                          0              2153  998471  RISE       1
I__1022/O                               InMux                        259              2413  998471  RISE       1
spi0.tx_shift_reg_i12_LC_13_16_1/in1    LogicCell40_SEQ_MODE_1000      0              2413  998471  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                             Odrv4                          0                 0  FALL       1
I__2242/O                             Odrv4                        372               372  FALL       1
I__2248/I                             Span4Mux_v                     0               372  FALL       1
I__2248/O                             Span4Mux_v                   372               743  FALL       1
I__2257/I                             LocalMux                       0               743  FALL       1
I__2257/O                             LocalMux                     309              1052  FALL       1
I__2271/I                             ClkMux                         0              1052  FALL       1
I__2271/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1283  RISE       4
spi0.tx_shift_reg_i12_LC_13_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i4_LC_17_16_0/lcout
Path End         : spi0.rx__5_i5_LC_17_16_6/in1
Capture Clock    : spi0.rx__5_i5_LC_17_16_6/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001241

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2251/I                         Span4Mux_h                     0               351  RISE       1
I__2251/O                         Span4Mux_h                   302               652  RISE       1
I__2263/I                         Span4Mux_v                     0               652  RISE       1
I__2263/O                         Span4Mux_v                   351              1003  RISE       1
I__2278/I                         LocalMux                       0              1003  RISE       1
I__2278/O                         LocalMux                     330              1333  RISE       1
I__2286/I                         ClkMux                         0              1333  RISE       1
I__2286/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i4_LC_17_16_0/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i4_LC_17_16_0/lcout  LogicCell40_SEQ_MODE_1000    540              2181  998401  RISE       2
I__2146/I                       LocalMux                       0              2181  998471  RISE       1
I__2146/O                       LocalMux                     330              2511  998471  RISE       1
I__2148/I                       InMux                          0              2511  998471  RISE       1
I__2148/O                       InMux                        259              2770  998471  RISE       1
spi0.rx__5_i5_LC_17_16_6/in1    LogicCell40_SEQ_MODE_1000      0              2770  998471  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2251/I                         Span4Mux_h                     0               351  RISE       1
I__2251/O                         Span4Mux_h                   302               652  RISE       1
I__2263/I                         Span4Mux_v                     0               652  RISE       1
I__2263/O                         Span4Mux_v                   351              1003  RISE       1
I__2278/I                         LocalMux                       0              1003  RISE       1
I__2278/O                         LocalMux                     330              1333  RISE       1
I__2286/I                         ClkMux                         0              1333  RISE       1
I__2286/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i5_LC_17_16_6/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.t_FSM_i5_LC_15_15_6/in1
Capture Clock    : spi0.t_FSM_i5_LC_15_15_6/clk
Setup Constraint : 1000000p
Path slack       : 998471p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -400
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001508

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448  995020  RISE      31
I__1767/I                           LocalMux                       0              2448  995020  RISE       1
I__1767/O                           LocalMux                     330              2777  995020  RISE       1
I__1783/I                           InMux                          0              2777  998471  RISE       1
I__1783/O                           InMux                        259              3037  998471  RISE       1
spi0.t_FSM_i5_LC_15_15_6/in1        LogicCell40_SEQ_MODE_1010      0              3037  998471  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i5_LC_15_15_6/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i7_LC_16_17_3/lcout
Path End         : spi0.t_FSM_i8_LC_16_17_2/in2
Capture Clock    : spi0.t_FSM_i8_LC_16_17_2/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000968

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2469
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i7_LC_16_17_3/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i7_LC_16_17_3/lcout  LogicCell40_SEQ_MODE_1010    540              1880  998499  RISE       1
I__1632/I                       LocalMux                       0              1880  998499  RISE       1
I__1632/O                       LocalMux                     330              2209  998499  RISE       1
I__1633/I                       InMux                          0              2209  998499  RISE       1
I__1633/O                       InMux                        259              2469  998499  RISE       1
I__1634/I                       CascadeMux                     0              2469  998499  RISE       1
I__1634/O                       CascadeMux                     0              2469  998499  RISE       1
spi0.t_FSM_i8_LC_16_17_2/in2    LogicCell40_SEQ_MODE_1010      0              2469  998499  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i8_LC_16_17_2/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i8_LC_16_17_2/lcout
Path End         : spi0.t_FSM_i9_LC_16_17_1/in2
Capture Clock    : spi0.t_FSM_i9_LC_16_17_1/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000968

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2469
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i8_LC_16_17_2/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i8_LC_16_17_2/lcout  LogicCell40_SEQ_MODE_1010    540              1880  998499  RISE       1
I__1647/I                       LocalMux                       0              1880  998499  RISE       1
I__1647/O                       LocalMux                     330              2209  998499  RISE       1
I__1648/I                       InMux                          0              2209  998499  RISE       1
I__1648/O                       InMux                        259              2469  998499  RISE       1
I__1649/I                       CascadeMux                     0              2469  998499  RISE       1
I__1649/O                       CascadeMux                     0              2469  998499  RISE       1
spi0.t_FSM_i9_LC_16_17_1/in2    LogicCell40_SEQ_MODE_1010      0              2469  998499  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i9_LC_16_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i11_LC_16_15_7/lcout
Path End         : spi0.t_FSM_i12_LC_16_15_6/in2
Capture Clock    : spi0.t_FSM_i12_LC_16_15_6/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000968

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2469
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i11_LC_16_15_7/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i11_LC_16_15_7/lcout  LogicCell40_SEQ_MODE_1010    540              1880  998499  RISE       1
I__1611/I                        LocalMux                       0              1880  998499  RISE       1
I__1611/O                        LocalMux                     330              2209  998499  RISE       1
I__1612/I                        InMux                          0              2209  998499  RISE       1
I__1612/O                        InMux                        259              2469  998499  RISE       1
I__1613/I                        CascadeMux                     0              2469  998499  RISE       1
I__1613/O                        CascadeMux                     0              2469  998499  RISE       1
spi0.t_FSM_i12_LC_16_15_6/in2    LogicCell40_SEQ_MODE_1010      0              2469  998499  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i12_LC_16_15_6/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i12_LC_16_15_6/lcout
Path End         : spi0.t_FSM_i13_LC_16_15_5/in2
Capture Clock    : spi0.t_FSM_i13_LC_16_15_5/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000968

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2469
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i12_LC_16_15_6/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i12_LC_16_15_6/lcout  LogicCell40_SEQ_MODE_1010    540              1880  998499  RISE       1
I__1614/I                        LocalMux                       0              1880  998499  RISE       1
I__1614/O                        LocalMux                     330              2209  998499  RISE       1
I__1615/I                        InMux                          0              2209  998499  RISE       1
I__1615/O                        InMux                        259              2469  998499  RISE       1
I__1616/I                        CascadeMux                     0              2469  998499  RISE       1
I__1616/O                        CascadeMux                     0              2469  998499  RISE       1
spi0.t_FSM_i13_LC_16_15_5/in2    LogicCell40_SEQ_MODE_1010      0              2469  998499  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i13_LC_16_15_5/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i13_LC_16_15_5/lcout
Path End         : spi0.t_FSM_i14_LC_16_15_4/in2
Capture Clock    : spi0.t_FSM_i14_LC_16_15_4/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000968

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2469
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i13_LC_16_15_5/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i13_LC_16_15_5/lcout  LogicCell40_SEQ_MODE_1010    540              1880  998499  RISE       1
I__1617/I                        LocalMux                       0              1880  998499  RISE       1
I__1617/O                        LocalMux                     330              2209  998499  RISE       1
I__1618/I                        InMux                          0              2209  998499  RISE       1
I__1618/O                        InMux                        259              2469  998499  RISE       1
I__1619/I                        CascadeMux                     0              2469  998499  RISE       1
I__1619/O                        CascadeMux                     0              2469  998499  RISE       1
spi0.t_FSM_i14_LC_16_15_4/in2    LogicCell40_SEQ_MODE_1010      0              2469  998499  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i14_LC_16_15_4/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i14_LC_16_15_4/lcout
Path End         : spi0.t_FSM_i15_LC_16_15_3/in2
Capture Clock    : spi0.t_FSM_i15_LC_16_15_3/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000968

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2469
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i14_LC_16_15_4/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i14_LC_16_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              1880  998499  RISE       1
I__1620/I                        LocalMux                       0              1880  998499  RISE       1
I__1620/O                        LocalMux                     330              2209  998499  RISE       1
I__1621/I                        InMux                          0              2209  998499  RISE       1
I__1621/O                        InMux                        259              2469  998499  RISE       1
I__1622/I                        CascadeMux                     0              2469  998499  RISE       1
I__1622/O                        CascadeMux                     0              2469  998499  RISE       1
spi0.t_FSM_i15_LC_16_15_3/in2    LogicCell40_SEQ_MODE_1010      0              2469  998499  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i15_LC_16_15_3/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i15_LC_16_15_3/lcout
Path End         : spi0.t_FSM_i0_LC_16_15_0/in2
Capture Clock    : spi0.t_FSM_i0_LC_16_15_0/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000968

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2469
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i15_LC_16_15_3/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i15_LC_16_15_3/lcout  LogicCell40_SEQ_MODE_1010    540              1880  998499  RISE       1
I__1623/I                        LocalMux                       0              1880  998499  RISE       1
I__1623/O                        LocalMux                     330              2209  998499  RISE       1
I__1624/I                        InMux                          0              2209  998499  RISE       1
I__1624/O                        InMux                        259              2469  998499  RISE       1
I__1625/I                        CascadeMux                     0              2469  998499  RISE       1
I__1625/O                        CascadeMux                     0              2469  998499  RISE       1
spi0.t_FSM_i0_LC_16_15_0/in2     LogicCell40_SEQ_MODE_1011      0              2469  998499  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i0_LC_16_15_0/clk      LogicCell40_SEQ_MODE_1011      0              1340  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i0_LC_16_15_0/lcout
Path End         : spi0.t_FSM_i1_LC_16_15_2/in2
Capture Clock    : spi0.t_FSM_i1_LC_16_15_2/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000968

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2469
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i0_LC_16_15_0/clk      LogicCell40_SEQ_MODE_1011      0              1340  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i0_LC_16_15_0/lcout  LogicCell40_SEQ_MODE_1011    540              1880  998499  RISE       1
I__1629/I                       LocalMux                       0              1880  998499  RISE       1
I__1629/O                       LocalMux                     330              2209  998499  RISE       1
I__1630/I                       InMux                          0              2209  998499  RISE       1
I__1630/O                       InMux                        259              2469  998499  RISE       1
I__1631/I                       CascadeMux                     0              2469  998499  RISE       1
I__1631/O                       CascadeMux                     0              2469  998499  RISE       1
spi0.t_FSM_i1_LC_16_15_2/in2    LogicCell40_SEQ_MODE_1010      0              2469  998499  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i1_LC_16_15_2/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i4_LC_15_15_7/lcout
Path End         : spi0.t_FSM_i5_LC_15_15_6/in2
Capture Clock    : spi0.t_FSM_i5_LC_15_15_6/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001536

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i4_LC_15_15_7/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i4_LC_15_15_7/lcout  LogicCell40_SEQ_MODE_1010    540              2448  998499  RISE       1
I__1543/I                       LocalMux                       0              2448  998499  RISE       1
I__1543/O                       LocalMux                     330              2777  998499  RISE       1
I__1544/I                       InMux                          0              2777  998499  RISE       1
I__1544/O                       InMux                        259              3037  998499  RISE       1
I__1545/I                       CascadeMux                     0              3037  998499  RISE       1
I__1545/O                       CascadeMux                     0              3037  998499  RISE       1
spi0.t_FSM_i5_LC_15_15_6/in2    LogicCell40_SEQ_MODE_1010      0              3037  998499  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i5_LC_15_15_6/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i5_LC_15_15_6/lcout
Path End         : spi0.t_FSM_i6_LC_15_15_5/in2
Capture Clock    : spi0.t_FSM_i6_LC_15_15_5/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001536

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i5_LC_15_15_6/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i5_LC_15_15_6/lcout  LogicCell40_SEQ_MODE_1010    540              2448  998499  RISE       1
I__1546/I                       LocalMux                       0              2448  998499  RISE       1
I__1546/O                       LocalMux                     330              2777  998499  RISE       1
I__1547/I                       InMux                          0              2777  998499  RISE       1
I__1547/O                       InMux                        259              3037  998499  RISE       1
I__1548/I                       CascadeMux                     0              3037  998499  RISE       1
I__1548/O                       CascadeMux                     0              3037  998499  RISE       1
spi0.t_FSM_i6_LC_15_15_5/in2    LogicCell40_SEQ_MODE_1010      0              3037  998499  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i6_LC_15_15_5/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i2_LC_14_16_2/lcout
Path End         : spi0.tx_shift_reg_i3_LC_13_16_5/in2
Capture Clock    : spi0.tx_shift_reg_i3_LC_13_16_5/clk
Setup Constraint : 1000000p
Path slack       : 998499p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                            -372
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1000912

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1283
+ Clock To Q                                         540
+ Data Path Delay                                    590
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2413
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i2_LC_14_16_2/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i2_LC_14_16_2/lcout  LogicCell40_SEQ_MODE_1000    540              1823  998499  RISE       1
I__1286/I                              LocalMux                       0              1823  998499  RISE       1
I__1286/O                              LocalMux                     330              2153  998499  RISE       1
I__1287/I                              InMux                          0              2153  998499  RISE       1
I__1287/O                              InMux                        259              2413  998499  RISE       1
I__1288/I                              CascadeMux                     0              2413  998499  RISE       1
I__1288/O                              CascadeMux                     0              2413  998499  RISE       1
spi0.tx_shift_reg_i3_LC_13_16_5/in2    LogicCell40_SEQ_MODE_1000      0              2413  998499  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2257/I                            LocalMux                       0               743  FALL       1
I__2257/O                            LocalMux                     309              1052  FALL       1
I__2271/I                            ClkMux                         0              1052  FALL       1
I__2271/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i12C/I          INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i12C/O          INV                            0              1283  RISE       4
spi0.tx_shift_reg_i3_LC_13_16_5/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i5_LC_17_16_6/lcout
Path End         : spi0.rx__5_i6_LC_17_16_7/in3
Capture Clock    : spi0.rx__5_i6_LC_17_16_7/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2251/I                         Span4Mux_h                     0               351  RISE       1
I__2251/O                         Span4Mux_h                   302               652  RISE       1
I__2263/I                         Span4Mux_v                     0               652  RISE       1
I__2263/O                         Span4Mux_v                   351              1003  RISE       1
I__2278/I                         LocalMux                       0              1003  RISE       1
I__2278/O                         LocalMux                     330              1333  RISE       1
I__2286/I                         ClkMux                         0              1333  RISE       1
I__2286/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i5_LC_17_16_6/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i5_LC_17_16_6/lcout  LogicCell40_SEQ_MODE_1000    540              2181  998597  RISE       2
I__2142/I                       LocalMux                       0              2181  998597  RISE       1
I__2142/O                       LocalMux                     330              2511  998597  RISE       1
I__2144/I                       InMux                          0              2511  998597  RISE       1
I__2144/O                       InMux                        259              2770  998597  RISE       1
spi0.rx__5_i6_LC_17_16_7/in3    LogicCell40_SEQ_MODE_1000      0              2770  998597  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2251/I                         Span4Mux_h                     0               351  RISE       1
I__2251/O                         Span4Mux_h                   302               652  RISE       1
I__2263/I                         Span4Mux_v                     0               652  RISE       1
I__2263/O                         Span4Mux_v                   351              1003  RISE       1
I__2278/I                         LocalMux                       0              1003  RISE       1
I__2278/O                         LocalMux                     330              1333  RISE       1
I__2286/I                         ClkMux                         0              1333  RISE       1
I__2286/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i6_LC_17_16_7/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i0_LC_16_16_1/lcout
Path End         : spi0.Rx_Lower_Byte_i0_LC_16_16_1/in3
Capture Clock    : spi0.Rx_Lower_Byte_i0_LC_16_16_1/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2277/I                             LocalMux                       0              1003  RISE       1
I__2277/O                             LocalMux                     330              1333  RISE       1
I__2285/I                             ClkMux                         0              1333  RISE       1
I__2285/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i0_LC_16_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i0_LC_16_16_1/lcout  LogicCell40_SEQ_MODE_1000    540              2181  998597  RISE       5
I__1584/I                               LocalMux                       0              2181  998597  RISE       1
I__1584/O                               LocalMux                     330              2511  998597  RISE       1
I__1587/I                               InMux                          0              2511  998597  RISE       1
I__1587/O                               InMux                        259              2770  998597  RISE       1
spi0.Rx_Lower_Byte_i0_LC_16_16_1/in3    LogicCell40_SEQ_MODE_1000      0              2770  998597  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2277/I                             LocalMux                       0              1003  RISE       1
I__2277/O                             LocalMux                     330              1333  RISE       1
I__2285/I                             ClkMux                         0              1333  RISE       1
I__2285/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i0_LC_16_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.CS_w_79_LC_15_17_2/lcout
Path End         : spi0.CS_81_LC_15_18_6/in3
Capture Clock    : spi0.CS_81_LC_15_18_6/clk
Setup Constraint : 1000000p
Path slack       : 998597p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001634

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2267/I                         LocalMux                       0              1269  RISE       1
I__2267/O                         LocalMux                     330              1599  RISE       1
I__2282/I                         ClkMux                         0              1599  RISE       1
I__2282/O                         ClkMux                       309              1908  RISE       1
spi0.CS_w_79_LC_15_17_2/clk       LogicCell40_SEQ_MODE_1001      0              1908  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.CS_w_79_LC_15_17_2/lcout  LogicCell40_SEQ_MODE_1001    540              2448  998597  RISE       1
I__1567/I                      LocalMux                       0              2448  998597  RISE       1
I__1567/O                      LocalMux                     330              2777  998597  RISE       1
I__1568/I                      InMux                          0              2777  998597  RISE       1
I__1568/O                      InMux                        259              3037  998597  RISE       1
spi0.CS_81_LC_15_18_6/in3      LogicCell40_SEQ_MODE_1011      0              3037  998597  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2269/I                         LocalMux                       0              1269  RISE       1
I__2269/O                         LocalMux                     330              1599  RISE       1
I__2284/I                         ClkMux                         0              1599  RISE       1
I__2284/O                         ClkMux                       309              1908  RISE       1
spi0.CS_81_LC_15_18_6/clk         LogicCell40_SEQ_MODE_1011      0              1908  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i1_LC_14_17_5/lcout
Path End         : spi0.rx__5_i2_LC_14_17_0/in3
Capture Clock    : spi0.rx__5_i2_LC_14_17_0/clk
Setup Constraint : 1000000p
Path slack       : 998597p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001634

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2266/I                         LocalMux                       0              1269  RISE       1
I__2266/O                         LocalMux                     330              1599  RISE       1
I__2281/I                         ClkMux                         0              1599  RISE       1
I__2281/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i1_LC_14_17_5/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i1_LC_14_17_5/lcout  LogicCell40_SEQ_MODE_1000    540              2448  998597  RISE       1
I__1230/I                       LocalMux                       0              2448  998597  RISE       1
I__1230/O                       LocalMux                     330              2777  998597  RISE       1
I__1231/I                       InMux                          0              2777  998597  RISE       1
I__1231/O                       InMux                        259              3037  998597  RISE       1
spi0.rx__5_i2_LC_14_17_0/in3    LogicCell40_SEQ_MODE_1000      0              3037  998597  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2266/I                         LocalMux                       0              1269  RISE       1
I__2266/O                         LocalMux                     330              1599  RISE       1
I__2281/I                         ClkMux                         0              1599  RISE       1
I__2281/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i2_LC_14_17_0/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i2_LC_14_17_0/lcout
Path End         : spi0.rx__5_i3_LC_14_17_6/in3
Capture Clock    : spi0.rx__5_i3_LC_14_17_6/clk
Setup Constraint : 1000000p
Path slack       : 998597p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001634

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2266/I                         LocalMux                       0              1269  RISE       1
I__2266/O                         LocalMux                     330              1599  RISE       1
I__2281/I                         ClkMux                         0              1599  RISE       1
I__2281/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i2_LC_14_17_0/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i2_LC_14_17_0/lcout  LogicCell40_SEQ_MODE_1000    540              2448  997503  RISE       2
I__1605/I                       LocalMux                       0              2448  998597  RISE       1
I__1605/O                       LocalMux                     330              2777  998597  RISE       1
I__1607/I                       InMux                          0              2777  998597  RISE       1
I__1607/O                       InMux                        259              3037  998597  RISE       1
spi0.rx__5_i3_LC_14_17_6/in3    LogicCell40_SEQ_MODE_1000      0              3037  998597  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2266/I                         LocalMux                       0              1269  RISE       1
I__2266/O                         LocalMux                     330              1599  RISE       1
I__2281/I                         ClkMux                         0              1599  RISE       1
I__2281/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i3_LC_14_17_6/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i6_LC_17_16_7/lcout
Path End         : spi0.Rx_Lower_Byte_i4_LC_17_16_3/in3
Capture Clock    : spi0.Rx_Lower_Byte_i4_LC_17_16_3/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2251/I                         Span4Mux_h                     0               351  RISE       1
I__2251/O                         Span4Mux_h                   302               652  RISE       1
I__2263/I                         Span4Mux_v                     0               652  RISE       1
I__2263/O                         Span4Mux_v                   351              1003  RISE       1
I__2278/I                         LocalMux                       0              1003  RISE       1
I__2278/O                         LocalMux                     330              1333  RISE       1
I__2286/I                         ClkMux                         0              1333  RISE       1
I__2286/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i6_LC_17_16_7/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i6_LC_17_16_7/lcout        LogicCell40_SEQ_MODE_1000    540              2181  998169  RISE       2
I__2133/I                             LocalMux                       0              2181  998597  RISE       1
I__2133/O                             LocalMux                     330              2511  998597  RISE       1
I__2135/I                             InMux                          0              2511  998597  RISE       1
I__2135/O                             InMux                        259              2770  998597  RISE       1
spi0.Rx_Lower_Byte_i4_LC_17_16_3/in3  LogicCell40_SEQ_MODE_1000      0              2770  998597  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2278/I                             LocalMux                       0              1003  RISE       1
I__2278/O                             LocalMux                     330              1333  RISE       1
I__2286/I                             ClkMux                         0              1333  RISE       1
I__2286/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i4_LC_17_16_3/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i5_LC_17_16_6/lcout
Path End         : spi0.Rx_Lower_Byte_i3_LC_16_16_5/in3
Capture Clock    : spi0.Rx_Lower_Byte_i3_LC_16_16_5/clk
Setup Constraint : 1000000p
Path slack       : 998598p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2770
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2251/I                         Span4Mux_h                     0               351  RISE       1
I__2251/O                         Span4Mux_h                   302               652  RISE       1
I__2263/I                         Span4Mux_v                     0               652  RISE       1
I__2263/O                         Span4Mux_v                   351              1003  RISE       1
I__2278/I                         LocalMux                       0              1003  RISE       1
I__2278/O                         LocalMux                     330              1333  RISE       1
I__2286/I                         ClkMux                         0              1333  RISE       1
I__2286/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i5_LC_17_16_6/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i5_LC_17_16_6/lcout        LogicCell40_SEQ_MODE_1000    540              2181  998597  RISE       2
I__2143/I                             LocalMux                       0              2181  998597  RISE       1
I__2143/O                             LocalMux                     330              2511  998597  RISE       1
I__2145/I                             InMux                          0              2511  998597  RISE       1
I__2145/O                             InMux                        259              2770  998597  RISE       1
spi0.Rx_Lower_Byte_i3_LC_16_16_5/in3  LogicCell40_SEQ_MODE_1000      0              2770  998597  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2277/I                             LocalMux                       0              1003  RISE       1
I__2277/O                             LocalMux                     330              1333  RISE       1
I__2285/I                             ClkMux                         0              1333  RISE       1
I__2285/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i3_LC_16_16_5/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i7_LC_17_17_6/lcout
Path End         : spi0.rx__5_i8_LC_17_17_1/in3
Capture Clock    : spi0.rx__5_i8_LC_17_17_1/clk
Setup Constraint : 1000000p
Path slack       : 998597p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1340
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001066

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2469
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2260/I                         LocalMux                       0               701  RISE       1
I__2260/O                         LocalMux                     330              1031  RISE       1
I__2274/I                         ClkMux                         0              1031  RISE       1
I__2274/O                         ClkMux                       309              1340  RISE       1
spi0.rx__5_i7_LC_17_17_6/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i7_LC_17_17_6/lcout  LogicCell40_SEQ_MODE_1000    540              1880  998597  RISE       2
I__2287/I                       LocalMux                       0              1880  998597  RISE       1
I__2287/O                       LocalMux                     330              2209  998597  RISE       1
I__2289/I                       InMux                          0              2209  998597  RISE       1
I__2289/O                       InMux                        259              2469  998597  RISE       1
spi0.rx__5_i8_LC_17_17_1/in3    LogicCell40_SEQ_MODE_1000      0              2469  998597  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2260/I                         LocalMux                       0               701  RISE       1
I__2260/O                         LocalMux                     330              1031  RISE       1
I__2274/I                         ClkMux                         0              1031  RISE       1
I__2274/O                         ClkMux                       309              1340  RISE       1
spi0.rx__5_i8_LC_17_17_1/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i7_LC_14_16_6/lcout
Path End         : spi0.tx_shift_reg_i8_LC_14_16_5/in3
Capture Clock    : spi0.tx_shift_reg_i8_LC_14_16_5/clk
Setup Constraint : 1000000p
Path slack       : 998597p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001010

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1283
+ Clock To Q                                         540
+ Data Path Delay                                    590
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2413
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i7_LC_14_16_6/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i7_LC_14_16_6/lcout  LogicCell40_SEQ_MODE_1000    540              1823  998597  RISE       1
I__1271/I                              LocalMux                       0              1823  998597  RISE       1
I__1271/O                              LocalMux                     330              2153  998597  RISE       1
I__1272/I                              InMux                          0              2153  998597  RISE       1
I__1272/O                              InMux                        259              2413  998597  RISE       1
spi0.tx_shift_reg_i8_LC_14_16_5/in3    LogicCell40_SEQ_MODE_1000      0              2413  998597  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i8_LC_14_16_5/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i8_LC_14_16_5/lcout
Path End         : spi0.tx_shift_reg_i9_LC_14_16_7/in3
Capture Clock    : spi0.tx_shift_reg_i9_LC_14_16_7/clk
Setup Constraint : 1000000p
Path slack       : 998597p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001010

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1283
+ Clock To Q                                         540
+ Data Path Delay                                    590
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2413
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i8_LC_14_16_5/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i8_LC_14_16_5/lcout  LogicCell40_SEQ_MODE_1000    540              1823  998597  RISE       1
I__1246/I                              LocalMux                       0              1823  998597  RISE       1
I__1246/O                              LocalMux                     330              2153  998597  RISE       1
I__1247/I                              InMux                          0              2153  998597  RISE       1
I__1247/O                              InMux                        259              2413  998597  RISE       1
spi0.tx_shift_reg_i9_LC_14_16_7/in3    LogicCell40_SEQ_MODE_1000      0              2413  998597  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i9_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i3_LC_13_16_5/lcout
Path End         : spi0.tx_shift_reg_i4_LC_14_16_1/in3
Capture Clock    : spi0.tx_shift_reg_i4_LC_14_16_1/clk
Setup Constraint : 1000000p
Path slack       : 998597p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001010

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1283
+ Clock To Q                                         540
+ Data Path Delay                                    590
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2413
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2257/I                            LocalMux                       0               743  FALL       1
I__2257/O                            LocalMux                     309              1052  FALL       1
I__2271/I                            ClkMux                         0              1052  FALL       1
I__2271/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i12C/I          INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i12C/O          INV                            0              1283  RISE       4
spi0.tx_shift_reg_i3_LC_13_16_5/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i3_LC_13_16_5/lcout  LogicCell40_SEQ_MODE_1000    540              1823  998597  RISE       1
I__1194/I                              LocalMux                       0              1823  998597  RISE       1
I__1194/O                              LocalMux                     330              2153  998597  RISE       1
I__1195/I                              InMux                          0              2153  998597  RISE       1
I__1195/O                              InMux                        259              2413  998597  RISE       1
spi0.tx_shift_reg_i4_LC_14_16_1/in3    LogicCell40_SEQ_MODE_1000      0              2413  998597  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i4_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.state_reg_i1_LC_15_16_1/in3
Capture Clock    : spi0.state_reg_i1_LC_15_16_1/clk
Setup Constraint : 1000000p
Path slack       : 998597p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001634

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3037
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout  LogicCell40_SEQ_MODE_1010    540              2448  994887  RISE      16
I__1808/I                           LocalMux                       0              2448  994887  RISE       1
I__1808/O                           LocalMux                     330              2777  994887  RISE       1
I__1820/I                           InMux                          0              2777  998597  RISE       1
I__1820/O                           InMux                        259              3037  998597  RISE       1
spi0.state_reg_i1_LC_15_16_1/in3    LogicCell40_SEQ_MODE_1010      0              3037  998597  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i9_LC_17_17_4/lcout
Path End         : spi0.Rx_Lower_Byte_i7_LC_17_16_2/in0
Capture Clock    : spi0.Rx_Lower_Byte_i7_LC_17_16_2/clk
Setup Constraint : 1000000p
Path slack       : 998702p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001171

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2469
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2260/I                         LocalMux                       0               701  RISE       1
I__2260/O                         LocalMux                     330              1031  RISE       1
I__2274/I                         ClkMux                         0              1031  RISE       1
I__2274/O                         ClkMux                       309              1340  RISE       1
spi0.rx__5_i9_LC_17_17_4/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i9_LC_17_17_4/lcout        LogicCell40_SEQ_MODE_1000    540              1880  998703  RISE       1
I__2136/I                             LocalMux                       0              1880  998703  RISE       1
I__2136/O                             LocalMux                     330              2209  998703  RISE       1
I__2137/I                             InMux                          0              2209  998703  RISE       1
I__2137/O                             InMux                        259              2469  998703  RISE       1
spi0.Rx_Lower_Byte_i7_LC_17_16_2/in0  LogicCell40_SEQ_MODE_1000      0              2469  998703  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2278/I                             LocalMux                       0              1003  RISE       1
I__2278/O                             LocalMux                     330              1333  RISE       1
I__2286/I                             ClkMux                         0              1333  RISE       1
I__2286/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i7_LC_17_16_2/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i8_LC_17_17_1/lcout
Path End         : spi0.Rx_Lower_Byte_i6_LC_16_16_4/in0
Capture Clock    : spi0.Rx_Lower_Byte_i6_LC_16_16_4/clk
Setup Constraint : 1000000p
Path slack       : 998702p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -470
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001171

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2469
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2260/I                         LocalMux                       0               701  RISE       1
I__2260/O                         LocalMux                     330              1031  RISE       1
I__2274/I                         ClkMux                         0              1031  RISE       1
I__2274/O                         ClkMux                       309              1340  RISE       1
spi0.rx__5_i8_LC_17_17_1/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i8_LC_17_17_1/lcout        LogicCell40_SEQ_MODE_1000    540              1880  998471  RISE       2
I__2139/I                             LocalMux                       0              1880  998703  RISE       1
I__2139/O                             LocalMux                     330              2209  998703  RISE       1
I__2141/I                             InMux                          0              2209  998703  RISE       1
I__2141/O                             InMux                        259              2469  998703  RISE       1
spi0.Rx_Lower_Byte_i6_LC_16_16_4/in0  LogicCell40_SEQ_MODE_1000      0              2469  998703  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2277/I                             LocalMux                       0              1003  RISE       1
I__2277/O                             LocalMux                     330              1333  RISE       1
I__2285/I                             ClkMux                         0              1333  RISE       1
I__2285/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i6_LC_16_16_4/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i7_LC_17_17_6/lcout
Path End         : spi0.Rx_Lower_Byte_i5_LC_17_16_5/in3
Capture Clock    : spi0.Rx_Lower_Byte_i5_LC_17_16_5/clk
Setup Constraint : 1000000p
Path slack       : 998899p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1641
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001368

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2469
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2260/I                         LocalMux                       0               701  RISE       1
I__2260/O                         LocalMux                     330              1031  RISE       1
I__2274/I                         ClkMux                         0              1031  RISE       1
I__2274/O                         ClkMux                       309              1340  RISE       1
spi0.rx__5_i7_LC_17_17_6/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i7_LC_17_17_6/lcout        LogicCell40_SEQ_MODE_1000    540              1880  998597  RISE       2
I__2288/I                             LocalMux                       0              1880  998899  RISE       1
I__2288/O                             LocalMux                     330              2209  998899  RISE       1
I__2290/I                             InMux                          0              2209  998899  RISE       1
I__2290/O                             InMux                        259              2469  998899  RISE       1
spi0.Rx_Lower_Byte_i5_LC_17_16_5/in3  LogicCell40_SEQ_MODE_1000      0              2469  998899  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2278/I                             LocalMux                       0              1003  RISE       1
I__2278/O                             LocalMux                     330              1333  RISE       1
I__2286/I                             ClkMux                         0              1333  RISE       1
I__2286/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i5_LC_17_16_5/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i0_LC_15_14_0/lcout
Path End         : spi0.tx_shift_reg_i1_LC_14_15_6/in3
Capture Clock    : spi0.tx_shift_reg_i1_LC_14_15_6/clk
Setup Constraint : 1000000p
Path slack       : 999117p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001326

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1080
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2209
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2241/I                            Odrv12                         0                 0  FALL       1
I__2241/O                            Odrv12                       540               540  FALL       1
I__2246/I                            LocalMux                       0               540  FALL       1
I__2246/O                            LocalMux                     309               849  FALL       1
I__2253/I                            ClkMux                         0               849  FALL       1
I__2253/O                            ClkMux                       231              1080  FALL       1
INVspi0.tx_shift_reg_i0C/I           INV                            0              1080  FALL       1
INVspi0.tx_shift_reg_i0C/O           INV                            0              1080  RISE       1
spi0.tx_shift_reg_i0_LC_15_14_0/clk  LogicCell40_SEQ_MODE_1000      0              1080  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i0_LC_15_14_0/lcout  LogicCell40_SEQ_MODE_1000    540              1620  999116  RISE       1
I__1423/I                              LocalMux                       0              1620  999116  RISE       1
I__1423/O                              LocalMux                     330              1950  999116  RISE       1
I__1424/I                              InMux                          0              1950  999116  RISE       1
I__1424/O                              InMux                        259              2209  999116  RISE       1
spi0.tx_shift_reg_i1_LC_14_15_6/in3    LogicCell40_SEQ_MODE_1000      0              2209  999116  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2240/I                            Odrv4                          0                 0  FALL       1
I__2240/O                            Odrv4                        372               372  FALL       1
I__2245/I                            Span4Mux_h                     0               372  FALL       1
I__2245/O                            Span4Mux_h                   316               687  FALL       1
I__2252/I                            Span4Mux_v                     0               687  FALL       1
I__2252/O                            Span4Mux_v                   372              1059  FALL       1
I__2264/I                            LocalMux                       0              1059  FALL       1
I__2264/O                            LocalMux                     309              1368  FALL       1
I__2279/I                            ClkMux                         0              1368  FALL       1
I__2279/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i14C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i14C/O          INV                            0              1599  RISE       3
spi0.tx_shift_reg_i1_LC_14_15_6/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i1_LC_16_15_2/lcout
Path End         : spi0.t_FSM_i2_LC_15_16_7/in3
Capture Clock    : spi0.t_FSM_i2_LC_15_16_7/clk
Setup Constraint : 1000000p
Path slack       : 999165p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#2)   1000000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1908
- Setup Time                                            -274
--------------------------------------------------   ------- 
End-of-path required time (ps)                       1001634

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    589
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2469
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i1_LC_16_15_2/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i1_LC_16_15_2/lcout  LogicCell40_SEQ_MODE_1010    540              1880  996437  RISE       2
I__1626/I                       LocalMux                       0              1880  996437  RISE       1
I__1626/O                       LocalMux                     330              2209  996437  RISE       1
I__1628/I                       InMux                          0              2209  999165  RISE       1
I__1628/O                       InMux                        259              2469  999165  RISE       1
spi0.t_FSM_i2_LC_15_16_7/in3    LogicCell40_SEQ_MODE_1010      0              2469  999165  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i2_LC_15_16_7/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FR_RXF
Path End         : DEBUG_9
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9571
---------------------------------------   ---- 
End-of-path arrival time (ps)             9571
 
Data path
pin name                           model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------  ----------------------  -----  ----------------  -----  ----  ------
FR_RXF                             top                         0                 0   +INF  RISE       1
DEBUG_9_c_pad_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
DEBUG_9_c_pad_iopad/DOUT           IO_PAD                    590               590   +INF  RISE       1
DEBUG_9_c_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
DEBUG_9_c_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__480/I                           Odrv12                      0              1053   +INF  FALL       1
I__480/O                           Odrv12                    540              1593   +INF  FALL       1
I__482/I                           Span12Mux_v                 0              1593   +INF  FALL       1
I__482/O                           Span12Mux_v               540              2133   +INF  FALL       1
I__484/I                           Span12Mux_v                 0              2133   +INF  FALL       1
I__484/O                           Span12Mux_v               540              2673   +INF  FALL       1
I__486/I                           Span12Mux_h                 0              2673   +INF  FALL       1
I__486/O                           Span12Mux_h               540              3213   +INF  FALL       1
I__488/I                           Span12Mux_h                 0              3213   +INF  FALL       1
I__488/O                           Span12Mux_h               540              3753   +INF  FALL       1
I__489/I                           Sp12to4                     0              3753   +INF  FALL       1
I__489/O                           Sp12to4                   449              4202   +INF  FALL       1
I__490/I                           Span4Mux_s2_v               0              4202   +INF  FALL       1
I__490/O                           Span4Mux_s2_v             252              4454   +INF  FALL       1
I__491/I                           LocalMux                    0              4454   +INF  FALL       1
I__491/O                           LocalMux                  309              4763   +INF  FALL       1
I__492/I                           IoInMux                     0              4763   +INF  FALL       1
I__492/O                           IoInMux                   217              4980   +INF  FALL       1
DEBUG_9_pad_preio/DOUT0            PRE_IO_PIN_TYPE_011001      0              4980   +INF  FALL       1
DEBUG_9_pad_preio/PADOUT           PRE_IO_PIN_TYPE_011001   2237              7218   +INF  FALL       1
DEBUG_9_pad_iopad/DIN              IO_PAD                      0              7218   +INF  FALL       1
DEBUG_9_pad_iopad/PACKAGEPIN:out   IO_PAD                   2353              9571   +INF  FALL       1
DEBUG_9                            top                         0              9571   +INF  FALL       1


++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FR_RXF
Path End         : FT_OE_r_200_LC_1_18_5/in3
Capture Clock    : FT_OE_r_200_LC_1_18_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|FIFO_CLK:R#1)    +INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                     -217
---------------------------------------------   ----- 
End-of-path required time (ps)                   +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2638
---------------------------------------   ---- 
End-of-path arrival time (ps)             2638
 
Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FR_RXF                             top                            0                 0   +INF  RISE       1
DEBUG_9_c_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
DEBUG_9_c_pad_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
DEBUG_9_c_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
DEBUG_9_c_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__479/I                           Odrv4                          0              1053   +INF  FALL       1
I__479/O                           Odrv4                        372              1425   +INF  FALL       1
I__481/I                           Span4Mux_h                     0              1425   +INF  FALL       1
I__481/O                           Span4Mux_h                   316              1740   +INF  FALL       1
I__483/I                           Span4Mux_v                     0              1740   +INF  FALL       1
I__483/O                           Span4Mux_v                   372              2112   +INF  FALL       1
I__485/I                           LocalMux                       0              2112   +INF  FALL       1
I__485/O                           LocalMux                     309              2421   +INF  FALL       1
I__487/I                           InMux                          0              2421   +INF  FALL       1
I__487/O                           InMux                        217              2638   +INF  FALL       1
FT_OE_r_200_LC_1_18_5/in3          LogicCell40_SEQ_MODE_1000      0              2638   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
FIFO_CLK                                        top                            0                 0  RISE       1
FIFO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
FIFO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
FIFO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
FIFO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__467/I                                        gio2CtrlBuf                    0              2372  RISE       1
I__467/O                                        gio2CtrlBuf                    0              2372  RISE       1
I__468/I                                        GlobalMux                      0              2372  RISE       1
I__468/O                                        GlobalMux                    154              2527  RISE       1
I__470/I                                        ClkMux                         0              2527  RISE       1
I__470/O                                        ClkMux                       309              2835  RISE       1
FT_OE_r_200_LC_1_18_5/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ICE_SYSCLK
Path End         : SLM_CLK
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         18183
---------------------------------------   ----- 
End-of-path arrival time (ps)             18183
 
Data path
pin name                                            model name                          delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  ----------------------------------  -----  ----------------  -----  ----  ------
ICE_SYSCLK                                          top                                     0                 0   +INF  RISE       1
ICE_SYSCLK_pad_iopad/PACKAGEPIN:in                  IO_PAD                                  0                 0   +INF  RISE       1
ICE_SYSCLK_pad_iopad/DOUT                           IO_PAD                                590               590   +INF  RISE       1
ICE_SYSCLK_pad_preio/PADIN                          PRE_IO_PIN_TYPE_000001                  0               590   +INF  RISE       1
ICE_SYSCLK_pad_preio/DIN0                           PRE_IO_PIN_TYPE_000001                463              1053   +INF  FALL       1
I__450/I                                            Odrv12                                  0              1053   +INF  FALL       1
I__450/O                                            Odrv12                                540              1593   +INF  FALL       1
I__451/I                                            Span12Mux_v                             0              1593   +INF  FALL       1
I__451/O                                            Span12Mux_v                           540              2133   +INF  FALL       1
I__452/I                                            Span12Mux_h                             0              2133   +INF  FALL       1
I__452/O                                            Span12Mux_h                           540              2673   +INF  FALL       1
I__453/I                                            Sp12to4                                 0              2673   +INF  FALL       1
I__453/O                                            Sp12to4                               449              3122   +INF  FALL       1
I__454/I                                            Span4Mux_s3_v                           0              3122   +INF  FALL       1
I__454/O                                            Span4Mux_s3_v                         337              3459   +INF  FALL       1
I__455/I                                            LocalMux                                0              3459   +INF  FALL       1
I__455/O                                            LocalMux                              309              3767   +INF  FALL       1
I__456/I                                            IoInMux                                 0              3767   +INF  FALL       1
I__456/O                                            IoInMux                               217              3985   +INF  FALL       1
clock_inst.pll_config/REFERENCECLK                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3985   +INF  FALL       1
clock_inst.pll_config/PLLOUTGLOBAL                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2847              6832   +INF  FALL       1
I__463/I                                            GlobalMux                               0              6832   +INF  FALL       1
I__463/O                                            GlobalMux                              77              6909   +INF  FALL       1
I__464/I                                            Glb2LocalMux                            0              6909   +INF  FALL       1
I__464/O                                            Glb2LocalMux                          358              7267   +INF  FALL       1
I__465/I                                            LocalMux                                0              7267   +INF  FALL       1
I__465/O                                            LocalMux                              309              7575   +INF  FALL       1
I__466/I                                            InMux                                   0              7575   +INF  FALL       1
I__466/O                                            InMux                                 217              7793   +INF  FALL       1
GB_BUFFER_pll_clk_unbuf_THRU_LUT4_0_LC_9_7_6/in0    LogicCell40_SEQ_MODE_0000               0              7793   +INF  FALL       1
GB_BUFFER_pll_clk_unbuf_THRU_LUT4_0_LC_9_7_6/lcout  LogicCell40_SEQ_MODE_0000             386              8179   +INF  FALL       1
I__457/I                                            Odrv12                                  0              8179   +INF  FALL       1
I__457/O                                            Odrv12                                540              8719   +INF  FALL       1
I__458/I                                            Span12Mux_h                             0              8719   +INF  FALL       1
I__458/O                                            Span12Mux_h                           540              9259   +INF  FALL       1
I__459/I                                            Sp12to4                                 0              9259   +INF  FALL       1
I__459/O                                            Sp12to4                               449              9707   +INF  FALL       1
I__460/I                                            IoSpan4Mux                              0              9707   +INF  FALL       1
I__460/O                                            IoSpan4Mux                            323             10030   +INF  FALL       1
I__461/I                                            LocalMux                                0             10030   +INF  FALL       1
I__461/O                                            LocalMux                              309             10339   +INF  FALL       1
I__462/I                                            IoInMux                                 0             10339   +INF  FALL       1
I__462/O                                            IoInMux                               217             10556   +INF  FALL       1
clk_gb/USERSIGNALTOGLOBALBUFFER                     ICE_GB                                  0             10556   +INF  FALL       1
clk_gb/GLOBALBUFFEROUTPUT                           ICE_GB                                561             11117   +INF  FALL     175
I__2826/I                                           gio2CtrlBuf                             0             11117   +INF  FALL       1
I__2826/O                                           gio2CtrlBuf                             0             11117   +INF  FALL       1
I__2827/I                                           GlobalMux                               0             11117   +INF  FALL       1
I__2827/O                                           GlobalMux                              77             11194   +INF  FALL       1
I__2886/I                                           Glb2LocalMux                            0             11194   +INF  FALL       1
I__2886/O                                           Glb2LocalMux                          358             11552   +INF  FALL       1
I__2893/I                                           LocalMux                                0             11552   +INF  FALL       1
I__2893/O                                           LocalMux                              309             11861   +INF  FALL       1
I__2894/I                                           InMux                                   0             11861   +INF  FALL       1
I__2894/O                                           InMux                                 217             12078   +INF  FALL       1
GB_BUFFER_SLM_CLK_c_THRU_LUT4_0_LC_24_12_6/in0      LogicCell40_SEQ_MODE_0000               0             12078   +INF  FALL       1
GB_BUFFER_SLM_CLK_c_THRU_LUT4_0_LC_24_12_6/lcout    LogicCell40_SEQ_MODE_0000             386             12464   +INF  FALL       1
I__2822/I                                           Odrv4                                   0             12464   +INF  FALL       1
I__2822/O                                           Odrv4                                 372             12835   +INF  FALL       1
I__2823/I                                           Span4Mux_s3_h                           0             12835   +INF  FALL       1
I__2823/O                                           Span4Mux_s3_h                         231             13067   +INF  FALL       1
I__2824/I                                           LocalMux                                0             13067   +INF  FALL       1
I__2824/O                                           LocalMux                              309             13376   +INF  FALL       1
I__2825/I                                           IoInMux                                 0             13376   +INF  FALL       1
I__2825/O                                           IoInMux                               217             13593   +INF  FALL       1
SLM_CLK_pad_preio/DOUT0                             PRE_IO_PIN_TYPE_011001                  0             13593   +INF  FALL       1
SLM_CLK_pad_preio/PADOUT                            PRE_IO_PIN_TYPE_011001               2237             15830   +INF  FALL       1
SLM_CLK_pad_iopad/DIN                               IO_PAD                                  0             15830   +INF  FALL       1
SLM_CLK_pad_iopad/PACKAGEPIN:out                    IO_PAD                               2353             18183   +INF  FALL       1
SLM_CLK                                             top                                     0             18183   +INF  FALL       1


++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FIFO_D0
Path End         : DEBUG_8
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6541
---------------------------------------   ---- 
End-of-path arrival time (ps)             6541
 
Data path
pin name                           model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------  ----------------------  -----  ----------------  -----  ----  ------
FIFO_D0                            top                         0                 0   +INF  RISE       1
DEBUG_8_c_pad_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
DEBUG_8_c_pad_iopad/DOUT           IO_PAD                    590               590   +INF  RISE       1
DEBUG_8_c_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
DEBUG_8_c_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__447/I                           Odrv4                       0              1053   +INF  FALL       1
I__447/O                           Odrv4                     372              1425   +INF  FALL       1
I__448/I                           LocalMux                    0              1425   +INF  FALL       1
I__448/O                           LocalMux                  309              1733   +INF  FALL       1
I__449/I                           IoInMux                     0              1733   +INF  FALL       1
I__449/O                           IoInMux                   217              1951   +INF  FALL       1
DEBUG_8_pad_preio/DOUT0            PRE_IO_PIN_TYPE_011001      0              1951   +INF  FALL       1
DEBUG_8_pad_preio/PADOUT           PRE_IO_PIN_TYPE_011001   2237              4188   +INF  FALL       1
DEBUG_8_pad_iopad/DIN              IO_PAD                      0              4188   +INF  FALL       1
DEBUG_8_pad_iopad/PACKAGEPIN:out   IO_PAD                   2353              6541   +INF  FALL       1
DEBUG_8                            top                         0              6541   +INF  FALL       1


++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SOUT
Path End         : DEBUG_5
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9038
---------------------------------------   ---- 
End-of-path arrival time (ps)             9038
 
Data path
pin name                           model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SOUT                               top                         0                 0   +INF  RISE       1
DEBUG_5_c_pad_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
DEBUG_5_c_pad_iopad/DOUT           IO_PAD                    590               590   +INF  RISE       1
DEBUG_5_c_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
DEBUG_5_c_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__1232/I                          Odrv12                      0              1053   +INF  FALL       1
I__1232/O                          Odrv12                    540              1593   +INF  FALL       1
I__1234/I                          Span12Mux_v                 0              1593   +INF  FALL       1
I__1234/O                          Span12Mux_v               540              2133   +INF  FALL       1
I__1236/I                          Span12Mux_v                 0              2133   +INF  FALL       1
I__1236/O                          Span12Mux_v               540              2673   +INF  FALL       1
I__1238/I                          Span12Mux_h                 0              2673   +INF  FALL       1
I__1238/O                          Span12Mux_h               540              3213   +INF  FALL       1
I__1240/I                          Span12Mux_h                 0              3213   +INF  FALL       1
I__1240/O                          Span12Mux_h               540              3753   +INF  FALL       1
I__1241/I                          Span12Mux_s2_h              0              3753   +INF  FALL       1
I__1241/O                          Span12Mux_s2_h            168              3921   +INF  FALL       1
I__1242/I                          LocalMux                    0              3921   +INF  FALL       1
I__1242/O                          LocalMux                  309              4230   +INF  FALL       1
I__1243/I                          IoInMux                     0              4230   +INF  FALL       1
I__1243/O                          IoInMux                   217              4447   +INF  FALL       1
DEBUG_5_pad_preio/DOUT0            PRE_IO_PIN_TYPE_011001      0              4447   +INF  FALL       1
DEBUG_5_pad_preio/PADOUT           PRE_IO_PIN_TYPE_011001   2237              6685   +INF  FALL       1
DEBUG_5_pad_iopad/DIN              IO_PAD                      0              6685   +INF  FALL       1
DEBUG_5_pad_iopad/PACKAGEPIN:out   IO_PAD                   2353              9038   +INF  FALL       1
DEBUG_5                            top                         0              9038   +INF  FALL       1


++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SOUT
Path End         : spi0.rx__5_i1_LC_14_17_5/in0
Capture Clock    : spi0.rx__5_i1_LC_14_17_5/clk
Setup Constraint : +INF
Path slack       : +INF

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)    +INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            1908
- Setup Time                                          -400
--------------------------------------------------   ----- 
End-of-path required time (ps)                        +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3199
---------------------------------------   ---- 
End-of-path arrival time (ps)             3199
 
Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SOUT                               top                            0                 0   +INF  RISE       1
DEBUG_5_c_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
DEBUG_5_c_pad_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
DEBUG_5_c_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
DEBUG_5_c_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__1232/I                          Odrv12                         0              1053   +INF  FALL       1
I__1232/O                          Odrv12                       540              1593   +INF  FALL       1
I__1233/I                          Span12Mux_h                    0              1593   +INF  FALL       1
I__1233/O                          Span12Mux_h                  540              2133   +INF  FALL       1
I__1235/I                          Span12Mux_v                    0              2133   +INF  FALL       1
I__1235/O                          Span12Mux_v                  540              2673   +INF  FALL       1
I__1237/I                          LocalMux                       0              2673   +INF  FALL       1
I__1237/O                          LocalMux                     309              2982   +INF  FALL       1
I__1239/I                          InMux                          0              2982   +INF  FALL       1
I__1239/O                          InMux                        217              3199   +INF  FALL       1
spi0.rx__5_i1_LC_14_17_5/in0       LogicCell40_SEQ_MODE_1000      0              3199   +INF  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2266/I                         LocalMux                       0              1269  RISE       1
I__2266/O                         LocalMux                     330              1599  RISE       1
I__2281/I                         ClkMux                         0              1599  RISE       1
I__2281/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i1_LC_14_17_5/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.CS_81_LC_15_18_6/lcout
Path End         : SCK
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            1908
+ Clock To Q                                          540
+ Data Path Delay                                    8188
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       10636
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2269/I                         LocalMux                       0              1269  RISE       1
I__2269/O                         LocalMux                     330              1599  RISE       1
I__2284/I                         ClkMux                         0              1599  RISE       1
I__2284/O                         ClkMux                       309              1908  RISE       1
spi0.CS_81_LC_15_18_6/clk         LogicCell40_SEQ_MODE_1011      0              1908  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.CS_81_LC_15_18_6/lcout     LogicCell40_SEQ_MODE_1011    540              2448   +INF  RISE       2
I__1757/I                       LocalMux                       0              2448   +INF  RISE       1
I__1757/O                       LocalMux                     330              2777   +INF  RISE       1
I__1759/I                       InMux                          0              2777   +INF  RISE       1
I__1759/O                       InMux                        259              3037   +INF  RISE       1
spi0.i2_3_lut_LC_16_18_6/in0    LogicCell40_SEQ_MODE_0000      0              3037   +INF  RISE       1
spi0.i2_3_lut_LC_16_18_6/lcout  LogicCell40_SEQ_MODE_0000    386              3423   +INF  FALL       2
I__1743/I                       Odrv12                         0              3423   +INF  FALL       1
I__1743/O                       Odrv12                       540              3963   +INF  FALL       1
I__1744/I                       Span12Mux_h                    0              3963   +INF  FALL       1
I__1744/O                       Span12Mux_h                  540              4503   +INF  FALL       1
I__1746/I                       Sp12to4                        0              4503   +INF  FALL       1
I__1746/O                       Sp12to4                      449              4952   +INF  FALL       1
I__1748/I                       Span4Mux_h                     0              4952   +INF  FALL       1
I__1748/O                       Span4Mux_h                   316              5267   +INF  FALL       1
I__1750/I                       Span4Mux_s2_v                  0              5267   +INF  FALL       1
I__1750/O                       Span4Mux_s2_v                252              5520   +INF  FALL       1
I__1752/I                       LocalMux                       0              5520   +INF  FALL       1
I__1752/O                       LocalMux                     309              5828   +INF  FALL       1
I__1754/I                       IoInMux                        0              5828   +INF  FALL       1
I__1754/O                       IoInMux                      217              6046   +INF  FALL       1
SCK_pad_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              6046   +INF  FALL       1
SCK_pad_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              8283   +INF  FALL       1
SCK_pad_iopad/DIN               IO_PAD                         0              8283   +INF  FALL       1
SCK_pad_iopad/PACKAGEPIN:out    IO_PAD                      2353             10636   +INF  FALL       1
SCK                             top                            0             10636   +INF  FALL       1


++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.CS_81_LC_15_18_6/lcout
Path End         : DEBUG_6
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            1908
+ Clock To Q                                          540
+ Data Path Delay                                    8588
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       11036
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2269/I                         LocalMux                       0              1269  RISE       1
I__2269/O                         LocalMux                     330              1599  RISE       1
I__2284/I                         ClkMux                         0              1599  RISE       1
I__2284/O                         ClkMux                       309              1908  RISE       1
spi0.CS_81_LC_15_18_6/clk         LogicCell40_SEQ_MODE_1011      0              1908  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.CS_81_LC_15_18_6/lcout       LogicCell40_SEQ_MODE_1011    540              2448   +INF  FALL       2
I__1757/I                         LocalMux                       0              2448   +INF  FALL       1
I__1757/O                         LocalMux                     309              2756   +INF  FALL       1
I__1759/I                         InMux                          0              2756   +INF  FALL       1
I__1759/O                         InMux                        217              2974   +INF  FALL       1
spi0.i2_3_lut_LC_16_18_6/in0      LogicCell40_SEQ_MODE_0000      0              2974   +INF  FALL       1
spi0.i2_3_lut_LC_16_18_6/lcout    LogicCell40_SEQ_MODE_0000    386              3359   +INF  FALL       2
I__1743/I                         Odrv12                         0              3359   +INF  FALL       1
I__1743/O                         Odrv12                       540              3899   +INF  FALL       1
I__1745/I                         Span12Mux_v                    0              3899   +INF  FALL       1
I__1745/O                         Span12Mux_v                  540              4440   +INF  FALL       1
I__1747/I                         Span12Mux_h                    0              4440   +INF  FALL       1
I__1747/O                         Span12Mux_h                  540              4980   +INF  FALL       1
I__1749/I                         Sp12to4                        0              4980   +INF  FALL       1
I__1749/O                         Sp12to4                      449              5428   +INF  FALL       1
I__1751/I                         Span4Mux_s1_h                  0              5428   +INF  FALL       1
I__1751/O                         Span4Mux_s1_h                168              5597   +INF  FALL       1
I__1753/I                         IoSpan4Mux                     0              5597   +INF  FALL       1
I__1753/O                         IoSpan4Mux                   323              5919   +INF  FALL       1
I__1755/I                         LocalMux                       0              5919   +INF  FALL       1
I__1755/O                         LocalMux                     309              6228   +INF  FALL       1
I__1756/I                         IoInMux                        0              6228   +INF  FALL       1
I__1756/O                         IoInMux                      217              6445   +INF  FALL       1
DEBUG_6_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6445   +INF  FALL       1
DEBUG_6_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8683   +INF  FALL       1
DEBUG_6_pad_iopad/DIN             IO_PAD                         0              8683   +INF  FALL       1
DEBUG_6_pad_iopad/PACKAGEPIN:out  IO_PAD                      2353             11036   +INF  FALL       1
DEBUG_6                           top                            0             11036   +INF  FALL       1


++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i15_LC_12_16_0/lcout
Path End         : SDAT
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1283
+ Clock To Q                                         540
+ Data Path Delay                                   6302
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8125
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2243/I                             Odrv4                          0                 0  FALL       1
I__2243/O                             Odrv4                        372               372  FALL       1
I__2250/I                             Span4Mux_v                     0               372  FALL       1
I__2250/O                             Span4Mux_v                   372               743  FALL       1
I__2262/I                             LocalMux                       0               743  FALL       1
I__2262/O                             LocalMux                     309              1052  FALL       1
I__2276/I                             ClkMux                         0              1052  FALL       1
I__2276/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i15C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i15C/O           INV                            0              1283  RISE       1
spi0.tx_shift_reg_i15_LC_12_16_0/clk  LogicCell40_SEQ_MODE_1001      0              1283  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i15_LC_12_16_0/lcout  LogicCell40_SEQ_MODE_1001    540              1823   +INF  RISE       1
I__779/I                                Odrv12                         0              1823   +INF  RISE       1
I__779/O                                Odrv12                       491              2314   +INF  RISE       1
I__780/I                                Span12Mux_h                    0              2314   +INF  RISE       1
I__780/O                                Span12Mux_h                  491              2805   +INF  RISE       1
I__781/I                                Span12Mux_s2_v                 0              2805   +INF  RISE       1
I__781/O                                Span12Mux_s2_v               140              2946   +INF  RISE       1
I__782/I                                LocalMux                       0              2946   +INF  RISE       1
I__782/O                                LocalMux                     330              3275   +INF  RISE       1
I__783/I                                IoInMux                        0              3275   +INF  RISE       1
I__783/O                                IoInMux                      259              3535   +INF  RISE       1
SDAT_pad_preio/DOUT0                    PRE_IO_PIN_TYPE_011001         0              3535   +INF  RISE       1
SDAT_pad_preio/PADOUT                   PRE_IO_PIN_TYPE_011001      2237              5772   +INF  FALL       1
SDAT_pad_iopad/DIN                      IO_PAD                         0              5772   +INF  FALL       1
SDAT_pad_iopad/PACKAGEPIN:out           IO_PAD                      2353              8125   +INF  FALL       1
SDAT                                    top                            0              8125   +INF  FALL       1


++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FT_OE_r_200_LC_1_18_5/lcout
Path End         : FT_OE
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|FIFO_CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2835
+ Clock To Q                                    540
+ Data Path Delay                              6281
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9656
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
FIFO_CLK                                        top                            0                 0  RISE       1
FIFO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
FIFO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
FIFO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
FIFO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__467/I                                        gio2CtrlBuf                    0              2372  RISE       1
I__467/O                                        gio2CtrlBuf                    0              2372  RISE       1
I__468/I                                        GlobalMux                      0              2372  RISE       1
I__468/O                                        GlobalMux                    154              2527  RISE       1
I__470/I                                        ClkMux                         0              2527  RISE       1
I__470/O                                        ClkMux                       309              2835  RISE       1
FT_OE_r_200_LC_1_18_5/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FT_OE_r_200_LC_1_18_5/lcout     LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       2
I__471/I                        Odrv4                          0              3375   +INF  RISE       1
I__471/O                        Odrv4                        351              3726   +INF  RISE       1
I__472/I                        Span4Mux_s1_h                  0              3726   +INF  RISE       1
I__472/O                        Span4Mux_s1_h                175              3901   +INF  RISE       1
I__473/I                        IoSpan4Mux                     0              3901   +INF  RISE       1
I__473/O                        IoSpan4Mux                   288              4189   +INF  RISE       1
I__475/I                        IoSpan4Mux                     0              4189   +INF  RISE       1
I__475/O                        IoSpan4Mux                   288              4476   +INF  RISE       1
I__477/I                        LocalMux                       0              4476   +INF  RISE       1
I__477/O                        LocalMux                     330              4806   +INF  RISE       1
I__478/I                        IoInMux                        0              4806   +INF  RISE       1
I__478/O                        IoInMux                      259              5065   +INF  RISE       1
FT_OE_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5065   +INF  RISE       1
FT_OE_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7303   +INF  FALL       1
FT_OE_pad_iopad/DIN             IO_PAD                         0              7303   +INF  FALL       1
FT_OE_pad_iopad/PACKAGEPIN:out  IO_PAD                      2353              9656   +INF  FALL       1
FT_OE                           top                            0              9656   +INF  FALL       1


++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.CS_81_LC_15_18_6/lcout
Path End         : SEN
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   6519
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8967
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2269/I                         LocalMux                       0              1269  RISE       1
I__2269/O                         LocalMux                     330              1599  RISE       1
I__2284/I                         ClkMux                         0              1599  RISE       1
I__2284/O                         ClkMux                       309              1908  RISE       1
spi0.CS_81_LC_15_18_6/clk         LogicCell40_SEQ_MODE_1011      0              1908  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.CS_81_LC_15_18_6/lcout   LogicCell40_SEQ_MODE_1011    540              2448   +INF  RISE       2
I__1758/I                     Odrv12                         0              2448   +INF  RISE       1
I__1758/O                     Odrv12                       491              2939   +INF  RISE       1
I__1760/I                     Span12Mux_h                    0              2939   +INF  RISE       1
I__1760/O                     Span12Mux_h                  491              3430   +INF  RISE       1
I__1761/I                     Span12Mux_s8_v                 0              3430   +INF  RISE       1
I__1761/O                     Span12Mux_s8_v               358              3787   +INF  RISE       1
I__1762/I                     LocalMux                       0              3787   +INF  RISE       1
I__1762/O                     LocalMux                     330              4117   +INF  RISE       1
I__1763/I                     IoInMux                        0              4117   +INF  RISE       1
I__1763/O                     IoInMux                      259              4376   +INF  RISE       1
SEN_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4376   +INF  RISE       1
SEN_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6614   +INF  FALL       1
SEN_pad_iopad/DIN             IO_PAD                         0              6614   +INF  FALL       1
SEN_pad_iopad/PACKAGEPIN:out  IO_PAD                      2353              8967   +INF  FALL       1
SEN                           top                            0              8967   +INF  FALL       1


++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FT_RD_pad_preio/PADOUT(FT_RD_r_201)
Path End         : FT_RD
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|FIFO_CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2835
+ Clock To Q                                    112
+ Data Path Delay                              2292
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5239
 
Launch Clock Path
pin name                                        model name              delay  cumulative delay  edge  Fanout
----------------------------------------------  ----------------------  -----  ----------------  ----  ------
FIFO_CLK                                        top                         0                 0  RISE       1
FIFO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
FIFO_CLK_pad_iopad/DOUT                         IO_PAD                    510               510  RISE       1
FIFO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
FIFO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2372  RISE       1
I__467/I                                        gio2CtrlBuf                 0              2372  RISE       1
I__467/O                                        gio2CtrlBuf                 0              2372  RISE       1
I__468/I                                        GlobalMux                   0              2372  RISE       1
I__468/O                                        GlobalMux                 154              2527  RISE       1
I__469/I                                        ClkMux                      0              2527  RISE       1
I__469/O                                        ClkMux                    309              2835  RISE       1
FT_RD_pad_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101      0              2835  RISE       1

Data path
pin name                             model name              delay  cumulative delay  slack  edge  Fanout
-----------------------------------  ----------------------  -----  ----------------  -----  ----  ------
FT_RD_pad_preio/PADOUT(FT_RD_r_201)  PRE_IO_PIN_TYPE_010101    112              2947   +INF  RISE       1
FT_RD_pad_iopad/DIN                  IO_PAD                      0              2947   +INF  RISE       1
FT_RD_pad_iopad/PACKAGEPIN:out       IO_PAD                   2292              5239   +INF  RISE       1
FT_RD                                top                         0              5239   +INF  RISE       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i1_LC_16_15_2/lcout
Path End         : spi0.t_FSM_i2_LC_15_16_7/in3
Capture Clock    : spi0.t_FSM_i2_LC_15_16_7/clk
Hold Constraint  : 0p
Path slack       : 498p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2406
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i1_LC_16_15_2/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i1_LC_16_15_2/lcout  LogicCell40_SEQ_MODE_1010    540              1880    498  FALL       2
I__1626/I                       LocalMux                       0              1880    498  FALL       1
I__1626/O                       LocalMux                     309              2188    498  FALL       1
I__1628/I                       InMux                          0              2188    498  FALL       1
I__1628/O                       InMux                        217              2406    498  FALL       1
spi0.t_FSM_i2_LC_15_16_7/in3    LogicCell40_SEQ_MODE_1010      0              2406    498  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i2_LC_15_16_7/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i0_LC_15_14_0/lcout
Path End         : spi0.tx_shift_reg_i1_LC_14_15_6/in3
Capture Clock    : spi0.tx_shift_reg_i1_LC_14_15_6/clk
Hold Constraint  : 0p
Path slack       : 547p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1599
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1599

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1080
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2146
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2241/I                            Odrv12                         0                 0  FALL       1
I__2241/O                            Odrv12                       540               540  FALL       1
I__2246/I                            LocalMux                       0               540  FALL       1
I__2246/O                            LocalMux                     309               849  FALL       1
I__2253/I                            ClkMux                         0               849  FALL       1
I__2253/O                            ClkMux                       231              1080  FALL       1
INVspi0.tx_shift_reg_i0C/I           INV                            0              1080  FALL       1
INVspi0.tx_shift_reg_i0C/O           INV                            0              1080  RISE       1
spi0.tx_shift_reg_i0_LC_15_14_0/clk  LogicCell40_SEQ_MODE_1000      0              1080  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i0_LC_15_14_0/lcout  LogicCell40_SEQ_MODE_1000    540              1620    547  FALL       1
I__1423/I                              LocalMux                       0              1620    547  FALL       1
I__1423/O                              LocalMux                     309              1929    547  FALL       1
I__1424/I                              InMux                          0              1929    547  FALL       1
I__1424/O                              InMux                        217              2146    547  FALL       1
spi0.tx_shift_reg_i1_LC_14_15_6/in3    LogicCell40_SEQ_MODE_1000      0              2146    547  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2240/I                            Odrv4                          0                 0  FALL       1
I__2240/O                            Odrv4                        372               372  FALL       1
I__2245/I                            Span4Mux_h                     0               372  FALL       1
I__2245/O                            Span4Mux_h                   316               687  FALL       1
I__2252/I                            Span4Mux_v                     0               687  FALL       1
I__2252/O                            Span4Mux_v                   372              1059  FALL       1
I__2264/I                            LocalMux                       0              1059  FALL       1
I__2264/O                            LocalMux                     309              1368  FALL       1
I__2279/I                            ClkMux                         0              1368  FALL       1
I__2279/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i14C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i14C/O          INV                            0              1599  RISE       3
spi0.tx_shift_reg_i1_LC_14_15_6/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i7_LC_17_17_6/lcout
Path End         : spi0.Rx_Lower_Byte_i5_LC_17_16_5/in3
Capture Clock    : spi0.Rx_Lower_Byte_i5_LC_17_16_5/clk
Hold Constraint  : 0p
Path slack       : 765p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2406
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2260/I                         LocalMux                       0               701  RISE       1
I__2260/O                         LocalMux                     330              1031  RISE       1
I__2274/I                         ClkMux                         0              1031  RISE       1
I__2274/O                         ClkMux                       309              1340  RISE       1
spi0.rx__5_i7_LC_17_17_6/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i7_LC_17_17_6/lcout        LogicCell40_SEQ_MODE_1000    540              1880    764  FALL       2
I__2288/I                             LocalMux                       0              1880    764  FALL       1
I__2288/O                             LocalMux                     309              2188    764  FALL       1
I__2290/I                             InMux                          0              2188    764  FALL       1
I__2290/O                             InMux                        217              2406    764  FALL       1
spi0.Rx_Lower_Byte_i5_LC_17_16_5/in3  LogicCell40_SEQ_MODE_1000      0              2406    764  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2278/I                             LocalMux                       0              1003  RISE       1
I__2278/O                             LocalMux                     330              1333  RISE       1
I__2286/I                             ClkMux                         0              1333  RISE       1
I__2286/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i5_LC_17_16_5/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i9_LC_17_17_4/lcout
Path End         : spi0.Rx_Lower_Byte_i7_LC_17_16_2/in0
Capture Clock    : spi0.Rx_Lower_Byte_i7_LC_17_16_2/clk
Hold Constraint  : 0p
Path slack       : 765p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2406
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2260/I                         LocalMux                       0               701  RISE       1
I__2260/O                         LocalMux                     330              1031  RISE       1
I__2274/I                         ClkMux                         0              1031  RISE       1
I__2274/O                         ClkMux                       309              1340  RISE       1
spi0.rx__5_i9_LC_17_17_4/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i9_LC_17_17_4/lcout        LogicCell40_SEQ_MODE_1000    540              1880    764  FALL       1
I__2136/I                             LocalMux                       0              1880    764  FALL       1
I__2136/O                             LocalMux                     309              2188    764  FALL       1
I__2137/I                             InMux                          0              2188    764  FALL       1
I__2137/O                             InMux                        217              2406    764  FALL       1
spi0.Rx_Lower_Byte_i7_LC_17_16_2/in0  LogicCell40_SEQ_MODE_1000      0              2406    764  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2278/I                             LocalMux                       0              1003  RISE       1
I__2278/O                             LocalMux                     330              1333  RISE       1
I__2286/I                             ClkMux                         0              1333  RISE       1
I__2286/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i7_LC_17_16_2/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i8_LC_17_17_1/lcout
Path End         : spi0.Rx_Lower_Byte_i6_LC_16_16_4/in0
Capture Clock    : spi0.Rx_Lower_Byte_i6_LC_16_16_4/clk
Hold Constraint  : 0p
Path slack       : 765p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2406
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2260/I                         LocalMux                       0               701  RISE       1
I__2260/O                         LocalMux                     330              1031  RISE       1
I__2274/I                         ClkMux                         0              1031  RISE       1
I__2274/O                         ClkMux                       309              1340  RISE       1
spi0.rx__5_i8_LC_17_17_1/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i8_LC_17_17_1/lcout        LogicCell40_SEQ_MODE_1000    540              1880    764  FALL       2
I__2139/I                             LocalMux                       0              1880    764  FALL       1
I__2139/O                             LocalMux                     309              2188    764  FALL       1
I__2141/I                             InMux                          0              2188    764  FALL       1
I__2141/O                             InMux                        217              2406    764  FALL       1
spi0.Rx_Lower_Byte_i6_LC_16_16_4/in0  LogicCell40_SEQ_MODE_1000      0              2406    764  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2277/I                             LocalMux                       0              1003  RISE       1
I__2277/O                             LocalMux                     330              1333  RISE       1
I__2285/I                             ClkMux                         0              1333  RISE       1
I__2285/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i6_LC_16_16_4/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i6_LC_17_16_7/lcout
Path End         : spi0.Rx_Lower_Byte_i4_LC_17_16_3/in3
Capture Clock    : spi0.Rx_Lower_Byte_i4_LC_17_16_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2251/I                         Span4Mux_h                     0               351  RISE       1
I__2251/O                         Span4Mux_h                   302               652  RISE       1
I__2263/I                         Span4Mux_v                     0               652  RISE       1
I__2263/O                         Span4Mux_v                   351              1003  RISE       1
I__2278/I                         LocalMux                       0              1003  RISE       1
I__2278/O                         LocalMux                     330              1333  RISE       1
I__2286/I                         ClkMux                         0              1333  RISE       1
I__2286/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i6_LC_17_16_7/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i6_LC_17_16_7/lcout        LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       2
I__2133/I                             LocalMux                       0              2181   1066  FALL       1
I__2133/O                             LocalMux                     309              2490   1066  FALL       1
I__2135/I                             InMux                          0              2490   1066  FALL       1
I__2135/O                             InMux                        217              2707   1066  FALL       1
spi0.Rx_Lower_Byte_i4_LC_17_16_3/in3  LogicCell40_SEQ_MODE_1000      0              2707   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2278/I                             LocalMux                       0              1003  RISE       1
I__2278/O                             LocalMux                     330              1333  RISE       1
I__2286/I                             ClkMux                         0              1333  RISE       1
I__2286/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i4_LC_17_16_3/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i5_LC_17_16_6/lcout
Path End         : spi0.rx__5_i6_LC_17_16_7/in3
Capture Clock    : spi0.rx__5_i6_LC_17_16_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2251/I                         Span4Mux_h                     0               351  RISE       1
I__2251/O                         Span4Mux_h                   302               652  RISE       1
I__2263/I                         Span4Mux_v                     0               652  RISE       1
I__2263/O                         Span4Mux_v                   351              1003  RISE       1
I__2278/I                         LocalMux                       0              1003  RISE       1
I__2278/O                         LocalMux                     330              1333  RISE       1
I__2286/I                         ClkMux                         0              1333  RISE       1
I__2286/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i5_LC_17_16_6/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i5_LC_17_16_6/lcout  LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       2
I__2142/I                       LocalMux                       0              2181   1066  FALL       1
I__2142/O                       LocalMux                     309              2490   1066  FALL       1
I__2144/I                       InMux                          0              2490   1066  FALL       1
I__2144/O                       InMux                        217              2707   1066  FALL       1
spi0.rx__5_i6_LC_17_16_7/in3    LogicCell40_SEQ_MODE_1000      0              2707   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2251/I                         Span4Mux_h                     0               351  RISE       1
I__2251/O                         Span4Mux_h                   302               652  RISE       1
I__2263/I                         Span4Mux_v                     0               652  RISE       1
I__2263/O                         Span4Mux_v                   351              1003  RISE       1
I__2278/I                         LocalMux                       0              1003  RISE       1
I__2278/O                         LocalMux                     330              1333  RISE       1
I__2286/I                         ClkMux                         0              1333  RISE       1
I__2286/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i6_LC_17_16_7/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i5_LC_17_16_5/lcout
Path End         : spi0.Rx_Lower_Byte_i5_LC_17_16_5/in1
Capture Clock    : spi0.Rx_Lower_Byte_i5_LC_17_16_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2278/I                             LocalMux                       0              1003  RISE       1
I__2278/O                             LocalMux                     330              1333  RISE       1
I__2286/I                             ClkMux                         0              1333  RISE       1
I__2286/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i5_LC_17_16_5/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i5_LC_17_16_5/lcout  LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       5
I__2150/I                               LocalMux                       0              2181   1066  FALL       1
I__2150/O                               LocalMux                     309              2490   1066  FALL       1
I__2152/I                               InMux                          0              2490   1066  FALL       1
I__2152/O                               InMux                        217              2707   1066  FALL       1
spi0.Rx_Lower_Byte_i5_LC_17_16_5/in1    LogicCell40_SEQ_MODE_1000      0              2707   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2278/I                             LocalMux                       0              1003  RISE       1
I__2278/O                             LocalMux                     330              1333  RISE       1
I__2286/I                             ClkMux                         0              1333  RISE       1
I__2286/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i5_LC_17_16_5/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i2_LC_17_16_4/lcout
Path End         : spi0.Rx_Lower_Byte_i2_LC_17_16_4/in1
Capture Clock    : spi0.Rx_Lower_Byte_i2_LC_17_16_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2278/I                             LocalMux                       0              1003  RISE       1
I__2278/O                             LocalMux                     330              1333  RISE       1
I__2286/I                             ClkMux                         0              1333  RISE       1
I__2286/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i2_LC_17_16_4/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i2_LC_17_16_4/lcout  LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       5
I__2173/I                               LocalMux                       0              2181   1066  FALL       1
I__2173/O                               LocalMux                     309              2490   1066  FALL       1
I__2175/I                               InMux                          0              2490   1066  FALL       1
I__2175/O                               InMux                        217              2707   1066  FALL       1
spi0.Rx_Lower_Byte_i2_LC_17_16_4/in1    LogicCell40_SEQ_MODE_1000      0              2707   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2278/I                             LocalMux                       0              1003  RISE       1
I__2278/O                             LocalMux                     330              1333  RISE       1
I__2286/I                             ClkMux                         0              1333  RISE       1
I__2286/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i2_LC_17_16_4/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i4_LC_17_16_3/lcout
Path End         : spi0.Rx_Lower_Byte_i4_LC_17_16_3/in1
Capture Clock    : spi0.Rx_Lower_Byte_i4_LC_17_16_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2278/I                             LocalMux                       0              1003  RISE       1
I__2278/O                             LocalMux                     330              1333  RISE       1
I__2286/I                             ClkMux                         0              1333  RISE       1
I__2286/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i4_LC_17_16_3/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i4_LC_17_16_3/lcout  LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       5
I__2185/I                               LocalMux                       0              2181   1066  FALL       1
I__2185/O                               LocalMux                     309              2490   1066  FALL       1
I__2187/I                               InMux                          0              2490   1066  FALL       1
I__2187/O                               InMux                        217              2707   1066  FALL       1
spi0.Rx_Lower_Byte_i4_LC_17_16_3/in1    LogicCell40_SEQ_MODE_1000      0              2707   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2278/I                             LocalMux                       0              1003  RISE       1
I__2278/O                             LocalMux                     330              1333  RISE       1
I__2286/I                             ClkMux                         0              1333  RISE       1
I__2286/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i4_LC_17_16_3/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i7_LC_17_16_2/lcout
Path End         : spi0.Rx_Lower_Byte_i7_LC_17_16_2/in1
Capture Clock    : spi0.Rx_Lower_Byte_i7_LC_17_16_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2278/I                             LocalMux                       0              1003  RISE       1
I__2278/O                             LocalMux                     330              1333  RISE       1
I__2286/I                             ClkMux                         0              1333  RISE       1
I__2286/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i7_LC_17_16_2/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i7_LC_17_16_2/lcout  LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       5
I__2198/I                               LocalMux                       0              2181   1066  FALL       1
I__2198/O                               LocalMux                     309              2490   1066  FALL       1
I__2201/I                               InMux                          0              2490   1066  FALL       1
I__2201/O                               InMux                        217              2707   1066  FALL       1
spi0.Rx_Lower_Byte_i7_LC_17_16_2/in1    LogicCell40_SEQ_MODE_1000      0              2707   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2278/I                             LocalMux                       0              1003  RISE       1
I__2278/O                             LocalMux                     330              1333  RISE       1
I__2286/I                             ClkMux                         0              1333  RISE       1
I__2286/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i7_LC_17_16_2/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i4_LC_17_16_0/lcout
Path End         : spi0.rx__5_i5_LC_17_16_6/in1
Capture Clock    : spi0.rx__5_i5_LC_17_16_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2251/I                         Span4Mux_h                     0               351  RISE       1
I__2251/O                         Span4Mux_h                   302               652  RISE       1
I__2263/I                         Span4Mux_v                     0               652  RISE       1
I__2263/O                         Span4Mux_v                   351              1003  RISE       1
I__2278/I                         LocalMux                       0              1003  RISE       1
I__2278/O                         LocalMux                     330              1333  RISE       1
I__2286/I                         ClkMux                         0              1333  RISE       1
I__2286/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i4_LC_17_16_0/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i4_LC_17_16_0/lcout  LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       2
I__2146/I                       LocalMux                       0              2181   1066  FALL       1
I__2146/O                       LocalMux                     309              2490   1066  FALL       1
I__2148/I                       InMux                          0              2490   1066  FALL       1
I__2148/O                       InMux                        217              2707   1066  FALL       1
spi0.rx__5_i5_LC_17_16_6/in1    LogicCell40_SEQ_MODE_1000      0              2707   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2251/I                         Span4Mux_h                     0               351  RISE       1
I__2251/O                         Span4Mux_h                   302               652  RISE       1
I__2263/I                         Span4Mux_v                     0               652  RISE       1
I__2263/O                         Span4Mux_v                   351              1003  RISE       1
I__2278/I                         LocalMux                       0              1003  RISE       1
I__2278/O                         LocalMux                     330              1333  RISE       1
I__2286/I                         ClkMux                         0              1333  RISE       1
I__2286/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i5_LC_17_16_6/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i3_LC_16_16_5/lcout
Path End         : spi0.Rx_Lower_Byte_i3_LC_16_16_5/in1
Capture Clock    : spi0.Rx_Lower_Byte_i3_LC_16_16_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2277/I                             LocalMux                       0              1003  RISE       1
I__2277/O                             LocalMux                     330              1333  RISE       1
I__2285/I                             ClkMux                         0              1333  RISE       1
I__2285/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i3_LC_16_16_5/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i3_LC_16_16_5/lcout  LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       5
I__1669/I                               LocalMux                       0              2181   1066  FALL       1
I__1669/O                               LocalMux                     309              2490   1066  FALL       1
I__1672/I                               InMux                          0              2490   1066  FALL       1
I__1672/O                               InMux                        217              2707   1066  FALL       1
spi0.Rx_Lower_Byte_i3_LC_16_16_5/in1    LogicCell40_SEQ_MODE_1000      0              2707   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2277/I                             LocalMux                       0              1003  RISE       1
I__2277/O                             LocalMux                     330              1333  RISE       1
I__2285/I                             ClkMux                         0              1333  RISE       1
I__2285/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i3_LC_16_16_5/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i6_LC_16_16_4/lcout
Path End         : spi0.Rx_Lower_Byte_i6_LC_16_16_4/in1
Capture Clock    : spi0.Rx_Lower_Byte_i6_LC_16_16_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2277/I                             LocalMux                       0              1003  RISE       1
I__2277/O                             LocalMux                     330              1333  RISE       1
I__2285/I                             ClkMux                         0              1333  RISE       1
I__2285/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i6_LC_16_16_4/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i6_LC_16_16_4/lcout  LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       5
I__1684/I                               LocalMux                       0              2181   1066  FALL       1
I__1684/O                               LocalMux                     309              2490   1066  FALL       1
I__1687/I                               InMux                          0              2490   1066  FALL       1
I__1687/O                               InMux                        217              2707   1066  FALL       1
spi0.Rx_Lower_Byte_i6_LC_16_16_4/in1    LogicCell40_SEQ_MODE_1000      0              2707   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2277/I                             LocalMux                       0              1003  RISE       1
I__2277/O                             LocalMux                     330              1333  RISE       1
I__2285/I                             ClkMux                         0              1333  RISE       1
I__2285/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i6_LC_16_16_4/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i1_LC_16_16_2/lcout
Path End         : spi0.Rx_Lower_Byte_i1_LC_16_16_2/in0
Capture Clock    : spi0.Rx_Lower_Byte_i1_LC_16_16_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2277/I                             LocalMux                       0              1003  RISE       1
I__2277/O                             LocalMux                     330              1333  RISE       1
I__2285/I                             ClkMux                         0              1333  RISE       1
I__2285/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i1_LC_16_16_2/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i1_LC_16_16_2/lcout  LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       5
I__1573/I                               LocalMux                       0              2181   1066  FALL       1
I__1573/O                               LocalMux                     309              2490   1066  FALL       1
I__1575/I                               InMux                          0              2490   1066  FALL       1
I__1575/O                               InMux                        217              2707   1066  FALL       1
spi0.Rx_Lower_Byte_i1_LC_16_16_2/in0    LogicCell40_SEQ_MODE_1000      0              2707   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2277/I                             LocalMux                       0              1003  RISE       1
I__2277/O                             LocalMux                     330              1333  RISE       1
I__2285/I                             ClkMux                         0              1333  RISE       1
I__2285/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i1_LC_16_16_2/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.Rx_Lower_Byte_i0_LC_16_16_1/lcout
Path End         : spi0.Rx_Lower_Byte_i0_LC_16_16_1/in3
Capture Clock    : spi0.Rx_Lower_Byte_i0_LC_16_16_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2277/I                             LocalMux                       0              1003  RISE       1
I__2277/O                             LocalMux                     330              1333  RISE       1
I__2285/I                             ClkMux                         0              1333  RISE       1
I__2285/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i0_LC_16_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.Rx_Lower_Byte_i0_LC_16_16_1/lcout  LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       5
I__1584/I                               LocalMux                       0              2181   1066  FALL       1
I__1584/O                               LocalMux                     309              2490   1066  FALL       1
I__1587/I                               InMux                          0              2490   1066  FALL       1
I__1587/O                               InMux                        217              2707   1066  FALL       1
spi0.Rx_Lower_Byte_i0_LC_16_16_1/in3    LogicCell40_SEQ_MODE_1000      0              2707   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2277/I                             LocalMux                       0              1003  RISE       1
I__2277/O                             LocalMux                     330              1333  RISE       1
I__2285/I                             ClkMux                         0              1333  RISE       1
I__2285/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i0_LC_16_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i5_LC_17_16_6/lcout
Path End         : spi0.Rx_Lower_Byte_i3_LC_16_16_5/in3
Capture Clock    : spi0.Rx_Lower_Byte_i3_LC_16_16_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2251/I                         Span4Mux_h                     0               351  RISE       1
I__2251/O                         Span4Mux_h                   302               652  RISE       1
I__2263/I                         Span4Mux_v                     0               652  RISE       1
I__2263/O                         Span4Mux_v                   351              1003  RISE       1
I__2278/I                         LocalMux                       0              1003  RISE       1
I__2278/O                         LocalMux                     330              1333  RISE       1
I__2286/I                         ClkMux                         0              1333  RISE       1
I__2286/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i5_LC_17_16_6/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i5_LC_17_16_6/lcout        LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       2
I__2143/I                             LocalMux                       0              2181   1066  FALL       1
I__2143/O                             LocalMux                     309              2490   1066  FALL       1
I__2145/I                             InMux                          0              2490   1066  FALL       1
I__2145/O                             InMux                        217              2707   1066  FALL       1
spi0.Rx_Lower_Byte_i3_LC_16_16_5/in3  LogicCell40_SEQ_MODE_1000      0              2707   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2277/I                             LocalMux                       0              1003  RISE       1
I__2277/O                             LocalMux                     330              1333  RISE       1
I__2285/I                             ClkMux                         0              1333  RISE       1
I__2285/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i3_LC_16_16_5/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i4_LC_17_16_0/lcout
Path End         : spi0.Rx_Lower_Byte_i2_LC_17_16_4/in0
Capture Clock    : spi0.Rx_Lower_Byte_i2_LC_17_16_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2251/I                         Span4Mux_h                     0               351  RISE       1
I__2251/O                         Span4Mux_h                   302               652  RISE       1
I__2263/I                         Span4Mux_v                     0               652  RISE       1
I__2263/O                         Span4Mux_v                   351              1003  RISE       1
I__2278/I                         LocalMux                       0              1003  RISE       1
I__2278/O                         LocalMux                     330              1333  RISE       1
I__2286/I                         ClkMux                         0              1333  RISE       1
I__2286/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i4_LC_17_16_0/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i4_LC_17_16_0/lcout        LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       2
I__2147/I                             LocalMux                       0              2181   1066  FALL       1
I__2147/O                             LocalMux                     309              2490   1066  FALL       1
I__2149/I                             InMux                          0              2490   1066  FALL       1
I__2149/O                             InMux                        217              2707   1066  FALL       1
spi0.Rx_Lower_Byte_i2_LC_17_16_4/in0  LogicCell40_SEQ_MODE_1000      0              2707   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2278/I                             LocalMux                       0              1003  RISE       1
I__2278/O                             LocalMux                     330              1333  RISE       1
I__2286/I                             ClkMux                         0              1333  RISE       1
I__2286/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i2_LC_17_16_4/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i7_LC_16_17_3/lcout
Path End         : spi0.t_FSM_i8_LC_16_17_2/in2
Capture Clock    : spi0.t_FSM_i8_LC_16_17_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2406
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i7_LC_16_17_3/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i7_LC_16_17_3/lcout  LogicCell40_SEQ_MODE_1010    540              1880   1066  FALL       1
I__1632/I                       LocalMux                       0              1880   1066  FALL       1
I__1632/O                       LocalMux                     309              2188   1066  FALL       1
I__1633/I                       InMux                          0              2188   1066  FALL       1
I__1633/O                       InMux                        217              2406   1066  FALL       1
I__1634/I                       CascadeMux                     0              2406   1066  FALL       1
I__1634/O                       CascadeMux                     0              2406   1066  FALL       1
spi0.t_FSM_i8_LC_16_17_2/in2    LogicCell40_SEQ_MODE_1010      0              2406   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i8_LC_16_17_2/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i8_LC_16_17_2/lcout
Path End         : spi0.t_FSM_i9_LC_16_17_1/in2
Capture Clock    : spi0.t_FSM_i9_LC_16_17_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2406
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i8_LC_16_17_2/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i8_LC_16_17_2/lcout  LogicCell40_SEQ_MODE_1010    540              1880   1066  FALL       1
I__1647/I                       LocalMux                       0              1880   1066  FALL       1
I__1647/O                       LocalMux                     309              2188   1066  FALL       1
I__1648/I                       InMux                          0              2188   1066  FALL       1
I__1648/O                       InMux                        217              2406   1066  FALL       1
I__1649/I                       CascadeMux                     0              2406   1066  FALL       1
I__1649/O                       CascadeMux                     0              2406   1066  FALL       1
spi0.t_FSM_i9_LC_16_17_1/in2    LogicCell40_SEQ_MODE_1010      0              2406   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i9_LC_16_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i11_LC_16_15_7/lcout
Path End         : spi0.t_FSM_i12_LC_16_15_6/in2
Capture Clock    : spi0.t_FSM_i12_LC_16_15_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2406
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i11_LC_16_15_7/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i11_LC_16_15_7/lcout  LogicCell40_SEQ_MODE_1010    540              1880   1066  FALL       1
I__1611/I                        LocalMux                       0              1880   1066  FALL       1
I__1611/O                        LocalMux                     309              2188   1066  FALL       1
I__1612/I                        InMux                          0              2188   1066  FALL       1
I__1612/O                        InMux                        217              2406   1066  FALL       1
I__1613/I                        CascadeMux                     0              2406   1066  FALL       1
I__1613/O                        CascadeMux                     0              2406   1066  FALL       1
spi0.t_FSM_i12_LC_16_15_6/in2    LogicCell40_SEQ_MODE_1010      0              2406   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i12_LC_16_15_6/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i12_LC_16_15_6/lcout
Path End         : spi0.t_FSM_i13_LC_16_15_5/in2
Capture Clock    : spi0.t_FSM_i13_LC_16_15_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2406
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i12_LC_16_15_6/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i12_LC_16_15_6/lcout  LogicCell40_SEQ_MODE_1010    540              1880   1066  FALL       1
I__1614/I                        LocalMux                       0              1880   1066  FALL       1
I__1614/O                        LocalMux                     309              2188   1066  FALL       1
I__1615/I                        InMux                          0              2188   1066  FALL       1
I__1615/O                        InMux                        217              2406   1066  FALL       1
I__1616/I                        CascadeMux                     0              2406   1066  FALL       1
I__1616/O                        CascadeMux                     0              2406   1066  FALL       1
spi0.t_FSM_i13_LC_16_15_5/in2    LogicCell40_SEQ_MODE_1010      0              2406   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i13_LC_16_15_5/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i13_LC_16_15_5/lcout
Path End         : spi0.t_FSM_i14_LC_16_15_4/in2
Capture Clock    : spi0.t_FSM_i14_LC_16_15_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2406
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i13_LC_16_15_5/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i13_LC_16_15_5/lcout  LogicCell40_SEQ_MODE_1010    540              1880   1066  FALL       1
I__1617/I                        LocalMux                       0              1880   1066  FALL       1
I__1617/O                        LocalMux                     309              2188   1066  FALL       1
I__1618/I                        InMux                          0              2188   1066  FALL       1
I__1618/O                        InMux                        217              2406   1066  FALL       1
I__1619/I                        CascadeMux                     0              2406   1066  FALL       1
I__1619/O                        CascadeMux                     0              2406   1066  FALL       1
spi0.t_FSM_i14_LC_16_15_4/in2    LogicCell40_SEQ_MODE_1010      0              2406   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i14_LC_16_15_4/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i14_LC_16_15_4/lcout
Path End         : spi0.t_FSM_i15_LC_16_15_3/in2
Capture Clock    : spi0.t_FSM_i15_LC_16_15_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2406
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i14_LC_16_15_4/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i14_LC_16_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              1880   1066  FALL       1
I__1620/I                        LocalMux                       0              1880   1066  FALL       1
I__1620/O                        LocalMux                     309              2188   1066  FALL       1
I__1621/I                        InMux                          0              2188   1066  FALL       1
I__1621/O                        InMux                        217              2406   1066  FALL       1
I__1622/I                        CascadeMux                     0              2406   1066  FALL       1
I__1622/O                        CascadeMux                     0              2406   1066  FALL       1
spi0.t_FSM_i15_LC_16_15_3/in2    LogicCell40_SEQ_MODE_1010      0              2406   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i15_LC_16_15_3/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i15_LC_16_15_3/lcout
Path End         : spi0.t_FSM_i0_LC_16_15_0/in2
Capture Clock    : spi0.t_FSM_i0_LC_16_15_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2406
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i15_LC_16_15_3/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i15_LC_16_15_3/lcout  LogicCell40_SEQ_MODE_1010    540              1880   1066  FALL       1
I__1623/I                        LocalMux                       0              1880   1066  FALL       1
I__1623/O                        LocalMux                     309              2188   1066  FALL       1
I__1624/I                        InMux                          0              2188   1066  FALL       1
I__1624/O                        InMux                        217              2406   1066  FALL       1
I__1625/I                        CascadeMux                     0              2406   1066  FALL       1
I__1625/O                        CascadeMux                     0              2406   1066  FALL       1
spi0.t_FSM_i0_LC_16_15_0/in2     LogicCell40_SEQ_MODE_1011      0              2406   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i0_LC_16_15_0/clk      LogicCell40_SEQ_MODE_1011      0              1340  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i0_LC_16_15_0/lcout
Path End         : spi0.t_FSM_i1_LC_16_15_2/in2
Capture Clock    : spi0.t_FSM_i1_LC_16_15_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2406
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i0_LC_16_15_0/clk      LogicCell40_SEQ_MODE_1011      0              1340  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i0_LC_16_15_0/lcout  LogicCell40_SEQ_MODE_1011    540              1880   1066  FALL       1
I__1629/I                       LocalMux                       0              1880   1066  FALL       1
I__1629/O                       LocalMux                     309              2188   1066  FALL       1
I__1630/I                       InMux                          0              2188   1066  FALL       1
I__1630/O                       InMux                        217              2406   1066  FALL       1
I__1631/I                       CascadeMux                     0              2406   1066  FALL       1
I__1631/O                       CascadeMux                     0              2406   1066  FALL       1
spi0.t_FSM_i1_LC_16_15_2/in2    LogicCell40_SEQ_MODE_1010      0              2406   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i1_LC_16_15_2/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i9_LC_14_16_7/lcout
Path End         : spi0.tx_shift_reg_i10_LC_13_16_7/in1
Capture Clock    : spi0.tx_shift_reg_i10_LC_13_16_7/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1283
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1283

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1283
+ Clock To Q                                         540
+ Data Path Delay                                    527
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2350
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i9_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i9_LC_14_16_7/lcout  LogicCell40_SEQ_MODE_1000    540              1823   1066  FALL       1
I__1244/I                              LocalMux                       0              1823   1066  FALL       1
I__1244/O                              LocalMux                     309              2132   1066  FALL       1
I__1245/I                              InMux                          0              2132   1066  FALL       1
I__1245/O                              InMux                        217              2350   1066  FALL       1
spi0.tx_shift_reg_i10_LC_13_16_7/in1   LogicCell40_SEQ_MODE_1000      0              2350   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                             Odrv4                          0                 0  FALL       1
I__2242/O                             Odrv4                        372               372  FALL       1
I__2248/I                             Span4Mux_v                     0               372  FALL       1
I__2248/O                             Span4Mux_v                   372               743  FALL       1
I__2257/I                             LocalMux                       0               743  FALL       1
I__2257/O                             LocalMux                     309              1052  FALL       1
I__2271/I                             ClkMux                         0              1052  FALL       1
I__2271/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1283  RISE       4
spi0.tx_shift_reg_i10_LC_13_16_7/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i7_LC_14_16_6/lcout
Path End         : spi0.tx_shift_reg_i8_LC_14_16_5/in3
Capture Clock    : spi0.tx_shift_reg_i8_LC_14_16_5/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1283
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1283

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1283
+ Clock To Q                                         540
+ Data Path Delay                                    527
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2350
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i7_LC_14_16_6/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i7_LC_14_16_6/lcout  LogicCell40_SEQ_MODE_1000    540              1823   1066  FALL       1
I__1271/I                              LocalMux                       0              1823   1066  FALL       1
I__1271/O                              LocalMux                     309              2132   1066  FALL       1
I__1272/I                              InMux                          0              2132   1066  FALL       1
I__1272/O                              InMux                        217              2350   1066  FALL       1
spi0.tx_shift_reg_i8_LC_14_16_5/in3    LogicCell40_SEQ_MODE_1000      0              2350   1066  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i8_LC_14_16_5/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i8_LC_14_16_5/lcout
Path End         : spi0.tx_shift_reg_i9_LC_14_16_7/in3
Capture Clock    : spi0.tx_shift_reg_i9_LC_14_16_7/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1283
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1283

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1283
+ Clock To Q                                         540
+ Data Path Delay                                    527
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2350
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i8_LC_14_16_5/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i8_LC_14_16_5/lcout  LogicCell40_SEQ_MODE_1000    540              1823   1066  FALL       1
I__1246/I                              LocalMux                       0              1823   1066  FALL       1
I__1246/O                              LocalMux                     309              2132   1066  FALL       1
I__1247/I                              InMux                          0              2132   1066  FALL       1
I__1247/O                              InMux                        217              2350   1066  FALL       1
spi0.tx_shift_reg_i9_LC_14_16_7/in3    LogicCell40_SEQ_MODE_1000      0              2350   1066  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i9_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i5_LC_14_16_4/lcout
Path End         : spi0.tx_shift_reg_i6_LC_14_16_0/in0
Capture Clock    : spi0.tx_shift_reg_i6_LC_14_16_0/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1283
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1283

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1283
+ Clock To Q                                         540
+ Data Path Delay                                    527
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2350
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i5_LC_14_16_4/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i5_LC_14_16_4/lcout  LogicCell40_SEQ_MODE_1000    540              1823   1066  FALL       1
I__1281/I                              LocalMux                       0              1823   1066  FALL       1
I__1281/O                              LocalMux                     309              2132   1066  FALL       1
I__1282/I                              InMux                          0              2132   1066  FALL       1
I__1282/O                              InMux                        217              2350   1066  FALL       1
spi0.tx_shift_reg_i6_LC_14_16_0/in0    LogicCell40_SEQ_MODE_1000      0              2350   1066  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i6_LC_14_16_0/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i2_LC_14_16_2/lcout
Path End         : spi0.tx_shift_reg_i3_LC_13_16_5/in2
Capture Clock    : spi0.tx_shift_reg_i3_LC_13_16_5/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1283
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1283

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1283
+ Clock To Q                                         540
+ Data Path Delay                                    527
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2350
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i2_LC_14_16_2/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i2_LC_14_16_2/lcout  LogicCell40_SEQ_MODE_1000    540              1823   1066  FALL       1
I__1286/I                              LocalMux                       0              1823   1066  FALL       1
I__1286/O                              LocalMux                     309              2132   1066  FALL       1
I__1287/I                              InMux                          0              2132   1066  FALL       1
I__1287/O                              InMux                        217              2350   1066  FALL       1
I__1288/I                              CascadeMux                     0              2350   1066  FALL       1
I__1288/O                              CascadeMux                     0              2350   1066  FALL       1
spi0.tx_shift_reg_i3_LC_13_16_5/in2    LogicCell40_SEQ_MODE_1000      0              2350   1066  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2257/I                            LocalMux                       0               743  FALL       1
I__2257/O                            LocalMux                     309              1052  FALL       1
I__2271/I                            ClkMux                         0              1052  FALL       1
I__2271/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i12C/I          INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i12C/O          INV                            0              1283  RISE       4
spi0.tx_shift_reg_i3_LC_13_16_5/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i4_LC_14_16_1/lcout
Path End         : spi0.tx_shift_reg_i5_LC_14_16_4/in1
Capture Clock    : spi0.tx_shift_reg_i5_LC_14_16_4/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1283
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1283

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1283
+ Clock To Q                                         540
+ Data Path Delay                                    527
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2350
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i4_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i4_LC_14_16_1/lcout  LogicCell40_SEQ_MODE_1000    540              1823   1066  FALL       1
I__1284/I                              LocalMux                       0              1823   1066  FALL       1
I__1284/O                              LocalMux                     309              2132   1066  FALL       1
I__1285/I                              InMux                          0              2132   1066  FALL       1
I__1285/O                              InMux                        217              2350   1066  FALL       1
spi0.tx_shift_reg_i5_LC_14_16_4/in1    LogicCell40_SEQ_MODE_1000      0              2350   1066  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i5_LC_14_16_4/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i6_LC_14_16_0/lcout
Path End         : spi0.tx_shift_reg_i7_LC_14_16_6/in0
Capture Clock    : spi0.tx_shift_reg_i7_LC_14_16_6/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1283
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1283

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1283
+ Clock To Q                                         540
+ Data Path Delay                                    527
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2350
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i6_LC_14_16_0/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i6_LC_14_16_0/lcout  LogicCell40_SEQ_MODE_1000    540              1823   1066  FALL       1
I__1273/I                              LocalMux                       0              1823   1066  FALL       1
I__1273/O                              LocalMux                     309              2132   1066  FALL       1
I__1274/I                              InMux                          0              2132   1066  FALL       1
I__1274/O                              InMux                        217              2350   1066  FALL       1
spi0.tx_shift_reg_i7_LC_14_16_6/in0    LogicCell40_SEQ_MODE_1000      0              2350   1066  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i7_LC_14_16_6/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i10_LC_13_16_7/lcout
Path End         : spi0.tx_shift_reg_i11_LC_13_16_6/in1
Capture Clock    : spi0.tx_shift_reg_i11_LC_13_16_6/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1283
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1283

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1283
+ Clock To Q                                         540
+ Data Path Delay                                    527
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2350
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                             Odrv4                          0                 0  FALL       1
I__2242/O                             Odrv4                        372               372  FALL       1
I__2248/I                             Span4Mux_v                     0               372  FALL       1
I__2248/O                             Span4Mux_v                   372               743  FALL       1
I__2257/I                             LocalMux                       0               743  FALL       1
I__2257/O                             LocalMux                     309              1052  FALL       1
I__2271/I                             ClkMux                         0              1052  FALL       1
I__2271/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1283  RISE       4
spi0.tx_shift_reg_i10_LC_13_16_7/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i10_LC_13_16_7/lcout  LogicCell40_SEQ_MODE_1000    540              1823   1066  FALL       1
I__1019/I                               LocalMux                       0              1823   1066  FALL       1
I__1019/O                               LocalMux                     309              2132   1066  FALL       1
I__1020/I                               InMux                          0              2132   1066  FALL       1
I__1020/O                               InMux                        217              2350   1066  FALL       1
spi0.tx_shift_reg_i11_LC_13_16_6/in1    LogicCell40_SEQ_MODE_1000      0              2350   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                             Odrv4                          0                 0  FALL       1
I__2242/O                             Odrv4                        372               372  FALL       1
I__2248/I                             Span4Mux_v                     0               372  FALL       1
I__2248/O                             Span4Mux_v                   372               743  FALL       1
I__2257/I                             LocalMux                       0               743  FALL       1
I__2257/O                             LocalMux                     309              1052  FALL       1
I__2271/I                             ClkMux                         0              1052  FALL       1
I__2271/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1283  RISE       4
spi0.tx_shift_reg_i11_LC_13_16_6/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i11_LC_13_16_6/lcout
Path End         : spi0.tx_shift_reg_i12_LC_13_16_1/in1
Capture Clock    : spi0.tx_shift_reg_i12_LC_13_16_1/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1283
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1283

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1283
+ Clock To Q                                         540
+ Data Path Delay                                    527
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2350
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                             Odrv4                          0                 0  FALL       1
I__2242/O                             Odrv4                        372               372  FALL       1
I__2248/I                             Span4Mux_v                     0               372  FALL       1
I__2248/O                             Span4Mux_v                   372               743  FALL       1
I__2257/I                             LocalMux                       0               743  FALL       1
I__2257/O                             LocalMux                     309              1052  FALL       1
I__2271/I                             ClkMux                         0              1052  FALL       1
I__2271/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1283  RISE       4
spi0.tx_shift_reg_i11_LC_13_16_6/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i11_LC_13_16_6/lcout  LogicCell40_SEQ_MODE_1000    540              1823   1066  FALL       1
I__1021/I                               LocalMux                       0              1823   1066  FALL       1
I__1021/O                               LocalMux                     309              2132   1066  FALL       1
I__1022/I                               InMux                          0              2132   1066  FALL       1
I__1022/O                               InMux                        217              2350   1066  FALL       1
spi0.tx_shift_reg_i12_LC_13_16_1/in1    LogicCell40_SEQ_MODE_1000      0              2350   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                             Odrv4                          0                 0  FALL       1
I__2242/O                             Odrv4                        372               372  FALL       1
I__2248/I                             Span4Mux_v                     0               372  FALL       1
I__2248/O                             Span4Mux_v                   372               743  FALL       1
I__2257/I                             LocalMux                       0               743  FALL       1
I__2257/O                             LocalMux                     309              1052  FALL       1
I__2271/I                             ClkMux                         0              1052  FALL       1
I__2271/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1283  RISE       4
spi0.tx_shift_reg_i12_LC_13_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i3_LC_13_16_5/lcout
Path End         : spi0.tx_shift_reg_i4_LC_14_16_1/in3
Capture Clock    : spi0.tx_shift_reg_i4_LC_14_16_1/clk
Hold Constraint  : 0p
Path slack       : 1067p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1283
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1283

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1283
+ Clock To Q                                         540
+ Data Path Delay                                    527
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2350
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2257/I                            LocalMux                       0               743  FALL       1
I__2257/O                            LocalMux                     309              1052  FALL       1
I__2271/I                            ClkMux                         0              1052  FALL       1
I__2271/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i12C/I          INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i12C/O          INV                            0              1283  RISE       4
spi0.tx_shift_reg_i3_LC_13_16_5/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i3_LC_13_16_5/lcout  LogicCell40_SEQ_MODE_1000    540              1823   1066  FALL       1
I__1194/I                              LocalMux                       0              1823   1066  FALL       1
I__1194/O                              LocalMux                     309              2132   1066  FALL       1
I__1195/I                              InMux                          0              2132   1066  FALL       1
I__1195/O                              InMux                        217              2350   1066  FALL       1
spi0.tx_shift_reg_i4_LC_14_16_1/in3    LogicCell40_SEQ_MODE_1000      0              2350   1066  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i4_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i8_LC_17_17_1/lcout
Path End         : spi0.rx__5_i9_LC_17_17_4/in1
Capture Clock    : spi0.rx__5_i9_LC_17_17_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2406
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2260/I                         LocalMux                       0               701  RISE       1
I__2260/O                         LocalMux                     330              1031  RISE       1
I__2274/I                         ClkMux                         0              1031  RISE       1
I__2274/O                         ClkMux                       309              1340  RISE       1
spi0.rx__5_i8_LC_17_17_1/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i8_LC_17_17_1/lcout  LogicCell40_SEQ_MODE_1000    540              1880    764  FALL       2
I__2138/I                       LocalMux                       0              1880   1066  FALL       1
I__2138/O                       LocalMux                     309              2188   1066  FALL       1
I__2140/I                       InMux                          0              2188   1066  FALL       1
I__2140/O                       InMux                        217              2406   1066  FALL       1
spi0.rx__5_i9_LC_17_17_4/in1    LogicCell40_SEQ_MODE_1000      0              2406   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2260/I                         LocalMux                       0               701  RISE       1
I__2260/O                         LocalMux                     330              1031  RISE       1
I__2274/I                         ClkMux                         0              1031  RISE       1
I__2274/O                         ClkMux                       309              1340  RISE       1
spi0.rx__5_i9_LC_17_17_4/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i7_LC_17_17_6/lcout
Path End         : spi0.rx__5_i8_LC_17_17_1/in3
Capture Clock    : spi0.rx__5_i8_LC_17_17_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2406
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2260/I                         LocalMux                       0               701  RISE       1
I__2260/O                         LocalMux                     330              1031  RISE       1
I__2274/I                         ClkMux                         0              1031  RISE       1
I__2274/O                         ClkMux                       309              1340  RISE       1
spi0.rx__5_i7_LC_17_17_6/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i7_LC_17_17_6/lcout  LogicCell40_SEQ_MODE_1000    540              1880    764  FALL       2
I__2287/I                       LocalMux                       0              1880   1066  FALL       1
I__2287/O                       LocalMux                     309              2188   1066  FALL       1
I__2289/I                       InMux                          0              2188   1066  FALL       1
I__2289/O                       InMux                        217              2406   1066  FALL       1
spi0.rx__5_i8_LC_17_17_1/in3    LogicCell40_SEQ_MODE_1000      0              2406   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2260/I                         LocalMux                       0               701  RISE       1
I__2260/O                         LocalMux                     330              1031  RISE       1
I__2274/I                         ClkMux                         0              1031  RISE       1
I__2274/O                         ClkMux                       309              1340  RISE       1
spi0.rx__5_i8_LC_17_17_1/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.CS_w_79_LC_15_17_2/lcout
Path End         : spi0.CS_81_LC_15_18_6/in3
Capture Clock    : spi0.CS_81_LC_15_18_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2267/I                         LocalMux                       0              1269  RISE       1
I__2267/O                         LocalMux                     330              1599  RISE       1
I__2282/I                         ClkMux                         0              1599  RISE       1
I__2282/O                         ClkMux                       309              1908  RISE       1
spi0.CS_w_79_LC_15_17_2/clk       LogicCell40_SEQ_MODE_1001      0              1908  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.CS_w_79_LC_15_17_2/lcout  LogicCell40_SEQ_MODE_1001    540              2448   1066  FALL       1
I__1567/I                      LocalMux                       0              2448   1066  FALL       1
I__1567/O                      LocalMux                     309              2756   1066  FALL       1
I__1568/I                      InMux                          0              2756   1066  FALL       1
I__1568/O                      InMux                        217              2974   1066  FALL       1
spi0.CS_81_LC_15_18_6/in3      LogicCell40_SEQ_MODE_1011      0              2974   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2269/I                         LocalMux                       0              1269  RISE       1
I__2269/O                         LocalMux                     330              1599  RISE       1
I__2284/I                         ClkMux                         0              1599  RISE       1
I__2284/O                         ClkMux                       309              1908  RISE       1
spi0.CS_81_LC_15_18_6/clk         LogicCell40_SEQ_MODE_1011      0              1908  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.state_reg_i1_LC_15_16_1/in0
Capture Clock    : spi0.state_reg_i1_LC_15_16_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      31
I__1765/I                           LocalMux                       0              2448   1066  FALL       1
I__1765/O                           LocalMux                     309              2756   1066  FALL       1
I__1777/I                           InMux                          0              2756   1066  FALL       1
I__1777/O                           InMux                        217              2974   1066  FALL       1
spi0.state_reg_i1_LC_15_16_1/in0    LogicCell40_SEQ_MODE_1010      0              2974   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i4_LC_15_15_7/lcout
Path End         : spi0.t_FSM_i5_LC_15_15_6/in2
Capture Clock    : spi0.t_FSM_i5_LC_15_15_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i4_LC_15_15_7/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i4_LC_15_15_7/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL       1
I__1543/I                       LocalMux                       0              2448   1066  FALL       1
I__1543/O                       LocalMux                     309              2756   1066  FALL       1
I__1544/I                       InMux                          0              2756   1066  FALL       1
I__1544/O                       InMux                        217              2974   1066  FALL       1
I__1545/I                       CascadeMux                     0              2974   1066  FALL       1
I__1545/O                       CascadeMux                     0              2974   1066  FALL       1
spi0.t_FSM_i5_LC_15_15_6/in2    LogicCell40_SEQ_MODE_1010      0              2974   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i5_LC_15_15_6/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i5_LC_15_15_6/lcout
Path End         : spi0.t_FSM_i6_LC_15_15_5/in2
Capture Clock    : spi0.t_FSM_i6_LC_15_15_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i5_LC_15_15_6/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i5_LC_15_15_6/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL       1
I__1546/I                       LocalMux                       0              2448   1066  FALL       1
I__1546/O                       LocalMux                     309              2756   1066  FALL       1
I__1547/I                       InMux                          0              2756   1066  FALL       1
I__1547/O                       InMux                        217              2974   1066  FALL       1
I__1548/I                       CascadeMux                     0              2974   1066  FALL       1
I__1548/O                       CascadeMux                     0              2974   1066  FALL       1
spi0.t_FSM_i6_LC_15_15_5/in2    LogicCell40_SEQ_MODE_1010      0              2974   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i6_LC_15_15_5/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.state_reg_i1_LC_15_16_1/in3
Capture Clock    : spi0.state_reg_i1_LC_15_16_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1808/I                           LocalMux                       0              2448   1066  FALL       1
I__1808/O                           LocalMux                     309              2756   1066  FALL       1
I__1820/I                           InMux                          0              2756   1066  FALL       1
I__1820/O                           InMux                        217              2974   1066  FALL       1
spi0.state_reg_i1_LC_15_16_1/in3    LogicCell40_SEQ_MODE_1010      0              2974   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i1_LC_14_17_5/lcout
Path End         : spi0.rx__5_i2_LC_14_17_0/in3
Capture Clock    : spi0.rx__5_i2_LC_14_17_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2266/I                         LocalMux                       0              1269  RISE       1
I__2266/O                         LocalMux                     330              1599  RISE       1
I__2281/I                         ClkMux                         0              1599  RISE       1
I__2281/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i1_LC_14_17_5/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i1_LC_14_17_5/lcout  LogicCell40_SEQ_MODE_1000    540              2448   1066  FALL       1
I__1230/I                       LocalMux                       0              2448   1066  FALL       1
I__1230/O                       LocalMux                     309              2756   1066  FALL       1
I__1231/I                       InMux                          0              2756   1066  FALL       1
I__1231/O                       InMux                        217              2974   1066  FALL       1
spi0.rx__5_i2_LC_14_17_0/in3    LogicCell40_SEQ_MODE_1000      0              2974   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2266/I                         LocalMux                       0              1269  RISE       1
I__2266/O                         LocalMux                     330              1599  RISE       1
I__2281/I                         ClkMux                         0              1599  RISE       1
I__2281/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i2_LC_14_17_0/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i2_LC_14_17_0/lcout
Path End         : spi0.rx__5_i3_LC_14_17_6/in3
Capture Clock    : spi0.rx__5_i3_LC_14_17_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2266/I                         LocalMux                       0              1269  RISE       1
I__2266/O                         LocalMux                     330              1599  RISE       1
I__2281/I                         ClkMux                         0              1599  RISE       1
I__2281/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i2_LC_14_17_0/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i2_LC_14_17_0/lcout  LogicCell40_SEQ_MODE_1000    540              2448   1066  FALL       2
I__1605/I                       LocalMux                       0              2448   1066  FALL       1
I__1605/O                       LocalMux                     309              2756   1066  FALL       1
I__1607/I                       InMux                          0              2756   1066  FALL       1
I__1607/O                       InMux                        217              2974   1066  FALL       1
spi0.rx__5_i3_LC_14_17_6/in3    LogicCell40_SEQ_MODE_1000      0              2974   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2266/I                         LocalMux                       0              1269  RISE       1
I__2266/O                         LocalMux                     330              1599  RISE       1
I__2281/I                         ClkMux                         0              1599  RISE       1
I__2281/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i3_LC_14_17_6/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i13_LC_14_15_7/lcout
Path End         : spi0.tx_shift_reg_i14_LC_14_15_1/in1
Capture Clock    : spi0.tx_shift_reg_i14_LC_14_15_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1599
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1599

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2665
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2240/I                             Odrv4                          0                 0  FALL       1
I__2240/O                             Odrv4                        372               372  FALL       1
I__2245/I                             Span4Mux_h                     0               372  FALL       1
I__2245/O                             Span4Mux_h                   316               687  FALL       1
I__2252/I                             Span4Mux_v                     0               687  FALL       1
I__2252/O                             Span4Mux_v                   372              1059  FALL       1
I__2264/I                             LocalMux                       0              1059  FALL       1
I__2264/O                             LocalMux                     309              1368  FALL       1
I__2279/I                             ClkMux                         0              1368  FALL       1
I__2279/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i14C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i14C/O           INV                            0              1599  RISE       3
spi0.tx_shift_reg_i13_LC_14_15_7/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i13_LC_14_15_7/lcout  LogicCell40_SEQ_MODE_1000    540              2139   1066  FALL       1
I__1196/I                               LocalMux                       0              2139   1066  FALL       1
I__1196/O                               LocalMux                     309              2448   1066  FALL       1
I__1197/I                               InMux                          0              2448   1066  FALL       1
I__1197/O                               InMux                        217              2665   1066  FALL       1
spi0.tx_shift_reg_i14_LC_14_15_1/in1    LogicCell40_SEQ_MODE_1000      0              2665   1066  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2240/I                             Odrv4                          0                 0  FALL       1
I__2240/O                             Odrv4                        372               372  FALL       1
I__2245/I                             Span4Mux_h                     0               372  FALL       1
I__2245/O                             Span4Mux_h                   316               687  FALL       1
I__2252/I                             Span4Mux_v                     0               687  FALL       1
I__2252/O                             Span4Mux_v                   372              1059  FALL       1
I__2264/I                             LocalMux                       0              1059  FALL       1
I__2264/O                             LocalMux                     309              1368  FALL       1
I__2279/I                             ClkMux                         0              1368  FALL       1
I__2279/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i14C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i14C/O           INV                            0              1599  RISE       3
spi0.tx_shift_reg_i14_LC_14_15_1/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.t_FSM_i4_LC_15_15_7/in0
Capture Clock    : spi0.t_FSM_i4_LC_15_15_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      31
I__1767/I                           LocalMux                       0              2448   1066  FALL       1
I__1767/O                           LocalMux                     309              2756   1066  FALL       1
I__1782/I                           InMux                          0              2756   1066  FALL       1
I__1782/O                           InMux                        217              2974   1066  FALL       1
spi0.t_FSM_i4_LC_15_15_7/in0        LogicCell40_SEQ_MODE_1010      0              2974   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i4_LC_15_15_7/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.t_FSM_i2_LC_15_16_7/in0
Capture Clock    : spi0.t_FSM_i2_LC_15_16_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      31
I__1765/I                           LocalMux                       0              2448   1066  FALL       1
I__1765/O                           LocalMux                     309              2756   1066  FALL       1
I__1778/I                           InMux                          0              2756   1066  FALL       1
I__1778/O                           InMux                        217              2974   1066  FALL       1
spi0.t_FSM_i2_LC_15_16_7/in0        LogicCell40_SEQ_MODE_1010      0              2974   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i2_LC_15_16_7/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.t_FSM_i5_LC_15_15_6/in1
Capture Clock    : spi0.t_FSM_i5_LC_15_15_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      31
I__1767/I                           LocalMux                       0              2448   1066  FALL       1
I__1767/O                           LocalMux                     309              2756   1066  FALL       1
I__1783/I                           InMux                          0              2756   1066  FALL       1
I__1783/O                           InMux                        217              2974   1066  FALL       1
spi0.t_FSM_i5_LC_15_15_6/in1        LogicCell40_SEQ_MODE_1010      0              2974   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i5_LC_15_15_6/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.t_FSM_i6_LC_15_15_5/in0
Capture Clock    : spi0.t_FSM_i6_LC_15_15_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      31
I__1767/I                           LocalMux                       0              2448   1066  FALL       1
I__1767/O                           LocalMux                     309              2756   1066  FALL       1
I__1784/I                           InMux                          0              2756   1066  FALL       1
I__1784/O                           InMux                        217              2974   1066  FALL       1
spi0.t_FSM_i6_LC_15_15_5/in0        LogicCell40_SEQ_MODE_1010      0              2974   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i6_LC_15_15_5/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.state_reg_i2_LC_15_15_3/in0
Capture Clock    : spi0.state_reg_i2_LC_15_15_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1810/I                           LocalMux                       0              2448   1066  FALL       1
I__1810/O                           LocalMux                     309              2756   1066  FALL       1
I__1824/I                           InMux                          0              2756   1066  FALL       1
I__1824/O                           InMux                        217              2974   1066  FALL       1
spi0.state_reg_i2_LC_15_15_3/in0    LogicCell40_SEQ_MODE_1010      0              2974   1066  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i12_LC_13_16_1/lcout
Path End         : spi0.tx_shift_reg_i13_LC_14_15_7/in0
Capture Clock    : spi0.tx_shift_reg_i13_LC_14_15_7/clk
Hold Constraint  : 0p
Path slack       : 1122p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1599
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1599

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1283
+ Clock To Q                                         540
+ Data Path Delay                                    898
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2721
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                             Odrv4                          0                 0  FALL       1
I__2242/O                             Odrv4                        372               372  FALL       1
I__2248/I                             Span4Mux_v                     0               372  FALL       1
I__2248/O                             Span4Mux_v                   372               743  FALL       1
I__2257/I                             LocalMux                       0               743  FALL       1
I__2257/O                             LocalMux                     309              1052  FALL       1
I__2271/I                             ClkMux                         0              1052  FALL       1
I__2271/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1283  RISE       4
spi0.tx_shift_reg_i12_LC_13_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i12_LC_13_16_1/lcout  LogicCell40_SEQ_MODE_1000    540              1823   1122  FALL       1
I__1198/I                               Odrv4                          0              1823   1122  FALL       1
I__1198/O                               Odrv4                        372              2195   1122  FALL       1
I__1199/I                               LocalMux                       0              2195   1122  FALL       1
I__1199/O                               LocalMux                     309              2504   1122  FALL       1
I__1200/I                               InMux                          0              2504   1122  FALL       1
I__1200/O                               InMux                        217              2721   1122  FALL       1
spi0.tx_shift_reg_i13_LC_14_15_7/in0    LogicCell40_SEQ_MODE_1000      0              2721   1122  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2240/I                             Odrv4                          0                 0  FALL       1
I__2240/O                             Odrv4                        372               372  FALL       1
I__2245/I                             Span4Mux_h                     0               372  FALL       1
I__2245/O                             Span4Mux_h                   316               687  FALL       1
I__2252/I                             Span4Mux_v                     0               687  FALL       1
I__2252/O                             Span4Mux_v                   372              1059  FALL       1
I__2264/I                             LocalMux                       0              1059  FALL       1
I__2264/O                             LocalMux                     309              1368  FALL       1
I__2279/I                             ClkMux                         0              1368  FALL       1
I__2279/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i14C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i14C/O           INV                            0              1599  RISE       3
spi0.tx_shift_reg_i13_LC_14_15_7/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i3_LC_16_17_4/lcout
Path End         : spi0.t_FSM_i4_LC_15_15_7/in2
Capture Clock    : spi0.t_FSM_i4_LC_15_15_7/clk
Hold Constraint  : 0p
Path slack       : 1185p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                   1213
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3093
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i3_LC_16_17_4/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i3_LC_16_17_4/lcout  LogicCell40_SEQ_MODE_1010    540              1880   1185  FALL       1
I__1918/I                       Odrv4                          0              1880   1185  FALL       1
I__1918/O                       Odrv4                        372              2251   1185  FALL       1
I__1919/I                       Span4Mux_h                     0              2251   1185  FALL       1
I__1919/O                       Span4Mux_h                   316              2567   1185  FALL       1
I__1920/I                       LocalMux                       0              2567   1185  FALL       1
I__1920/O                       LocalMux                     309              2876   1185  FALL       1
I__1921/I                       InMux                          0              2876   1185  FALL       1
I__1921/O                       InMux                        217              3093   1185  FALL       1
I__1922/I                       CascadeMux                     0              3093   1185  FALL       1
I__1922/O                       CascadeMux                     0              3093   1185  FALL       1
spi0.t_FSM_i4_LC_15_15_7/in2    LogicCell40_SEQ_MODE_1010      0              3093   1185  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i4_LC_15_15_7/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.t_FSM_i2_LC_15_16_7/in2
Capture Clock    : spi0.t_FSM_i2_LC_15_16_7/clk
Hold Constraint  : 0p
Path slack       : 1332p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    792
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3240
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1333  FALL      13
I__1836/I                           LocalMux                       0              2448   1333  FALL       1
I__1836/O                           LocalMux                     309              2756   1333  FALL       1
I__1848/I                           InMux                          0              2756   1333  FALL       1
I__1848/O                           InMux                        217              2974   1333  FALL       1
spi0.i1_4_lut_LC_15_16_6/in3        LogicCell40_SEQ_MODE_0000      0              2974   1333  FALL       1
spi0.i1_4_lut_LC_15_16_6/ltout      LogicCell40_SEQ_MODE_0000    267              3240   1333  RISE       1
I__1569/I                           CascadeMux                     0              3240   1333  RISE       1
I__1569/O                           CascadeMux                     0              3240   1333  RISE       1
spi0.t_FSM_i2_LC_15_16_7/in2        LogicCell40_SEQ_MODE_1010      0              3240   1333  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i2_LC_15_16_7/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.state_reg_i1_LC_15_16_1/in2
Capture Clock    : spi0.state_reg_i1_LC_15_16_1/clk
Hold Constraint  : 0p
Path slack       : 1332p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    792
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3240
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      31
I__1765/I                           LocalMux                       0              2448   1066  FALL       1
I__1765/O                           LocalMux                     309              2756   1066  FALL       1
I__1776/I                           InMux                          0              2756   1333  FALL       1
I__1776/O                           InMux                        217              2974   1333  FALL       1
i529_4_lut_LC_15_16_0/in3           LogicCell40_SEQ_MODE_0000      0              2974   1333  FALL       1
i529_4_lut_LC_15_16_0/ltout         LogicCell40_SEQ_MODE_0000    267              3240   1333  RISE       1
I__1542/I                           CascadeMux                     0              3240   1333  RISE       1
I__1542/O                           CascadeMux                     0              3240   1333  RISE       1
spi0.state_reg_i1_LC_15_16_1/in2    LogicCell40_SEQ_MODE_1010      0              3240   1333  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.state_reg_i2_LC_15_15_3/in2
Capture Clock    : spi0.state_reg_i2_LC_15_15_3/clk
Hold Constraint  : 0p
Path slack       : 1332p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    792
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3240
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout       LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1810/I                                LocalMux                       0              2448   1066  FALL       1
I__1810/O                                LocalMux                     309              2756   1066  FALL       1
I__1822/I                                InMux                          0              2756   1333  FALL       1
I__1822/O                                InMux                        217              2974   1333  FALL       1
spi0.i1077_2_lut_4_lut_LC_15_15_2/in3    LogicCell40_SEQ_MODE_0000      0              2974   1333  FALL       1
spi0.i1077_2_lut_4_lut_LC_15_15_2/ltout  LogicCell40_SEQ_MODE_0000    267              3240   1333  RISE       1
I__1419/I                                CascadeMux                     0              3240   1333  RISE       1
I__1419/O                                CascadeMux                     0              3240   1333  RISE       1
spi0.state_reg_i2_LC_15_15_3/in2         LogicCell40_SEQ_MODE_1010      0              3240   1333  RISE       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.busy_86_LC_16_16_3/in0
Capture Clock    : spi0.busy_86_LC_16_16_3/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      31
I__1768/I                           LocalMux                       0              2448   1333  FALL       1
I__1768/O                           LocalMux                     309              2756   1333  FALL       1
I__1788/I                           InMux                          0              2756   1333  FALL       1
I__1788/O                           InMux                        217              2974   1333  FALL       1
spi0.busy_86_LC_16_16_3/in0         LogicCell40_SEQ_MODE_1000      0              2974   1333  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2251/I                         Span4Mux_h                     0               351  RISE       1
I__2251/O                         Span4Mux_h                   302               652  RISE       1
I__2263/I                         Span4Mux_v                     0               652  RISE       1
I__2263/O                         Span4Mux_v                   351              1003  RISE       1
I__2277/I                         LocalMux                       0              1003  RISE       1
I__2277/O                         LocalMux                     330              1333  RISE       1
I__2285/I                         ClkMux                         0              1333  RISE       1
I__2285/O                         ClkMux                       309              1641  RISE       1
spi0.busy_86_LC_16_16_3/clk       LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.busy_86_LC_16_16_3/in3
Capture Clock    : spi0.busy_86_LC_16_16_3/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1812/I                           LocalMux                       0              2448   1333  FALL       1
I__1812/O                           LocalMux                     309              2756   1333  FALL       1
I__1828/I                           InMux                          0              2756   1333  FALL       1
I__1828/O                           InMux                        217              2974   1333  FALL       1
spi0.busy_86_LC_16_16_3/in3         LogicCell40_SEQ_MODE_1000      0              2974   1333  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2251/I                         Span4Mux_h                     0               351  RISE       1
I__2251/O                         Span4Mux_h                   302               652  RISE       1
I__2263/I                         Span4Mux_v                     0               652  RISE       1
I__2263/O                         Span4Mux_v                   351              1003  RISE       1
I__2277/I                         LocalMux                       0              1003  RISE       1
I__2277/O                         LocalMux                     330              1333  RISE       1
I__2285/I                         ClkMux                         0              1333  RISE       1
I__2285/O                         ClkMux                       309              1641  RISE       1
spi0.busy_86_LC_16_16_3/clk       LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.busy_86_LC_16_16_3/in1
Capture Clock    : spi0.busy_86_LC_16_16_3/clk
Hold Constraint  : 0p
Path slack       : 1333p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1333  FALL      13
I__1839/I                           LocalMux                       0              2448   1333  FALL       1
I__1839/O                           LocalMux                     309              2756   1333  FALL       1
I__1852/I                           InMux                          0              2756   1333  FALL       1
I__1852/O                           InMux                        217              2974   1333  FALL       1
spi0.busy_86_LC_16_16_3/in1         LogicCell40_SEQ_MODE_1000      0              2974   1333  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2251/I                         Span4Mux_h                     0               351  RISE       1
I__2251/O                         Span4Mux_h                   302               652  RISE       1
I__2263/I                         Span4Mux_v                     0               652  RISE       1
I__2263/O                         Span4Mux_v                   351              1003  RISE       1
I__2277/I                         LocalMux                       0              1003  RISE       1
I__2277/O                         LocalMux                     330              1333  RISE       1
I__2285/I                         ClkMux                         0              1333  RISE       1
I__2285/O                         ClkMux                       309              1641  RISE       1
spi0.busy_86_LC_16_16_3/clk       LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i6_LC_17_16_7/lcout
Path End         : spi0.rx__5_i7_LC_17_17_6/in1
Capture Clock    : spi0.rx__5_i7_LC_17_17_6/clk
Hold Constraint  : 0p
Path slack       : 1367p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1641
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2707
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2251/I                         Span4Mux_h                     0               351  RISE       1
I__2251/O                         Span4Mux_h                   302               652  RISE       1
I__2263/I                         Span4Mux_v                     0               652  RISE       1
I__2263/O                         Span4Mux_v                   351              1003  RISE       1
I__2278/I                         LocalMux                       0              1003  RISE       1
I__2278/O                         LocalMux                     330              1333  RISE       1
I__2286/I                         ClkMux                         0              1333  RISE       1
I__2286/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i6_LC_17_16_7/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i6_LC_17_16_7/lcout  LogicCell40_SEQ_MODE_1000    540              2181   1066  FALL       2
I__2132/I                       LocalMux                       0              2181   1368  FALL       1
I__2132/O                       LocalMux                     309              2490   1368  FALL       1
I__2134/I                       InMux                          0              2490   1368  FALL       1
I__2134/O                       InMux                        217              2707   1368  FALL       1
spi0.rx__5_i7_LC_17_17_6/in1    LogicCell40_SEQ_MODE_1000      0              2707   1368  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2260/I                         LocalMux                       0               701  RISE       1
I__2260/O                         LocalMux                     330              1031  RISE       1
I__2274/I                         ClkMux                         0              1031  RISE       1
I__2274/O                         ClkMux                       309              1340  RISE       1
spi0.rx__5_i7_LC_17_17_6/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i1_LC_14_15_6/lcout
Path End         : spi0.tx_shift_reg_i2_LC_14_16_2/in0
Capture Clock    : spi0.tx_shift_reg_i2_LC_14_16_2/clk
Hold Constraint  : 0p
Path slack       : 1382p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1283
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1283

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2665
 
Launch Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2240/I                            Odrv4                          0                 0  FALL       1
I__2240/O                            Odrv4                        372               372  FALL       1
I__2245/I                            Span4Mux_h                     0               372  FALL       1
I__2245/O                            Span4Mux_h                   316               687  FALL       1
I__2252/I                            Span4Mux_v                     0               687  FALL       1
I__2252/O                            Span4Mux_v                   372              1059  FALL       1
I__2264/I                            LocalMux                       0              1059  FALL       1
I__2264/O                            LocalMux                     309              1368  FALL       1
I__2279/I                            ClkMux                         0              1368  FALL       1
I__2279/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i14C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i14C/O          INV                            0              1599  RISE       3
spi0.tx_shift_reg_i1_LC_14_15_6/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i1_LC_14_15_6/lcout  LogicCell40_SEQ_MODE_1000    540              2139   1382  FALL       1
I__1289/I                              LocalMux                       0              2139   1382  FALL       1
I__1289/O                              LocalMux                     309              2448   1382  FALL       1
I__1290/I                              InMux                          0              2448   1382  FALL       1
I__1290/O                              InMux                        217              2665   1382  FALL       1
spi0.tx_shift_reg_i2_LC_14_16_2/in0    LogicCell40_SEQ_MODE_1000      0              2665   1382  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i2_LC_14_16_2/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i9_LC_16_17_1/lcout
Path End         : spi0.t_FSM_i10_LC_16_17_0/in2
Capture Clock    : spi0.t_FSM_i10_LC_16_17_0/clk
Hold Constraint  : 0p
Path slack       : 1437p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    897
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2777
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i9_LC_16_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i9_LC_16_17_1/lcout  LogicCell40_SEQ_MODE_1010    540              1880   1438  FALL       1
I__1650/I                       Odrv4                          0              1880   1438  FALL       1
I__1650/O                       Odrv4                        372              2251   1438  FALL       1
I__1651/I                       LocalMux                       0              2251   1438  FALL       1
I__1651/O                       LocalMux                     309              2560   1438  FALL       1
I__1652/I                       InMux                          0              2560   1438  FALL       1
I__1652/O                       InMux                        217              2777   1438  FALL       1
I__1653/I                       CascadeMux                     0              2777   1438  FALL       1
I__1653/O                       CascadeMux                     0              2777   1438  FALL       1
spi0.t_FSM_i10_LC_16_17_0/in2   LogicCell40_SEQ_MODE_1010      0              2777   1438  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i10_LC_16_17_0/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i10_LC_16_17_0/lcout
Path End         : spi0.t_FSM_i11_LC_16_15_7/in2
Capture Clock    : spi0.t_FSM_i11_LC_16_15_7/clk
Hold Constraint  : 0p
Path slack       : 1437p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                    897
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2777
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i10_LC_16_17_0/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1

Data path
pin name                         model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i10_LC_16_17_0/lcout  LogicCell40_SEQ_MODE_1010    540              1880   1438  FALL       1
I__1654/I                        Odrv4                          0              1880   1438  FALL       1
I__1654/O                        Odrv4                        372              2251   1438  FALL       1
I__1655/I                        LocalMux                       0              2251   1438  FALL       1
I__1655/O                        LocalMux                     309              2560   1438  FALL       1
I__1656/I                        InMux                          0              2560   1438  FALL       1
I__1656/O                        InMux                        217              2777   1438  FALL       1
I__1657/I                        CascadeMux                     0              2777   1438  FALL       1
I__1657/O                        CascadeMux                     0              2777   1438  FALL       1
spi0.t_FSM_i11_LC_16_15_7/in2    LogicCell40_SEQ_MODE_1010      0              2777   1438  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i11_LC_16_15_7/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.CS_w_79_LC_15_17_2/in3
Capture Clock    : spi0.CS_w_79_LC_15_17_2/clk
Hold Constraint  : 0p
Path slack       : 1437p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    897
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3345
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1813/I                           Odrv4                          0              2448   1438  FALL       1
I__1813/O                           Odrv4                        372              2819   1438  FALL       1
I__1829/I                           LocalMux                       0              2819   1438  FALL       1
I__1829/O                           LocalMux                     309              3128   1438  FALL       1
I__1831/I                           InMux                          0              3128   1438  FALL       1
I__1831/O                           InMux                        217              3345   1438  FALL       1
spi0.CS_w_79_LC_15_17_2/in3         LogicCell40_SEQ_MODE_1001      0              3345   1438  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2267/I                         LocalMux                       0              1269  RISE       1
I__2267/O                         LocalMux                     330              1599  RISE       1
I__2282/I                         ClkMux                         0              1599  RISE       1
I__2282/O                         ClkMux                       309              1908  RISE       1
spi0.CS_w_79_LC_15_17_2/clk       LogicCell40_SEQ_MODE_1001      0              1908  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.CS_w_79_LC_15_17_2/in1
Capture Clock    : spi0.CS_w_79_LC_15_17_2/clk
Hold Constraint  : 0p
Path slack       : 1437p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    897
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3345
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1333  FALL      13
I__1838/I                           Odrv4                          0              2448   1438  FALL       1
I__1838/O                           Odrv4                        372              2819   1438  FALL       1
I__1851/I                           LocalMux                       0              2819   1438  FALL       1
I__1851/O                           LocalMux                     309              3128   1438  FALL       1
I__1854/I                           InMux                          0              3128   1438  FALL       1
I__1854/O                           InMux                        217              3345   1438  FALL       1
spi0.CS_w_79_LC_15_17_2/in1         LogicCell40_SEQ_MODE_1001      0              3345   1438  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2267/I                         LocalMux                       0              1269  RISE       1
I__2267/O                         LocalMux                     330              1599  RISE       1
I__2282/I                         ClkMux                         0              1599  RISE       1
I__2282/O                         ClkMux                       309              1908  RISE       1
spi0.CS_w_79_LC_15_17_2/clk       LogicCell40_SEQ_MODE_1001      0              1908  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.Rx_Lower_Byte_i0_LC_16_16_1/in2
Capture Clock    : spi0.Rx_Lower_Byte_i0_LC_16_16_1/clk
Hold Constraint  : 0p
Path slack       : 1599p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    792
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3240
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout                         LogicCell40_SEQ_MODE_1010    540              2448   1333  FALL      13
I__1837/I                                                  LocalMux                       0              2448   1599  FALL       1
I__1837/O                                                  LocalMux                     309              2756   1599  FALL       1
I__1850/I                                                  InMux                          0              2756   1599  FALL       1
I__1850/O                                                  InMux                        217              2974   1599  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_0/in3    LogicCell40_SEQ_MODE_0000      0              2974   1599  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_0/ltout  LogicCell40_SEQ_MODE_0000    267              3240   1599  RISE       1
I__1604/I                                                  CascadeMux                     0              3240   1599  RISE       1
I__1604/O                                                  CascadeMux                     0              3240   1599  RISE       1
spi0.Rx_Lower_Byte_i0_LC_16_16_1/in2                       LogicCell40_SEQ_MODE_1000      0              3240   1599  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2277/I                             LocalMux                       0              1003  RISE       1
I__2277/O                             LocalMux                     330              1333  RISE       1
I__2285/I                             ClkMux                         0              1333  RISE       1
I__2285/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i0_LC_16_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i2_LC_15_16_7/lcout
Path End         : spi0.t_FSM_i3_LC_16_17_4/in0
Capture Clock    : spi0.t_FSM_i3_LC_16_17_4/clk
Hold Constraint  : 0p
Path slack       : 1634p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i2_LC_15_16_7/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i2_LC_15_16_7/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1634  FALL       3
I__1967/I                       LocalMux                       0              2448   1634  FALL       1
I__1967/O                       LocalMux                     309              2756   1634  FALL       1
I__1970/I                       InMux                          0              2756   1634  FALL       1
I__1970/O                       InMux                        217              2974   1634  FALL       1
spi0.t_FSM_i3_LC_16_17_4/in0    LogicCell40_SEQ_MODE_1010      0              2974   1634  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i3_LC_16_17_4/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.t_FSM_i0_LC_16_15_0/in3
Capture Clock    : spi0.t_FSM_i0_LC_16_15_0/clk
Hold Constraint  : 0p
Path slack       : 1634p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      31
I__1770/I                           LocalMux                       0              2448   1634  FALL       1
I__1770/O                           LocalMux                     309              2756   1634  FALL       1
I__1790/I                           InMux                          0              2756   1634  FALL       1
I__1790/O                           InMux                        217              2974   1634  FALL       1
spi0.t_FSM_i0_LC_16_15_0/in3        LogicCell40_SEQ_MODE_1011      0              2974   1634  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i0_LC_16_15_0/clk      LogicCell40_SEQ_MODE_1011      0              1340  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.t_FSM_i10_LC_16_17_0/in3
Capture Clock    : spi0.t_FSM_i10_LC_16_17_0/clk
Hold Constraint  : 0p
Path slack       : 1634p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      31
I__1771/I                           LocalMux                       0              2448   1634  FALL       1
I__1771/O                           LocalMux                     309              2756   1634  FALL       1
I__1797/I                           InMux                          0              2756   1634  FALL       1
I__1797/O                           InMux                        217              2974   1634  FALL       1
spi0.t_FSM_i10_LC_16_17_0/in3       LogicCell40_SEQ_MODE_1010      0              2974   1634  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i10_LC_16_17_0/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.t_FSM_i11_LC_16_15_7/in0
Capture Clock    : spi0.t_FSM_i11_LC_16_15_7/clk
Hold Constraint  : 0p
Path slack       : 1634p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      31
I__1770/I                           LocalMux                       0              2448   1634  FALL       1
I__1770/O                           LocalMux                     309              2756   1634  FALL       1
I__1791/I                           InMux                          0              2756   1634  FALL       1
I__1791/O                           InMux                        217              2974   1634  FALL       1
spi0.t_FSM_i11_LC_16_15_7/in0       LogicCell40_SEQ_MODE_1010      0              2974   1634  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i11_LC_16_15_7/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.t_FSM_i12_LC_16_15_6/in3
Capture Clock    : spi0.t_FSM_i12_LC_16_15_6/clk
Hold Constraint  : 0p
Path slack       : 1634p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      31
I__1770/I                           LocalMux                       0              2448   1634  FALL       1
I__1770/O                           LocalMux                     309              2756   1634  FALL       1
I__1792/I                           InMux                          0              2756   1634  FALL       1
I__1792/O                           InMux                        217              2974   1634  FALL       1
spi0.t_FSM_i12_LC_16_15_6/in3       LogicCell40_SEQ_MODE_1010      0              2974   1634  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i12_LC_16_15_6/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.t_FSM_i13_LC_16_15_5/in0
Capture Clock    : spi0.t_FSM_i13_LC_16_15_5/clk
Hold Constraint  : 0p
Path slack       : 1634p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      31
I__1770/I                           LocalMux                       0              2448   1634  FALL       1
I__1770/O                           LocalMux                     309              2756   1634  FALL       1
I__1793/I                           InMux                          0              2756   1634  FALL       1
I__1793/O                           InMux                        217              2974   1634  FALL       1
spi0.t_FSM_i13_LC_16_15_5/in0       LogicCell40_SEQ_MODE_1010      0              2974   1634  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i13_LC_16_15_5/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.t_FSM_i14_LC_16_15_4/in3
Capture Clock    : spi0.t_FSM_i14_LC_16_15_4/clk
Hold Constraint  : 0p
Path slack       : 1634p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      31
I__1770/I                           LocalMux                       0              2448   1634  FALL       1
I__1770/O                           LocalMux                     309              2756   1634  FALL       1
I__1794/I                           InMux                          0              2756   1634  FALL       1
I__1794/O                           InMux                        217              2974   1634  FALL       1
spi0.t_FSM_i14_LC_16_15_4/in3       LogicCell40_SEQ_MODE_1010      0              2974   1634  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i14_LC_16_15_4/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.t_FSM_i15_LC_16_15_3/in0
Capture Clock    : spi0.t_FSM_i15_LC_16_15_3/clk
Hold Constraint  : 0p
Path slack       : 1634p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      31
I__1770/I                           LocalMux                       0              2448   1634  FALL       1
I__1770/O                           LocalMux                     309              2756   1634  FALL       1
I__1795/I                           InMux                          0              2756   1634  FALL       1
I__1795/O                           InMux                        217              2974   1634  FALL       1
spi0.t_FSM_i15_LC_16_15_3/in0       LogicCell40_SEQ_MODE_1010      0              2974   1634  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i15_LC_16_15_3/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.t_FSM_i1_LC_16_15_2/in3
Capture Clock    : spi0.t_FSM_i1_LC_16_15_2/clk
Hold Constraint  : 0p
Path slack       : 1634p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      31
I__1770/I                           LocalMux                       0              2448   1634  FALL       1
I__1770/O                           LocalMux                     309              2756   1634  FALL       1
I__1796/I                           InMux                          0              2756   1634  FALL       1
I__1796/O                           InMux                        217              2974   1634  FALL       1
spi0.t_FSM_i1_LC_16_15_2/in3        LogicCell40_SEQ_MODE_1010      0              2974   1634  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i1_LC_16_15_2/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.t_FSM_i3_LC_16_17_4/in3
Capture Clock    : spi0.t_FSM_i3_LC_16_17_4/clk
Hold Constraint  : 0p
Path slack       : 1634p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      31
I__1771/I                           LocalMux                       0              2448   1634  FALL       1
I__1771/O                           LocalMux                     309              2756   1634  FALL       1
I__1798/I                           InMux                          0              2756   1634  FALL       1
I__1798/O                           InMux                        217              2974   1634  FALL       1
spi0.t_FSM_i3_LC_16_17_4/in3        LogicCell40_SEQ_MODE_1010      0              2974   1634  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i3_LC_16_17_4/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.t_FSM_i7_LC_16_17_3/in0
Capture Clock    : spi0.t_FSM_i7_LC_16_17_3/clk
Hold Constraint  : 0p
Path slack       : 1634p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      31
I__1771/I                           LocalMux                       0              2448   1634  FALL       1
I__1771/O                           LocalMux                     309              2756   1634  FALL       1
I__1799/I                           InMux                          0              2756   1634  FALL       1
I__1799/O                           InMux                        217              2974   1634  FALL       1
spi0.t_FSM_i7_LC_16_17_3/in0        LogicCell40_SEQ_MODE_1010      0              2974   1634  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i7_LC_16_17_3/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.t_FSM_i8_LC_16_17_2/in3
Capture Clock    : spi0.t_FSM_i8_LC_16_17_2/clk
Hold Constraint  : 0p
Path slack       : 1634p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      31
I__1771/I                           LocalMux                       0              2448   1634  FALL       1
I__1771/O                           LocalMux                     309              2756   1634  FALL       1
I__1800/I                           InMux                          0              2756   1634  FALL       1
I__1800/O                           InMux                        217              2974   1634  FALL       1
spi0.t_FSM_i8_LC_16_17_2/in3        LogicCell40_SEQ_MODE_1010      0              2974   1634  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i8_LC_16_17_2/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.t_FSM_i9_LC_16_17_1/in0
Capture Clock    : spi0.t_FSM_i9_LC_16_17_1/clk
Hold Constraint  : 0p
Path slack       : 1634p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      31
I__1771/I                           LocalMux                       0              2448   1634  FALL       1
I__1771/O                           LocalMux                     309              2756   1634  FALL       1
I__1801/I                           InMux                          0              2756   1634  FALL       1
I__1801/O                           InMux                        217              2974   1634  FALL       1
spi0.t_FSM_i9_LC_16_17_1/in0        LogicCell40_SEQ_MODE_1010      0              2974   1634  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i9_LC_16_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i1_LC_16_15_2/lcout
Path End         : spi0.state_reg_i0_LC_15_15_4/in3
Capture Clock    : spi0.state_reg_i0_LC_15_15_4/clk
Hold Constraint  : 0p
Path slack       : 1697p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1340
+ Clock To Q                                         540
+ Data Path Delay                                   1725
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3605
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i1_LC_16_15_2/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i1_LC_16_15_2/lcout     LogicCell40_SEQ_MODE_1010    540              1880    498  FALL       2
I__1626/I                          LocalMux                       0              1880    498  FALL       1
I__1626/O                          LocalMux                     309              2188    498  FALL       1
I__1627/I                          InMux                          0              2188   1697  FALL       1
I__1627/O                          InMux                        217              2406   1697  FALL       1
spi0.i2962_4_lut_LC_15_16_3/in1    LogicCell40_SEQ_MODE_0000      0              2406   1697  FALL       1
spi0.i2962_4_lut_LC_15_16_3/ltout  LogicCell40_SEQ_MODE_0000    323              2728   1697  RISE       1
I__1539/I                          CascadeMux                     0              2728   1697  RISE       1
I__1539/O                          CascadeMux                     0              2728   1697  RISE       1
spi0.i28_4_lut_LC_15_16_4/in2      LogicCell40_SEQ_MODE_0000      0              2728   1697  RISE       1
spi0.i28_4_lut_LC_15_16_4/lcout    LogicCell40_SEQ_MODE_0000    351              3079   1697  FALL       1
I__1537/I                          LocalMux                       0              3079   1697  FALL       1
I__1537/O                          LocalMux                     309              3387   1697  FALL       1
I__1538/I                          InMux                          0              3387   1697  FALL       1
I__1538/O                          InMux                        217              3605   1697  FALL       1
spi0.state_reg_i0_LC_15_15_4/in3   LogicCell40_SEQ_MODE_1010      0              3605   1697  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.t_FSM_i4_LC_15_15_7/in3
Capture Clock    : spi0.t_FSM_i4_LC_15_15_7/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1333  FALL      13
I__1836/I                           LocalMux                       0              2448   1333  FALL       1
I__1836/O                           LocalMux                     309              2756   1333  FALL       1
I__1848/I                           InMux                          0              2756   1333  FALL       1
I__1848/O                           InMux                        217              2974   1333  FALL       1
spi0.i1_4_lut_LC_15_16_6/in3        LogicCell40_SEQ_MODE_0000      0              2974   1333  FALL       1
spi0.i1_4_lut_LC_15_16_6/lcout      LogicCell40_SEQ_MODE_0000    288              3261   1880  FALL      15
I__1945/I                           LocalMux                       0              3261   1880  FALL       1
I__1945/O                           LocalMux                     309              3570   1880  FALL       1
I__1950/I                           InMux                          0              3570   1880  FALL       1
I__1950/O                           InMux                        217              3787   1880  FALL       1
spi0.t_FSM_i4_LC_15_15_7/in3        LogicCell40_SEQ_MODE_1010      0              3787   1880  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i4_LC_15_15_7/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.state_reg_i2_LC_15_15_3/in1
Capture Clock    : spi0.state_reg_i2_LC_15_15_3/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      31
I__1765/I                           LocalMux                       0              2448   1066  FALL       1
I__1765/O                           LocalMux                     309              2756   1066  FALL       1
I__1776/I                           InMux                          0              2756   1333  FALL       1
I__1776/O                           InMux                        217              2974   1333  FALL       1
i529_4_lut_LC_15_16_0/in3           LogicCell40_SEQ_MODE_0000      0              2974   1333  FALL       1
i529_4_lut_LC_15_16_0/lcout         LogicCell40_SEQ_MODE_0000    288              3261   1880  FALL       5
I__1659/I                           LocalMux                       0              3261   1880  FALL       1
I__1659/O                           LocalMux                     309              3570   1880  FALL       1
I__1663/I                           InMux                          0              3570   1880  FALL       1
I__1663/O                           InMux                        217              3787   1880  FALL       1
spi0.state_reg_i2_LC_15_15_3/in1    LogicCell40_SEQ_MODE_1010      0              3787   1880  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.state_reg_i0_LC_15_15_4/in2
Capture Clock    : spi0.state_reg_i0_LC_15_15_4/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout       LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1810/I                                LocalMux                       0              2448   1066  FALL       1
I__1810/O                                LocalMux                     309              2756   1066  FALL       1
I__1822/I                                InMux                          0              2756   1333  FALL       1
I__1822/O                                InMux                        217              2974   1333  FALL       1
spi0.i1077_2_lut_4_lut_LC_15_15_2/in3    LogicCell40_SEQ_MODE_0000      0              2974   1333  FALL       1
spi0.i1077_2_lut_4_lut_LC_15_15_2/lcout  LogicCell40_SEQ_MODE_0000    288              3261   1880  FALL       3
I__1531/I                                LocalMux                       0              3261   1880  FALL       1
I__1531/O                                LocalMux                     309              3570   1880  FALL       1
I__1534/I                                InMux                          0              3570   1880  FALL       1
I__1534/O                                InMux                        217              3787   1880  FALL       1
I__1536/I                                CascadeMux                     0              3787   1880  FALL       1
I__1536/O                                CascadeMux                     0              3787   1880  FALL       1
spi0.state_reg_i0_LC_15_15_4/in2         LogicCell40_SEQ_MODE_1010      0              3787   1880  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.state_reg_i0_LC_15_15_4/in0
Capture Clock    : spi0.state_reg_i0_LC_15_15_4/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      31
I__1765/I                           LocalMux                       0              2448   1066  FALL       1
I__1765/O                           LocalMux                     309              2756   1066  FALL       1
I__1776/I                           InMux                          0              2756   1333  FALL       1
I__1776/O                           InMux                        217              2974   1333  FALL       1
i529_4_lut_LC_15_16_0/in3           LogicCell40_SEQ_MODE_0000      0              2974   1333  FALL       1
i529_4_lut_LC_15_16_0/lcout         LogicCell40_SEQ_MODE_0000    288              3261   1880  FALL       5
I__1659/I                           LocalMux                       0              3261   1880  FALL       1
I__1659/O                           LocalMux                     309              3570   1880  FALL       1
I__1664/I                           InMux                          0              3570   1880  FALL       1
I__1664/O                           InMux                        217              3787   1880  FALL       1
spi0.state_reg_i0_LC_15_15_4/in0    LogicCell40_SEQ_MODE_1010      0              3787   1880  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.t_FSM_i5_LC_15_15_6/in0
Capture Clock    : spi0.t_FSM_i5_LC_15_15_6/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1333  FALL      13
I__1836/I                           LocalMux                       0              2448   1333  FALL       1
I__1836/O                           LocalMux                     309              2756   1333  FALL       1
I__1848/I                           InMux                          0              2756   1333  FALL       1
I__1848/O                           InMux                        217              2974   1333  FALL       1
spi0.i1_4_lut_LC_15_16_6/in3        LogicCell40_SEQ_MODE_0000      0              2974   1333  FALL       1
spi0.i1_4_lut_LC_15_16_6/lcout      LogicCell40_SEQ_MODE_0000    288              3261   1880  FALL      15
I__1945/I                           LocalMux                       0              3261   1880  FALL       1
I__1945/O                           LocalMux                     309              3570   1880  FALL       1
I__1951/I                           InMux                          0              3570   1880  FALL       1
I__1951/O                           InMux                        217              3787   1880  FALL       1
spi0.t_FSM_i5_LC_15_15_6/in0        LogicCell40_SEQ_MODE_1010      0              3787   1880  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i5_LC_15_15_6/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.t_FSM_i6_LC_15_15_5/in3
Capture Clock    : spi0.t_FSM_i6_LC_15_15_5/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1333  FALL      13
I__1836/I                           LocalMux                       0              2448   1333  FALL       1
I__1836/O                           LocalMux                     309              2756   1333  FALL       1
I__1848/I                           InMux                          0              2756   1333  FALL       1
I__1848/O                           InMux                        217              2974   1333  FALL       1
spi0.i1_4_lut_LC_15_16_6/in3        LogicCell40_SEQ_MODE_0000      0              2974   1333  FALL       1
spi0.i1_4_lut_LC_15_16_6/lcout      LogicCell40_SEQ_MODE_0000    288              3261   1880  FALL      15
I__1945/I                           LocalMux                       0              3261   1880  FALL       1
I__1945/O                           LocalMux                     309              3570   1880  FALL       1
I__1952/I                           InMux                          0              3570   1880  FALL       1
I__1952/O                           InMux                        217              3787   1880  FALL       1
spi0.t_FSM_i6_LC_15_15_5/in3        LogicCell40_SEQ_MODE_1010      0              3787   1880  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i6_LC_15_15_5/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i2_LC_15_16_7/in1
Capture Clock    : spi0.t_FSM_i2_LC_15_16_7/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1812/I                                     LocalMux                       0              2448   1333  FALL       1
I__1812/O                                     LocalMux                     309              2756   1333  FALL       1
I__1826/I                                     InMux                          0              2756   1880  FALL       1
I__1826/O                                     InMux                        217              2974   1880  FALL       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/in3    LogicCell40_SEQ_MODE_0000      0              2974   1880  FALL       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/lcout  LogicCell40_SEQ_MODE_0000    288              3261   1880  FALL      16
I__1925/I                                     LocalMux                       0              3261   1880  FALL       1
I__1925/O                                     LocalMux                     309              3570   1880  FALL       1
I__1940/I                                     InMux                          0              3570   1880  FALL       1
I__1940/O                                     InMux                        217              3787   1880  FALL       1
spi0.t_FSM_i2_LC_15_16_7/in1                  LogicCell40_SEQ_MODE_1010      0              3787   1880  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i2_LC_15_16_7/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i4_LC_15_15_7/in1
Capture Clock    : spi0.t_FSM_i4_LC_15_15_7/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1812/I                                     LocalMux                       0              2448   1333  FALL       1
I__1812/O                                     LocalMux                     309              2756   1333  FALL       1
I__1826/I                                     InMux                          0              2756   1880  FALL       1
I__1826/O                                     InMux                        217              2974   1880  FALL       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/in3    LogicCell40_SEQ_MODE_0000      0              2974   1880  FALL       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/lcout  LogicCell40_SEQ_MODE_0000    288              3261   1880  FALL      16
I__1926/I                                     LocalMux                       0              3261   1880  FALL       1
I__1926/O                                     LocalMux                     309              3570   1880  FALL       1
I__1941/I                                     InMux                          0              3570   1880  FALL       1
I__1941/O                                     InMux                        217              3787   1880  FALL       1
spi0.t_FSM_i4_LC_15_15_7/in1                  LogicCell40_SEQ_MODE_1010      0              3787   1880  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i4_LC_15_15_7/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i5_LC_15_15_6/in3
Capture Clock    : spi0.t_FSM_i5_LC_15_15_6/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1812/I                                     LocalMux                       0              2448   1333  FALL       1
I__1812/O                                     LocalMux                     309              2756   1333  FALL       1
I__1826/I                                     InMux                          0              2756   1880  FALL       1
I__1826/O                                     InMux                        217              2974   1880  FALL       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/in3    LogicCell40_SEQ_MODE_0000      0              2974   1880  FALL       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/lcout  LogicCell40_SEQ_MODE_0000    288              3261   1880  FALL      16
I__1927/I                                     LocalMux                       0              3261   1880  FALL       1
I__1927/O                                     LocalMux                     309              3570   1880  FALL       1
I__1943/I                                     InMux                          0              3570   1880  FALL       1
I__1943/O                                     InMux                        217              3787   1880  FALL       1
spi0.t_FSM_i5_LC_15_15_6/in3                  LogicCell40_SEQ_MODE_1010      0              3787   1880  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i5_LC_15_15_6/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i6_LC_15_15_5/in1
Capture Clock    : spi0.t_FSM_i6_LC_15_15_5/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1812/I                                     LocalMux                       0              2448   1333  FALL       1
I__1812/O                                     LocalMux                     309              2756   1333  FALL       1
I__1826/I                                     InMux                          0              2756   1880  FALL       1
I__1826/O                                     InMux                        217              2974   1880  FALL       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/in3    LogicCell40_SEQ_MODE_0000      0              2974   1880  FALL       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/lcout  LogicCell40_SEQ_MODE_0000    288              3261   1880  FALL      16
I__1926/I                                     LocalMux                       0              3261   1880  FALL       1
I__1926/O                                     LocalMux                     309              3570   1880  FALL       1
I__1942/I                                     InMux                          0              3570   1880  FALL       1
I__1942/O                                     InMux                        217              3787   1880  FALL       1
spi0.t_FSM_i6_LC_15_15_5/in1                  LogicCell40_SEQ_MODE_1010      0              3787   1880  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i6_LC_15_15_5/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.state_reg_i1_LC_15_16_1/in1
Capture Clock    : spi0.state_reg_i1_LC_15_16_1/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout    LogicCell40_SEQ_MODE_1010    540              2448   1333  FALL      13
I__1837/I                             LocalMux                       0              2448   1599  FALL       1
I__1837/O                             LocalMux                     309              2756   1599  FALL       1
I__1849/I                             InMux                          0              2756   1880  FALL       1
I__1849/O                             InMux                        217              2974   1880  FALL       1
spi0.i1_2_lut_3_lut_LC_16_16_6/in3    LogicCell40_SEQ_MODE_0000      0              2974   1880  FALL       1
spi0.i1_2_lut_3_lut_LC_16_16_6/lcout  LogicCell40_SEQ_MODE_0000    288              3261   1880  FALL       1
I__1667/I                             LocalMux                       0              3261   1880  FALL       1
I__1667/O                             LocalMux                     309              3570   1880  FALL       1
I__1668/I                             InMux                          0              3570   1880  FALL       1
I__1668/O                             InMux                        217              3787   1880  FALL       1
spi0.state_reg_i1_LC_15_16_1/in1      LogicCell40_SEQ_MODE_1010      0              3787   1880  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i2_LC_15_16_7/lcout
Path End         : spi0.state_reg_i2_LC_15_15_3/in3
Capture Clock    : spi0.state_reg_i2_LC_15_15_3/clk
Hold Constraint  : 0p
Path slack       : 1879p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i2_LC_15_16_7/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                 model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i2_LC_15_16_7/lcout           LogicCell40_SEQ_MODE_1010    540              2448   1634  FALL       3
I__1966/I                                LocalMux                       0              2448   1880  FALL       1
I__1966/O                                LocalMux                     309              2756   1880  FALL       1
I__1969/I                                InMux                          0              2756   1880  FALL       1
I__1969/O                                InMux                        217              2974   1880  FALL       1
spi0.i2963_2_lut_3_lut_LC_15_15_0/in3    LogicCell40_SEQ_MODE_0000      0              2974   1880  FALL       1
spi0.i2963_2_lut_3_lut_LC_15_15_0/lcout  LogicCell40_SEQ_MODE_0000    288              3261   1880  FALL       1
I__1417/I                                LocalMux                       0              3261   1880  FALL       1
I__1417/O                                LocalMux                     309              3570   1880  FALL       1
I__1418/I                                InMux                          0              3570   1880  FALL       1
I__1418/O                                InMux                        217              3787   1880  FALL       1
spi0.state_reg_i2_LC_15_15_3/in3         LogicCell40_SEQ_MODE_1010      0              3787   1880  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FT_OE_r_200_LC_1_18_5/lcout
Path End         : FT_RD_pad_preio/DOUT0(FT_RD_r_201)
Capture Clock    : FT_RD_pad_preio/OUTPUTCLK
Hold Constraint  : 0p
Path slack       : 1929p

Capture Clock Arrival Time (top|FIFO_CLK:R#1)      0
+ Capture Clock Source Latency                     0
+ Capture Clock Path Delay                      2835
- Setup Time                                       0
---------------------------------------------   ---- 
End-of-path required time (ps)                  2835

Launch Clock Arrival Time (top|FIFO_CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2835
+ Clock To Q                                    540
+ Data Path Delay                              1389
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  4764
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
FIFO_CLK                                        top                            0                 0  RISE       1
FIFO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
FIFO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
FIFO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
FIFO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__467/I                                        gio2CtrlBuf                    0              2372  RISE       1
I__467/O                                        gio2CtrlBuf                    0              2372  RISE       1
I__468/I                                        GlobalMux                      0              2372  RISE       1
I__468/O                                        GlobalMux                    154              2527  RISE       1
I__470/I                                        ClkMux                         0              2527  RISE       1
I__470/O                                        ClkMux                       309              2835  RISE       1
FT_OE_r_200_LC_1_18_5/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FT_OE_r_200_LC_1_18_5/lcout         LogicCell40_SEQ_MODE_1000    540              3375   1929  FALL       2
I__471/I                            Odrv4                          0              3375   1929  FALL       1
I__471/O                            Odrv4                        372              3747   1929  FALL       1
I__472/I                            Span4Mux_s1_h                  0              3747   1929  FALL       1
I__472/O                            Span4Mux_s1_h                168              3915   1929  FALL       1
I__473/I                            IoSpan4Mux                     0              3915   1929  FALL       1
I__473/O                            IoSpan4Mux                   323              4238   1929  FALL       1
I__474/I                            LocalMux                       0              4238   1929  FALL       1
I__474/O                            LocalMux                     309              4546   1929  FALL       1
I__476/I                            IoInMux                        0              4546   1929  FALL       1
I__476/O                            IoInMux                      217              4764   1929  FALL       1
FT_RD_pad_preio/DOUT0(FT_RD_r_201)  PRE_IO_PIN_TYPE_010101         0              4764   1929  FALL       1

Capture Clock Path
pin name                                        model name              delay  cumulative delay  edge  Fanout
----------------------------------------------  ----------------------  -----  ----------------  ----  ------
FIFO_CLK                                        top                         0                 0  RISE       1
FIFO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
FIFO_CLK_pad_iopad/DOUT                         IO_PAD                    510               510  RISE       1
FIFO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
FIFO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2372  RISE       1
I__467/I                                        gio2CtrlBuf                 0              2372  RISE       1
I__467/O                                        gio2CtrlBuf                 0              2372  RISE       1
I__468/I                                        GlobalMux                   0              2372  RISE       1
I__468/O                                        GlobalMux                 154              2527  RISE       1
I__469/I                                        ClkMux                      0              2527  RISE       1
I__469/O                                        ClkMux                    309              2835  RISE       1
FT_RD_pad_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101      0              2835  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.t_FSM_i6_LC_15_15_5/lcout
Path End         : spi0.t_FSM_i7_LC_16_17_3/in2
Capture Clock    : spi0.t_FSM_i7_LC_16_17_3/clk
Hold Constraint  : 0p
Path slack       : 2005p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    897
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3345
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.t_FSM_i6_LC_15_15_5/clk      LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.t_FSM_i6_LC_15_15_5/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1375  FALL       4
I__1638/I                       Odrv4                          0              2448   2006  FALL       1
I__1638/O                       Odrv4                        372              2819   2006  FALL       1
I__1642/I                       LocalMux                       0              2819   2006  FALL       1
I__1642/O                       LocalMux                     309              3128   2006  FALL       1
I__1645/I                       InMux                          0              3128   2006  FALL       1
I__1645/O                       InMux                        217              3345   2006  FALL       1
I__1646/I                       CascadeMux                     0              3345   2006  FALL       1
I__1646/O                       CascadeMux                     0              3345   2006  FALL       1
spi0.t_FSM_i7_LC_16_17_3/in2    LogicCell40_SEQ_MODE_1010      0              3345   2006  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i7_LC_16_17_3/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i3_LC_14_17_6/lcout
Path End         : spi0.rx__5_i4_LC_17_16_0/in1
Capture Clock    : spi0.rx__5_i4_LC_17_16_0/clk
Hold Constraint  : 0p
Path slack       : 2020p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1213
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3661
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2266/I                         LocalMux                       0              1269  RISE       1
I__2266/O                         LocalMux                     330              1599  RISE       1
I__2281/I                         ClkMux                         0              1599  RISE       1
I__2281/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i3_LC_14_17_6/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i3_LC_14_17_6/lcout  LogicCell40_SEQ_MODE_1000    540              2448   2020  FALL       2
I__2213/I                       Odrv4                          0              2448   2020  FALL       1
I__2213/O                       Odrv4                        372              2819   2020  FALL       1
I__2214/I                       Span4Mux_h                     0              2819   2020  FALL       1
I__2214/O                       Span4Mux_h                   316              3135   2020  FALL       1
I__2215/I                       LocalMux                       0              3135   2020  FALL       1
I__2215/O                       LocalMux                     309              3444   2020  FALL       1
I__2217/I                       InMux                          0              3444   2020  FALL       1
I__2217/O                       InMux                        217              3661   2020  FALL       1
spi0.rx__5_i4_LC_17_16_0/in1    LogicCell40_SEQ_MODE_1000      0              3661   2020  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2251/I                         Span4Mux_h                     0               351  RISE       1
I__2251/O                         Span4Mux_h                   302               652  RISE       1
I__2263/I                         Span4Mux_v                     0               652  RISE       1
I__2263/O                         Span4Mux_v                   351              1003  RISE       1
I__2278/I                         LocalMux                       0              1003  RISE       1
I__2278/O                         LocalMux                     330              1333  RISE       1
I__2286/I                         ClkMux                         0              1333  RISE       1
I__2286/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i4_LC_17_16_0/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i3_LC_14_17_6/lcout
Path End         : spi0.Rx_Lower_Byte_i1_LC_16_16_2/in1
Capture Clock    : spi0.Rx_Lower_Byte_i1_LC_16_16_2/clk
Hold Constraint  : 0p
Path slack       : 2020p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1213
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3661
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2266/I                         LocalMux                       0              1269  RISE       1
I__2266/O                         LocalMux                     330              1599  RISE       1
I__2281/I                         ClkMux                         0              1599  RISE       1
I__2281/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i3_LC_14_17_6/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i3_LC_14_17_6/lcout        LogicCell40_SEQ_MODE_1000    540              2448   2020  FALL       2
I__2213/I                             Odrv4                          0              2448   2020  FALL       1
I__2213/O                             Odrv4                        372              2819   2020  FALL       1
I__2214/I                             Span4Mux_h                     0              2819   2020  FALL       1
I__2214/O                             Span4Mux_h                   316              3135   2020  FALL       1
I__2216/I                             LocalMux                       0              3135   2020  FALL       1
I__2216/O                             LocalMux                     309              3444   2020  FALL       1
I__2218/I                             InMux                          0              3444   2020  FALL       1
I__2218/O                             InMux                        217              3661   2020  FALL       1
spi0.Rx_Lower_Byte_i1_LC_16_16_2/in1  LogicCell40_SEQ_MODE_1000      0              3661   2020  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2277/I                             LocalMux                       0              1003  RISE       1
I__2277/O                             LocalMux                     330              1333  RISE       1
I__2285/I                             ClkMux                         0              1333  RISE       1
I__2285/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i1_LC_16_16_2/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.rx__5_i2_LC_14_17_0/lcout
Path End         : spi0.Rx_Lower_Byte_i0_LC_16_16_1/in1
Capture Clock    : spi0.Rx_Lower_Byte_i0_LC_16_16_1/clk
Hold Constraint  : 0p
Path slack       : 2076p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1269
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3717
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2266/I                         LocalMux                       0              1269  RISE       1
I__2266/O                         LocalMux                     330              1599  RISE       1
I__2281/I                         ClkMux                         0              1599  RISE       1
I__2281/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i2_LC_14_17_0/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.rx__5_i2_LC_14_17_0/lcout        LogicCell40_SEQ_MODE_1000    540              2448   1066  FALL       2
I__1606/I                             Odrv4                          0              2448   2076  FALL       1
I__1606/O                             Odrv4                        372              2819   2076  FALL       1
I__1608/I                             Span4Mux_v                     0              2819   2076  FALL       1
I__1608/O                             Span4Mux_v                   372              3191   2076  FALL       1
I__1609/I                             LocalMux                       0              3191   2076  FALL       1
I__1609/O                             LocalMux                     309              3500   2076  FALL       1
I__1610/I                             InMux                          0              3500   2076  FALL       1
I__1610/O                             InMux                        217              3717   2076  FALL       1
spi0.Rx_Lower_Byte_i0_LC_16_16_1/in1  LogicCell40_SEQ_MODE_1000      0              3717   2076  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2277/I                             LocalMux                       0              1003  RISE       1
I__2277/O                             LocalMux                     330              1333  RISE       1
I__2285/I                             ClkMux                         0              1333  RISE       1
I__2285/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i0_LC_16_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.Rx_Lower_Byte_i1_LC_16_16_2/in3
Capture Clock    : spi0.Rx_Lower_Byte_i1_LC_16_16_2/clk
Hold Constraint  : 0p
Path slack       : 2146p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout                         LogicCell40_SEQ_MODE_1010    540              2448   1333  FALL      13
I__1837/I                                                  LocalMux                       0              2448   1599  FALL       1
I__1837/O                                                  LocalMux                     309              2756   1599  FALL       1
I__1850/I                                                  InMux                          0              2756   1599  FALL       1
I__1850/O                                                  InMux                        217              2974   1599  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_0/in3    LogicCell40_SEQ_MODE_0000      0              2974   1599  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_0/lcout  LogicCell40_SEQ_MODE_0000    288              3261   2146  FALL       7
I__2164/I                                                  LocalMux                       0              3261   2146  FALL       1
I__2164/O                                                  LocalMux                     309              3570   2146  FALL       1
I__2166/I                                                  InMux                          0              3570   2146  FALL       1
I__2166/O                                                  InMux                        217              3787   2146  FALL       1
spi0.Rx_Lower_Byte_i1_LC_16_16_2/in3                       LogicCell40_SEQ_MODE_1000      0              3787   2146  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2277/I                             LocalMux                       0              1003  RISE       1
I__2277/O                             LocalMux                     330              1333  RISE       1
I__2285/I                             ClkMux                         0              1333  RISE       1
I__2285/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i1_LC_16_16_2/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.Rx_Lower_Byte_i2_LC_17_16_4/in3
Capture Clock    : spi0.Rx_Lower_Byte_i2_LC_17_16_4/clk
Hold Constraint  : 0p
Path slack       : 2146p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout                         LogicCell40_SEQ_MODE_1010    540              2448   1333  FALL      13
I__1837/I                                                  LocalMux                       0              2448   1599  FALL       1
I__1837/O                                                  LocalMux                     309              2756   1599  FALL       1
I__1850/I                                                  InMux                          0              2756   1599  FALL       1
I__1850/O                                                  InMux                        217              2974   1599  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_0/in3    LogicCell40_SEQ_MODE_0000      0              2974   1599  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_0/lcout  LogicCell40_SEQ_MODE_0000    288              3261   2146  FALL       7
I__2165/I                                                  LocalMux                       0              3261   2146  FALL       1
I__2165/O                                                  LocalMux                     309              3570   2146  FALL       1
I__2169/I                                                  InMux                          0              3570   2146  FALL       1
I__2169/O                                                  InMux                        217              3787   2146  FALL       1
spi0.Rx_Lower_Byte_i2_LC_17_16_4/in3                       LogicCell40_SEQ_MODE_1000      0              3787   2146  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2278/I                             LocalMux                       0              1003  RISE       1
I__2278/O                             LocalMux                     330              1333  RISE       1
I__2286/I                             ClkMux                         0              1333  RISE       1
I__2286/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i2_LC_17_16_4/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.Rx_Lower_Byte_i3_LC_16_16_5/in0
Capture Clock    : spi0.Rx_Lower_Byte_i3_LC_16_16_5/clk
Hold Constraint  : 0p
Path slack       : 2146p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout                         LogicCell40_SEQ_MODE_1010    540              2448   1333  FALL      13
I__1837/I                                                  LocalMux                       0              2448   1599  FALL       1
I__1837/O                                                  LocalMux                     309              2756   1599  FALL       1
I__1850/I                                                  InMux                          0              2756   1599  FALL       1
I__1850/O                                                  InMux                        217              2974   1599  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_0/in3    LogicCell40_SEQ_MODE_0000      0              2974   1599  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_0/lcout  LogicCell40_SEQ_MODE_0000    288              3261   2146  FALL       7
I__2164/I                                                  LocalMux                       0              3261   2146  FALL       1
I__2164/O                                                  LocalMux                     309              3570   2146  FALL       1
I__2167/I                                                  InMux                          0              3570   2146  FALL       1
I__2167/O                                                  InMux                        217              3787   2146  FALL       1
spi0.Rx_Lower_Byte_i3_LC_16_16_5/in0                       LogicCell40_SEQ_MODE_1000      0              3787   2146  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2277/I                             LocalMux                       0              1003  RISE       1
I__2277/O                             LocalMux                     330              1333  RISE       1
I__2285/I                             ClkMux                         0              1333  RISE       1
I__2285/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i3_LC_16_16_5/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.Rx_Lower_Byte_i6_LC_16_16_4/in3
Capture Clock    : spi0.Rx_Lower_Byte_i6_LC_16_16_4/clk
Hold Constraint  : 0p
Path slack       : 2146p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout                         LogicCell40_SEQ_MODE_1010    540              2448   1333  FALL      13
I__1837/I                                                  LocalMux                       0              2448   1599  FALL       1
I__1837/O                                                  LocalMux                     309              2756   1599  FALL       1
I__1850/I                                                  InMux                          0              2756   1599  FALL       1
I__1850/O                                                  InMux                        217              2974   1599  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_0/in3    LogicCell40_SEQ_MODE_0000      0              2974   1599  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_0/lcout  LogicCell40_SEQ_MODE_0000    288              3261   2146  FALL       7
I__2164/I                                                  LocalMux                       0              3261   2146  FALL       1
I__2164/O                                                  LocalMux                     309              3570   2146  FALL       1
I__2168/I                                                  InMux                          0              3570   2146  FALL       1
I__2168/O                                                  InMux                        217              3787   2146  FALL       1
spi0.Rx_Lower_Byte_i6_LC_16_16_4/in3                       LogicCell40_SEQ_MODE_1000      0              3787   2146  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2277/I                             LocalMux                       0              1003  RISE       1
I__2277/O                             LocalMux                     330              1333  RISE       1
I__2285/I                             ClkMux                         0              1333  RISE       1
I__2285/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i6_LC_16_16_4/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.Rx_Lower_Byte_i4_LC_17_16_3/in0
Capture Clock    : spi0.Rx_Lower_Byte_i4_LC_17_16_3/clk
Hold Constraint  : 0p
Path slack       : 2146p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout                         LogicCell40_SEQ_MODE_1010    540              2448   1333  FALL      13
I__1837/I                                                  LocalMux                       0              2448   1599  FALL       1
I__1837/O                                                  LocalMux                     309              2756   1599  FALL       1
I__1850/I                                                  InMux                          0              2756   1599  FALL       1
I__1850/O                                                  InMux                        217              2974   1599  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_0/in3    LogicCell40_SEQ_MODE_0000      0              2974   1599  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_0/lcout  LogicCell40_SEQ_MODE_0000    288              3261   2146  FALL       7
I__2165/I                                                  LocalMux                       0              3261   2146  FALL       1
I__2165/O                                                  LocalMux                     309              3570   2146  FALL       1
I__2170/I                                                  InMux                          0              3570   2146  FALL       1
I__2170/O                                                  InMux                        217              3787   2146  FALL       1
spi0.Rx_Lower_Byte_i4_LC_17_16_3/in0                       LogicCell40_SEQ_MODE_1000      0              3787   2146  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2278/I                             LocalMux                       0              1003  RISE       1
I__2278/O                             LocalMux                     330              1333  RISE       1
I__2286/I                             ClkMux                         0              1333  RISE       1
I__2286/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i4_LC_17_16_3/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.Rx_Lower_Byte_i5_LC_17_16_5/in0
Capture Clock    : spi0.Rx_Lower_Byte_i5_LC_17_16_5/clk
Hold Constraint  : 0p
Path slack       : 2146p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout                         LogicCell40_SEQ_MODE_1010    540              2448   1333  FALL      13
I__1837/I                                                  LocalMux                       0              2448   1599  FALL       1
I__1837/O                                                  LocalMux                     309              2756   1599  FALL       1
I__1850/I                                                  InMux                          0              2756   1599  FALL       1
I__1850/O                                                  InMux                        217              2974   1599  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_0/in3    LogicCell40_SEQ_MODE_0000      0              2974   1599  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_0/lcout  LogicCell40_SEQ_MODE_0000    288              3261   2146  FALL       7
I__2165/I                                                  LocalMux                       0              3261   2146  FALL       1
I__2165/O                                                  LocalMux                     309              3570   2146  FALL       1
I__2171/I                                                  InMux                          0              3570   2146  FALL       1
I__2171/O                                                  InMux                        217              3787   2146  FALL       1
spi0.Rx_Lower_Byte_i5_LC_17_16_5/in0                       LogicCell40_SEQ_MODE_1000      0              3787   2146  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2278/I                             LocalMux                       0              1003  RISE       1
I__2278/O                             LocalMux                     330              1333  RISE       1
I__2286/I                             ClkMux                         0              1333  RISE       1
I__2286/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i5_LC_17_16_5/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.Rx_Lower_Byte_i7_LC_17_16_2/in3
Capture Clock    : spi0.Rx_Lower_Byte_i7_LC_17_16_2/clk
Hold Constraint  : 0p
Path slack       : 2146p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                                   model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout                         LogicCell40_SEQ_MODE_1010    540              2448   1333  FALL      13
I__1837/I                                                  LocalMux                       0              2448   1599  FALL       1
I__1837/O                                                  LocalMux                     309              2756   1599  FALL       1
I__1850/I                                                  InMux                          0              2756   1599  FALL       1
I__1850/O                                                  InMux                        217              2974   1599  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_0/in3    LogicCell40_SEQ_MODE_0000      0              2974   1599  FALL       1
spi0.state_reg_2__I_0_108_i5_3_lut_3_lut_LC_16_16_0/lcout  LogicCell40_SEQ_MODE_0000    288              3261   2146  FALL       7
I__2165/I                                                  LocalMux                       0              3261   2146  FALL       1
I__2165/O                                                  LocalMux                     309              3570   2146  FALL       1
I__2172/I                                                  InMux                          0              3570   2146  FALL       1
I__2172/O                                                  InMux                        217              3787   2146  FALL       1
spi0.Rx_Lower_Byte_i7_LC_17_16_2/in3                       LogicCell40_SEQ_MODE_1000      0              3787   2146  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                             Odrv4                          0                 0  RISE       1
I__2243/O                             Odrv4                        351               351  RISE       1
I__2251/I                             Span4Mux_h                     0               351  RISE       1
I__2251/O                             Span4Mux_h                   302               652  RISE       1
I__2263/I                             Span4Mux_v                     0               652  RISE       1
I__2263/O                             Span4Mux_v                   351              1003  RISE       1
I__2278/I                             LocalMux                       0              1003  RISE       1
I__2278/O                             LocalMux                     330              1333  RISE       1
I__2286/I                             ClkMux                         0              1333  RISE       1
I__2286/O                             ClkMux                       309              1641  RISE       1
spi0.Rx_Lower_Byte_i7_LC_17_16_2/clk  LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.CS_w_79_LC_15_17_2/sr
Capture Clock    : spi0.CS_w_79_LC_15_17_2/clk
Hold Constraint  : 0p
Path slack       : 2147p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                         -197
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1710

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1409
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3857
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      31
I__1772/I                           Odrv4                          0              2448   2147  FALL       1
I__1772/O                           Odrv4                        372              2819   2147  FALL       1
I__1803/I                           Span4Mux_v                     0              2819   2147  FALL       1
I__1803/O                           Span4Mux_v                   372              3191   2147  FALL       1
I__1805/I                           LocalMux                       0              3191   2147  FALL       1
I__1805/O                           LocalMux                     309              3500   2147  FALL       1
I__1806/I                           SRMux                          0              3500   2147  FALL       1
I__1806/O                           SRMux                        358              3857   2147  FALL       1
spi0.CS_w_79_LC_15_17_2/sr          LogicCell40_SEQ_MODE_1001      0              3857   2147  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2267/I                         LocalMux                       0              1269  RISE       1
I__2267/O                         LocalMux                     330              1599  RISE       1
I__2282/I                         ClkMux                         0              1599  RISE       1
I__2282/O                         ClkMux                       309              1908  RISE       1
spi0.CS_w_79_LC_15_17_2/clk       LogicCell40_SEQ_MODE_1001      0              1908  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.rx__5_i1_LC_14_17_5/in1
Capture Clock    : spi0.rx__5_i1_LC_14_17_5/clk
Hold Constraint  : 0p
Path slack       : 2251p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4159
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      31
I__1764/I                           LocalMux                       0              2448   2251  FALL       1
I__1764/O                           LocalMux                     309              2756   2251  FALL       1
I__1773/I                           InMux                          0              2756   2251  FALL       1
I__1773/O                           InMux                        217              2974   2251  FALL       1
spi0.i19_3_lut_LC_14_15_0/in3       LogicCell40_SEQ_MODE_0000      0              2974   2251  FALL       1
spi0.i19_3_lut_LC_14_15_0/lcout     LogicCell40_SEQ_MODE_0000    288              3261   2251  FALL      23
I__2294/I                           Odrv4                          0              3261   2251  FALL       1
I__2294/O                           Odrv4                        372              3633   2251  FALL       1
I__2310/I                           LocalMux                       0              3633   2251  FALL       1
I__2310/O                           LocalMux                     309              3942   2251  FALL       1
I__2313/I                           InMux                          0              3942   2251  FALL       1
I__2313/O                           InMux                        217              4159   2251  FALL       1
spi0.rx__5_i1_LC_14_17_5/in1        LogicCell40_SEQ_MODE_1000      0              4159   2251  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2266/I                         LocalMux                       0              1269  RISE       1
I__2266/O                         LocalMux                     330              1599  RISE       1
I__2281/I                         ClkMux                         0              1599  RISE       1
I__2281/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i1_LC_14_17_5/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.rx__5_i2_LC_14_17_0/in0
Capture Clock    : spi0.rx__5_i2_LC_14_17_0/clk
Hold Constraint  : 0p
Path slack       : 2251p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4159
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      31
I__1764/I                           LocalMux                       0              2448   2251  FALL       1
I__1764/O                           LocalMux                     309              2756   2251  FALL       1
I__1773/I                           InMux                          0              2756   2251  FALL       1
I__1773/O                           InMux                        217              2974   2251  FALL       1
spi0.i19_3_lut_LC_14_15_0/in3       LogicCell40_SEQ_MODE_0000      0              2974   2251  FALL       1
spi0.i19_3_lut_LC_14_15_0/lcout     LogicCell40_SEQ_MODE_0000    288              3261   2251  FALL      23
I__2294/I                           Odrv4                          0              3261   2251  FALL       1
I__2294/O                           Odrv4                        372              3633   2251  FALL       1
I__2310/I                           LocalMux                       0              3633   2251  FALL       1
I__2310/O                           LocalMux                     309              3942   2251  FALL       1
I__2314/I                           InMux                          0              3942   2251  FALL       1
I__2314/O                           InMux                        217              4159   2251  FALL       1
spi0.rx__5_i2_LC_14_17_0/in0        LogicCell40_SEQ_MODE_1000      0              4159   2251  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2266/I                         LocalMux                       0              1269  RISE       1
I__2266/O                         LocalMux                     330              1599  RISE       1
I__2281/I                         ClkMux                         0              1599  RISE       1
I__2281/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i2_LC_14_17_0/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.rx__5_i3_LC_14_17_6/in0
Capture Clock    : spi0.rx__5_i3_LC_14_17_6/clk
Hold Constraint  : 0p
Path slack       : 2251p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1908
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1908

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4159
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      31
I__1764/I                           LocalMux                       0              2448   2251  FALL       1
I__1764/O                           LocalMux                     309              2756   2251  FALL       1
I__1773/I                           InMux                          0              2756   2251  FALL       1
I__1773/O                           InMux                        217              2974   2251  FALL       1
spi0.i19_3_lut_LC_14_15_0/in3       LogicCell40_SEQ_MODE_0000      0              2974   2251  FALL       1
spi0.i19_3_lut_LC_14_15_0/lcout     LogicCell40_SEQ_MODE_0000    288              3261   2251  FALL      23
I__2294/I                           Odrv4                          0              3261   2251  FALL       1
I__2294/O                           Odrv4                        372              3633   2251  FALL       1
I__2310/I                           LocalMux                       0              3633   2251  FALL       1
I__2310/O                           LocalMux                     309              3942   2251  FALL       1
I__2315/I                           InMux                          0              3942   2251  FALL       1
I__2315/O                           InMux                        217              4159   2251  FALL       1
spi0.rx__5_i3_LC_14_17_6/in0        LogicCell40_SEQ_MODE_1000      0              4159   2251  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2266/I                         LocalMux                       0              1269  RISE       1
I__2266/O                         LocalMux                     330              1599  RISE       1
I__2281/I                         ClkMux                         0              1599  RISE       1
I__2281/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i3_LC_14_17_6/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i0_LC_16_15_0/in0
Capture Clock    : spi0.t_FSM_i0_LC_16_15_0/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1812/I                                     LocalMux                       0              2448   1333  FALL       1
I__1812/O                                     LocalMux                     309              2756   1333  FALL       1
I__1826/I                                     InMux                          0              2756   1880  FALL       1
I__1826/O                                     InMux                        217              2974   1880  FALL       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/in3    LogicCell40_SEQ_MODE_0000      0              2974   1880  FALL       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/lcout  LogicCell40_SEQ_MODE_0000    288              3261   1880  FALL      16
I__1923/I                                     LocalMux                       0              3261   2448  FALL       1
I__1923/O                                     LocalMux                     309              3570   2448  FALL       1
I__1928/I                                     InMux                          0              3570   2448  FALL       1
I__1928/O                                     InMux                        217              3787   2448  FALL       1
spi0.t_FSM_i0_LC_16_15_0/in0                  LogicCell40_SEQ_MODE_1011      0              3787   2448  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i0_LC_16_15_0/clk      LogicCell40_SEQ_MODE_1011      0              1340  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i10_LC_16_17_0/in0
Capture Clock    : spi0.t_FSM_i10_LC_16_17_0/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1812/I                                     LocalMux                       0              2448   1333  FALL       1
I__1812/O                                     LocalMux                     309              2756   1333  FALL       1
I__1826/I                                     InMux                          0              2756   1880  FALL       1
I__1826/O                                     InMux                        217              2974   1880  FALL       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/in3    LogicCell40_SEQ_MODE_0000      0              2974   1880  FALL       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/lcout  LogicCell40_SEQ_MODE_0000    288              3261   1880  FALL      16
I__1924/I                                     LocalMux                       0              3261   2448  FALL       1
I__1924/O                                     LocalMux                     309              3570   2448  FALL       1
I__1935/I                                     InMux                          0              3570   2448  FALL       1
I__1935/O                                     InMux                        217              3787   2448  FALL       1
spi0.t_FSM_i10_LC_16_17_0/in0                 LogicCell40_SEQ_MODE_1010      0              3787   2448  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i10_LC_16_17_0/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i11_LC_16_15_7/in1
Capture Clock    : spi0.t_FSM_i11_LC_16_15_7/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1812/I                                     LocalMux                       0              2448   1333  FALL       1
I__1812/O                                     LocalMux                     309              2756   1333  FALL       1
I__1826/I                                     InMux                          0              2756   1880  FALL       1
I__1826/O                                     InMux                        217              2974   1880  FALL       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/in3    LogicCell40_SEQ_MODE_0000      0              2974   1880  FALL       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/lcout  LogicCell40_SEQ_MODE_0000    288              3261   1880  FALL      16
I__1923/I                                     LocalMux                       0              3261   2448  FALL       1
I__1923/O                                     LocalMux                     309              3570   2448  FALL       1
I__1929/I                                     InMux                          0              3570   2448  FALL       1
I__1929/O                                     InMux                        217              3787   2448  FALL       1
spi0.t_FSM_i11_LC_16_15_7/in1                 LogicCell40_SEQ_MODE_1010      0              3787   2448  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i11_LC_16_15_7/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i12_LC_16_15_6/in0
Capture Clock    : spi0.t_FSM_i12_LC_16_15_6/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1812/I                                     LocalMux                       0              2448   1333  FALL       1
I__1812/O                                     LocalMux                     309              2756   1333  FALL       1
I__1826/I                                     InMux                          0              2756   1880  FALL       1
I__1826/O                                     InMux                        217              2974   1880  FALL       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/in3    LogicCell40_SEQ_MODE_0000      0              2974   1880  FALL       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/lcout  LogicCell40_SEQ_MODE_0000    288              3261   1880  FALL      16
I__1923/I                                     LocalMux                       0              3261   2448  FALL       1
I__1923/O                                     LocalMux                     309              3570   2448  FALL       1
I__1930/I                                     InMux                          0              3570   2448  FALL       1
I__1930/O                                     InMux                        217              3787   2448  FALL       1
spi0.t_FSM_i12_LC_16_15_6/in0                 LogicCell40_SEQ_MODE_1010      0              3787   2448  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i12_LC_16_15_6/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i13_LC_16_15_5/in1
Capture Clock    : spi0.t_FSM_i13_LC_16_15_5/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1812/I                                     LocalMux                       0              2448   1333  FALL       1
I__1812/O                                     LocalMux                     309              2756   1333  FALL       1
I__1826/I                                     InMux                          0              2756   1880  FALL       1
I__1826/O                                     InMux                        217              2974   1880  FALL       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/in3    LogicCell40_SEQ_MODE_0000      0              2974   1880  FALL       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/lcout  LogicCell40_SEQ_MODE_0000    288              3261   1880  FALL      16
I__1923/I                                     LocalMux                       0              3261   2448  FALL       1
I__1923/O                                     LocalMux                     309              3570   2448  FALL       1
I__1931/I                                     InMux                          0              3570   2448  FALL       1
I__1931/O                                     InMux                        217              3787   2448  FALL       1
spi0.t_FSM_i13_LC_16_15_5/in1                 LogicCell40_SEQ_MODE_1010      0              3787   2448  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i13_LC_16_15_5/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i14_LC_16_15_4/in0
Capture Clock    : spi0.t_FSM_i14_LC_16_15_4/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1812/I                                     LocalMux                       0              2448   1333  FALL       1
I__1812/O                                     LocalMux                     309              2756   1333  FALL       1
I__1826/I                                     InMux                          0              2756   1880  FALL       1
I__1826/O                                     InMux                        217              2974   1880  FALL       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/in3    LogicCell40_SEQ_MODE_0000      0              2974   1880  FALL       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/lcout  LogicCell40_SEQ_MODE_0000    288              3261   1880  FALL      16
I__1923/I                                     LocalMux                       0              3261   2448  FALL       1
I__1923/O                                     LocalMux                     309              3570   2448  FALL       1
I__1932/I                                     InMux                          0              3570   2448  FALL       1
I__1932/O                                     InMux                        217              3787   2448  FALL       1
spi0.t_FSM_i14_LC_16_15_4/in0                 LogicCell40_SEQ_MODE_1010      0              3787   2448  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i14_LC_16_15_4/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i15_LC_16_15_3/in1
Capture Clock    : spi0.t_FSM_i15_LC_16_15_3/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1812/I                                     LocalMux                       0              2448   1333  FALL       1
I__1812/O                                     LocalMux                     309              2756   1333  FALL       1
I__1826/I                                     InMux                          0              2756   1880  FALL       1
I__1826/O                                     InMux                        217              2974   1880  FALL       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/in3    LogicCell40_SEQ_MODE_0000      0              2974   1880  FALL       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/lcout  LogicCell40_SEQ_MODE_0000    288              3261   1880  FALL      16
I__1923/I                                     LocalMux                       0              3261   2448  FALL       1
I__1923/O                                     LocalMux                     309              3570   2448  FALL       1
I__1933/I                                     InMux                          0              3570   2448  FALL       1
I__1933/O                                     InMux                        217              3787   2448  FALL       1
spi0.t_FSM_i15_LC_16_15_3/in1                 LogicCell40_SEQ_MODE_1010      0              3787   2448  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i15_LC_16_15_3/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i1_LC_16_15_2/in0
Capture Clock    : spi0.t_FSM_i1_LC_16_15_2/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1812/I                                     LocalMux                       0              2448   1333  FALL       1
I__1812/O                                     LocalMux                     309              2756   1333  FALL       1
I__1826/I                                     InMux                          0              2756   1880  FALL       1
I__1826/O                                     InMux                        217              2974   1880  FALL       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/in3    LogicCell40_SEQ_MODE_0000      0              2974   1880  FALL       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/lcout  LogicCell40_SEQ_MODE_0000    288              3261   1880  FALL      16
I__1923/I                                     LocalMux                       0              3261   2448  FALL       1
I__1923/O                                     LocalMux                     309              3570   2448  FALL       1
I__1934/I                                     InMux                          0              3570   2448  FALL       1
I__1934/O                                     InMux                        217              3787   2448  FALL       1
spi0.t_FSM_i1_LC_16_15_2/in0                  LogicCell40_SEQ_MODE_1010      0              3787   2448  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i1_LC_16_15_2/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i3_LC_16_17_4/in2
Capture Clock    : spi0.t_FSM_i3_LC_16_17_4/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1812/I                                     LocalMux                       0              2448   1333  FALL       1
I__1812/O                                     LocalMux                     309              2756   1333  FALL       1
I__1826/I                                     InMux                          0              2756   1880  FALL       1
I__1826/O                                     InMux                        217              2974   1880  FALL       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/in3    LogicCell40_SEQ_MODE_0000      0              2974   1880  FALL       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/lcout  LogicCell40_SEQ_MODE_0000    288              3261   1880  FALL      16
I__1924/I                                     LocalMux                       0              3261   2448  FALL       1
I__1924/O                                     LocalMux                     309              3570   2448  FALL       1
I__1936/I                                     InMux                          0              3570   2448  FALL       1
I__1936/O                                     InMux                        217              3787   2448  FALL       1
I__1944/I                                     CascadeMux                     0              3787   2448  FALL       1
I__1944/O                                     CascadeMux                     0              3787   2448  FALL       1
spi0.t_FSM_i3_LC_16_17_4/in2                  LogicCell40_SEQ_MODE_1010      0              3787   2448  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i3_LC_16_17_4/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i7_LC_16_17_3/in1
Capture Clock    : spi0.t_FSM_i7_LC_16_17_3/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1812/I                                     LocalMux                       0              2448   1333  FALL       1
I__1812/O                                     LocalMux                     309              2756   1333  FALL       1
I__1826/I                                     InMux                          0              2756   1880  FALL       1
I__1826/O                                     InMux                        217              2974   1880  FALL       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/in3    LogicCell40_SEQ_MODE_0000      0              2974   1880  FALL       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/lcout  LogicCell40_SEQ_MODE_0000    288              3261   1880  FALL      16
I__1924/I                                     LocalMux                       0              3261   2448  FALL       1
I__1924/O                                     LocalMux                     309              3570   2448  FALL       1
I__1937/I                                     InMux                          0              3570   2448  FALL       1
I__1937/O                                     InMux                        217              3787   2448  FALL       1
spi0.t_FSM_i7_LC_16_17_3/in1                  LogicCell40_SEQ_MODE_1010      0              3787   2448  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i7_LC_16_17_3/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i8_LC_16_17_2/in0
Capture Clock    : spi0.t_FSM_i8_LC_16_17_2/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1812/I                                     LocalMux                       0              2448   1333  FALL       1
I__1812/O                                     LocalMux                     309              2756   1333  FALL       1
I__1826/I                                     InMux                          0              2756   1880  FALL       1
I__1826/O                                     InMux                        217              2974   1880  FALL       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/in3    LogicCell40_SEQ_MODE_0000      0              2974   1880  FALL       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/lcout  LogicCell40_SEQ_MODE_0000    288              3261   1880  FALL      16
I__1924/I                                     LocalMux                       0              3261   2448  FALL       1
I__1924/O                                     LocalMux                     309              3570   2448  FALL       1
I__1938/I                                     InMux                          0              3570   2448  FALL       1
I__1938/O                                     InMux                        217              3787   2448  FALL       1
spi0.t_FSM_i8_LC_16_17_2/in0                  LogicCell40_SEQ_MODE_1010      0              3787   2448  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i8_LC_16_17_2/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.t_FSM_i9_LC_16_17_1/in1
Capture Clock    : spi0.t_FSM_i9_LC_16_17_1/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                      model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout            LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      16
I__1812/I                                     LocalMux                       0              2448   1333  FALL       1
I__1812/O                                     LocalMux                     309              2756   1333  FALL       1
I__1826/I                                     InMux                          0              2756   1880  FALL       1
I__1826/O                                     InMux                        217              2974   1880  FALL       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/in3    LogicCell40_SEQ_MODE_0000      0              2974   1880  FALL       1
spi0.mux_512_i2_4_lut_4_lut_LC_16_16_7/lcout  LogicCell40_SEQ_MODE_0000    288              3261   1880  FALL      16
I__1924/I                                     LocalMux                       0              3261   2448  FALL       1
I__1924/O                                     LocalMux                     309              3570   2448  FALL       1
I__1939/I                                     InMux                          0              3570   2448  FALL       1
I__1939/O                                     InMux                        217              3787   2448  FALL       1
spi0.t_FSM_i9_LC_16_17_1/in1                  LogicCell40_SEQ_MODE_1010      0              3787   2448  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i9_LC_16_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.t_FSM_i0_LC_16_15_0/in1
Capture Clock    : spi0.t_FSM_i0_LC_16_15_0/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1333  FALL      13
I__1836/I                           LocalMux                       0              2448   1333  FALL       1
I__1836/O                           LocalMux                     309              2756   1333  FALL       1
I__1848/I                           InMux                          0              2756   1333  FALL       1
I__1848/O                           InMux                        217              2974   1333  FALL       1
spi0.i1_4_lut_LC_15_16_6/in3        LogicCell40_SEQ_MODE_0000      0              2974   1333  FALL       1
spi0.i1_4_lut_LC_15_16_6/lcout      LogicCell40_SEQ_MODE_0000    288              3261   1880  FALL      15
I__1946/I                           LocalMux                       0              3261   2448  FALL       1
I__1946/O                           LocalMux                     309              3570   2448  FALL       1
I__1953/I                           InMux                          0              3570   2448  FALL       1
I__1953/O                           InMux                        217              3787   2448  FALL       1
spi0.t_FSM_i0_LC_16_15_0/in1        LogicCell40_SEQ_MODE_1011      0              3787   2448  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i0_LC_16_15_0/clk      LogicCell40_SEQ_MODE_1011      0              1340  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.t_FSM_i10_LC_16_17_0/in1
Capture Clock    : spi0.t_FSM_i10_LC_16_17_0/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1333  FALL      13
I__1836/I                           LocalMux                       0              2448   1333  FALL       1
I__1836/O                           LocalMux                     309              2756   1333  FALL       1
I__1848/I                           InMux                          0              2756   1333  FALL       1
I__1848/O                           InMux                        217              2974   1333  FALL       1
spi0.i1_4_lut_LC_15_16_6/in3        LogicCell40_SEQ_MODE_0000      0              2974   1333  FALL       1
spi0.i1_4_lut_LC_15_16_6/lcout      LogicCell40_SEQ_MODE_0000    288              3261   1880  FALL      15
I__1947/I                           LocalMux                       0              3261   2448  FALL       1
I__1947/O                           LocalMux                     309              3570   2448  FALL       1
I__1957/I                           InMux                          0              3570   2448  FALL       1
I__1957/O                           InMux                        217              3787   2448  FALL       1
spi0.t_FSM_i10_LC_16_17_0/in1       LogicCell40_SEQ_MODE_1010      0              3787   2448  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i10_LC_16_17_0/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.t_FSM_i11_LC_16_15_7/in3
Capture Clock    : spi0.t_FSM_i11_LC_16_15_7/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1333  FALL      13
I__1836/I                           LocalMux                       0              2448   1333  FALL       1
I__1836/O                           LocalMux                     309              2756   1333  FALL       1
I__1848/I                           InMux                          0              2756   1333  FALL       1
I__1848/O                           InMux                        217              2974   1333  FALL       1
spi0.i1_4_lut_LC_15_16_6/in3        LogicCell40_SEQ_MODE_0000      0              2974   1333  FALL       1
spi0.i1_4_lut_LC_15_16_6/lcout      LogicCell40_SEQ_MODE_0000    288              3261   1880  FALL      15
I__1948/I                           LocalMux                       0              3261   2448  FALL       1
I__1948/O                           LocalMux                     309              3570   2448  FALL       1
I__1960/I                           InMux                          0              3570   2448  FALL       1
I__1960/O                           InMux                        217              3787   2448  FALL       1
spi0.t_FSM_i11_LC_16_15_7/in3       LogicCell40_SEQ_MODE_1010      0              3787   2448  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i11_LC_16_15_7/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.t_FSM_i7_LC_16_17_3/in3
Capture Clock    : spi0.t_FSM_i7_LC_16_17_3/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1333  FALL      13
I__1836/I                           LocalMux                       0              2448   1333  FALL       1
I__1836/O                           LocalMux                     309              2756   1333  FALL       1
I__1848/I                           InMux                          0              2756   1333  FALL       1
I__1848/O                           InMux                        217              2974   1333  FALL       1
spi0.i1_4_lut_LC_15_16_6/in3        LogicCell40_SEQ_MODE_0000      0              2974   1333  FALL       1
spi0.i1_4_lut_LC_15_16_6/lcout      LogicCell40_SEQ_MODE_0000    288              3261   1880  FALL      15
I__1949/I                           LocalMux                       0              3261   2448  FALL       1
I__1949/O                           LocalMux                     309              3570   2448  FALL       1
I__1963/I                           InMux                          0              3570   2448  FALL       1
I__1963/O                           InMux                        217              3787   2448  FALL       1
spi0.t_FSM_i7_LC_16_17_3/in3        LogicCell40_SEQ_MODE_1010      0              3787   2448  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i7_LC_16_17_3/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.t_FSM_i12_LC_16_15_6/in1
Capture Clock    : spi0.t_FSM_i12_LC_16_15_6/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1333  FALL      13
I__1836/I                           LocalMux                       0              2448   1333  FALL       1
I__1836/O                           LocalMux                     309              2756   1333  FALL       1
I__1848/I                           InMux                          0              2756   1333  FALL       1
I__1848/O                           InMux                        217              2974   1333  FALL       1
spi0.i1_4_lut_LC_15_16_6/in3        LogicCell40_SEQ_MODE_0000      0              2974   1333  FALL       1
spi0.i1_4_lut_LC_15_16_6/lcout      LogicCell40_SEQ_MODE_0000    288              3261   1880  FALL      15
I__1946/I                           LocalMux                       0              3261   2448  FALL       1
I__1946/O                           LocalMux                     309              3570   2448  FALL       1
I__1954/I                           InMux                          0              3570   2448  FALL       1
I__1954/O                           InMux                        217              3787   2448  FALL       1
spi0.t_FSM_i12_LC_16_15_6/in1       LogicCell40_SEQ_MODE_1010      0              3787   2448  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i12_LC_16_15_6/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.t_FSM_i14_LC_16_15_4/in1
Capture Clock    : spi0.t_FSM_i14_LC_16_15_4/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1333  FALL      13
I__1836/I                           LocalMux                       0              2448   1333  FALL       1
I__1836/O                           LocalMux                     309              2756   1333  FALL       1
I__1848/I                           InMux                          0              2756   1333  FALL       1
I__1848/O                           InMux                        217              2974   1333  FALL       1
spi0.i1_4_lut_LC_15_16_6/in3        LogicCell40_SEQ_MODE_0000      0              2974   1333  FALL       1
spi0.i1_4_lut_LC_15_16_6/lcout      LogicCell40_SEQ_MODE_0000    288              3261   1880  FALL      15
I__1946/I                           LocalMux                       0              3261   2448  FALL       1
I__1946/O                           LocalMux                     309              3570   2448  FALL       1
I__1955/I                           InMux                          0              3570   2448  FALL       1
I__1955/O                           InMux                        217              3787   2448  FALL       1
spi0.t_FSM_i14_LC_16_15_4/in1       LogicCell40_SEQ_MODE_1010      0              3787   2448  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i14_LC_16_15_4/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.t_FSM_i1_LC_16_15_2/in1
Capture Clock    : spi0.t_FSM_i1_LC_16_15_2/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1333  FALL      13
I__1836/I                           LocalMux                       0              2448   1333  FALL       1
I__1836/O                           LocalMux                     309              2756   1333  FALL       1
I__1848/I                           InMux                          0              2756   1333  FALL       1
I__1848/O                           InMux                        217              2974   1333  FALL       1
spi0.i1_4_lut_LC_15_16_6/in3        LogicCell40_SEQ_MODE_0000      0              2974   1333  FALL       1
spi0.i1_4_lut_LC_15_16_6/lcout      LogicCell40_SEQ_MODE_0000    288              3261   1880  FALL      15
I__1946/I                           LocalMux                       0              3261   2448  FALL       1
I__1946/O                           LocalMux                     309              3570   2448  FALL       1
I__1956/I                           InMux                          0              3570   2448  FALL       1
I__1956/O                           InMux                        217              3787   2448  FALL       1
spi0.t_FSM_i1_LC_16_15_2/in1        LogicCell40_SEQ_MODE_1010      0              3787   2448  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i1_LC_16_15_2/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.t_FSM_i3_LC_16_17_4/in1
Capture Clock    : spi0.t_FSM_i3_LC_16_17_4/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1333  FALL      13
I__1836/I                           LocalMux                       0              2448   1333  FALL       1
I__1836/O                           LocalMux                     309              2756   1333  FALL       1
I__1848/I                           InMux                          0              2756   1333  FALL       1
I__1848/O                           InMux                        217              2974   1333  FALL       1
spi0.i1_4_lut_LC_15_16_6/in3        LogicCell40_SEQ_MODE_0000      0              2974   1333  FALL       1
spi0.i1_4_lut_LC_15_16_6/lcout      LogicCell40_SEQ_MODE_0000    288              3261   1880  FALL      15
I__1947/I                           LocalMux                       0              3261   2448  FALL       1
I__1947/O                           LocalMux                     309              3570   2448  FALL       1
I__1958/I                           InMux                          0              3570   2448  FALL       1
I__1958/O                           InMux                        217              3787   2448  FALL       1
spi0.t_FSM_i3_LC_16_17_4/in1        LogicCell40_SEQ_MODE_1010      0              3787   2448  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i3_LC_16_17_4/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.t_FSM_i8_LC_16_17_2/in1
Capture Clock    : spi0.t_FSM_i8_LC_16_17_2/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1333  FALL      13
I__1836/I                           LocalMux                       0              2448   1333  FALL       1
I__1836/O                           LocalMux                     309              2756   1333  FALL       1
I__1848/I                           InMux                          0              2756   1333  FALL       1
I__1848/O                           InMux                        217              2974   1333  FALL       1
spi0.i1_4_lut_LC_15_16_6/in3        LogicCell40_SEQ_MODE_0000      0              2974   1333  FALL       1
spi0.i1_4_lut_LC_15_16_6/lcout      LogicCell40_SEQ_MODE_0000    288              3261   1880  FALL      15
I__1947/I                           LocalMux                       0              3261   2448  FALL       1
I__1947/O                           LocalMux                     309              3570   2448  FALL       1
I__1959/I                           InMux                          0              3570   2448  FALL       1
I__1959/O                           InMux                        217              3787   2448  FALL       1
spi0.t_FSM_i8_LC_16_17_2/in1        LogicCell40_SEQ_MODE_1010      0              3787   2448  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i8_LC_16_17_2/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.t_FSM_i13_LC_16_15_5/in3
Capture Clock    : spi0.t_FSM_i13_LC_16_15_5/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1333  FALL      13
I__1836/I                           LocalMux                       0              2448   1333  FALL       1
I__1836/O                           LocalMux                     309              2756   1333  FALL       1
I__1848/I                           InMux                          0              2756   1333  FALL       1
I__1848/O                           InMux                        217              2974   1333  FALL       1
spi0.i1_4_lut_LC_15_16_6/in3        LogicCell40_SEQ_MODE_0000      0              2974   1333  FALL       1
spi0.i1_4_lut_LC_15_16_6/lcout      LogicCell40_SEQ_MODE_0000    288              3261   1880  FALL      15
I__1948/I                           LocalMux                       0              3261   2448  FALL       1
I__1948/O                           LocalMux                     309              3570   2448  FALL       1
I__1961/I                           InMux                          0              3570   2448  FALL       1
I__1961/O                           InMux                        217              3787   2448  FALL       1
spi0.t_FSM_i13_LC_16_15_5/in3       LogicCell40_SEQ_MODE_1010      0              3787   2448  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i13_LC_16_15_5/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.t_FSM_i15_LC_16_15_3/in3
Capture Clock    : spi0.t_FSM_i15_LC_16_15_3/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1333  FALL      13
I__1836/I                           LocalMux                       0              2448   1333  FALL       1
I__1836/O                           LocalMux                     309              2756   1333  FALL       1
I__1848/I                           InMux                          0              2756   1333  FALL       1
I__1848/O                           InMux                        217              2974   1333  FALL       1
spi0.i1_4_lut_LC_15_16_6/in3        LogicCell40_SEQ_MODE_0000      0              2974   1333  FALL       1
spi0.i1_4_lut_LC_15_16_6/lcout      LogicCell40_SEQ_MODE_0000    288              3261   1880  FALL      15
I__1948/I                           LocalMux                       0              3261   2448  FALL       1
I__1948/O                           LocalMux                     309              3570   2448  FALL       1
I__1962/I                           InMux                          0              3570   2448  FALL       1
I__1962/O                           InMux                        217              3787   2448  FALL       1
spi0.t_FSM_i15_LC_16_15_3/in3       LogicCell40_SEQ_MODE_1010      0              3787   2448  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2258/I                         LocalMux                       0               701  RISE       1
I__2258/O                         LocalMux                     330              1031  RISE       1
I__2272/I                         ClkMux                         0              1031  RISE       1
I__2272/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i15_LC_16_15_3/clk     LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.t_FSM_i9_LC_16_17_1/in3
Capture Clock    : spi0.t_FSM_i9_LC_16_17_1/clk
Hold Constraint  : 0p
Path slack       : 2447p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1333  FALL      13
I__1836/I                           LocalMux                       0              2448   1333  FALL       1
I__1836/O                           LocalMux                     309              2756   1333  FALL       1
I__1848/I                           InMux                          0              2756   1333  FALL       1
I__1848/O                           InMux                        217              2974   1333  FALL       1
spi0.i1_4_lut_LC_15_16_6/in3        LogicCell40_SEQ_MODE_0000      0              2974   1333  FALL       1
spi0.i1_4_lut_LC_15_16_6/lcout      LogicCell40_SEQ_MODE_0000    288              3261   1880  FALL      15
I__1949/I                           LocalMux                       0              3261   2448  FALL       1
I__1949/O                           LocalMux                     309              3570   2448  FALL       1
I__1964/I                           InMux                          0              3570   2448  FALL       1
I__1964/O                           InMux                        217              3787   2448  FALL       1
spi0.t_FSM_i9_LC_16_17_1/in3        LogicCell40_SEQ_MODE_1010      0              3787   2448  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2259/I                         LocalMux                       0               701  RISE       1
I__2259/O                         LocalMux                     330              1031  RISE       1
I__2273/I                         ClkMux                         0              1031  RISE       1
I__2273/O                         ClkMux                       309              1340  RISE       1
spi0.t_FSM_i9_LC_16_17_1/clk      LogicCell40_SEQ_MODE_1010      0              1340  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i14_LC_14_15_1/lcout
Path End         : spi0.tx_shift_reg_i15_LC_12_16_0/sr
Capture Clock    : spi0.tx_shift_reg_i15_LC_12_16_0/clk
Hold Constraint  : 0p
Path slack       : 2624p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1283
- Setup Time                                         -197
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1086

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1599
+ Clock To Q                                         540
+ Data Path Delay                                   1571
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3710
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2240/I                             Odrv4                          0                 0  FALL       1
I__2240/O                             Odrv4                        372               372  FALL       1
I__2245/I                             Span4Mux_h                     0               372  FALL       1
I__2245/O                             Span4Mux_h                   316               687  FALL       1
I__2252/I                             Span4Mux_v                     0               687  FALL       1
I__2252/O                             Span4Mux_v                   372              1059  FALL       1
I__2264/I                             LocalMux                       0              1059  FALL       1
I__2264/O                             LocalMux                     309              1368  FALL       1
I__2279/I                             ClkMux                         0              1368  FALL       1
I__2279/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i14C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i14C/O           INV                            0              1599  RISE       3
spi0.tx_shift_reg_i14_LC_14_15_1/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i14_LC_14_15_1/lcout  LogicCell40_SEQ_MODE_1000    540              2139   2624  FALL       1
I__1201/I                               LocalMux                       0              2139   2624  FALL       1
I__1201/O                               LocalMux                     309              2448   2624  FALL       1
I__1202/I                               InMux                          0              2448   2624  FALL       1
I__1202/O                               InMux                        217              2665   2624  FALL       1
spi0.i1_2_lut_adj_16_LC_13_16_4/in1     LogicCell40_SEQ_MODE_0000      0              2665   2624  FALL       1
spi0.i1_2_lut_adj_16_LC_13_16_4/lcout   LogicCell40_SEQ_MODE_0000    379              3044   2624  FALL       1
I__1035/I                               LocalMux                       0              3044   2624  FALL       1
I__1035/O                               LocalMux                     309              3352   2624  FALL       1
I__1036/I                               SRMux                          0              3352   2624  FALL       1
I__1036/O                               SRMux                        358              3710   2624  FALL       1
spi0.tx_shift_reg_i15_LC_12_16_0/sr     LogicCell40_SEQ_MODE_1001      0              3710   2624  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2243/I                             Odrv4                          0                 0  FALL       1
I__2243/O                             Odrv4                        372               372  FALL       1
I__2250/I                             Span4Mux_v                     0               372  FALL       1
I__2250/O                             Span4Mux_v                   372               743  FALL       1
I__2262/I                             LocalMux                       0               743  FALL       1
I__2262/O                             LocalMux                     309              1052  FALL       1
I__2276/I                             ClkMux                         0              1052  FALL       1
I__2276/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i15C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i15C/O           INV                            0              1283  RISE       1
spi0.tx_shift_reg_i15_LC_12_16_0/clk  LogicCell40_SEQ_MODE_1001      0              1283  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.rx__5_i4_LC_17_16_0/in3
Capture Clock    : spi0.rx__5_i4_LC_17_16_0/clk
Hold Constraint  : 0p
Path slack       : 2834p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2027
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4475
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      31
I__1764/I                           LocalMux                       0              2448   2251  FALL       1
I__1764/O                           LocalMux                     309              2756   2251  FALL       1
I__1773/I                           InMux                          0              2756   2251  FALL       1
I__1773/O                           InMux                        217              2974   2251  FALL       1
spi0.i19_3_lut_LC_14_15_0/in3       LogicCell40_SEQ_MODE_0000      0              2974   2251  FALL       1
spi0.i19_3_lut_LC_14_15_0/lcout     LogicCell40_SEQ_MODE_0000    288              3261   2251  FALL      23
I__2295/I                           Odrv4                          0              3261   2833  FALL       1
I__2295/O                           Odrv4                        372              3633   2833  FALL       1
I__2312/I                           Span4Mux_h                     0              3633   2833  FALL       1
I__2312/O                           Span4Mux_h                   316              3949   2833  FALL       1
I__2317/I                           LocalMux                       0              3949   2833  FALL       1
I__2317/O                           LocalMux                     309              4257   2833  FALL       1
I__2321/I                           InMux                          0              4257   2833  FALL       1
I__2321/O                           InMux                        217              4475   2833  FALL       1
spi0.rx__5_i4_LC_17_16_0/in3        LogicCell40_SEQ_MODE_1000      0              4475   2833  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2251/I                         Span4Mux_h                     0               351  RISE       1
I__2251/O                         Span4Mux_h                   302               652  RISE       1
I__2263/I                         Span4Mux_v                     0               652  RISE       1
I__2263/O                         Span4Mux_v                   351              1003  RISE       1
I__2278/I                         LocalMux                       0              1003  RISE       1
I__2278/O                         LocalMux                     330              1333  RISE       1
I__2286/I                         ClkMux                         0              1333  RISE       1
I__2286/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i4_LC_17_16_0/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.rx__5_i5_LC_17_16_6/in3
Capture Clock    : spi0.rx__5_i5_LC_17_16_6/clk
Hold Constraint  : 0p
Path slack       : 2834p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2027
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4475
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      31
I__1764/I                           LocalMux                       0              2448   2251  FALL       1
I__1764/O                           LocalMux                     309              2756   2251  FALL       1
I__1773/I                           InMux                          0              2756   2251  FALL       1
I__1773/O                           InMux                        217              2974   2251  FALL       1
spi0.i19_3_lut_LC_14_15_0/in3       LogicCell40_SEQ_MODE_0000      0              2974   2251  FALL       1
spi0.i19_3_lut_LC_14_15_0/lcout     LogicCell40_SEQ_MODE_0000    288              3261   2251  FALL      23
I__2295/I                           Odrv4                          0              3261   2833  FALL       1
I__2295/O                           Odrv4                        372              3633   2833  FALL       1
I__2312/I                           Span4Mux_h                     0              3633   2833  FALL       1
I__2312/O                           Span4Mux_h                   316              3949   2833  FALL       1
I__2317/I                           LocalMux                       0              3949   2833  FALL       1
I__2317/O                           LocalMux                     309              4257   2833  FALL       1
I__2322/I                           InMux                          0              4257   2833  FALL       1
I__2322/O                           InMux                        217              4475   2833  FALL       1
spi0.rx__5_i5_LC_17_16_6/in3        LogicCell40_SEQ_MODE_1000      0              4475   2833  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2251/I                         Span4Mux_h                     0               351  RISE       1
I__2251/O                         Span4Mux_h                   302               652  RISE       1
I__2263/I                         Span4Mux_v                     0               652  RISE       1
I__2263/O                         Span4Mux_v                   351              1003  RISE       1
I__2278/I                         LocalMux                       0              1003  RISE       1
I__2278/O                         LocalMux                     330              1333  RISE       1
I__2286/I                         ClkMux                         0              1333  RISE       1
I__2286/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i5_LC_17_16_6/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.rx__5_i6_LC_17_16_7/in0
Capture Clock    : spi0.rx__5_i6_LC_17_16_7/clk
Hold Constraint  : 0p
Path slack       : 2834p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1641
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1641

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2027
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4475
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      31
I__1764/I                           LocalMux                       0              2448   2251  FALL       1
I__1764/O                           LocalMux                     309              2756   2251  FALL       1
I__1773/I                           InMux                          0              2756   2251  FALL       1
I__1773/O                           InMux                        217              2974   2251  FALL       1
spi0.i19_3_lut_LC_14_15_0/in3       LogicCell40_SEQ_MODE_0000      0              2974   2251  FALL       1
spi0.i19_3_lut_LC_14_15_0/lcout     LogicCell40_SEQ_MODE_0000    288              3261   2251  FALL      23
I__2295/I                           Odrv4                          0              3261   2833  FALL       1
I__2295/O                           Odrv4                        372              3633   2833  FALL       1
I__2312/I                           Span4Mux_h                     0              3633   2833  FALL       1
I__2312/O                           Span4Mux_h                   316              3949   2833  FALL       1
I__2317/I                           LocalMux                       0              3949   2833  FALL       1
I__2317/O                           LocalMux                     309              4257   2833  FALL       1
I__2323/I                           InMux                          0              4257   2833  FALL       1
I__2323/O                           InMux                        217              4475   2833  FALL       1
spi0.rx__5_i6_LC_17_16_7/in0        LogicCell40_SEQ_MODE_1000      0              4475   2833  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2251/I                         Span4Mux_h                     0               351  RISE       1
I__2251/O                         Span4Mux_h                   302               652  RISE       1
I__2263/I                         Span4Mux_v                     0               652  RISE       1
I__2263/O                         Span4Mux_v                   351              1003  RISE       1
I__2278/I                         LocalMux                       0              1003  RISE       1
I__2278/O                         LocalMux                     330              1333  RISE       1
I__2286/I                         ClkMux                         0              1333  RISE       1
I__2286/O                         ClkMux                       309              1641  RISE       1
spi0.rx__5_i6_LC_17_16_7/clk      LogicCell40_SEQ_MODE_1000      0              1641  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.rx__5_i7_LC_17_17_6/in3
Capture Clock    : spi0.rx__5_i7_LC_17_17_6/clk
Hold Constraint  : 0p
Path slack       : 3135p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2027
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4475
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      31
I__1764/I                           LocalMux                       0              2448   2251  FALL       1
I__1764/O                           LocalMux                     309              2756   2251  FALL       1
I__1773/I                           InMux                          0              2756   2251  FALL       1
I__1773/O                           InMux                        217              2974   2251  FALL       1
spi0.i19_3_lut_LC_14_15_0/in3       LogicCell40_SEQ_MODE_0000      0              2974   2251  FALL       1
spi0.i19_3_lut_LC_14_15_0/lcout     LogicCell40_SEQ_MODE_0000    288              3261   2251  FALL      23
I__2294/I                           Odrv4                          0              3261   2251  FALL       1
I__2294/O                           Odrv4                        372              3633   2251  FALL       1
I__2311/I                           Span4Mux_h                     0              3633   3135  FALL       1
I__2311/O                           Span4Mux_h                   316              3949   3135  FALL       1
I__2316/I                           LocalMux                       0              3949   3135  FALL       1
I__2316/O                           LocalMux                     309              4257   3135  FALL       1
I__2318/I                           InMux                          0              4257   3135  FALL       1
I__2318/O                           InMux                        217              4475   3135  FALL       1
spi0.rx__5_i7_LC_17_17_6/in3        LogicCell40_SEQ_MODE_1000      0              4475   3135  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2260/I                         LocalMux                       0               701  RISE       1
I__2260/O                         LocalMux                     330              1031  RISE       1
I__2274/I                         ClkMux                         0              1031  RISE       1
I__2274/O                         ClkMux                       309              1340  RISE       1
spi0.rx__5_i7_LC_17_17_6/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.rx__5_i8_LC_17_17_1/in0
Capture Clock    : spi0.rx__5_i8_LC_17_17_1/clk
Hold Constraint  : 0p
Path slack       : 3135p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2027
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4475
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      31
I__1764/I                           LocalMux                       0              2448   2251  FALL       1
I__1764/O                           LocalMux                     309              2756   2251  FALL       1
I__1773/I                           InMux                          0              2756   2251  FALL       1
I__1773/O                           InMux                        217              2974   2251  FALL       1
spi0.i19_3_lut_LC_14_15_0/in3       LogicCell40_SEQ_MODE_0000      0              2974   2251  FALL       1
spi0.i19_3_lut_LC_14_15_0/lcout     LogicCell40_SEQ_MODE_0000    288              3261   2251  FALL      23
I__2294/I                           Odrv4                          0              3261   2251  FALL       1
I__2294/O                           Odrv4                        372              3633   2251  FALL       1
I__2311/I                           Span4Mux_h                     0              3633   3135  FALL       1
I__2311/O                           Span4Mux_h                   316              3949   3135  FALL       1
I__2316/I                           LocalMux                       0              3949   3135  FALL       1
I__2316/O                           LocalMux                     309              4257   3135  FALL       1
I__2319/I                           InMux                          0              4257   3135  FALL       1
I__2319/O                           InMux                        217              4475   3135  FALL       1
spi0.rx__5_i8_LC_17_17_1/in0        LogicCell40_SEQ_MODE_1000      0              4475   3135  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2260/I                         LocalMux                       0               701  RISE       1
I__2260/O                         LocalMux                     330              1031  RISE       1
I__2274/I                         ClkMux                         0              1031  RISE       1
I__2274/O                         ClkMux                       309              1340  RISE       1
spi0.rx__5_i8_LC_17_17_1/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.rx__5_i9_LC_17_17_4/in3
Capture Clock    : spi0.rx__5_i9_LC_17_17_4/clk
Hold Constraint  : 0p
Path slack       : 3135p

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Capture Clock Source Latency                          0
+ Capture Clock Path Delay                           1340
- Setup Time                                            0
--------------------------------------------------   ---- 
End-of-path required time (ps)                       1340

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   2027
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4475
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout  LogicCell40_SEQ_MODE_1010    540              2448   1066  FALL      31
I__1764/I                           LocalMux                       0              2448   2251  FALL       1
I__1764/O                           LocalMux                     309              2756   2251  FALL       1
I__1773/I                           InMux                          0              2756   2251  FALL       1
I__1773/O                           InMux                        217              2974   2251  FALL       1
spi0.i19_3_lut_LC_14_15_0/in3       LogicCell40_SEQ_MODE_0000      0              2974   2251  FALL       1
spi0.i19_3_lut_LC_14_15_0/lcout     LogicCell40_SEQ_MODE_0000    288              3261   2251  FALL      23
I__2294/I                           Odrv4                          0              3261   2251  FALL       1
I__2294/O                           Odrv4                        372              3633   2251  FALL       1
I__2311/I                           Span4Mux_h                     0              3633   3135  FALL       1
I__2311/O                           Span4Mux_h                   316              3949   3135  FALL       1
I__2316/I                           LocalMux                       0              3949   3135  FALL       1
I__2316/O                           LocalMux                     309              4257   3135  FALL       1
I__2320/I                           InMux                          0              4257   3135  FALL       1
I__2320/O                           InMux                        217              4475   3135  FALL       1
spi0.rx__5_i9_LC_17_17_4/in3        LogicCell40_SEQ_MODE_1000      0              4475   3135  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2243/I                         Odrv4                          0                 0  RISE       1
I__2243/O                         Odrv4                        351               351  RISE       1
I__2249/I                         Span4Mux_v                     0               351  RISE       1
I__2249/O                         Span4Mux_v                   351               701  RISE       1
I__2260/I                         LocalMux                       0               701  RISE       1
I__2260/O                         LocalMux                     330              1031  RISE       1
I__2274/I                         ClkMux                         0              1031  RISE       1
I__2274/O                         ClkMux                       309              1340  RISE       1
spi0.rx__5_i9_LC_17_17_4/clk      LogicCell40_SEQ_MODE_1000      0              1340  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.tx_shift_reg_i14_LC_14_15_1/in2
Capture Clock    : spi0.tx_shift_reg_i14_LC_14_15_1/clk
Hold Constraint  : -500000p
Path slack       : 501641p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    792
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3240
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout    LogicCell40_SEQ_MODE_1010    540              2448  501641  FALL      31
I__1764/I                             LocalMux                       0              2448  501641  FALL       1
I__1764/O                             LocalMux                     309              2756  501641  FALL       1
I__1773/I                             InMux                          0              2756  501641  FALL       1
I__1773/O                             InMux                        217              2974  501641  FALL       1
spi0.i19_3_lut_LC_14_15_0/in3         LogicCell40_SEQ_MODE_0000      0              2974  501641  FALL       1
spi0.i19_3_lut_LC_14_15_0/ltout       LogicCell40_SEQ_MODE_0000    267              3240  501641  RISE       1
I__1203/I                             CascadeMux                     0              3240  501641  RISE       1
I__1203/O                             CascadeMux                     0              3240  501641  RISE       1
spi0.tx_shift_reg_i14_LC_14_15_1/in2  LogicCell40_SEQ_MODE_1000      0              3240  501641  RISE       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2240/I                             Odrv4                          0                 0  FALL       1
I__2240/O                             Odrv4                        372               372  FALL       1
I__2245/I                             Span4Mux_h                     0               372  FALL       1
I__2245/O                             Span4Mux_h                   316               687  FALL       1
I__2252/I                             Span4Mux_v                     0               687  FALL       1
I__2252/O                             Span4Mux_v                   372              1059  FALL       1
I__2264/I                             LocalMux                       0              1059  FALL       1
I__2264/O                             LocalMux                     309              1368  FALL       1
I__2279/I                             ClkMux                         0              1368  FALL       1
I__2279/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i14C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i14C/O           INV                            0              1599  RISE       3
spi0.tx_shift_reg_i14_LC_14_15_1/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i2_LC_15_15_3/lcout
Path End         : spi0.tx_shift_reg_i0_LC_15_14_0/in1
Capture Clock    : spi0.tx_shift_reg_i0_LC_15_14_0/clk
Hold Constraint  : -500000p
Path slack       : 501894p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1080
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498920

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    526
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       2974
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i2_LC_15_15_3/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i2_LC_15_15_3/lcout   LogicCell40_SEQ_MODE_1010    540              2448  501697  FALL      16
I__1811/I                            LocalMux                       0              2448  501894  FALL       1
I__1811/O                            LocalMux                     309              2756  501894  FALL       1
I__1825/I                            InMux                          0              2756  501894  FALL       1
I__1825/O                            InMux                        217              2974  501894  FALL       1
spi0.tx_shift_reg_i0_LC_15_14_0/in1  LogicCell40_SEQ_MODE_1000      0              2974  501894  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2241/I                            Odrv12                         0                 0  FALL       1
I__2241/O                            Odrv12                       540               540  FALL       1
I__2246/I                            LocalMux                       0               540  FALL       1
I__2246/O                            LocalMux                     309               849  FALL       1
I__2253/I                            ClkMux                         0               849  FALL       1
I__2253/O                            ClkMux                       231              1080  FALL       1
INVspi0.tx_shift_reg_i0C/I           INV                            0              1080  FALL       1
INVspi0.tx_shift_reg_i0C/O           INV                            0              1080  RISE       1
spi0.tx_shift_reg_i0_LC_15_14_0/clk  LogicCell40_SEQ_MODE_1000      0              1080  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.tx_shift_reg_i5_LC_14_16_4/in2
Capture Clock    : spi0.tx_shift_reg_i5_LC_14_16_4/clk
Hold Constraint  : -500000p
Path slack       : 501957p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498717

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    792
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3240
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout           LogicCell40_SEQ_MODE_1010    540              2448  501641  FALL      31
I__1766/I                                    LocalMux                       0              2448  501957  FALL       1
I__1766/O                                    LocalMux                     309              2756  501957  FALL       1
I__1779/I                                    InMux                          0              2756  501957  FALL       1
I__1779/O                                    InMux                        217              2974  501957  FALL       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/in3    LogicCell40_SEQ_MODE_0000      0              2974  501957  FALL       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/ltout  LogicCell40_SEQ_MODE_0000    267              3240  501957  RISE       1
I__1283/I                                    CascadeMux                     0              3240  501957  RISE       1
I__1283/O                                    CascadeMux                     0              3240  501957  RISE       1
spi0.tx_shift_reg_i5_LC_14_16_4/in2          LogicCell40_SEQ_MODE_1000      0              3240  501957  RISE       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i5_LC_14_16_4/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.tx_shift_reg_i13_LC_14_15_7/in1
Capture Clock    : spi0.tx_shift_reg_i13_LC_14_15_7/clk
Hold Constraint  : -500000p
Path slack       : 502188p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout           LogicCell40_SEQ_MODE_1010    540              2448  501641  FALL      31
I__1766/I                                    LocalMux                       0              2448  501957  FALL       1
I__1766/O                                    LocalMux                     309              2756  501957  FALL       1
I__1779/I                                    InMux                          0              2756  501957  FALL       1
I__1779/O                                    InMux                        217              2974  501957  FALL       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/in3    LogicCell40_SEQ_MODE_0000      0              2974  501957  FALL       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/lcout  LogicCell40_SEQ_MODE_0000    288              3261  502188  FALL      14
I__1251/I                                    LocalMux                       0              3261  502188  FALL       1
I__1251/O                                    LocalMux                     309              3570  502188  FALL       1
I__1263/I                                    InMux                          0              3570  502188  FALL       1
I__1263/O                                    InMux                        217              3787  502188  FALL       1
spi0.tx_shift_reg_i13_LC_14_15_7/in1         LogicCell40_SEQ_MODE_1000      0              3787  502188  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2240/I                             Odrv4                          0                 0  FALL       1
I__2240/O                             Odrv4                        372               372  FALL       1
I__2245/I                             Span4Mux_h                     0               372  FALL       1
I__2245/O                             Span4Mux_h                   316               687  FALL       1
I__2252/I                             Span4Mux_v                     0               687  FALL       1
I__2252/O                             Span4Mux_v                   372              1059  FALL       1
I__2264/I                             LocalMux                       0              1059  FALL       1
I__2264/O                             LocalMux                     309              1368  FALL       1
I__2279/I                             ClkMux                         0              1368  FALL       1
I__2279/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i14C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i14C/O           INV                            0              1599  RISE       3
spi0.tx_shift_reg_i13_LC_14_15_7/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.tx_shift_reg_i13_LC_14_15_7/in3
Capture Clock    : spi0.tx_shift_reg_i13_LC_14_15_7/clk
Hold Constraint  : -500000p
Path slack       : 502188p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout    LogicCell40_SEQ_MODE_1010    540              2448  501641  FALL      31
I__1764/I                             LocalMux                       0              2448  501641  FALL       1
I__1764/O                             LocalMux                     309              2756  501641  FALL       1
I__1773/I                             InMux                          0              2756  501641  FALL       1
I__1773/O                             InMux                        217              2974  501641  FALL       1
spi0.i19_3_lut_LC_14_15_0/in3         LogicCell40_SEQ_MODE_0000      0              2974  501641  FALL       1
spi0.i19_3_lut_LC_14_15_0/lcout       LogicCell40_SEQ_MODE_0000    288              3261  502188  FALL      23
I__2292/I                             LocalMux                       0              3261  502188  FALL       1
I__2292/O                             LocalMux                     309              3570  502188  FALL       1
I__2301/I                             InMux                          0              3570  502188  FALL       1
I__2301/O                             InMux                        217              3787  502188  FALL       1
spi0.tx_shift_reg_i13_LC_14_15_7/in3  LogicCell40_SEQ_MODE_1000      0              3787  502188  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2240/I                             Odrv4                          0                 0  FALL       1
I__2240/O                             Odrv4                        372               372  FALL       1
I__2245/I                             Span4Mux_h                     0               372  FALL       1
I__2245/O                             Span4Mux_h                   316               687  FALL       1
I__2252/I                             Span4Mux_v                     0               687  FALL       1
I__2252/O                             Span4Mux_v                   372              1059  FALL       1
I__2264/I                             LocalMux                       0              1059  FALL       1
I__2264/O                             LocalMux                     309              1368  FALL       1
I__2279/I                             ClkMux                         0              1368  FALL       1
I__2279/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i14C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i14C/O           INV                            0              1599  RISE       3
spi0.tx_shift_reg_i13_LC_14_15_7/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.tx_shift_reg_i14_LC_14_15_1/in3
Capture Clock    : spi0.tx_shift_reg_i14_LC_14_15_1/clk
Hold Constraint  : -500000p
Path slack       : 502188p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout           LogicCell40_SEQ_MODE_1010    540              2448  501641  FALL      31
I__1766/I                                    LocalMux                       0              2448  501957  FALL       1
I__1766/O                                    LocalMux                     309              2756  501957  FALL       1
I__1779/I                                    InMux                          0              2756  501957  FALL       1
I__1779/O                                    InMux                        217              2974  501957  FALL       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/in3    LogicCell40_SEQ_MODE_0000      0              2974  501957  FALL       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/lcout  LogicCell40_SEQ_MODE_0000    288              3261  502188  FALL      14
I__1251/I                                    LocalMux                       0              3261  502188  FALL       1
I__1251/O                                    LocalMux                     309              3570  502188  FALL       1
I__1264/I                                    InMux                          0              3570  502188  FALL       1
I__1264/O                                    InMux                        217              3787  502188  FALL       1
spi0.tx_shift_reg_i14_LC_14_15_1/in3         LogicCell40_SEQ_MODE_1000      0              3787  502188  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2240/I                             Odrv4                          0                 0  FALL       1
I__2240/O                             Odrv4                        372               372  FALL       1
I__2245/I                             Span4Mux_h                     0               372  FALL       1
I__2245/O                             Span4Mux_h                   316               687  FALL       1
I__2252/I                             Span4Mux_v                     0               687  FALL       1
I__2252/O                             Span4Mux_v                   372              1059  FALL       1
I__2264/I                             LocalMux                       0              1059  FALL       1
I__2264/O                             LocalMux                     309              1368  FALL       1
I__2279/I                             ClkMux                         0              1368  FALL       1
I__2279/O                             ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i14C/I           INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i14C/O           INV                            0              1599  RISE       3
spi0.tx_shift_reg_i14_LC_14_15_1/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.tx_shift_reg_i1_LC_14_15_6/in2
Capture Clock    : spi0.tx_shift_reg_i1_LC_14_15_6/clk
Hold Constraint  : -500000p
Path slack       : 502188p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout           LogicCell40_SEQ_MODE_1010    540              2448  501641  FALL      31
I__1766/I                                    LocalMux                       0              2448  501957  FALL       1
I__1766/O                                    LocalMux                     309              2756  501957  FALL       1
I__1779/I                                    InMux                          0              2756  501957  FALL       1
I__1779/O                                    InMux                        217              2974  501957  FALL       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/in3    LogicCell40_SEQ_MODE_0000      0              2974  501957  FALL       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/lcout  LogicCell40_SEQ_MODE_0000    288              3261  502188  FALL      14
I__1251/I                                    LocalMux                       0              3261  502188  FALL       1
I__1251/O                                    LocalMux                     309              3570  502188  FALL       1
I__1265/I                                    InMux                          0              3570  502188  FALL       1
I__1265/O                                    InMux                        217              3787  502188  FALL       1
I__1270/I                                    CascadeMux                     0              3787  502188  FALL       1
I__1270/O                                    CascadeMux                     0              3787  502188  FALL       1
spi0.tx_shift_reg_i1_LC_14_15_6/in2          LogicCell40_SEQ_MODE_1000      0              3787  502188  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2240/I                            Odrv4                          0                 0  FALL       1
I__2240/O                            Odrv4                        372               372  FALL       1
I__2245/I                            Span4Mux_h                     0               372  FALL       1
I__2245/O                            Span4Mux_h                   316               687  FALL       1
I__2252/I                            Span4Mux_v                     0               687  FALL       1
I__2252/O                            Span4Mux_v                   372              1059  FALL       1
I__2264/I                            LocalMux                       0              1059  FALL       1
I__2264/O                            LocalMux                     309              1368  FALL       1
I__2279/I                            ClkMux                         0              1368  FALL       1
I__2279/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i14C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i14C/O          INV                            0              1599  RISE       3
spi0.tx_shift_reg_i1_LC_14_15_6/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.tx_shift_reg_i1_LC_14_15_6/in0
Capture Clock    : spi0.tx_shift_reg_i1_LC_14_15_6/clk
Hold Constraint  : -500000p
Path slack       : 502188p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1599
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498401

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout   LogicCell40_SEQ_MODE_1010    540              2448  501641  FALL      31
I__1764/I                            LocalMux                       0              2448  501641  FALL       1
I__1764/O                            LocalMux                     309              2756  501641  FALL       1
I__1773/I                            InMux                          0              2756  501641  FALL       1
I__1773/O                            InMux                        217              2974  501641  FALL       1
spi0.i19_3_lut_LC_14_15_0/in3        LogicCell40_SEQ_MODE_0000      0              2974  501641  FALL       1
spi0.i19_3_lut_LC_14_15_0/lcout      LogicCell40_SEQ_MODE_0000    288              3261  502188  FALL      23
I__2292/I                            LocalMux                       0              3261  502188  FALL       1
I__2292/O                            LocalMux                     309              3570  502188  FALL       1
I__2302/I                            InMux                          0              3570  502188  FALL       1
I__2302/O                            InMux                        217              3787  502188  FALL       1
spi0.tx_shift_reg_i1_LC_14_15_6/in0  LogicCell40_SEQ_MODE_1000      0              3787  502188  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2240/I                            Odrv4                          0                 0  FALL       1
I__2240/O                            Odrv4                        372               372  FALL       1
I__2245/I                            Span4Mux_h                     0               372  FALL       1
I__2245/O                            Span4Mux_h                   316               687  FALL       1
I__2252/I                            Span4Mux_v                     0               687  FALL       1
I__2252/O                            Span4Mux_v                   372              1059  FALL       1
I__2264/I                            LocalMux                       0              1059  FALL       1
I__2264/O                            LocalMux                     309              1368  FALL       1
I__2279/I                            ClkMux                         0              1368  FALL       1
I__2279/O                            ClkMux                       231              1599  FALL       1
INVspi0.tx_shift_reg_i14C/I          INV                            0              1599  FALL       1
INVspi0.tx_shift_reg_i14C/O          INV                            0              1599  RISE       3
spi0.tx_shift_reg_i1_LC_14_15_6/clk  LogicCell40_SEQ_MODE_1000      0              1599  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.tx_shift_reg_i0_LC_15_14_0/in3
Capture Clock    : spi0.tx_shift_reg_i0_LC_15_14_0/clk
Hold Constraint  : -500000p
Path slack       : 502265p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1080
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498920

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                    897
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3345
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout   LogicCell40_SEQ_MODE_1010    540              2448  501641  FALL      31
I__1769/I                            Odrv4                          0              2448  502265  FALL       1
I__1769/O                            Odrv4                        372              2819  502265  FALL       1
I__1789/I                            LocalMux                       0              2819  502265  FALL       1
I__1789/O                            LocalMux                     309              3128  502265  FALL       1
I__1804/I                            InMux                          0              3128  502265  FALL       1
I__1804/O                            InMux                        217              3345  502265  FALL       1
spi0.tx_shift_reg_i0_LC_15_14_0/in3  LogicCell40_SEQ_MODE_1000      0              3345  502265  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2241/I                            Odrv12                         0                 0  FALL       1
I__2241/O                            Odrv12                       540               540  FALL       1
I__2246/I                            LocalMux                       0               540  FALL       1
I__2246/O                            LocalMux                     309               849  FALL       1
I__2253/I                            ClkMux                         0               849  FALL       1
I__2253/O                            ClkMux                       231              1080  FALL       1
INVspi0.tx_shift_reg_i0C/I           INV                            0              1080  FALL       1
INVspi0.tx_shift_reg_i0C/O           INV                            0              1080  RISE       1
spi0.tx_shift_reg_i0_LC_15_14_0/clk  LogicCell40_SEQ_MODE_1000      0              1080  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.tx_shift_reg_i2_LC_14_16_2/in1
Capture Clock    : spi0.tx_shift_reg_i2_LC_14_16_2/clk
Hold Constraint  : -500000p
Path slack       : 502504p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498717

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout           LogicCell40_SEQ_MODE_1010    540              2448  501641  FALL      31
I__1766/I                                    LocalMux                       0              2448  501957  FALL       1
I__1766/O                                    LocalMux                     309              2756  501957  FALL       1
I__1779/I                                    InMux                          0              2756  501957  FALL       1
I__1779/O                                    InMux                        217              2974  501957  FALL       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/in3    LogicCell40_SEQ_MODE_0000      0              2974  501957  FALL       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/lcout  LogicCell40_SEQ_MODE_0000    288              3261  502188  FALL      14
I__1249/I                                    LocalMux                       0              3261  502504  FALL       1
I__1249/O                                    LocalMux                     309              3570  502504  FALL       1
I__1253/I                                    InMux                          0              3570  502504  FALL       1
I__1253/O                                    InMux                        217              3787  502504  FALL       1
spi0.tx_shift_reg_i2_LC_14_16_2/in1          LogicCell40_SEQ_MODE_1000      0              3787  502504  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i2_LC_14_16_2/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.tx_shift_reg_i10_LC_13_16_7/in3
Capture Clock    : spi0.tx_shift_reg_i10_LC_13_16_7/clk
Hold Constraint  : -500000p
Path slack       : 502504p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498717

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout           LogicCell40_SEQ_MODE_1010    540              2448  501641  FALL      31
I__1766/I                                    LocalMux                       0              2448  501957  FALL       1
I__1766/O                                    LocalMux                     309              2756  501957  FALL       1
I__1779/I                                    InMux                          0              2756  501957  FALL       1
I__1779/O                                    InMux                        217              2974  501957  FALL       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/in3    LogicCell40_SEQ_MODE_0000      0              2974  501957  FALL       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/lcout  LogicCell40_SEQ_MODE_0000    288              3261  502188  FALL      14
I__1250/I                                    LocalMux                       0              3261  502504  FALL       1
I__1250/O                                    LocalMux                     309              3570  502504  FALL       1
I__1259/I                                    InMux                          0              3570  502504  FALL       1
I__1259/O                                    InMux                        217              3787  502504  FALL       1
spi0.tx_shift_reg_i10_LC_13_16_7/in3         LogicCell40_SEQ_MODE_1000      0              3787  502504  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                             Odrv4                          0                 0  FALL       1
I__2242/O                             Odrv4                        372               372  FALL       1
I__2248/I                             Span4Mux_v                     0               372  FALL       1
I__2248/O                             Span4Mux_v                   372               743  FALL       1
I__2257/I                             LocalMux                       0               743  FALL       1
I__2257/O                             LocalMux                     309              1052  FALL       1
I__2271/I                             ClkMux                         0              1052  FALL       1
I__2271/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1283  RISE       4
spi0.tx_shift_reg_i10_LC_13_16_7/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.tx_shift_reg_i4_LC_14_16_1/in2
Capture Clock    : spi0.tx_shift_reg_i4_LC_14_16_1/clk
Hold Constraint  : -500000p
Path slack       : 502504p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498717

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout           LogicCell40_SEQ_MODE_1010    540              2448  501641  FALL      31
I__1766/I                                    LocalMux                       0              2448  501957  FALL       1
I__1766/O                                    LocalMux                     309              2756  501957  FALL       1
I__1779/I                                    InMux                          0              2756  501957  FALL       1
I__1779/O                                    InMux                        217              2974  501957  FALL       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/in3    LogicCell40_SEQ_MODE_0000      0              2974  501957  FALL       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/lcout  LogicCell40_SEQ_MODE_0000    288              3261  502188  FALL      14
I__1249/I                                    LocalMux                       0              3261  502504  FALL       1
I__1249/O                                    LocalMux                     309              3570  502504  FALL       1
I__1254/I                                    InMux                          0              3570  502504  FALL       1
I__1254/O                                    InMux                        217              3787  502504  FALL       1
I__1267/I                                    CascadeMux                     0              3787  502504  FALL       1
I__1267/O                                    CascadeMux                     0              3787  502504  FALL       1
spi0.tx_shift_reg_i4_LC_14_16_1/in2          LogicCell40_SEQ_MODE_1000      0              3787  502504  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i4_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.tx_shift_reg_i6_LC_14_16_0/in1
Capture Clock    : spi0.tx_shift_reg_i6_LC_14_16_0/clk
Hold Constraint  : -500000p
Path slack       : 502504p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498717

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout           LogicCell40_SEQ_MODE_1010    540              2448  501641  FALL      31
I__1766/I                                    LocalMux                       0              2448  501957  FALL       1
I__1766/O                                    LocalMux                     309              2756  501957  FALL       1
I__1779/I                                    InMux                          0              2756  501957  FALL       1
I__1779/O                                    InMux                        217              2974  501957  FALL       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/in3    LogicCell40_SEQ_MODE_0000      0              2974  501957  FALL       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/lcout  LogicCell40_SEQ_MODE_0000    288              3261  502188  FALL      14
I__1249/I                                    LocalMux                       0              3261  502504  FALL       1
I__1249/O                                    LocalMux                     309              3570  502504  FALL       1
I__1255/I                                    InMux                          0              3570  502504  FALL       1
I__1255/O                                    InMux                        217              3787  502504  FALL       1
spi0.tx_shift_reg_i6_LC_14_16_0/in1          LogicCell40_SEQ_MODE_1000      0              3787  502504  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i6_LC_14_16_0/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.tx_shift_reg_i7_LC_14_16_6/in1
Capture Clock    : spi0.tx_shift_reg_i7_LC_14_16_6/clk
Hold Constraint  : -500000p
Path slack       : 502504p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498717

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout           LogicCell40_SEQ_MODE_1010    540              2448  501641  FALL      31
I__1766/I                                    LocalMux                       0              2448  501957  FALL       1
I__1766/O                                    LocalMux                     309              2756  501957  FALL       1
I__1779/I                                    InMux                          0              2756  501957  FALL       1
I__1779/O                                    InMux                        217              2974  501957  FALL       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/in3    LogicCell40_SEQ_MODE_0000      0              2974  501957  FALL       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/lcout  LogicCell40_SEQ_MODE_0000    288              3261  502188  FALL      14
I__1249/I                                    LocalMux                       0              3261  502504  FALL       1
I__1249/O                                    LocalMux                     309              3570  502504  FALL       1
I__1256/I                                    InMux                          0              3570  502504  FALL       1
I__1256/O                                    InMux                        217              3787  502504  FALL       1
spi0.tx_shift_reg_i7_LC_14_16_6/in1          LogicCell40_SEQ_MODE_1000      0              3787  502504  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i7_LC_14_16_6/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.tx_shift_reg_i8_LC_14_16_5/in2
Capture Clock    : spi0.tx_shift_reg_i8_LC_14_16_5/clk
Hold Constraint  : -500000p
Path slack       : 502504p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498717

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout           LogicCell40_SEQ_MODE_1010    540              2448  501641  FALL      31
I__1766/I                                    LocalMux                       0              2448  501957  FALL       1
I__1766/O                                    LocalMux                     309              2756  501957  FALL       1
I__1779/I                                    InMux                          0              2756  501957  FALL       1
I__1779/O                                    InMux                        217              2974  501957  FALL       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/in3    LogicCell40_SEQ_MODE_0000      0              2974  501957  FALL       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/lcout  LogicCell40_SEQ_MODE_0000    288              3261  502188  FALL      14
I__1249/I                                    LocalMux                       0              3261  502504  FALL       1
I__1249/O                                    LocalMux                     309              3570  502504  FALL       1
I__1257/I                                    InMux                          0              3570  502504  FALL       1
I__1257/O                                    InMux                        217              3787  502504  FALL       1
I__1268/I                                    CascadeMux                     0              3787  502504  FALL       1
I__1268/O                                    CascadeMux                     0              3787  502504  FALL       1
spi0.tx_shift_reg_i8_LC_14_16_5/in2          LogicCell40_SEQ_MODE_1000      0              3787  502504  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i8_LC_14_16_5/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.tx_shift_reg_i9_LC_14_16_7/in2
Capture Clock    : spi0.tx_shift_reg_i9_LC_14_16_7/clk
Hold Constraint  : -500000p
Path slack       : 502504p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498717

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout           LogicCell40_SEQ_MODE_1010    540              2448  501641  FALL      31
I__1766/I                                    LocalMux                       0              2448  501957  FALL       1
I__1766/O                                    LocalMux                     309              2756  501957  FALL       1
I__1779/I                                    InMux                          0              2756  501957  FALL       1
I__1779/O                                    InMux                        217              2974  501957  FALL       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/in3    LogicCell40_SEQ_MODE_0000      0              2974  501957  FALL       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/lcout  LogicCell40_SEQ_MODE_0000    288              3261  502188  FALL      14
I__1249/I                                    LocalMux                       0              3261  502504  FALL       1
I__1249/O                                    LocalMux                     309              3570  502504  FALL       1
I__1258/I                                    InMux                          0              3570  502504  FALL       1
I__1258/O                                    InMux                        217              3787  502504  FALL       1
I__1269/I                                    CascadeMux                     0              3787  502504  FALL       1
I__1269/O                                    CascadeMux                     0              3787  502504  FALL       1
spi0.tx_shift_reg_i9_LC_14_16_7/in2          LogicCell40_SEQ_MODE_1000      0              3787  502504  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i9_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.tx_shift_reg_i11_LC_13_16_6/in0
Capture Clock    : spi0.tx_shift_reg_i11_LC_13_16_6/clk
Hold Constraint  : -500000p
Path slack       : 502504p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498717

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout           LogicCell40_SEQ_MODE_1010    540              2448  501641  FALL      31
I__1766/I                                    LocalMux                       0              2448  501957  FALL       1
I__1766/O                                    LocalMux                     309              2756  501957  FALL       1
I__1779/I                                    InMux                          0              2756  501957  FALL       1
I__1779/O                                    InMux                        217              2974  501957  FALL       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/in3    LogicCell40_SEQ_MODE_0000      0              2974  501957  FALL       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/lcout  LogicCell40_SEQ_MODE_0000    288              3261  502188  FALL      14
I__1250/I                                    LocalMux                       0              3261  502504  FALL       1
I__1250/O                                    LocalMux                     309              3570  502504  FALL       1
I__1260/I                                    InMux                          0              3570  502504  FALL       1
I__1260/O                                    InMux                        217              3787  502504  FALL       1
spi0.tx_shift_reg_i11_LC_13_16_6/in0         LogicCell40_SEQ_MODE_1000      0              3787  502504  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                             Odrv4                          0                 0  FALL       1
I__2242/O                             Odrv4                        372               372  FALL       1
I__2248/I                             Span4Mux_v                     0               372  FALL       1
I__2248/O                             Span4Mux_v                   372               743  FALL       1
I__2257/I                             LocalMux                       0               743  FALL       1
I__2257/O                             LocalMux                     309              1052  FALL       1
I__2271/I                             ClkMux                         0              1052  FALL       1
I__2271/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1283  RISE       4
spi0.tx_shift_reg_i11_LC_13_16_6/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.tx_shift_reg_i12_LC_13_16_1/in3
Capture Clock    : spi0.tx_shift_reg_i12_LC_13_16_1/clk
Hold Constraint  : -500000p
Path slack       : 502504p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498717

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout           LogicCell40_SEQ_MODE_1010    540              2448  501641  FALL      31
I__1766/I                                    LocalMux                       0              2448  501957  FALL       1
I__1766/O                                    LocalMux                     309              2756  501957  FALL       1
I__1779/I                                    InMux                          0              2756  501957  FALL       1
I__1779/O                                    InMux                        217              2974  501957  FALL       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/in3    LogicCell40_SEQ_MODE_0000      0              2974  501957  FALL       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/lcout  LogicCell40_SEQ_MODE_0000    288              3261  502188  FALL      14
I__1250/I                                    LocalMux                       0              3261  502504  FALL       1
I__1250/O                                    LocalMux                     309              3570  502504  FALL       1
I__1261/I                                    InMux                          0              3570  502504  FALL       1
I__1261/O                                    InMux                        217              3787  502504  FALL       1
spi0.tx_shift_reg_i12_LC_13_16_1/in3         LogicCell40_SEQ_MODE_1000      0              3787  502504  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                             Odrv4                          0                 0  FALL       1
I__2242/O                             Odrv4                        372               372  FALL       1
I__2248/I                             Span4Mux_v                     0               372  FALL       1
I__2248/O                             Span4Mux_v                   372               743  FALL       1
I__2257/I                             LocalMux                       0               743  FALL       1
I__2257/O                             LocalMux                     309              1052  FALL       1
I__2271/I                             ClkMux                         0              1052  FALL       1
I__2271/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1283  RISE       4
spi0.tx_shift_reg_i12_LC_13_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.tx_shift_reg_i3_LC_13_16_5/in3
Capture Clock    : spi0.tx_shift_reg_i3_LC_13_16_5/clk
Hold Constraint  : -500000p
Path slack       : 502504p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498717

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout           LogicCell40_SEQ_MODE_1010    540              2448  501641  FALL      31
I__1766/I                                    LocalMux                       0              2448  501957  FALL       1
I__1766/O                                    LocalMux                     309              2756  501957  FALL       1
I__1779/I                                    InMux                          0              2756  501957  FALL       1
I__1779/O                                    InMux                        217              2974  501957  FALL       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/in3    LogicCell40_SEQ_MODE_0000      0              2974  501957  FALL       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/lcout  LogicCell40_SEQ_MODE_0000    288              3261  502188  FALL      14
I__1250/I                                    LocalMux                       0              3261  502504  FALL       1
I__1250/O                                    LocalMux                     309              3570  502504  FALL       1
I__1262/I                                    InMux                          0              3570  502504  FALL       1
I__1262/O                                    InMux                        217              3787  502504  FALL       1
spi0.tx_shift_reg_i3_LC_13_16_5/in3          LogicCell40_SEQ_MODE_1000      0              3787  502504  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2257/I                            LocalMux                       0               743  FALL       1
I__2257/O                            LocalMux                     309              1052  FALL       1
I__2271/I                            ClkMux                         0              1052  FALL       1
I__2271/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i12C/I          INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i12C/O          INV                            0              1283  RISE       4
spi0.tx_shift_reg_i3_LC_13_16_5/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.tx_shift_reg_i10_LC_13_16_7/in0
Capture Clock    : spi0.tx_shift_reg_i10_LC_13_16_7/clk
Hold Constraint  : -500000p
Path slack       : 502504p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498717

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout    LogicCell40_SEQ_MODE_1010    540              2448  501641  FALL      31
I__1764/I                             LocalMux                       0              2448  501641  FALL       1
I__1764/O                             LocalMux                     309              2756  501641  FALL       1
I__1773/I                             InMux                          0              2756  501641  FALL       1
I__1773/O                             InMux                        217              2974  501641  FALL       1
spi0.i19_3_lut_LC_14_15_0/in3         LogicCell40_SEQ_MODE_0000      0              2974  501641  FALL       1
spi0.i19_3_lut_LC_14_15_0/lcout       LogicCell40_SEQ_MODE_0000    288              3261  502188  FALL      23
I__2291/I                             LocalMux                       0              3261  502504  FALL       1
I__2291/O                             LocalMux                     309              3570  502504  FALL       1
I__2297/I                             InMux                          0              3570  502504  FALL       1
I__2297/O                             InMux                        217              3787  502504  FALL       1
spi0.tx_shift_reg_i10_LC_13_16_7/in0  LogicCell40_SEQ_MODE_1000      0              3787  502504  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                             Odrv4                          0                 0  FALL       1
I__2242/O                             Odrv4                        372               372  FALL       1
I__2248/I                             Span4Mux_v                     0               372  FALL       1
I__2248/O                             Span4Mux_v                   372               743  FALL       1
I__2257/I                             LocalMux                       0               743  FALL       1
I__2257/O                             LocalMux                     309              1052  FALL       1
I__2271/I                             ClkMux                         0              1052  FALL       1
I__2271/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1283  RISE       4
spi0.tx_shift_reg_i10_LC_13_16_7/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.tx_shift_reg_i2_LC_14_16_2/in3
Capture Clock    : spi0.tx_shift_reg_i2_LC_14_16_2/clk
Hold Constraint  : -500000p
Path slack       : 502504p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498717

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout   LogicCell40_SEQ_MODE_1010    540              2448  501641  FALL      31
I__1764/I                            LocalMux                       0              2448  501641  FALL       1
I__1764/O                            LocalMux                     309              2756  501641  FALL       1
I__1773/I                            InMux                          0              2756  501641  FALL       1
I__1773/O                            InMux                        217              2974  501641  FALL       1
spi0.i19_3_lut_LC_14_15_0/in3        LogicCell40_SEQ_MODE_0000      0              2974  501641  FALL       1
spi0.i19_3_lut_LC_14_15_0/lcout      LogicCell40_SEQ_MODE_0000    288              3261  502188  FALL      23
I__2293/I                            LocalMux                       0              3261  502504  FALL       1
I__2293/O                            LocalMux                     309              3570  502504  FALL       1
I__2303/I                            InMux                          0              3570  502504  FALL       1
I__2303/O                            InMux                        217              3787  502504  FALL       1
spi0.tx_shift_reg_i2_LC_14_16_2/in3  LogicCell40_SEQ_MODE_1000      0              3787  502504  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i2_LC_14_16_2/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.tx_shift_reg_i11_LC_13_16_6/in3
Capture Clock    : spi0.tx_shift_reg_i11_LC_13_16_6/clk
Hold Constraint  : -500000p
Path slack       : 502504p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498717

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout    LogicCell40_SEQ_MODE_1010    540              2448  501641  FALL      31
I__1764/I                             LocalMux                       0              2448  501641  FALL       1
I__1764/O                             LocalMux                     309              2756  501641  FALL       1
I__1773/I                             InMux                          0              2756  501641  FALL       1
I__1773/O                             InMux                        217              2974  501641  FALL       1
spi0.i19_3_lut_LC_14_15_0/in3         LogicCell40_SEQ_MODE_0000      0              2974  501641  FALL       1
spi0.i19_3_lut_LC_14_15_0/lcout       LogicCell40_SEQ_MODE_0000    288              3261  502188  FALL      23
I__2291/I                             LocalMux                       0              3261  502504  FALL       1
I__2291/O                             LocalMux                     309              3570  502504  FALL       1
I__2298/I                             InMux                          0              3570  502504  FALL       1
I__2298/O                             InMux                        217              3787  502504  FALL       1
spi0.tx_shift_reg_i11_LC_13_16_6/in3  LogicCell40_SEQ_MODE_1000      0              3787  502504  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                             Odrv4                          0                 0  FALL       1
I__2242/O                             Odrv4                        372               372  FALL       1
I__2248/I                             Span4Mux_v                     0               372  FALL       1
I__2248/O                             Span4Mux_v                   372               743  FALL       1
I__2257/I                             LocalMux                       0               743  FALL       1
I__2257/O                             LocalMux                     309              1052  FALL       1
I__2271/I                             ClkMux                         0              1052  FALL       1
I__2271/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1283  RISE       4
spi0.tx_shift_reg_i11_LC_13_16_6/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.tx_shift_reg_i12_LC_13_16_1/in0
Capture Clock    : spi0.tx_shift_reg_i12_LC_13_16_1/clk
Hold Constraint  : -500000p
Path slack       : 502504p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498717

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout    LogicCell40_SEQ_MODE_1010    540              2448  501641  FALL      31
I__1764/I                             LocalMux                       0              2448  501641  FALL       1
I__1764/O                             LocalMux                     309              2756  501641  FALL       1
I__1773/I                             InMux                          0              2756  501641  FALL       1
I__1773/O                             InMux                        217              2974  501641  FALL       1
spi0.i19_3_lut_LC_14_15_0/in3         LogicCell40_SEQ_MODE_0000      0              2974  501641  FALL       1
spi0.i19_3_lut_LC_14_15_0/lcout       LogicCell40_SEQ_MODE_0000    288              3261  502188  FALL      23
I__2291/I                             LocalMux                       0              3261  502504  FALL       1
I__2291/O                             LocalMux                     309              3570  502504  FALL       1
I__2299/I                             InMux                          0              3570  502504  FALL       1
I__2299/O                             InMux                        217              3787  502504  FALL       1
spi0.tx_shift_reg_i12_LC_13_16_1/in0  LogicCell40_SEQ_MODE_1000      0              3787  502504  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                             Odrv4                          0                 0  FALL       1
I__2242/O                             Odrv4                        372               372  FALL       1
I__2248/I                             Span4Mux_v                     0               372  FALL       1
I__2248/O                             Span4Mux_v                   372               743  FALL       1
I__2257/I                             LocalMux                       0               743  FALL       1
I__2257/O                             LocalMux                     309              1052  FALL       1
I__2271/I                             ClkMux                         0              1052  FALL       1
I__2271/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i12C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i12C/O           INV                            0              1283  RISE       4
spi0.tx_shift_reg_i12_LC_13_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.tx_shift_reg_i3_LC_13_16_5/in0
Capture Clock    : spi0.tx_shift_reg_i3_LC_13_16_5/clk
Hold Constraint  : -500000p
Path slack       : 502504p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498717

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout   LogicCell40_SEQ_MODE_1010    540              2448  501641  FALL      31
I__1764/I                            LocalMux                       0              2448  501641  FALL       1
I__1764/O                            LocalMux                     309              2756  501641  FALL       1
I__1773/I                            InMux                          0              2756  501641  FALL       1
I__1773/O                            InMux                        217              2974  501641  FALL       1
spi0.i19_3_lut_LC_14_15_0/in3        LogicCell40_SEQ_MODE_0000      0              2974  501641  FALL       1
spi0.i19_3_lut_LC_14_15_0/lcout      LogicCell40_SEQ_MODE_0000    288              3261  502188  FALL      23
I__2291/I                            LocalMux                       0              3261  502504  FALL       1
I__2291/O                            LocalMux                     309              3570  502504  FALL       1
I__2300/I                            InMux                          0              3570  502504  FALL       1
I__2300/O                            InMux                        217              3787  502504  FALL       1
spi0.tx_shift_reg_i3_LC_13_16_5/in0  LogicCell40_SEQ_MODE_1000      0              3787  502504  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2257/I                            LocalMux                       0               743  FALL       1
I__2257/O                            LocalMux                     309              1052  FALL       1
I__2271/I                            ClkMux                         0              1052  FALL       1
I__2271/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i12C/I          INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i12C/O          INV                            0              1283  RISE       4
spi0.tx_shift_reg_i3_LC_13_16_5/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.tx_shift_reg_i4_LC_14_16_1/in0
Capture Clock    : spi0.tx_shift_reg_i4_LC_14_16_1/clk
Hold Constraint  : -500000p
Path slack       : 502504p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498717

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout   LogicCell40_SEQ_MODE_1010    540              2448  501641  FALL      31
I__1764/I                            LocalMux                       0              2448  501641  FALL       1
I__1764/O                            LocalMux                     309              2756  501641  FALL       1
I__1773/I                            InMux                          0              2756  501641  FALL       1
I__1773/O                            InMux                        217              2974  501641  FALL       1
spi0.i19_3_lut_LC_14_15_0/in3        LogicCell40_SEQ_MODE_0000      0              2974  501641  FALL       1
spi0.i19_3_lut_LC_14_15_0/lcout      LogicCell40_SEQ_MODE_0000    288              3261  502188  FALL      23
I__2293/I                            LocalMux                       0              3261  502504  FALL       1
I__2293/O                            LocalMux                     309              3570  502504  FALL       1
I__2304/I                            InMux                          0              3570  502504  FALL       1
I__2304/O                            InMux                        217              3787  502504  FALL       1
spi0.tx_shift_reg_i4_LC_14_16_1/in0  LogicCell40_SEQ_MODE_1000      0              3787  502504  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i4_LC_14_16_1/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.tx_shift_reg_i5_LC_14_16_4/in3
Capture Clock    : spi0.tx_shift_reg_i5_LC_14_16_4/clk
Hold Constraint  : -500000p
Path slack       : 502504p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498717

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout   LogicCell40_SEQ_MODE_1010    540              2448  501641  FALL      31
I__1764/I                            LocalMux                       0              2448  501641  FALL       1
I__1764/O                            LocalMux                     309              2756  501641  FALL       1
I__1773/I                            InMux                          0              2756  501641  FALL       1
I__1773/O                            InMux                        217              2974  501641  FALL       1
spi0.i19_3_lut_LC_14_15_0/in3        LogicCell40_SEQ_MODE_0000      0              2974  501641  FALL       1
spi0.i19_3_lut_LC_14_15_0/lcout      LogicCell40_SEQ_MODE_0000    288              3261  502188  FALL      23
I__2293/I                            LocalMux                       0              3261  502504  FALL       1
I__2293/O                            LocalMux                     309              3570  502504  FALL       1
I__2305/I                            InMux                          0              3570  502504  FALL       1
I__2305/O                            InMux                        217              3787  502504  FALL       1
spi0.tx_shift_reg_i5_LC_14_16_4/in3  LogicCell40_SEQ_MODE_1000      0              3787  502504  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i5_LC_14_16_4/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.tx_shift_reg_i6_LC_14_16_0/in3
Capture Clock    : spi0.tx_shift_reg_i6_LC_14_16_0/clk
Hold Constraint  : -500000p
Path slack       : 502504p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498717

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout   LogicCell40_SEQ_MODE_1010    540              2448  501641  FALL      31
I__1764/I                            LocalMux                       0              2448  501641  FALL       1
I__1764/O                            LocalMux                     309              2756  501641  FALL       1
I__1773/I                            InMux                          0              2756  501641  FALL       1
I__1773/O                            InMux                        217              2974  501641  FALL       1
spi0.i19_3_lut_LC_14_15_0/in3        LogicCell40_SEQ_MODE_0000      0              2974  501641  FALL       1
spi0.i19_3_lut_LC_14_15_0/lcout      LogicCell40_SEQ_MODE_0000    288              3261  502188  FALL      23
I__2293/I                            LocalMux                       0              3261  502504  FALL       1
I__2293/O                            LocalMux                     309              3570  502504  FALL       1
I__2306/I                            InMux                          0              3570  502504  FALL       1
I__2306/O                            InMux                        217              3787  502504  FALL       1
spi0.tx_shift_reg_i6_LC_14_16_0/in3  LogicCell40_SEQ_MODE_1000      0              3787  502504  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i6_LC_14_16_0/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.tx_shift_reg_i7_LC_14_16_6/in3
Capture Clock    : spi0.tx_shift_reg_i7_LC_14_16_6/clk
Hold Constraint  : -500000p
Path slack       : 502504p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498717

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout   LogicCell40_SEQ_MODE_1010    540              2448  501641  FALL      31
I__1764/I                            LocalMux                       0              2448  501641  FALL       1
I__1764/O                            LocalMux                     309              2756  501641  FALL       1
I__1773/I                            InMux                          0              2756  501641  FALL       1
I__1773/O                            InMux                        217              2974  501641  FALL       1
spi0.i19_3_lut_LC_14_15_0/in3        LogicCell40_SEQ_MODE_0000      0              2974  501641  FALL       1
spi0.i19_3_lut_LC_14_15_0/lcout      LogicCell40_SEQ_MODE_0000    288              3261  502188  FALL      23
I__2293/I                            LocalMux                       0              3261  502504  FALL       1
I__2293/O                            LocalMux                     309              3570  502504  FALL       1
I__2307/I                            InMux                          0              3570  502504  FALL       1
I__2307/O                            InMux                        217              3787  502504  FALL       1
spi0.tx_shift_reg_i7_LC_14_16_6/in3  LogicCell40_SEQ_MODE_1000      0              3787  502504  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i7_LC_14_16_6/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.tx_shift_reg_i8_LC_14_16_5/in0
Capture Clock    : spi0.tx_shift_reg_i8_LC_14_16_5/clk
Hold Constraint  : -500000p
Path slack       : 502504p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498717

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout   LogicCell40_SEQ_MODE_1010    540              2448  501641  FALL      31
I__1764/I                            LocalMux                       0              2448  501641  FALL       1
I__1764/O                            LocalMux                     309              2756  501641  FALL       1
I__1773/I                            InMux                          0              2756  501641  FALL       1
I__1773/O                            InMux                        217              2974  501641  FALL       1
spi0.i19_3_lut_LC_14_15_0/in3        LogicCell40_SEQ_MODE_0000      0              2974  501641  FALL       1
spi0.i19_3_lut_LC_14_15_0/lcout      LogicCell40_SEQ_MODE_0000    288              3261  502188  FALL      23
I__2293/I                            LocalMux                       0              3261  502504  FALL       1
I__2293/O                            LocalMux                     309              3570  502504  FALL       1
I__2308/I                            InMux                          0              3570  502504  FALL       1
I__2308/O                            InMux                        217              3787  502504  FALL       1
spi0.tx_shift_reg_i8_LC_14_16_5/in0  LogicCell40_SEQ_MODE_1000      0              3787  502504  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i8_LC_14_16_5/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.tx_shift_reg_i9_LC_14_16_7/in0
Capture Clock    : spi0.tx_shift_reg_i9_LC_14_16_7/clk
Hold Constraint  : -500000p
Path slack       : 502504p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498717

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1339
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       3787
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                             model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout   LogicCell40_SEQ_MODE_1010    540              2448  501641  FALL      31
I__1764/I                            LocalMux                       0              2448  501641  FALL       1
I__1764/O                            LocalMux                     309              2756  501641  FALL       1
I__1773/I                            InMux                          0              2756  501641  FALL       1
I__1773/O                            InMux                        217              2974  501641  FALL       1
spi0.i19_3_lut_LC_14_15_0/in3        LogicCell40_SEQ_MODE_0000      0              2974  501641  FALL       1
spi0.i19_3_lut_LC_14_15_0/lcout      LogicCell40_SEQ_MODE_0000    288              3261  502188  FALL      23
I__2293/I                            LocalMux                       0              3261  502504  FALL       1
I__2293/O                            LocalMux                     309              3570  502504  FALL       1
I__2309/I                            InMux                          0              3570  502504  FALL       1
I__2309/O                            InMux                        217              3787  502504  FALL       1
spi0.tx_shift_reg_i9_LC_14_16_7/in0  LogicCell40_SEQ_MODE_1000      0              3787  502504  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2242/I                            Odrv4                          0                 0  FALL       1
I__2242/O                            Odrv4                        372               372  FALL       1
I__2248/I                            Span4Mux_v                     0               372  FALL       1
I__2248/O                            Span4Mux_v                   372               743  FALL       1
I__2256/I                            LocalMux                       0               743  FALL       1
I__2256/O                            LocalMux                     309              1052  FALL       1
I__2270/I                            ClkMux                         0              1052  FALL       1
I__2270/O                            ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i6C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i6C/O           INV                            0              1283  RISE       7
spi0.tx_shift_reg_i9_LC_14_16_7/clk  LogicCell40_SEQ_MODE_1000      0              1283  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i1_LC_15_16_1/lcout
Path End         : spi0.tx_shift_reg_i15_LC_12_16_0/in3
Capture Clock    : spi0.tx_shift_reg_i15_LC_12_16_0/clk
Hold Constraint  : -500000p
Path slack       : 502876p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1283
- Setup Time                                               0
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -498717

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1711
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4159
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2268/I                         LocalMux                       0              1269  RISE       1
I__2268/O                         LocalMux                     330              1599  RISE       1
I__2283/I                         ClkMux                         0              1599  RISE       1
I__2283/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i1_LC_15_16_1/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                                     model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i1_LC_15_16_1/lcout           LogicCell40_SEQ_MODE_1010    540              2448  501641  FALL      31
I__1766/I                                    LocalMux                       0              2448  501957  FALL       1
I__1766/O                                    LocalMux                     309              2756  501957  FALL       1
I__1779/I                                    InMux                          0              2756  501957  FALL       1
I__1779/O                                    InMux                        217              2974  501957  FALL       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/in3    LogicCell40_SEQ_MODE_0000      0              2974  501957  FALL       1
spi0.i1_2_lut_3_lut_adj_14_LC_14_16_3/lcout  LogicCell40_SEQ_MODE_0000    288              3261  502188  FALL      14
I__1248/I                                    Odrv4                          0              3261  502876  FALL       1
I__1248/O                                    Odrv4                        372              3633  502876  FALL       1
I__1252/I                                    LocalMux                       0              3633  502876  FALL       1
I__1252/O                                    LocalMux                     309              3942  502876  FALL       1
I__1266/I                                    InMux                          0              3942  502876  FALL       1
I__1266/O                                    InMux                        217              4159  502876  FALL       1
spi0.tx_shift_reg_i15_LC_12_16_0/in3         LogicCell40_SEQ_MODE_1001      0              4159  502876  FALL       1

Capture Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2243/I                             Odrv4                          0                 0  FALL       1
I__2243/O                             Odrv4                        372               372  FALL       1
I__2250/I                             Span4Mux_v                     0               372  FALL       1
I__2250/O                             Span4Mux_v                   372               743  FALL       1
I__2262/I                             LocalMux                       0               743  FALL       1
I__2262/O                             LocalMux                     309              1052  FALL       1
I__2276/I                             ClkMux                         0              1052  FALL       1
I__2276/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i15C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i15C/O           INV                            0              1283  RISE       1
spi0.tx_shift_reg_i15_LC_12_16_0/clk  LogicCell40_SEQ_MODE_1001      0              1283  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.state_reg_i0_LC_15_15_4/lcout
Path End         : spi0.tx_shift_reg_i0_LC_15_14_0/sr
Capture Clock    : spi0.tx_shift_reg_i0_LC_15_14_0/clk
Hold Constraint  : -500000p
Path slack       : 503143p

Capture Clock Arrival Time (top|\spi0/spi_clk:F#1)   -500000
+ Capture Clock Source Latency                             0
+ Capture Clock Path Delay                              1080
- Setup Time                                            -197
--------------------------------------------------   ------- 
End-of-path required time (ps)                       -499117

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   1578
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       4026
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2265/I                         LocalMux                       0              1269  RISE       1
I__2265/O                         LocalMux                     330              1599  RISE       1
I__2280/I                         ClkMux                         0              1599  RISE       1
I__2280/O                         ClkMux                       309              1908  RISE       1
spi0.state_reg_i0_LC_15_15_4/clk  LogicCell40_SEQ_MODE_1010      0              1908  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.state_reg_i0_LC_15_15_4/lcout  LogicCell40_SEQ_MODE_1010    540              2448  501739  FALL      13
I__1833/I                           LocalMux                       0              2448  501739  FALL       1
I__1833/O                           LocalMux                     309              2756  501739  FALL       1
I__1842/I                           InMux                          0              2756  503143  FALL       1
I__1842/O                           InMux                        217              2974  503143  FALL       1
spi0.i1_1_lut_LC_14_15_4/in0        LogicCell40_SEQ_MODE_0000      0              2974  503143  FALL       1
spi0.i1_1_lut_LC_14_15_4/lcout      LogicCell40_SEQ_MODE_0000    386              3359  503143  FALL       1
I__1421/I                           LocalMux                       0              3359  503143  FALL       1
I__1421/O                           LocalMux                     309              3668  503143  FALL       1
I__1422/I                           SRMux                          0              3668  503143  FALL       1
I__1422/O                           SRMux                        358              4026  503143  FALL       1
spi0.tx_shift_reg_i0_LC_15_14_0/sr  LogicCell40_SEQ_MODE_1000      0              4026  503143  FALL       1

Capture Clock Path
pin name                             model name                 delay  cumulative delay  edge  Fanout
-----------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout     LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2241/I                            Odrv12                         0                 0  FALL       1
I__2241/O                            Odrv12                       540               540  FALL       1
I__2246/I                            LocalMux                       0               540  FALL       1
I__2246/O                            LocalMux                     309               849  FALL       1
I__2253/I                            ClkMux                         0               849  FALL       1
I__2253/O                            ClkMux                       231              1080  FALL       1
INVspi0.tx_shift_reg_i0C/I           INV                            0              1080  FALL       1
INVspi0.tx_shift_reg_i0C/O           INV                            0              1080  RISE       1
spi0.tx_shift_reg_i0_LC_15_14_0/clk  LogicCell40_SEQ_MODE_1000      0              1080  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FR_RXF
Path End         : DEBUG_9
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9571
---------------------------------------   ---- 
End-of-path arrival time (ps)             9571
 
Data path
pin name                           model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------  ----------------------  -----  ----------------  -----  ----  ------
FR_RXF                             top                         0                 0   +INF  RISE       1
DEBUG_9_c_pad_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
DEBUG_9_c_pad_iopad/DOUT           IO_PAD                    590               590   +INF  RISE       1
DEBUG_9_c_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
DEBUG_9_c_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__480/I                           Odrv12                      0              1053   +INF  FALL       1
I__480/O                           Odrv12                    540              1593   +INF  FALL       1
I__482/I                           Span12Mux_v                 0              1593   +INF  FALL       1
I__482/O                           Span12Mux_v               540              2133   +INF  FALL       1
I__484/I                           Span12Mux_v                 0              2133   +INF  FALL       1
I__484/O                           Span12Mux_v               540              2673   +INF  FALL       1
I__486/I                           Span12Mux_h                 0              2673   +INF  FALL       1
I__486/O                           Span12Mux_h               540              3213   +INF  FALL       1
I__488/I                           Span12Mux_h                 0              3213   +INF  FALL       1
I__488/O                           Span12Mux_h               540              3753   +INF  FALL       1
I__489/I                           Sp12to4                     0              3753   +INF  FALL       1
I__489/O                           Sp12to4                   449              4202   +INF  FALL       1
I__490/I                           Span4Mux_s2_v               0              4202   +INF  FALL       1
I__490/O                           Span4Mux_s2_v             252              4454   +INF  FALL       1
I__491/I                           LocalMux                    0              4454   +INF  FALL       1
I__491/O                           LocalMux                  309              4763   +INF  FALL       1
I__492/I                           IoInMux                     0              4763   +INF  FALL       1
I__492/O                           IoInMux                   217              4980   +INF  FALL       1
DEBUG_9_pad_preio/DOUT0            PRE_IO_PIN_TYPE_011001      0              4980   +INF  FALL       1
DEBUG_9_pad_preio/PADOUT           PRE_IO_PIN_TYPE_011001   2237              7218   +INF  FALL       1
DEBUG_9_pad_iopad/DIN              IO_PAD                      0              7218   +INF  FALL       1
DEBUG_9_pad_iopad/PACKAGEPIN:out   IO_PAD                   2353              9571   +INF  FALL       1
DEBUG_9                            top                         0              9571   +INF  FALL       1


++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FR_RXF
Path End         : FT_OE_r_200_LC_1_18_5/in3
Capture Clock    : FT_OE_r_200_LC_1_18_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|FIFO_CLK:R#1)    -INF
+ Capture Clock Source Latency                      0
+ Capture Clock Path Delay                       2835
- Setup Time                                        0
---------------------------------------------   ----- 
End-of-path required time (ps)                   -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         2638
---------------------------------------   ---- 
End-of-path arrival time (ps)             2638
 
Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FR_RXF                             top                            0                 0   +INF  RISE       1
DEBUG_9_c_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
DEBUG_9_c_pad_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
DEBUG_9_c_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
DEBUG_9_c_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__479/I                           Odrv4                          0              1053   +INF  FALL       1
I__479/O                           Odrv4                        372              1425   +INF  FALL       1
I__481/I                           Span4Mux_h                     0              1425   +INF  FALL       1
I__481/O                           Span4Mux_h                   316              1740   +INF  FALL       1
I__483/I                           Span4Mux_v                     0              1740   +INF  FALL       1
I__483/O                           Span4Mux_v                   372              2112   +INF  FALL       1
I__485/I                           LocalMux                       0              2112   +INF  FALL       1
I__485/O                           LocalMux                     309              2421   +INF  FALL       1
I__487/I                           InMux                          0              2421   +INF  FALL       1
I__487/O                           InMux                        217              2638   +INF  FALL       1
FT_OE_r_200_LC_1_18_5/in3          LogicCell40_SEQ_MODE_1000      0              2638   +INF  FALL       1

Capture Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
FIFO_CLK                                        top                            0                 0  RISE       1
FIFO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
FIFO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
FIFO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
FIFO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__467/I                                        gio2CtrlBuf                    0              2372  RISE       1
I__467/O                                        gio2CtrlBuf                    0              2372  RISE       1
I__468/I                                        GlobalMux                      0              2372  RISE       1
I__468/O                                        GlobalMux                    154              2527  RISE       1
I__470/I                                        ClkMux                         0              2527  RISE       1
I__470/O                                        ClkMux                       309              2835  RISE       1
FT_OE_r_200_LC_1_18_5/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : ICE_SYSCLK
Path End         : SLM_CLK
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)       0
+ Launch Clock Source Latency                 0
+ Input Delay                                 0
+ Data Path Delay                         18183
---------------------------------------   ----- 
End-of-path arrival time (ps)             18183
 
Data path
pin name                                            model name                          delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------  ----------------------------------  -----  ----------------  -----  ----  ------
ICE_SYSCLK                                          top                                     0                 0   +INF  RISE       1
ICE_SYSCLK_pad_iopad/PACKAGEPIN:in                  IO_PAD                                  0                 0   +INF  RISE       1
ICE_SYSCLK_pad_iopad/DOUT                           IO_PAD                                590               590   +INF  RISE       1
ICE_SYSCLK_pad_preio/PADIN                          PRE_IO_PIN_TYPE_000001                  0               590   +INF  RISE       1
ICE_SYSCLK_pad_preio/DIN0                           PRE_IO_PIN_TYPE_000001                463              1053   +INF  FALL       1
I__450/I                                            Odrv12                                  0              1053   +INF  FALL       1
I__450/O                                            Odrv12                                540              1593   +INF  FALL       1
I__451/I                                            Span12Mux_v                             0              1593   +INF  FALL       1
I__451/O                                            Span12Mux_v                           540              2133   +INF  FALL       1
I__452/I                                            Span12Mux_h                             0              2133   +INF  FALL       1
I__452/O                                            Span12Mux_h                           540              2673   +INF  FALL       1
I__453/I                                            Sp12to4                                 0              2673   +INF  FALL       1
I__453/O                                            Sp12to4                               449              3122   +INF  FALL       1
I__454/I                                            Span4Mux_s3_v                           0              3122   +INF  FALL       1
I__454/O                                            Span4Mux_s3_v                         337              3459   +INF  FALL       1
I__455/I                                            LocalMux                                0              3459   +INF  FALL       1
I__455/O                                            LocalMux                              309              3767   +INF  FALL       1
I__456/I                                            IoInMux                                 0              3767   +INF  FALL       1
I__456/O                                            IoInMux                               217              3985   +INF  FALL       1
clock_inst.pll_config/REFERENCECLK                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              3985   +INF  FALL       1
clock_inst.pll_config/PLLOUTGLOBAL                  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2847              6832   +INF  FALL       1
I__463/I                                            GlobalMux                               0              6832   +INF  FALL       1
I__463/O                                            GlobalMux                              77              6909   +INF  FALL       1
I__464/I                                            Glb2LocalMux                            0              6909   +INF  FALL       1
I__464/O                                            Glb2LocalMux                          358              7267   +INF  FALL       1
I__465/I                                            LocalMux                                0              7267   +INF  FALL       1
I__465/O                                            LocalMux                              309              7575   +INF  FALL       1
I__466/I                                            InMux                                   0              7575   +INF  FALL       1
I__466/O                                            InMux                                 217              7793   +INF  FALL       1
GB_BUFFER_pll_clk_unbuf_THRU_LUT4_0_LC_9_7_6/in0    LogicCell40_SEQ_MODE_0000               0              7793   +INF  FALL       1
GB_BUFFER_pll_clk_unbuf_THRU_LUT4_0_LC_9_7_6/lcout  LogicCell40_SEQ_MODE_0000             386              8179   +INF  FALL       1
I__457/I                                            Odrv12                                  0              8179   +INF  FALL       1
I__457/O                                            Odrv12                                540              8719   +INF  FALL       1
I__458/I                                            Span12Mux_h                             0              8719   +INF  FALL       1
I__458/O                                            Span12Mux_h                           540              9259   +INF  FALL       1
I__459/I                                            Sp12to4                                 0              9259   +INF  FALL       1
I__459/O                                            Sp12to4                               449              9707   +INF  FALL       1
I__460/I                                            IoSpan4Mux                              0              9707   +INF  FALL       1
I__460/O                                            IoSpan4Mux                            323             10030   +INF  FALL       1
I__461/I                                            LocalMux                                0             10030   +INF  FALL       1
I__461/O                                            LocalMux                              309             10339   +INF  FALL       1
I__462/I                                            IoInMux                                 0             10339   +INF  FALL       1
I__462/O                                            IoInMux                               217             10556   +INF  FALL       1
clk_gb/USERSIGNALTOGLOBALBUFFER                     ICE_GB                                  0             10556   +INF  FALL       1
clk_gb/GLOBALBUFFEROUTPUT                           ICE_GB                                561             11117   +INF  FALL     175
I__2826/I                                           gio2CtrlBuf                             0             11117   +INF  FALL       1
I__2826/O                                           gio2CtrlBuf                             0             11117   +INF  FALL       1
I__2827/I                                           GlobalMux                               0             11117   +INF  FALL       1
I__2827/O                                           GlobalMux                              77             11194   +INF  FALL       1
I__2886/I                                           Glb2LocalMux                            0             11194   +INF  FALL       1
I__2886/O                                           Glb2LocalMux                          358             11552   +INF  FALL       1
I__2893/I                                           LocalMux                                0             11552   +INF  FALL       1
I__2893/O                                           LocalMux                              309             11861   +INF  FALL       1
I__2894/I                                           InMux                                   0             11861   +INF  FALL       1
I__2894/O                                           InMux                                 217             12078   +INF  FALL       1
GB_BUFFER_SLM_CLK_c_THRU_LUT4_0_LC_24_12_6/in0      LogicCell40_SEQ_MODE_0000               0             12078   +INF  FALL       1
GB_BUFFER_SLM_CLK_c_THRU_LUT4_0_LC_24_12_6/lcout    LogicCell40_SEQ_MODE_0000             386             12464   +INF  FALL       1
I__2822/I                                           Odrv4                                   0             12464   +INF  FALL       1
I__2822/O                                           Odrv4                                 372             12835   +INF  FALL       1
I__2823/I                                           Span4Mux_s3_h                           0             12835   +INF  FALL       1
I__2823/O                                           Span4Mux_s3_h                         231             13067   +INF  FALL       1
I__2824/I                                           LocalMux                                0             13067   +INF  FALL       1
I__2824/O                                           LocalMux                              309             13376   +INF  FALL       1
I__2825/I                                           IoInMux                                 0             13376   +INF  FALL       1
I__2825/O                                           IoInMux                               217             13593   +INF  FALL       1
SLM_CLK_pad_preio/DOUT0                             PRE_IO_PIN_TYPE_011001                  0             13593   +INF  FALL       1
SLM_CLK_pad_preio/PADOUT                            PRE_IO_PIN_TYPE_011001               2237             15830   +INF  FALL       1
SLM_CLK_pad_iopad/DIN                               IO_PAD                                  0             15830   +INF  FALL       1
SLM_CLK_pad_iopad/PACKAGEPIN:out                    IO_PAD                               2353             18183   +INF  FALL       1
SLM_CLK                                             top                                     0             18183   +INF  FALL       1


++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FIFO_D0
Path End         : DEBUG_8
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         6541
---------------------------------------   ---- 
End-of-path arrival time (ps)             6541
 
Data path
pin name                           model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------  ----------------------  -----  ----------------  -----  ----  ------
FIFO_D0                            top                         0                 0   +INF  RISE       1
DEBUG_8_c_pad_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
DEBUG_8_c_pad_iopad/DOUT           IO_PAD                    590               590   +INF  RISE       1
DEBUG_8_c_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
DEBUG_8_c_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__447/I                           Odrv4                       0              1053   +INF  FALL       1
I__447/O                           Odrv4                     372              1425   +INF  FALL       1
I__448/I                           LocalMux                    0              1425   +INF  FALL       1
I__448/O                           LocalMux                  309              1733   +INF  FALL       1
I__449/I                           IoInMux                     0              1733   +INF  FALL       1
I__449/O                           IoInMux                   217              1951   +INF  FALL       1
DEBUG_8_pad_preio/DOUT0            PRE_IO_PIN_TYPE_011001      0              1951   +INF  FALL       1
DEBUG_8_pad_preio/PADOUT           PRE_IO_PIN_TYPE_011001   2237              4188   +INF  FALL       1
DEBUG_8_pad_iopad/DIN              IO_PAD                      0              4188   +INF  FALL       1
DEBUG_8_pad_iopad/PACKAGEPIN:out   IO_PAD                   2353              6541   +INF  FALL       1
DEBUG_8                            top                         0              6541   +INF  FALL       1


++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SOUT
Path End         : DEBUG_5
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         9038
---------------------------------------   ---- 
End-of-path arrival time (ps)             9038
 
Data path
pin name                           model name              delay  cumulative delay  slack  edge  Fanout
---------------------------------  ----------------------  -----  ----------------  -----  ----  ------
SOUT                               top                         0                 0   +INF  RISE       1
DEBUG_5_c_pad_iopad/PACKAGEPIN:in  IO_PAD                      0                 0   +INF  RISE       1
DEBUG_5_c_pad_iopad/DOUT           IO_PAD                    590               590   +INF  RISE       1
DEBUG_5_c_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001      0               590   +INF  RISE       1
DEBUG_5_c_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001    463              1053   +INF  FALL       1
I__1232/I                          Odrv12                      0              1053   +INF  FALL       1
I__1232/O                          Odrv12                    540              1593   +INF  FALL       1
I__1234/I                          Span12Mux_v                 0              1593   +INF  FALL       1
I__1234/O                          Span12Mux_v               540              2133   +INF  FALL       1
I__1236/I                          Span12Mux_v                 0              2133   +INF  FALL       1
I__1236/O                          Span12Mux_v               540              2673   +INF  FALL       1
I__1238/I                          Span12Mux_h                 0              2673   +INF  FALL       1
I__1238/O                          Span12Mux_h               540              3213   +INF  FALL       1
I__1240/I                          Span12Mux_h                 0              3213   +INF  FALL       1
I__1240/O                          Span12Mux_h               540              3753   +INF  FALL       1
I__1241/I                          Span12Mux_s2_h              0              3753   +INF  FALL       1
I__1241/O                          Span12Mux_s2_h            168              3921   +INF  FALL       1
I__1242/I                          LocalMux                    0              3921   +INF  FALL       1
I__1242/O                          LocalMux                  309              4230   +INF  FALL       1
I__1243/I                          IoInMux                     0              4230   +INF  FALL       1
I__1243/O                          IoInMux                   217              4447   +INF  FALL       1
DEBUG_5_pad_preio/DOUT0            PRE_IO_PIN_TYPE_011001      0              4447   +INF  FALL       1
DEBUG_5_pad_preio/PADOUT           PRE_IO_PIN_TYPE_011001   2237              6685   +INF  FALL       1
DEBUG_5_pad_iopad/DIN              IO_PAD                      0              6685   +INF  FALL       1
DEBUG_5_pad_iopad/PACKAGEPIN:out   IO_PAD                   2353              9038   +INF  FALL       1
DEBUG_5                            top                         0              9038   +INF  FALL       1


++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : SOUT
Path End         : spi0.rx__5_i1_LC_14_17_5/in0
Capture Clock    : spi0.rx__5_i1_LC_14_17_5/clk
Hold Constraint  : -INF
Path slack       : +INF

Capture Clock Arrival Time (top|\spi0/spi_clk:R#1)    -INF
+ Capture Clock Source Latency                           0
+ Capture Clock Path Delay                            1908
- Setup Time                                             0
--------------------------------------------------   ----- 
End-of-path required time (ps)                        -INF

Launch Clock Arrival Time (DEFAULT:R#0)      0
+ Launch Clock Source Latency                0
+ Input Delay                                0
+ Data Path Delay                         3199
---------------------------------------   ---- 
End-of-path arrival time (ps)             3199
 
Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
SOUT                               top                            0                 0   +INF  RISE       1
DEBUG_5_c_pad_iopad/PACKAGEPIN:in  IO_PAD                         0                 0   +INF  RISE       1
DEBUG_5_c_pad_iopad/DOUT           IO_PAD                       590               590   +INF  RISE       1
DEBUG_5_c_pad_preio/PADIN          PRE_IO_PIN_TYPE_000001         0               590   +INF  RISE       1
DEBUG_5_c_pad_preio/DIN0           PRE_IO_PIN_TYPE_000001       463              1053   +INF  FALL       1
I__1232/I                          Odrv12                         0              1053   +INF  FALL       1
I__1232/O                          Odrv12                       540              1593   +INF  FALL       1
I__1233/I                          Span12Mux_h                    0              1593   +INF  FALL       1
I__1233/O                          Span12Mux_h                  540              2133   +INF  FALL       1
I__1235/I                          Span12Mux_v                    0              2133   +INF  FALL       1
I__1235/O                          Span12Mux_v                  540              2673   +INF  FALL       1
I__1237/I                          LocalMux                       0              2673   +INF  FALL       1
I__1237/O                          LocalMux                     309              2982   +INF  FALL       1
I__1239/I                          InMux                          0              2982   +INF  FALL       1
I__1239/O                          InMux                        217              3199   +INF  FALL       1
spi0.rx__5_i1_LC_14_17_5/in0       LogicCell40_SEQ_MODE_1000      0              3199   +INF  FALL       1

Capture Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2254/I                         Span4Mux_v                     0               919  RISE       1
I__2254/O                         Span4Mux_v                   351              1269  RISE       1
I__2266/I                         LocalMux                       0              1269  RISE       1
I__2266/O                         LocalMux                     330              1599  RISE       1
I__2281/I                         ClkMux                         0              1599  RISE       1
I__2281/O                         ClkMux                       309              1908  RISE       1
spi0.rx__5_i1_LC_14_17_5/clk      LogicCell40_SEQ_MODE_1000      0              1908  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.CS_81_LC_15_18_6/lcout
Path End         : SCK
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            1908
+ Clock To Q                                          540
+ Data Path Delay                                    8188
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       10636
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2269/I                         LocalMux                       0              1269  RISE       1
I__2269/O                         LocalMux                     330              1599  RISE       1
I__2284/I                         ClkMux                         0              1599  RISE       1
I__2284/O                         ClkMux                       309              1908  RISE       1
spi0.CS_81_LC_15_18_6/clk         LogicCell40_SEQ_MODE_1011      0              1908  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.CS_81_LC_15_18_6/lcout     LogicCell40_SEQ_MODE_1011    540              2448   +INF  RISE       2
I__1757/I                       LocalMux                       0              2448   +INF  RISE       1
I__1757/O                       LocalMux                     330              2777   +INF  RISE       1
I__1759/I                       InMux                          0              2777   +INF  RISE       1
I__1759/O                       InMux                        259              3037   +INF  RISE       1
spi0.i2_3_lut_LC_16_18_6/in0    LogicCell40_SEQ_MODE_0000      0              3037   +INF  RISE       1
spi0.i2_3_lut_LC_16_18_6/lcout  LogicCell40_SEQ_MODE_0000    386              3423   +INF  FALL       2
I__1743/I                       Odrv12                         0              3423   +INF  FALL       1
I__1743/O                       Odrv12                       540              3963   +INF  FALL       1
I__1744/I                       Span12Mux_h                    0              3963   +INF  FALL       1
I__1744/O                       Span12Mux_h                  540              4503   +INF  FALL       1
I__1746/I                       Sp12to4                        0              4503   +INF  FALL       1
I__1746/O                       Sp12to4                      449              4952   +INF  FALL       1
I__1748/I                       Span4Mux_h                     0              4952   +INF  FALL       1
I__1748/O                       Span4Mux_h                   316              5267   +INF  FALL       1
I__1750/I                       Span4Mux_s2_v                  0              5267   +INF  FALL       1
I__1750/O                       Span4Mux_s2_v                252              5520   +INF  FALL       1
I__1752/I                       LocalMux                       0              5520   +INF  FALL       1
I__1752/O                       LocalMux                     309              5828   +INF  FALL       1
I__1754/I                       IoInMux                        0              5828   +INF  FALL       1
I__1754/O                       IoInMux                      217              6046   +INF  FALL       1
SCK_pad_preio/DOUT0             PRE_IO_PIN_TYPE_011001         0              6046   +INF  FALL       1
SCK_pad_preio/PADOUT            PRE_IO_PIN_TYPE_011001      2237              8283   +INF  FALL       1
SCK_pad_iopad/DIN               IO_PAD                         0              8283   +INF  FALL       1
SCK_pad_iopad/PACKAGEPIN:out    IO_PAD                      2353             10636   +INF  FALL       1
SCK                             top                            0             10636   +INF  FALL       1


++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.CS_81_LC_15_18_6/lcout
Path End         : DEBUG_6
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)       0
+ Launch Clock Source Latency                           0
+ Launch Clock Path Delay                            1908
+ Clock To Q                                          540
+ Data Path Delay                                    8588
-------------------------------------------------   ----- 
End-of-path arrival time (ps)                       11036
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2269/I                         LocalMux                       0              1269  RISE       1
I__2269/O                         LocalMux                     330              1599  RISE       1
I__2284/I                         ClkMux                         0              1599  RISE       1
I__2284/O                         ClkMux                       309              1908  RISE       1
spi0.CS_81_LC_15_18_6/clk         LogicCell40_SEQ_MODE_1011      0              1908  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.CS_81_LC_15_18_6/lcout       LogicCell40_SEQ_MODE_1011    540              2448   +INF  FALL       2
I__1757/I                         LocalMux                       0              2448   +INF  FALL       1
I__1757/O                         LocalMux                     309              2756   +INF  FALL       1
I__1759/I                         InMux                          0              2756   +INF  FALL       1
I__1759/O                         InMux                        217              2974   +INF  FALL       1
spi0.i2_3_lut_LC_16_18_6/in0      LogicCell40_SEQ_MODE_0000      0              2974   +INF  FALL       1
spi0.i2_3_lut_LC_16_18_6/lcout    LogicCell40_SEQ_MODE_0000    386              3359   +INF  FALL       2
I__1743/I                         Odrv12                         0              3359   +INF  FALL       1
I__1743/O                         Odrv12                       540              3899   +INF  FALL       1
I__1745/I                         Span12Mux_v                    0              3899   +INF  FALL       1
I__1745/O                         Span12Mux_v                  540              4440   +INF  FALL       1
I__1747/I                         Span12Mux_h                    0              4440   +INF  FALL       1
I__1747/O                         Span12Mux_h                  540              4980   +INF  FALL       1
I__1749/I                         Sp12to4                        0              4980   +INF  FALL       1
I__1749/O                         Sp12to4                      449              5428   +INF  FALL       1
I__1751/I                         Span4Mux_s1_h                  0              5428   +INF  FALL       1
I__1751/O                         Span4Mux_s1_h                168              5597   +INF  FALL       1
I__1753/I                         IoSpan4Mux                     0              5597   +INF  FALL       1
I__1753/O                         IoSpan4Mux                   323              5919   +INF  FALL       1
I__1755/I                         LocalMux                       0              5919   +INF  FALL       1
I__1755/O                         LocalMux                     309              6228   +INF  FALL       1
I__1756/I                         IoInMux                        0              6228   +INF  FALL       1
I__1756/O                         IoInMux                      217              6445   +INF  FALL       1
DEBUG_6_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              6445   +INF  FALL       1
DEBUG_6_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              8683   +INF  FALL       1
DEBUG_6_pad_iopad/DIN             IO_PAD                         0              8683   +INF  FALL       1
DEBUG_6_pad_iopad/PACKAGEPIN:out  IO_PAD                      2353             11036   +INF  FALL       1
DEBUG_6                           top                            0             11036   +INF  FALL       1


++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.tx_shift_reg_i15_LC_12_16_0/lcout
Path End         : SDAT
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|\spi0/spi_clk:F#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1283
+ Clock To Q                                         540
+ Data Path Delay                                   6302
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8125
 
Launch Clock Path
pin name                              model name                 delay  cumulative delay  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout      LogicCell40_SEQ_MODE_1000      0                 0  FALL      46
I__2243/I                             Odrv4                          0                 0  FALL       1
I__2243/O                             Odrv4                        372               372  FALL       1
I__2250/I                             Span4Mux_v                     0               372  FALL       1
I__2250/O                             Span4Mux_v                   372               743  FALL       1
I__2262/I                             LocalMux                       0               743  FALL       1
I__2262/O                             LocalMux                     309              1052  FALL       1
I__2276/I                             ClkMux                         0              1052  FALL       1
I__2276/O                             ClkMux                       231              1283  FALL       1
INVspi0.tx_shift_reg_i15C/I           INV                            0              1283  FALL       1
INVspi0.tx_shift_reg_i15C/O           INV                            0              1283  RISE       1
spi0.tx_shift_reg_i15_LC_12_16_0/clk  LogicCell40_SEQ_MODE_1001      0              1283  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.tx_shift_reg_i15_LC_12_16_0/lcout  LogicCell40_SEQ_MODE_1001    540              1823   +INF  RISE       1
I__779/I                                Odrv12                         0              1823   +INF  RISE       1
I__779/O                                Odrv12                       491              2314   +INF  RISE       1
I__780/I                                Span12Mux_h                    0              2314   +INF  RISE       1
I__780/O                                Span12Mux_h                  491              2805   +INF  RISE       1
I__781/I                                Span12Mux_s2_v                 0              2805   +INF  RISE       1
I__781/O                                Span12Mux_s2_v               140              2946   +INF  RISE       1
I__782/I                                LocalMux                       0              2946   +INF  RISE       1
I__782/O                                LocalMux                     330              3275   +INF  RISE       1
I__783/I                                IoInMux                        0              3275   +INF  RISE       1
I__783/O                                IoInMux                      259              3535   +INF  RISE       1
SDAT_pad_preio/DOUT0                    PRE_IO_PIN_TYPE_011001         0              3535   +INF  RISE       1
SDAT_pad_preio/PADOUT                   PRE_IO_PIN_TYPE_011001      2237              5772   +INF  FALL       1
SDAT_pad_iopad/DIN                      IO_PAD                         0              5772   +INF  FALL       1
SDAT_pad_iopad/PACKAGEPIN:out           IO_PAD                      2353              8125   +INF  FALL       1
SDAT                                    top                            0              8125   +INF  FALL       1


++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FT_OE_r_200_LC_1_18_5/lcout
Path End         : FT_OE
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|FIFO_CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2835
+ Clock To Q                                    540
+ Data Path Delay                              6281
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  9656
 
Launch Clock Path
pin name                                        model name                 delay  cumulative delay  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  ----  ------
FIFO_CLK                                        top                            0                 0  RISE       1
FIFO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
FIFO_CLK_pad_iopad/DOUT                         IO_PAD                       510               510  RISE       1
FIFO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               510  RISE       1
FIFO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2372  RISE       1
I__467/I                                        gio2CtrlBuf                    0              2372  RISE       1
I__467/O                                        gio2CtrlBuf                    0              2372  RISE       1
I__468/I                                        GlobalMux                      0              2372  RISE       1
I__468/O                                        GlobalMux                    154              2527  RISE       1
I__470/I                                        ClkMux                         0              2527  RISE       1
I__470/O                                        ClkMux                       309              2835  RISE       1
FT_OE_r_200_LC_1_18_5/clk                       LogicCell40_SEQ_MODE_1000      0              2835  RISE       1

Data path
pin name                        model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------  -------------------------  -----  ----------------  -----  ----  ------
FT_OE_r_200_LC_1_18_5/lcout     LogicCell40_SEQ_MODE_1000    540              3375   +INF  RISE       2
I__471/I                        Odrv4                          0              3375   +INF  RISE       1
I__471/O                        Odrv4                        351              3726   +INF  RISE       1
I__472/I                        Span4Mux_s1_h                  0              3726   +INF  RISE       1
I__472/O                        Span4Mux_s1_h                175              3901   +INF  RISE       1
I__473/I                        IoSpan4Mux                     0              3901   +INF  RISE       1
I__473/O                        IoSpan4Mux                   288              4189   +INF  RISE       1
I__475/I                        IoSpan4Mux                     0              4189   +INF  RISE       1
I__475/O                        IoSpan4Mux                   288              4476   +INF  RISE       1
I__477/I                        LocalMux                       0              4476   +INF  RISE       1
I__477/O                        LocalMux                     330              4806   +INF  RISE       1
I__478/I                        IoInMux                        0              4806   +INF  RISE       1
I__478/O                        IoInMux                      259              5065   +INF  RISE       1
FT_OE_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              5065   +INF  RISE       1
FT_OE_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              7303   +INF  FALL       1
FT_OE_pad_iopad/DIN             IO_PAD                         0              7303   +INF  FALL       1
FT_OE_pad_iopad/PACKAGEPIN:out  IO_PAD                      2353              9656   +INF  FALL       1
FT_OE                           top                            0              9656   +INF  FALL       1


++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : spi0.CS_81_LC_15_18_6/lcout
Path End         : SEN
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|\spi0/spi_clk:R#1)      0
+ Launch Clock Source Latency                          0
+ Launch Clock Path Delay                           1908
+ Clock To Q                                         540
+ Data Path Delay                                   6519
-------------------------------------------------   ---- 
End-of-path arrival time (ps)                       8967
 
Launch Clock Path
pin name                          model name                 delay  cumulative delay  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  ----  ------
spi0.spi_clk_76_LC_14_14_3/lcout  LogicCell40_SEQ_MODE_1000      0                 0  RISE      46
I__2241/I                         Odrv12                         0                 0  RISE       1
I__2241/O                         Odrv12                       491               491  RISE       1
I__2247/I                         Sp12to4                        0               491  RISE       1
I__2247/O                         Sp12to4                      428               919  RISE       1
I__2255/I                         Span4Mux_v                     0               919  RISE       1
I__2255/O                         Span4Mux_v                   351              1269  RISE       1
I__2269/I                         LocalMux                       0              1269  RISE       1
I__2269/O                         LocalMux                     330              1599  RISE       1
I__2284/I                         ClkMux                         0              1599  RISE       1
I__2284/O                         ClkMux                       309              1908  RISE       1
spi0.CS_81_LC_15_18_6/clk         LogicCell40_SEQ_MODE_1011      0              1908  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
spi0.CS_81_LC_15_18_6/lcout   LogicCell40_SEQ_MODE_1011    540              2448   +INF  RISE       2
I__1758/I                     Odrv12                         0              2448   +INF  RISE       1
I__1758/O                     Odrv12                       491              2939   +INF  RISE       1
I__1760/I                     Span12Mux_h                    0              2939   +INF  RISE       1
I__1760/O                     Span12Mux_h                  491              3430   +INF  RISE       1
I__1761/I                     Span12Mux_s8_v                 0              3430   +INF  RISE       1
I__1761/O                     Span12Mux_s8_v               358              3787   +INF  RISE       1
I__1762/I                     LocalMux                       0              3787   +INF  RISE       1
I__1762/O                     LocalMux                     330              4117   +INF  RISE       1
I__1763/I                     IoInMux                        0              4117   +INF  RISE       1
I__1763/O                     IoInMux                      259              4376   +INF  RISE       1
SEN_pad_preio/DOUT0           PRE_IO_PIN_TYPE_011001         0              4376   +INF  RISE       1
SEN_pad_preio/PADOUT          PRE_IO_PIN_TYPE_011001      2237              6614   +INF  FALL       1
SEN_pad_iopad/DIN             IO_PAD                         0              6614   +INF  FALL       1
SEN_pad_iopad/PACKAGEPIN:out  IO_PAD                      2353              8967   +INF  FALL       1
SEN                           top                            0              8967   +INF  FALL       1


++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : FT_RD_pad_preio/PADOUT(FT_RD_r_201)
Path End         : FT_RD
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|FIFO_CLK:R#1)      0
+ Launch Clock Source Latency                     0
+ Launch Clock Path Delay                      2835
+ Clock To Q                                    112
+ Data Path Delay                              2292
--------------------------------------------   ---- 
End-of-path arrival time (ps)                  5239
 
Launch Clock Path
pin name                                        model name              delay  cumulative delay  edge  Fanout
----------------------------------------------  ----------------------  -----  ----------------  ----  ------
FIFO_CLK                                        top                         0                 0  RISE       1
FIFO_CLK_pad_iopad/PACKAGEPIN:in                IO_PAD                      0                 0  RISE       1
FIFO_CLK_pad_iopad/DOUT                         IO_PAD                    510               510  RISE       1
FIFO_CLK_pad_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                 0               510  RISE       1
FIFO_CLK_pad_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF              1862              2372  RISE       1
I__467/I                                        gio2CtrlBuf                 0              2372  RISE       1
I__467/O                                        gio2CtrlBuf                 0              2372  RISE       1
I__468/I                                        GlobalMux                   0              2372  RISE       1
I__468/O                                        GlobalMux                 154              2527  RISE       1
I__469/I                                        ClkMux                      0              2527  RISE       1
I__469/O                                        ClkMux                    309              2835  RISE       1
FT_RD_pad_preio/OUTPUTCLK                       PRE_IO_PIN_TYPE_010101      0              2835  RISE       1

Data path
pin name                             model name              delay  cumulative delay  slack  edge  Fanout
-----------------------------------  ----------------------  -----  ----------------  -----  ----  ------
FT_RD_pad_preio/PADOUT(FT_RD_r_201)  PRE_IO_PIN_TYPE_010101    112              2947   +INF  RISE       1
FT_RD_pad_iopad/DIN                  IO_PAD                      0              2947   +INF  RISE       1
FT_RD_pad_iopad/PACKAGEPIN:out       IO_PAD                   2292              5239   +INF  RISE       1
FT_RD                                top                         0              5239   +INF  RISE       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

