

================================================================
== Vitis HLS Report for 'kp_502_7'
================================================================
* Date:           Mon Dec 18 07:57:12 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        kp_502_7
* Solution:       sol2_2 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-sbv484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +------+----------+----------+------------+
    | Clock|  Target  | Estimated| Uncertainty|
    +------+----------+----------+------------+
    |clk   |  10.00 ns|  8.776 ns|     1.00 ns|
    +------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       29|      597|  0.290 us|  5.970 us|   30|  598|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop    |       28|      596|   7 ~ 149|          -|          -|     4|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|    4379|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        -|   18|     890|    1660|    -|
|Memory           |        -|    -|       -|       -|    -|
|Multiplexer      |        -|    -|       -|     834|    -|
|Register         |        -|    -|    1042|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        0|   18|    1932|    6873|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        0|    2|      ~0|       5|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dadd_64ns_64ns_64_5_full_dsp_1_U2  |dadd_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  788|    0|
    |ddiv_64ns_64ns_64_31_no_dsp_1_U3   |ddiv_64ns_64ns_64_31_no_dsp_1   |        0|   0|    0|    0|    0|
    |ddiv_64ns_64ns_64_31_no_dsp_1_U4   |ddiv_64ns_64ns_64_31_no_dsp_1   |        0|   0|    0|    0|    0|
    |dsqrt_64ns_64ns_64_30_no_dsp_1_U6  |dsqrt_64ns_64ns_64_30_no_dsp_1  |        0|   0|    0|    0|    0|
    |dsub_64ns_64ns_64_5_full_dsp_1_U1  |dsub_64ns_64ns_64_5_full_dsp_1  |        0|   3|  445|  788|    0|
    |mul_32s_32s_32_1_1_U7              |mul_32s_32s_32_1_1              |        0|   3|    0|   21|    0|
    |mul_32s_32s_32_1_1_U8              |mul_32s_32s_32_1_1              |        0|   3|    0|   21|    0|
    |mul_32s_32s_32_1_1_U9              |mul_32s_32s_32_1_1              |        0|   3|    0|   21|    0|
    |mul_32s_32s_32_1_1_U10             |mul_32s_32s_32_1_1              |        0|   3|    0|   21|    0|
    |sitodp_32ns_64_5_no_dsp_1_U5       |sitodp_32ns_64_5_no_dsp_1       |        0|   0|    0|    0|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|  18|  890| 1660|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+-----+------------+------------+
    |add_ln513_1_fu_469_p2   |         +|   0|  0|   19|          12|          11|
    |add_ln513_2_fu_726_p2   |         +|   0|  0|   19|          12|          11|
    |add_ln513_3_fu_776_p2   |         +|   0|  0|   19|          12|          11|
    |add_ln513_fu_419_p2     |         +|   0|  0|   19|          12|          11|
    |add_ln6_fu_966_p2       |         +|   0|  0|   13|           4|           2|
    |result_V_10_fu_952_p2   |         -|   0|  0|   39|           1|          32|
    |result_V_2_fu_560_p2    |         -|   0|  0|   39|           1|          32|
    |result_V_5_fu_645_p2    |         -|   0|  0|   39|           1|          32|
    |result_V_9_fu_867_p2    |         -|   0|  0|   39|           1|          32|
    |sub_ln1364_1_fu_483_p2  |         -|   0|  0|   18|          10|          11|
    |sub_ln1364_2_fu_740_p2  |         -|   0|  0|   18|          10|          11|
    |sub_ln1364_3_fu_790_p2  |         -|   0|  0|   18|          10|          11|
    |sub_ln1364_fu_433_p2    |         -|   0|  0|   18|          10|          11|
    |temp_D_1_fu_676_p2      |         -|   0|  0|   39|          32|          32|
    |temp_D_fu_369_p2        |         -|   0|  0|   39|          32|          32|
    |r_V_2_fu_604_p2         |      lshr|   0|  0|  460|         137|         137|
    |r_V_4_fu_826_p2         |      lshr|   0|  0|  460|         137|         137|
    |r_V_6_fu_911_p2         |      lshr|   0|  0|  460|         137|         137|
    |r_V_fu_519_p2           |      lshr|   0|  0|  460|         137|         137|
    |X1_0_d0                 |    select|   0|  0|   32|           1|          32|
    |X1_1_d0                 |    select|   0|  0|   32|           1|          32|
    |X2_0_d0                 |    select|   0|  0|   32|           1|          32|
    |X2_1_d0                 |    select|   0|  0|   32|           1|          32|
    |ush_1_fu_590_p3         |    select|   0|  0|   12|           1|          12|
    |ush_2_fu_812_p3         |    select|   0|  0|   12|           1|          12|
    |ush_3_fu_897_p3         |    select|   0|  0|   12|           1|          12|
    |ush_fu_505_p3           |    select|   0|  0|   12|           1|          12|
    |val_1_fu_638_p3         |    select|   0|  0|   32|           1|          32|
    |val_2_fu_860_p3         |    select|   0|  0|   32|           1|          32|
    |val_3_fu_945_p3         |    select|   0|  0|   32|           1|          32|
    |val_fu_553_p3           |    select|   0|  0|   32|           1|          32|
    |r_V_1_fu_525_p2         |       shl|   0|  0|  460|         137|         137|
    |r_V_3_fu_610_p2         |       shl|   0|  0|  460|         137|         137|
    |r_V_5_fu_832_p2         |       shl|   0|  0|  460|         137|         137|
    |r_V_7_fu_917_p2         |       shl|   0|  0|  460|         137|         137|
    +------------------------+----------+----+---+-----+------------+------------+
    |Total                   |          |   0|  0| 4379|        1268|        1682|
    +------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  796|        151|    1|        151|
    |grp_fu_286_p0  |   29|          7|   32|        224|
    |i_fu_110       |    9|          2|    4|          8|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  834|        160|   37|        383|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------+-----+----+-----+-----------+
    |          Name         |  FF | LUT| Bits| Const Bits|
    +-----------------------+-----+----+-----+-----------+
    |add_ln513_1_reg_1087   |   12|   0|   12|          0|
    |add_ln513_2_reg_1162   |   12|   0|   12|          0|
    |add_ln513_3_reg_1188   |   12|   0|   12|          0|
    |add_ln513_reg_1061     |   12|   0|   12|          0|
    |ap_CS_fsm              |  150|   0|  150|          0|
    |i_fu_110               |    4|   0|    4|          0|
    |isNeg_1_reg_1092       |    1|   0|    1|          0|
    |isNeg_2_reg_1167       |    1|   0|    1|          0|
    |isNeg_3_reg_1193       |    1|   0|    1|          0|
    |isNeg_reg_1066         |    1|   0|    1|          0|
    |mul_ln11_1_reg_1032    |   32|   0|   32|          0|
    |mul_ln11_2_reg_1128    |   32|   0|   32|          0|
    |mul_ln11_3_reg_1133    |   32|   0|   32|          0|
    |mul_ln11_reg_1027      |   32|   0|   32|          0|
    |p_Result_1_reg_1077    |    1|   0|    1|          0|
    |p_Result_2_reg_1152    |    1|   0|    1|          0|
    |p_Result_3_reg_1178    |    1|   0|    1|          0|
    |p_Result_s_reg_1051    |    1|   0|    1|          0|
    |reg_294                |   64|   0|   64|          0|
    |reg_303                |   64|   0|   64|          0|
    |reg_309                |   64|   0|   64|          0|
    |reg_314                |   64|   0|   64|          0|
    |sub_ln1364_1_reg_1098  |   11|   0|   11|          0|
    |sub_ln1364_2_reg_1173  |   11|   0|   11|          0|
    |sub_ln1364_3_reg_1199  |   11|   0|   11|          0|
    |sub_ln1364_reg_1072    |   11|   0|   11|          0|
    |temp_A_1_reg_1123      |   32|   0|   32|          0|
    |temp_A_reg_1022        |   32|   0|   32|          0|
    |temp_B_1_reg_1118      |   32|   0|   32|          0|
    |temp_B_reg_1017        |   32|   0|   32|          0|
    |temp_D_1_reg_1138      |   32|   0|   32|          0|
    |temp_D_reg_1037        |   32|   0|   32|          0|
    |tmp_15_reg_1143        |    1|   0|    1|          0|
    |tmp_29_reg_1056        |   52|   0|   52|          0|
    |tmp_2_reg_1042         |    1|   0|    1|          0|
    |tmp_31_reg_1082        |   52|   0|   52|          0|
    |tmp_33_reg_1157        |   52|   0|   52|          0|
    |tmp_35_reg_1183        |   52|   0|   52|          0|
    |zext_ln7_reg_989       |    2|   0|   64|         62|
    +-----------------------+-----+----+-----+-----------+
    |Total                  | 1042|   0| 1104|         62|
    +-----------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_local_block     |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_local_deadlock  |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_clk             |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|      kp_502_7|  return value|
|A_0_address0       |  out|    2|   ap_memory|           A_0|         array|
|A_0_ce0            |  out|    1|   ap_memory|           A_0|         array|
|A_0_q0             |   in|   32|   ap_memory|           A_0|         array|
|A_1_address0       |  out|    2|   ap_memory|           A_1|         array|
|A_1_ce0            |  out|    1|   ap_memory|           A_1|         array|
|A_1_q0             |   in|   32|   ap_memory|           A_1|         array|
|B_0_address0       |  out|    2|   ap_memory|           B_0|         array|
|B_0_ce0            |  out|    1|   ap_memory|           B_0|         array|
|B_0_q0             |   in|   32|   ap_memory|           B_0|         array|
|B_1_address0       |  out|    2|   ap_memory|           B_1|         array|
|B_1_ce0            |  out|    1|   ap_memory|           B_1|         array|
|B_1_q0             |   in|   32|   ap_memory|           B_1|         array|
|C_0_address0       |  out|    2|   ap_memory|           C_0|         array|
|C_0_ce0            |  out|    1|   ap_memory|           C_0|         array|
|C_0_q0             |   in|   32|   ap_memory|           C_0|         array|
|C_1_address0       |  out|    2|   ap_memory|           C_1|         array|
|C_1_ce0            |  out|    1|   ap_memory|           C_1|         array|
|C_1_q0             |   in|   32|   ap_memory|           C_1|         array|
|X1_0_address0      |  out|    2|   ap_memory|          X1_0|         array|
|X1_0_ce0           |  out|    1|   ap_memory|          X1_0|         array|
|X1_0_we0           |  out|    1|   ap_memory|          X1_0|         array|
|X1_0_d0            |  out|   32|   ap_memory|          X1_0|         array|
|X1_1_address0      |  out|    2|   ap_memory|          X1_1|         array|
|X1_1_ce0           |  out|    1|   ap_memory|          X1_1|         array|
|X1_1_we0           |  out|    1|   ap_memory|          X1_1|         array|
|X1_1_d0            |  out|   32|   ap_memory|          X1_1|         array|
|X2_0_address0      |  out|    2|   ap_memory|          X2_0|         array|
|X2_0_ce0           |  out|    1|   ap_memory|          X2_0|         array|
|X2_0_we0           |  out|    1|   ap_memory|          X2_0|         array|
|X2_0_d0            |  out|   32|   ap_memory|          X2_0|         array|
|X2_1_address0      |  out|    2|   ap_memory|          X2_1|         array|
|X2_1_ce0           |  out|    1|   ap_memory|          X2_1|         array|
|X2_1_we0           |  out|    1|   ap_memory|          X2_1|         array|
|X2_1_d0            |  out|   32|   ap_memory|          X2_1|         array|
|D_0_address0       |  out|    2|   ap_memory|           D_0|         array|
|D_0_ce0            |  out|    1|   ap_memory|           D_0|         array|
|D_0_we0            |  out|    1|   ap_memory|           D_0|         array|
|D_0_d0             |  out|   32|   ap_memory|           D_0|         array|
|D_1_address0       |  out|    2|   ap_memory|           D_1|         array|
|D_1_ce0            |  out|    1|   ap_memory|           D_1|         array|
|D_1_we0            |  out|    1|   ap_memory|           D_1|         array|
|D_1_d0             |  out|   32|   ap_memory|           D_1|         array|
+-------------------+-----+-----+------------+--------------+--------------+

