============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.19-s055_1
  Generated on:           Jan 01 2025  03:07:26 am
  Module:                 serv_synth_wrapper
  Operating conditions:   PVT_1P8V_25C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (83882 ps) Setup Check with Pin cpu_state_gen_csr.misalign_trap_sync_r_reg/CK->D
          Group: CLK
     Startpoint: (R) cpu_decode_opcode_reg[1]/CK
          Clock: (R) CLK
       Endpoint: (R) cpu_state_gen_csr.misalign_trap_sync_r_reg/D
          Clock: (R) CLK

                     Capture       Launch     
        Clock Edge:+  109000            0     
       Src Latency:+       0            0     
       Net Latency:+     200 (I)      200 (I) 
           Arrival:=  109200          200     
                                              
             Setup:-    1293                  
       Uncertainty:-     300                  
     Required Time:=  107607                  
      Launch Clock:-     200                  
         Data Path:-   23525                  
             Slack:=   83882                  

#--------------------------------------------------------------------------------------------------------------------------
#                Timing Point                  Flags     Arc     Edge   Cell     Fanout  Load Trans Delay Arrival Instance 
#                                                                                        (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------
  cpu_decode_opcode_reg[1]/CK                  -       -         R     (arrival)    182     -     0     0     200    (-,-) 
  cpu_decode_opcode_reg[1]/Q                   -       CK->Q     F     DFFX1          4 157.9  1474  4201    4401    (-,-) 
  drc_bufs13829/Y                              -       A->Y      R     INVX2          3 147.0   446  1302    5703    (-,-) 
  drc_bufs13828/Y                              -       A->Y      F     INVX2          3 127.3   226   444    6147    (-,-) 
  g13375__3680/Y                               -       A->Y      R     NOR2X2         3 149.0   614   966    7113    (-,-) 
  g13231__2802/Y                               -       B->Y      F     NAND2X2        2  87.7   413   514    7627    (-,-) 
  g13212__2802/Y                               -       B->Y      R     NOR2X2         1  74.9   360   696    8323    (-,-) 
  g13132__4733/Y                               -       S0->Y     F     MX2X1          1  32.7   192  1239    9562    (-,-) 
  g12752__3680/Y                               -       B->Y      R     AOI21X1        2  91.5   859  1098   10659    (-,-) 
  g12626__2346/Y                               -       B->Y      F     OAI21X1        2 120.3   676  1050   11710    (-,-) 
  g12600__3680/Y                               -       A->Y      F     XOR2X1         1 116.3   704  1636   13346    (-,-) 
  g12470__7098/COUT                            -       CIN->COUT F     ADDFX1         2  97.8   539  2397   15743    (-,-) 
  g12456__2398/Y                               -       A->Y      R     XNOR2X1        1  69.6   706  1468   17211    (-,-) 
  g12439__8428/Y                               -       B->Y      F     XOR2X1         1  32.7   347   829   18040    (-,-) 
  g12434__7410/Y                               -       B->Y      R     AOI21X1        2 104.8   936  1288   19328    (-,-) 
  g12428__6161/Y                               -       B->Y      F     XOR2X1         1  35.4   395   887   20215    (-,-) 
  g14529/Y                                     -       B->Y      R     NOR2X1         1  33.0   380   715   20930    (-,-) 
  g14528/Y                                     -       A->Y      F     OAI21X1        2  89.2   534   793   21722    (-,-) 
  g12415__3680/Y                               -       B->Y      R     OAI21X1        1  35.2   376   827   22549    (-,-) 
  g12409__4319/Y                               -       B->Y      F     OAI21X1        1  32.6   307   445   22994    (-,-) 
  g12406__5107/Y                               -       A->Y      R     OAI21X1        1  33.0   358   731   23725    (-,-) 
  cpu_state_gen_csr.misalign_trap_sync_r_reg/D <<<     -         R     DFFX1          1     -     -     0   23725    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------

