#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
S_0000018d98e3cad0 .scope module, "tb_control" "tb_control" 2 1;
 .timescale 0 0;
v0000018d98e8ac30_0 .net "alu_enable", 0 0, v0000018d98f36dc0_0;  1 drivers
v0000018d98e8af50_0 .var "clk", 0 0;
v0000018d98e8a050_0 .net "halt", 0 0, v0000018d98e3cea0_0;  1 drivers
v0000018d98e8a9b0_0 .net "mem_read", 0 0, v0000018d98e34ac0_0;  1 drivers
v0000018d98e8a0f0_0 .net "mem_write", 0 0, v0000018d98e34b60_0;  1 drivers
v0000018d98e8ab90_0 .var "opcode", 3 0;
v0000018d98e8aaf0_0 .net "pc_enable", 0 0, v0000018d98e34d40_0;  1 drivers
v0000018d98e8acd0_0 .net "reg_write", 0 0, v0000018d98e8a230_0;  1 drivers
v0000018d98e8ad70_0 .var "reset", 0 0;
v0000018d98e8ae10_0 .net "state", 2 0, v0000018d98e8aa50_0;  1 drivers
S_0000018d98e3cc60 .scope module, "uut" "control_unit" 2 15, 3 1 0, S_0000018d98e3cad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "opcode";
    .port_info 3 /OUTPUT 1 "reg_write";
    .port_info 4 /OUTPUT 1 "mem_read";
    .port_info 5 /OUTPUT 1 "mem_write";
    .port_info 6 /OUTPUT 1 "alu_enable";
    .port_info 7 /OUTPUT 1 "pc_enable";
    .port_info 8 /OUTPUT 1 "halt";
    .port_info 9 /OUTPUT 3 "state";
P_0000018d98f3be60 .param/l "S_DECODE" 1 3 17, C4<001>;
P_0000018d98f3be98 .param/l "S_EXECUTE" 1 3 18, C4<010>;
P_0000018d98f3bed0 .param/l "S_FETCH" 1 3 16, C4<000>;
P_0000018d98f3bf08 .param/l "S_HALT" 1 3 21, C4<101>;
P_0000018d98f3bf40 .param/l "S_MEM" 1 3 19, C4<011>;
P_0000018d98f3bf78 .param/l "S_WRITEBACK" 1 3 20, C4<100>;
v0000018d98f36dc0_0 .var "alu_enable", 0 0;
v0000018d98f36be0_0 .net "clk", 0 0, v0000018d98e8af50_0;  1 drivers
v0000018d98e3cea0_0 .var "halt", 0 0;
v0000018d98e34ac0_0 .var "mem_read", 0 0;
v0000018d98e34b60_0 .var "mem_write", 0 0;
v0000018d98e34c00_0 .var "next_state", 2 0;
v0000018d98e34ca0_0 .net "opcode", 3 0, v0000018d98e8ab90_0;  1 drivers
v0000018d98e34d40_0 .var "pc_enable", 0 0;
v0000018d98e8a230_0 .var "reg_write", 0 0;
v0000018d98e8a910_0 .net "reset", 0 0, v0000018d98e8ad70_0;  1 drivers
v0000018d98e8aa50_0 .var "state", 2 0;
E_0000018d98f3a9f0 .event edge, v0000018d98e8aa50_0, v0000018d98e34ca0_0;
E_0000018d98f3aab0 .event posedge, v0000018d98e8a910_0, v0000018d98f36be0_0;
    .scope S_0000018d98e3cc60;
T_0 ;
    %wait E_0000018d98f3aab0;
    %load/vec4 v0000018d98e8a910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000018d98e8aa50_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018d98e34c00_0;
    %assign/vec4 v0000018d98e8aa50_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000018d98e3cc60;
T_1 ;
    %wait E_0000018d98f3a9f0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018d98e8a230_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018d98e34ac0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018d98e34b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018d98f36dc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018d98e34d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018d98e3cea0_0, 0, 1;
    %load/vec4 v0000018d98e8aa50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000018d98e34c00_0, 0, 3;
    %jmp T_1.7;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018d98e34d40_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000018d98e34c00_0, 0, 3;
    %jmp T_1.7;
T_1.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000018d98e34c00_0, 0, 3;
    %jmp T_1.7;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018d98f36dc0_0, 0, 1;
    %load/vec4 v0000018d98e34ca0_0;
    %cmpi/e 0, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018d98e34ca0_0;
    %cmpi/e 1, 0, 4;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000018d98e34ca0_0;
    %cmpi/e 2, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000018d98e34c00_0, 0, 3;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v0000018d98e34ca0_0;
    %cmpi/e 3, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000018d98e34ca0_0;
    %cmpi/e 4, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_1.10, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000018d98e34c00_0, 0, 3;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v0000018d98e34ca0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_1.12, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000018d98e34c00_0, 0, 3;
    %jmp T_1.13;
T_1.12 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000018d98e34c00_0, 0, 3;
T_1.13 ;
T_1.11 ;
T_1.9 ;
    %jmp T_1.7;
T_1.3 ;
    %load/vec4 v0000018d98e34ca0_0;
    %cmpi/e 3, 0, 4;
    %jmp/0xz  T_1.14, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018d98e34ac0_0, 0, 1;
T_1.14 ;
    %load/vec4 v0000018d98e34ca0_0;
    %cmpi/e 4, 0, 4;
    %jmp/0xz  T_1.16, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018d98e34b60_0, 0, 1;
T_1.16 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000018d98e34c00_0, 0, 3;
    %jmp T_1.7;
T_1.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018d98e8a230_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000018d98e34c00_0, 0, 3;
    %jmp T_1.7;
T_1.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018d98e3cea0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000018d98e34c00_0, 0, 3;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000018d98e3cad0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018d98e8af50_0, 0, 1;
T_2.0 ;
    %delay 5, 0;
    %load/vec4 v0000018d98e8af50_0;
    %inv;
    %store/vec4 v0000018d98e8af50_0, 0, 1;
    %jmp T_2.0;
    %end;
    .thread T_2;
    .scope S_0000018d98e3cad0;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018d98e8ad70_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018d98e8ad70_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000018d98e8ab90_0, 0, 4;
    %delay 50, 0;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000018d98e8ab90_0, 0, 4;
    %delay 50, 0;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000018d98e8ab90_0, 0, 4;
    %delay 50, 0;
    %vpi_call 2 46 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tests/tb_control.v";
    "src/control_unit.v";
