\hypertarget{power9_8hh_source}{}\doxysection{power9.\+hh}
\label{power9_8hh_source}\index{power9.hh@{power9.hh}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001 \textcolor{preprocessor}{\#pragma once}}
\DoxyCodeLine{00002 \textcolor{preprocessor}{\#include <cstdint>}}
\DoxyCodeLine{00003 \textcolor{keyword}{namespace }optkit::ibm::power9\{}
\DoxyCodeLine{00004     \textcolor{keyword}{enum} power9 : uint64\_t \{}
\DoxyCodeLine{00005         PM\_1FLOP\_CMPL = 0x0000045050, \textcolor{comment}{// one flop (fadd}}
\DoxyCodeLine{00006         PM\_1PLUS\_PPC\_CMPL = 0x00000100F2, \textcolor{comment}{// 1 or more ppc insts finished}}
\DoxyCodeLine{00007         PM\_1PLUS\_PPC\_DISP = 0x00000400F2, \textcolor{comment}{// Cycles at least one Instr Dispatched}}
\DoxyCodeLine{00008         PM\_2FLOP\_CMPL = 0x000004D052, \textcolor{comment}{// DP vector version of fmul}}
\DoxyCodeLine{00009         PM\_4FLOP\_CMPL = 0x0000045052, \textcolor{comment}{// 4 FLOP instruction completed}}
\DoxyCodeLine{00010         PM\_8FLOP\_CMPL = 0x000004D054, \textcolor{comment}{// 8 FLOP instruction completed}}
\DoxyCodeLine{00011         PM\_ANY\_THRD\_RUN\_CYC = 0x00000100FA, \textcolor{comment}{// Cycles in which at least one thread has the run latch set}}
\DoxyCodeLine{00012         PM\_BACK\_BR\_CMPL = 0x000002505E, \textcolor{comment}{// Branch instruction completed with a target address less than current instruction address}}
\DoxyCodeLine{00013         PM\_BANK\_CONFLICT = 0x0000004880, \textcolor{comment}{// Read blocked due to interleave conflict.}}
\DoxyCodeLine{00014         PM\_BFU\_BUSY = 0x000003005C, \textcolor{comment}{// Cycles in which all 4 Binary Floating Point units are busy.}}
\DoxyCodeLine{00015         PM\_BR\_2PATH = 0x0000020036, \textcolor{comment}{// Branches that are not strongly biased}}
\DoxyCodeLine{00016         PM\_BR\_CMPL = 0x000004D05E, \textcolor{comment}{// Any Branch instruction completed}}
\DoxyCodeLine{00017         PM\_BR\_CORECT\_PRED\_TAKEN\_CMPL = 0x000000489C, \textcolor{comment}{// Conditional Branch Completed in which the HW correctly predicted the direction as taken.}}
\DoxyCodeLine{00018         PM\_BR\_MPRED\_CCACHE = 0x00000040AC, \textcolor{comment}{// Conditional Branch Completed that was Mispredicted due to the Count Cache Target Prediction}}
\DoxyCodeLine{00019         PM\_BR\_MPRED\_CMPL = 0x00000400F6, \textcolor{comment}{// Number of Branch Mispredicts}}
\DoxyCodeLine{00020         PM\_BR\_MPRED\_LSTACK = 0x00000048AC, \textcolor{comment}{// Conditional Branch Completed that was Mispredicted due to the Link Stack Target Prediction}}
\DoxyCodeLine{00021         PM\_BR\_MPRED\_PCACHE = 0x00000048B0, \textcolor{comment}{// Conditional Branch Completed that was Mispredicted due to pattern cache prediction}}
\DoxyCodeLine{00022         PM\_BR\_MPRED\_TAKEN\_CR = 0x00000040B8, \textcolor{comment}{// A Conditional Branch that resolved to taken was mispredicted as not taken (due to the BHT Direction Prediction).}}
\DoxyCodeLine{00023         PM\_BR\_MPRED\_TAKEN\_TA = 0x00000048B8, \textcolor{comment}{// Conditional Branch Completed that was Mispredicted due to the Target Address Prediction from the Count Cache or Link Stack.}}
\DoxyCodeLine{00024         PM\_BR\_PRED\_CCACHE = 0x00000040A4, \textcolor{comment}{// Conditional Branch Completed that used the Count Cache for Target Prediction}}
\DoxyCodeLine{00025         PM\_BR\_PRED\_LSTACK = 0x00000040A8, \textcolor{comment}{// Conditional Branch Completed that used the Link Stack for Target Prediction}}
\DoxyCodeLine{00026         PM\_BR\_PRED\_PCACHE = 0x00000048A0, \textcolor{comment}{// Conditional branch completed that used pattern cache prediction}}
\DoxyCodeLine{00027         PM\_BR\_PRED\_TAKEN\_CR = 0x00000040B0, \textcolor{comment}{// Conditional Branch that had its direction predicted.}}
\DoxyCodeLine{00028         PM\_BR\_PRED\_TA = 0x00000040B4, \textcolor{comment}{// Conditional Branch Completed that had its target address predicted.}}
\DoxyCodeLine{00029         PM\_BR\_PRED = 0x000000409C, \textcolor{comment}{// Conditional Branch Executed in which the HW predicted the Direction or Target.}}
\DoxyCodeLine{00030         PM\_BR\_TAKEN\_CMPL = 0x00000200FA, \textcolor{comment}{// New event for Branch Taken}}
\DoxyCodeLine{00031         PM\_BRU\_FIN = 0x0000010068, \textcolor{comment}{// Branch Instruction Finished}}
\DoxyCodeLine{00032         PM\_BR\_UNCOND = 0x00000040A0, \textcolor{comment}{// Unconditional Branch Completed.}}
\DoxyCodeLine{00033         PM\_BTAC\_BAD\_RESULT = 0x00000050B0, \textcolor{comment}{// BTAC thinks branch will be taken but it is either predicted not-\/taken by the BHT}}
\DoxyCodeLine{00034         PM\_BTAC\_GOOD\_RESULT = 0x00000058B0, \textcolor{comment}{// BTAC predicts a taken branch and the BHT agrees}}
\DoxyCodeLine{00035         PM\_CHIP\_PUMP\_CPRED = 0x0000010050, \textcolor{comment}{// correct) for all data types excluding data prefetch (demand load}}
\DoxyCodeLine{00036         PM\_CLB\_HELD = 0x000000208C, \textcolor{comment}{// CLB (control logic block -\/ indicates quadword fetch block) Hold: Any Reason}}
\DoxyCodeLine{00037         PM\_CMPLU\_STALL\_ANY\_SYNC = 0x000001E05A, \textcolor{comment}{// Cycles in which the NTC sync instruction (isync}}
\DoxyCodeLine{00038         PM\_CMPLU\_STALL\_BRU = 0x000004D018, \textcolor{comment}{// Completion stall due to a Branch Unit}}
\DoxyCodeLine{00039         PM\_CMPLU\_STALL\_CRYPTO = 0x000004C01E, \textcolor{comment}{// Finish stall because the NTF instruction was routed to the crypto execution pipe and was waiting to finish}}
\DoxyCodeLine{00040         PM\_CMPLU\_STALL\_DCACHE\_MISS = 0x000002C012, \textcolor{comment}{// Finish stall because the NTF instruction was a load that missed the L1 and was waiting for the data to return from the nest}}
\DoxyCodeLine{00041         PM\_CMPLU\_STALL\_DFLONG = 0x000001005A, \textcolor{comment}{// Finish stall because the NTF instruction was a multi-\/cycle instruction issued to the Decimal Floating Point execution pipe and waiting to finish.}}
\DoxyCodeLine{00042         PM\_CMPLU\_STALL\_DFU = 0x000002D012, \textcolor{comment}{// Finish stall because the NTF instruction was issued to the Decimal Floating Point execution pipe and waiting to finish.}}
\DoxyCodeLine{00043         PM\_CMPLU\_STALL\_DMISS\_L21\_L31 = 0x000002C018, \textcolor{comment}{// Completion stall by Dcache miss which resolved on chip (excluding local L2/L3)}}
\DoxyCodeLine{00044         PM\_CMPLU\_STALL\_DMISS\_L2L3\_CONFLICT = 0x000004C016, \textcolor{comment}{// Completion stall due to cache miss that resolves in the L2 or L3 with a conflict}}
\DoxyCodeLine{00045         PM\_CMPLU\_STALL\_DMISS\_L2L3 = 0x000001003C, \textcolor{comment}{// Completion stall by Dcache miss which resolved in L2/L3}}
\DoxyCodeLine{00046         PM\_CMPLU\_STALL\_DMISS\_L3MISS = 0x000004C01A, \textcolor{comment}{// Completion stall due to cache miss resolving missed the L3}}
\DoxyCodeLine{00047         PM\_CMPLU\_STALL\_DMISS\_LMEM = 0x0000030038, \textcolor{comment}{// Completion stall due to cache miss that resolves in local memory}}
\DoxyCodeLine{00048         PM\_CMPLU\_STALL\_DMISS\_REMOTE = 0x000002C01C, \textcolor{comment}{// Completion stall by Dcache miss which resolved from remote chip (cache or memory)}}
\DoxyCodeLine{00049         PM\_CMPLU\_STALL\_DPLONG = 0x000003405C, \textcolor{comment}{// Finish stall because the NTF instruction was a scalar multi-\/cycle instruction issued to the Double Precision execution pipe and waiting to finish.}}
\DoxyCodeLine{00050         PM\_CMPLU\_STALL\_DP = 0x000001005C, \textcolor{comment}{// Finish stall because the NTF instruction was a scalar instruction issued to the Double Precision execution pipe and waiting to finish.}}
\DoxyCodeLine{00051         PM\_CMPLU\_STALL\_EIEIO = 0x000004D01A, \textcolor{comment}{// Finish stall because the NTF instruction is an EIEIO waiting for response from L2}}
\DoxyCodeLine{00052         PM\_CMPLU\_STALL\_EMQ\_FULL = 0x0000030004, \textcolor{comment}{// Finish stall because the next to finish instruction suffered an ERAT miss and the EMQ was full}}
\DoxyCodeLine{00053         PM\_CMPLU\_STALL\_ERAT\_MISS = 0x000004C012, \textcolor{comment}{// Finish stall because the NTF instruction was a load or store that suffered a translation miss}}
\DoxyCodeLine{00054         PM\_CMPLU\_STALL\_EXCEPTION = 0x000003003A, \textcolor{comment}{// Cycles in which the NTC instruction is not allowed to complete because it was interrupted by ANY exception}}
\DoxyCodeLine{00055         PM\_CMPLU\_STALL\_EXEC\_UNIT = 0x000002D018, \textcolor{comment}{// Completion stall due to execution units (FXU/VSU/CRU)}}
\DoxyCodeLine{00056         PM\_CMPLU\_STALL\_FLUSH\_ANY\_THREAD = 0x000001E056, \textcolor{comment}{// Cycles in which the NTC instruction is not allowed to complete because any of the 4 threads in the same core suffered a flush}}
\DoxyCodeLine{00057         PM\_CMPLU\_STALL\_FXLONG = 0x000004D016, \textcolor{comment}{// Completion stall due to a long latency scalar fixed point instruction (division}}
\DoxyCodeLine{00058         PM\_CMPLU\_STALL\_FXU = 0x000002D016, \textcolor{comment}{// Finish stall due to a scalar fixed point or CR instruction in the execution pipeline.}}
\DoxyCodeLine{00059         PM\_CMPLU\_STALL\_HWSYNC = 0x0000030036, \textcolor{comment}{// completion stall due to hwsync}}
\DoxyCodeLine{00060         PM\_CMPLU\_STALL\_LARX = 0x000001002A, \textcolor{comment}{// Finish stall because the NTF instruction was a larx waiting to be satisfied}}
\DoxyCodeLine{00061         PM\_CMPLU\_STALL\_LHS = 0x000002C01A, \textcolor{comment}{// Finish stall because the NTF instruction was a load that hit on an older store and it was waiting for store data}}
\DoxyCodeLine{00062         PM\_CMPLU\_STALL\_LMQ\_FULL = 0x000004C014, \textcolor{comment}{// Finish stall because the NTF instruction was a load that missed in the L1 and the LMQ was unable to accept this load miss request because it was full}}
\DoxyCodeLine{00063         PM\_CMPLU\_STALL\_LOAD\_FINISH = 0x000004D014, \textcolor{comment}{// Finish stall because the NTF instruction was a load instruction with all its dependencies satisfied just going through the LSU pipe to finish}}
\DoxyCodeLine{00064         PM\_CMPLU\_STALL\_LRQ\_FULL = 0x000002D014, \textcolor{comment}{// Finish stall because the NTF instruction was a load that was held in LSAQ (load-\/store address queue) because the LRQ (load-\/reorder queue) was full}}
\DoxyCodeLine{00065         PM\_CMPLU\_STALL\_LRQ\_OTHER = 0x0000010004, \textcolor{comment}{// Finish stall due to LRQ miscellaneous reasons}}
\DoxyCodeLine{00066         PM\_CMPLU\_STALL\_LSAQ\_ARB = 0x000004E016, \textcolor{comment}{// Finish stall because the NTF instruction was a load or store that was held in LSAQ because an older instruction from SRQ or LRQ won arbitration to the LSU pipe when this instruction tried to launch}}
\DoxyCodeLine{00067         PM\_CMPLU\_STALL\_LSU\_FIN = 0x000001003A, \textcolor{comment}{// Finish stall because the NTF instruction was an LSU op (other than a load or a store) with all its dependencies met and just going through the LSU pipe to finish}}
\DoxyCodeLine{00068         PM\_CMPLU\_STALL\_LSU\_FLUSH\_NEXT = 0x000002E01A, \textcolor{comment}{// Completion stall of one cycle because the LSU requested to flush the next iop in the sequence.}}
\DoxyCodeLine{00069         PM\_CMPLU\_STALL\_LSU\_MFSPR = 0x0000034056, \textcolor{comment}{// Finish stall because the NTF instruction was a mfspr instruction targeting an LSU SPR and it was waiting for the register data to be returned}}
\DoxyCodeLine{00070         PM\_CMPLU\_STALL\_LSU = 0x000002C010, \textcolor{comment}{// Completion stall by LSU instruction}}
\DoxyCodeLine{00071         PM\_CMPLU\_STALL\_LWSYNC = 0x0000010036, \textcolor{comment}{// completion stall due to lwsync}}
\DoxyCodeLine{00072         PM\_CMPLU\_STALL\_MTFPSCR = 0x000004E012, \textcolor{comment}{// Completion stall because the ISU is updating the register and notifying the Effective Address Table (EAT)}}
\DoxyCodeLine{00073         PM\_CMPLU\_STALL\_NESTED\_TBEGIN = 0x000001E05C, \textcolor{comment}{// Completion stall because the ISU is updating the TEXASR to keep track of the nested tbegin.}}
\DoxyCodeLine{00074         PM\_CMPLU\_STALL\_NESTED\_TEND = 0x000003003C, \textcolor{comment}{// Completion stall because the ISU is updating the TEXASR to keep track of the nested tend and decrement the TEXASR nested level.}}
\DoxyCodeLine{00075         PM\_CMPLU\_STALL\_NTC\_DISP\_FIN = 0x000004E018, \textcolor{comment}{// Finish stall because the NTF instruction was one that must finish at dispatch.}}
\DoxyCodeLine{00076         PM\_CMPLU\_STALL\_NTC\_FLUSH = 0x000002E01E, \textcolor{comment}{// Completion stall due to ntc flush}}
\DoxyCodeLine{00077         PM\_CMPLU\_STALL\_OTHER\_CMPL = 0x0000030006, \textcolor{comment}{// Instructions the core completed while this tread was stalled}}
\DoxyCodeLine{00078         PM\_CMPLU\_STALL\_PASTE = 0x000002C016, \textcolor{comment}{// Finish stall because the NTF instruction was a paste waiting for response from L2}}
\DoxyCodeLine{00079         PM\_CMPLU\_STALL\_PM = 0x000003000A, \textcolor{comment}{// Finish stall because the NTF instruction was issued to the Permute execution pipe and waiting to finish.}}
\DoxyCodeLine{00080         PM\_CMPLU\_STALL\_SLB = 0x000001E052, \textcolor{comment}{// Finish stall because the NTF instruction was awaiting L2 response for an SLB}}
\DoxyCodeLine{00081         PM\_CMPLU\_STALL\_SPEC\_FINISH = 0x0000030028, \textcolor{comment}{// Finish stall while waiting for the non-\/speculative finish of either a stcx waiting for its result or a load waiting for non-\/critical sectors of data and ECC}}
\DoxyCodeLine{00082         PM\_CMPLU\_STALL\_SRQ\_FULL = 0x0000030016, \textcolor{comment}{// Finish stall because the NTF instruction was a store that was held in LSAQ because the SRQ was full}}
\DoxyCodeLine{00083         PM\_CMPLU\_STALL\_STCX = 0x000002D01C, \textcolor{comment}{// Finish stall because the NTF instruction was a stcx waiting for response from L2}}
\DoxyCodeLine{00084         PM\_CMPLU\_STALL\_ST\_FWD = 0x000004C01C, \textcolor{comment}{// Completion stall due to store forward}}
\DoxyCodeLine{00085         PM\_CMPLU\_STALL\_STORE\_DATA = 0x0000030026, \textcolor{comment}{// Finish stall because the next to finish instruction was a store waiting on data}}
\DoxyCodeLine{00086         PM\_CMPLU\_STALL\_STORE\_FIN\_ARB = 0x0000030014, \textcolor{comment}{// Finish stall because the NTF instruction was a store waiting for a slot in the store finish pipe.}}
\DoxyCodeLine{00087         PM\_CMPLU\_STALL\_STORE\_FINISH = 0x000002C014, \textcolor{comment}{// Finish stall because the NTF instruction was a store with all its dependencies met}}
\DoxyCodeLine{00088         PM\_CMPLU\_STALL\_STORE\_PIPE\_ARB = 0x000004C010, \textcolor{comment}{// Finish stall because the NTF instruction was a store waiting for the next relaunch opportunity after an internal reject.}}
\DoxyCodeLine{00089         PM\_CMPLU\_STALL\_SYNC\_PMU\_INT = 0x000002C01E, \textcolor{comment}{// Cycles in which the NTC instruction is waiting for a synchronous PMU interrupt}}
\DoxyCodeLine{00090         PM\_CMPLU\_STALL\_TEND = 0x000001E050, \textcolor{comment}{// Finish stall because the NTF instruction was a tend instruction awaiting response from L2}}
\DoxyCodeLine{00091         PM\_CMPLU\_STALL\_THRD = 0x000001001C, \textcolor{comment}{// Completion Stalled because the thread was blocked}}
\DoxyCodeLine{00092         PM\_CMPLU\_STALL\_TLBIE = 0x000002E01C, \textcolor{comment}{// Finish stall because the NTF instruction was a tlbie waiting for response from L2}}
\DoxyCodeLine{00093         PM\_CMPLU\_STALL = 0x000001E054, \textcolor{comment}{// Nothing completed and ICT not empty}}
\DoxyCodeLine{00094         PM\_CMPLU\_STALL\_VDPLONG = 0x000003C05A, \textcolor{comment}{// Finish stall because the NTF instruction was a scalar multi-\/cycle instruction issued to the Double Precision execution pipe and waiting to finish.}}
\DoxyCodeLine{00095         PM\_CMPLU\_STALL\_VDP = 0x000004405C, \textcolor{comment}{// Finish stall because the NTF instruction was a vector instruction issued to the Double Precision execution pipe and waiting to finish.}}
\DoxyCodeLine{00096         PM\_CMPLU\_STALL\_VFXLONG = 0x000002E018, \textcolor{comment}{// Completion stall due to a long latency vector fixed point instruction (division}}
\DoxyCodeLine{00097         PM\_CMPLU\_STALL\_VFXU = 0x000003C05C, \textcolor{comment}{// Finish stall due to a vector fixed point instruction in the execution pipeline.}}
\DoxyCodeLine{00098         PM\_CO0\_BUSY = 0x000003608C, \textcolor{comment}{// CO mach 0 Busy.}}
\DoxyCodeLine{00099         PM\_CO0\_BUSY\_ALT = 0x000004608C, \textcolor{comment}{// CO mach 0 Busy.}}
\DoxyCodeLine{00100         PM\_CO\_DISP\_FAIL = 0x0000016886, \textcolor{comment}{// CO dispatch failed due to all CO machines being busy}}
\DoxyCodeLine{00101         PM\_CO\_TM\_SC\_FOOTPRINT = 0x0000026086, \textcolor{comment}{// L2 did a cleanifdirty CO to the L3 (ie created an SC line in the L3) OR L2 TM\_store hit dirty HPC line and L3 indicated SC line formed in L3 on RDR bus}}
\DoxyCodeLine{00102         PM\_CO\_USAGE = 0x000002688C, \textcolor{comment}{// Continuous 16 cycle (2to1) window where this signals rotates thru sampling each CO machine busy.}}
\DoxyCodeLine{00103         PM\_CYC = 0x000001001E, \textcolor{comment}{// Processor cycles}}
\DoxyCodeLine{00104         PM\_DARQ0\_0\_3\_ENTRIES = 0x000004D04A, \textcolor{comment}{// Cycles in which 3 or less DARQ entries (out of 12) are in use}}
\DoxyCodeLine{00105         PM\_DARQ0\_10\_12\_ENTRIES = 0x000001D058, \textcolor{comment}{// Cycles in which 10 or more DARQ entries (out of 12) are in use}}
\DoxyCodeLine{00106         PM\_DARQ0\_4\_6\_ENTRIES = 0x000003504E, \textcolor{comment}{// Cycles in which 4}}
\DoxyCodeLine{00107         PM\_DARQ0\_7\_9\_ENTRIES = 0x000002E050, \textcolor{comment}{// Cycles in which 7}}
\DoxyCodeLine{00108         PM\_DARQ1\_0\_3\_ENTRIES = 0x000004C122, \textcolor{comment}{// Cycles in which 3 or fewer DARQ1 entries (out of 12) are in use}}
\DoxyCodeLine{00109         PM\_DARQ1\_10\_12\_ENTRIES = 0x0000020058, \textcolor{comment}{// Cycles in which 10 or more DARQ1 entries (out of 12) are in use}}
\DoxyCodeLine{00110         PM\_DARQ1\_4\_6\_ENTRIES = 0x000003E050, \textcolor{comment}{// Cycles in which 4}}
\DoxyCodeLine{00111         PM\_DARQ1\_7\_9\_ENTRIES = 0x000002005A, \textcolor{comment}{// Cycles in which 7 to 9 DARQ1 entries (out of 12) are in use}}
\DoxyCodeLine{00112         PM\_DARQ\_STORE\_REJECT = 0x000004405E, \textcolor{comment}{// The DARQ attempted to transmit a store into an LSAQ or SRQ entry but It was rejected.}}
\DoxyCodeLine{00113         PM\_DARQ\_STORE\_XMIT = 0x0000030064, \textcolor{comment}{// The DARQ attempted to transmit a store into an LSAQ or SRQ entry.}}
\DoxyCodeLine{00114         PM\_DATA\_CHIP\_PUMP\_CPRED = 0x000001C050, \textcolor{comment}{// correct) for a demand load}}
\DoxyCodeLine{00115         PM\_DATA\_FROM\_DL2L3\_MOD = 0x000004C048, \textcolor{comment}{// The processor's data cache was reloaded with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant)}}
\DoxyCodeLine{00116         PM\_DATA\_FROM\_DL2L3\_SHR = 0x000003C048, \textcolor{comment}{// The processor's data cache was reloaded with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant)}}
\DoxyCodeLine{00117         PM\_DATA\_FROM\_DL4 = 0x000003C04C, \textcolor{comment}{// The processor's data cache was reloaded from another chip's L4 on a different Node or Group (Distant) due to a demand load}}
\DoxyCodeLine{00118         PM\_DATA\_FROM\_DMEM = 0x000004C04C, \textcolor{comment}{// The processor's data cache was reloaded from another chip's memory on the same Node or Group (Distant) due to a demand load}}
\DoxyCodeLine{00119         PM\_DATA\_FROM\_L21\_MOD = 0x000004C046, \textcolor{comment}{// The processor's data cache was reloaded with Modified (M) data from another core's L2 on the same chip due to a demand load}}
\DoxyCodeLine{00120         PM\_DATA\_FROM\_L21\_SHR = 0x000003C046, \textcolor{comment}{// The processor's data cache was reloaded with Shared (S) data from another core's L2 on the same chip due to a demand load}}
\DoxyCodeLine{00121         PM\_DATA\_FROM\_L2\_DISP\_CONFLICT\_LDHITST = 0x000003C040, \textcolor{comment}{// The processor's data cache was reloaded from local core's L2 with load hit store conflict due to a demand load}}
\DoxyCodeLine{00122         PM\_DATA\_FROM\_L2\_DISP\_CONFLICT\_OTHER = 0x000004C040, \textcolor{comment}{// The processor's data cache was reloaded from local core's L2 with dispatch conflict due to a demand load}}
\DoxyCodeLine{00123         PM\_DATA\_FROM\_L2\_MEPF = 0x000002C040, \textcolor{comment}{// The processor's data cache was reloaded from local core's L2 hit without dispatch conflicts on Mepf state due to a demand load}}
\DoxyCodeLine{00124         PM\_DATA\_FROM\_L2MISS\_MOD = 0x000001C04E, \textcolor{comment}{// The processor's data cache was reloaded from a location other than the local core's L2 due to a demand load}}
\DoxyCodeLine{00125         PM\_DATA\_FROM\_L2MISS = 0x00000200FE, \textcolor{comment}{// Demand LD -\/ L2 Miss (not L2 hit)}}
\DoxyCodeLine{00126         PM\_DATA\_FROM\_L2\_NO\_CONFLICT = 0x000001C040, \textcolor{comment}{// The processor's data cache was reloaded from local core's L2 without conflict due to a demand load}}
\DoxyCodeLine{00127         PM\_DATA\_FROM\_L2 = 0x000001C042, \textcolor{comment}{// The processor's data cache was reloaded from local core's L2 due to a demand load}}
\DoxyCodeLine{00128         PM\_DATA\_FROM\_L31\_ECO\_MOD = 0x000004C044, \textcolor{comment}{// The processor's data cache was reloaded with Modified (M) data from another core's ECO L3 on the same chip due to a demand load}}
\DoxyCodeLine{00129         PM\_DATA\_FROM\_L31\_ECO\_SHR = 0x000003C044, \textcolor{comment}{// The processor's data cache was reloaded with Shared (S) data from another core's ECO L3 on the same chip due to a demand load}}
\DoxyCodeLine{00130         PM\_DATA\_FROM\_L31\_MOD = 0x000002C044, \textcolor{comment}{// The processor's data cache was reloaded with Modified (M) data from another core's L3 on the same chip due to a demand load}}
\DoxyCodeLine{00131         PM\_DATA\_FROM\_L31\_SHR = 0x000001C046, \textcolor{comment}{// The processor's data cache was reloaded with Shared (S) data from another core's L3 on the same chip due to a demand load}}
\DoxyCodeLine{00132         PM\_DATA\_FROM\_L3\_DISP\_CONFLICT = 0x000003C042, \textcolor{comment}{// The processor's data cache was reloaded from local core's L3 with dispatch conflict due to a demand load}}
\DoxyCodeLine{00133         PM\_DATA\_FROM\_L3\_MEPF = 0x000002C042, \textcolor{comment}{// The processor's data cache was reloaded from local core's L3 without dispatch conflicts hit on Mepf state due to a demand load}}
\DoxyCodeLine{00134         PM\_DATA\_FROM\_L3MISS\_MOD = 0x000004C04E, \textcolor{comment}{// The processor's data cache was reloaded from a location other than the local core's L3 due to a demand load}}
\DoxyCodeLine{00135         PM\_DATA\_FROM\_L3MISS = 0x00000300FE, \textcolor{comment}{// Demand LD -\/ L3 Miss (not L2 hit and not L3 hit)}}
\DoxyCodeLine{00136         PM\_DATA\_FROM\_L3\_NO\_CONFLICT = 0x000001C044, \textcolor{comment}{// The processor's data cache was reloaded from local core's L3 without conflict due to a demand load}}
\DoxyCodeLine{00137         PM\_DATA\_FROM\_L3 = 0x000004C042, \textcolor{comment}{// The processor's data cache was reloaded from local core's L3 due to a demand load}}
\DoxyCodeLine{00138         PM\_DATA\_FROM\_LL4 = 0x000001C04C, \textcolor{comment}{// The processor's data cache was reloaded from the local chip's L4 cache due to a demand load}}
\DoxyCodeLine{00139         PM\_DATA\_FROM\_LMEM = 0x000002C048, \textcolor{comment}{// The processor's data cache was reloaded from the local chip's Memory due to a demand load}}
\DoxyCodeLine{00140         PM\_DATA\_FROM\_MEMORY = 0x00000400FE, \textcolor{comment}{// The processor's data cache was reloaded from a memory location including L4 from local remote or distant due to a demand load}}
\DoxyCodeLine{00141         PM\_DATA\_FROM\_OFF\_CHIP\_CACHE = 0x000004C04A, \textcolor{comment}{// The processor's data cache was reloaded either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to a demand load}}
\DoxyCodeLine{00142         PM\_DATA\_FROM\_ON\_CHIP\_CACHE = 0x000001C048, \textcolor{comment}{// The processor's data cache was reloaded either shared or modified data from another core's L2/L3 on the same chip due to a demand load}}
\DoxyCodeLine{00143         PM\_DATA\_FROM\_RL2L3\_MOD = 0x000002C046, \textcolor{comment}{// The processor's data cache was reloaded with Modified (M) data from another chip's L2 or L3 on the same Node or Group (Remote)}}
\DoxyCodeLine{00144         PM\_DATA\_FROM\_RL2L3\_SHR = 0x000001C04A, \textcolor{comment}{// The processor's data cache was reloaded with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote)}}
\DoxyCodeLine{00145         PM\_DATA\_FROM\_RL4 = 0x000002C04A, \textcolor{comment}{// The processor's data cache was reloaded from another chip's L4 on the same Node or Group (Remote) due to a demand load}}
\DoxyCodeLine{00146         PM\_DATA\_FROM\_RMEM = 0x000003C04A, \textcolor{comment}{// The processor's data cache was reloaded from another chip's memory on the same Node or Group (Remote) due to a demand load}}
\DoxyCodeLine{00147         PM\_DATA\_GRP\_PUMP\_CPRED = 0x000002C050, \textcolor{comment}{// correct) for a demand load}}
\DoxyCodeLine{00148         PM\_DATA\_GRP\_PUMP\_MPRED\_RTY = 0x000001C052, \textcolor{comment}{// Final Pump Scope (Group) ended up larger than Initial Pump Scope (Chip) for a demand load}}
\DoxyCodeLine{00149         PM\_DATA\_GRP\_PUMP\_MPRED = 0x000002C052, \textcolor{comment}{// Final Pump Scope (Group) ended up either larger or smaller than Initial Pump Scope for a demand load}}
\DoxyCodeLine{00150         PM\_DATA\_PUMP\_CPRED = 0x000001C054, \textcolor{comment}{// Pump prediction correct.}}
\DoxyCodeLine{00151         PM\_DATA\_PUMP\_MPRED = 0x000004C052, \textcolor{comment}{// Pump misprediction.}}
\DoxyCodeLine{00152         PM\_DATA\_STORE = 0x000000F0A0, \textcolor{comment}{// All ops that drain from s2q to L2 containing data}}
\DoxyCodeLine{00153         PM\_DATA\_SYS\_PUMP\_CPRED = 0x000003C050, \textcolor{comment}{// correct) for a demand load}}
\DoxyCodeLine{00154         PM\_DATA\_SYS\_PUMP\_MPRED\_RTY = 0x000004C050, \textcolor{comment}{// Final Pump Scope (system) ended up larger than Initial Pump Scope (Chip/Group) for a demand load}}
\DoxyCodeLine{00155         PM\_DATA\_SYS\_PUMP\_MPRED = 0x000003C052, \textcolor{comment}{// Final Pump Scope (system) mispredicted.}}
\DoxyCodeLine{00156         PM\_DATA\_TABLEWALK\_CYC = 0x000003001A, \textcolor{comment}{// Data Tablewalk Cycles.}}
\DoxyCodeLine{00157         PM\_DC\_DEALLOC\_NO\_CONF = 0x000000F8AC, \textcolor{comment}{// A demand load referenced a line in an active fuzzy prefetch stream.}}
\DoxyCodeLine{00158         PM\_DC\_PREF\_CONF = 0x000000F0A8, \textcolor{comment}{// A demand load referenced a line in an active prefetch stream.}}
\DoxyCodeLine{00159         PM\_DC\_PREF\_CONS\_ALLOC = 0x000000F0B4, \textcolor{comment}{// Prefetch stream allocated in the conservative phase by either the hardware prefetch mechanism or software prefetch}}
\DoxyCodeLine{00160         PM\_DC\_PREF\_FUZZY\_CONF = 0x000000F8A8, \textcolor{comment}{// A demand load referenced a line in an active fuzzy prefetch stream.}}
\DoxyCodeLine{00161         PM\_DC\_PREF\_HW\_ALLOC = 0x000000F0A4, \textcolor{comment}{// Prefetch stream allocated by the hardware prefetch mechanism}}
\DoxyCodeLine{00162         PM\_DC\_PREF\_STRIDED\_CONF = 0x000000F0AC, \textcolor{comment}{// A demand load referenced a line in an active strided prefetch stream.}}
\DoxyCodeLine{00163         PM\_DC\_PREF\_SW\_ALLOC = 0x000000F8A4, \textcolor{comment}{// Prefetch stream allocated by software prefetching}}
\DoxyCodeLine{00164         PM\_DC\_PREF\_XCONS\_ALLOC = 0x000000F8B4, \textcolor{comment}{// Prefetch stream allocated in the Ultra conservative phase by either the hardware prefetch mechanism or software prefetch}}
\DoxyCodeLine{00165         PM\_DECODE\_FUSION\_CONST\_GEN = 0x00000048B4, \textcolor{comment}{// 32-\/bit constant generation}}
\DoxyCodeLine{00166         PM\_DECODE\_FUSION\_EXT\_ADD = 0x0000005084, \textcolor{comment}{// 32-\/bit extended addition}}
\DoxyCodeLine{00167         PM\_DECODE\_FUSION\_LD\_ST\_DISP = 0x00000048A8, \textcolor{comment}{// 32-\/bit displacement D-\/form and 16-\/bit displacement X-\/form}}
\DoxyCodeLine{00168         PM\_DECODE\_FUSION\_OP\_PRESERV = 0x0000005088, \textcolor{comment}{// Destructive op operand preservation}}
\DoxyCodeLine{00169         PM\_DECODE\_HOLD\_ICT\_FULL = 0x00000058A8, \textcolor{comment}{// Counts the number of cycles in which the IFU was not able to decode and transmit one or more instructions because all itags were in use.}}
\DoxyCodeLine{00170         PM\_DECODE\_LANES\_NOT\_AVAIL = 0x0000005884, \textcolor{comment}{// Decode has something to transmit but dispatch lanes are not available}}
\DoxyCodeLine{00171         PM\_DERAT\_MISS\_16G = 0x000004C054, \textcolor{comment}{// Data ERAT Miss (Data TLB Access) page size 16G}}
\DoxyCodeLine{00172         PM\_DERAT\_MISS\_16M = 0x000003C054, \textcolor{comment}{// Data ERAT Miss (Data TLB Access) page size 16M}}
\DoxyCodeLine{00173         PM\_DERAT\_MISS\_1G = 0x000002C05A, \textcolor{comment}{// Data ERAT Miss (Data TLB Access) page size 1G.}}
\DoxyCodeLine{00174         PM\_DERAT\_MISS\_2M = 0x000001C05A, \textcolor{comment}{// Data ERAT Miss (Data TLB Access) page size 2M.}}
\DoxyCodeLine{00175         PM\_DERAT\_MISS\_4K = 0x000001C056, \textcolor{comment}{// Data ERAT Miss (Data TLB Access) page size 4K}}
\DoxyCodeLine{00176         PM\_DERAT\_MISS\_64K = 0x000002C054, \textcolor{comment}{// Data ERAT Miss (Data TLB Access) page size 64K}}
\DoxyCodeLine{00177         PM\_DFU\_BUSY = 0x000004D04C, \textcolor{comment}{// Cycles in which all 4 Decimal Floating Point units are busy.}}
\DoxyCodeLine{00178         PM\_DISP\_CLB\_HELD\_BAL = 0x000000288C, \textcolor{comment}{// Dispatch/CLB Hold: Balance Flush}}
\DoxyCodeLine{00179         PM\_DISP\_CLB\_HELD\_SB = 0x0000002090, \textcolor{comment}{// Dispatch/CLB Hold: Scoreboard}}
\DoxyCodeLine{00180         PM\_DISP\_CLB\_HELD\_TLBIE = 0x0000002890, \textcolor{comment}{// Dispatch Hold: Due to TLBIE}}
\DoxyCodeLine{00181         PM\_DISP\_HELD\_HB\_FULL = 0x000003D05C, \textcolor{comment}{// Dispatch held due to History Buffer full.}}
\DoxyCodeLine{00182         PM\_DISP\_HELD\_ISSQ\_FULL = 0x0000020006, \textcolor{comment}{// Dispatch held due to Issue q full.}}
\DoxyCodeLine{00183         PM\_DISP\_HELD\_SYNC\_HOLD = 0x000004003C, \textcolor{comment}{// Cycles in which dispatch is held because of a synchronizing instruction in the pipeline}}
\DoxyCodeLine{00184         PM\_DISP\_HELD\_TBEGIN = 0x00000028B0, \textcolor{comment}{// This outer tbegin transaction cannot be dispatched until the previous tend instruction completes}}
\DoxyCodeLine{00185         PM\_DISP\_HELD = 0x0000010006, \textcolor{comment}{// Dispatch Held}}
\DoxyCodeLine{00186         PM\_DISP\_STARVED = 0x0000030008, \textcolor{comment}{// Dispatched Starved}}
\DoxyCodeLine{00187         PM\_DP\_QP\_FLOP\_CMPL = 0x000004D05C, \textcolor{comment}{// Double-\/Precion or Quad-\/Precision instruction completed}}
\DoxyCodeLine{00188         PM\_DPTEG\_FROM\_DL2L3\_MOD = 0x000004E048, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant)}}
\DoxyCodeLine{00189         PM\_DPTEG\_FROM\_DL2L3\_SHR = 0x000003E048, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant)}}
\DoxyCodeLine{00190         PM\_DPTEG\_FROM\_DL4 = 0x000003E04C, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from another chip's L4 on a different Node or Group (Distant) due to a data side request.}}
\DoxyCodeLine{00191         PM\_DPTEG\_FROM\_DMEM = 0x000004E04C, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from another chip's memory on the same Node or Group (Distant) due to a data side request.}}
\DoxyCodeLine{00192         PM\_DPTEG\_FROM\_L21\_MOD = 0x000004E046, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Modified (M) data from another core's L2 on the same chip due to a data side request.}}
\DoxyCodeLine{00193         PM\_DPTEG\_FROM\_L21\_SHR = 0x000003E046, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Shared (S) data from another core's L2 on the same chip due to a data side request.}}
\DoxyCodeLine{00194         PM\_DPTEG\_FROM\_L2\_MEPF = 0x000002E040, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L2 hit without dispatch conflicts on Mepf state.}}
\DoxyCodeLine{00195         PM\_DPTEG\_FROM\_L2MISS = 0x000001E04E, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from a location other than the local core's L2 due to a data side request.}}
\DoxyCodeLine{00196         PM\_DPTEG\_FROM\_L2\_NO\_CONFLICT = 0x000001E040, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L2 without conflict due to a data side request.}}
\DoxyCodeLine{00197         PM\_DPTEG\_FROM\_L2 = 0x000001E042, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L2 due to a data side request.}}
\DoxyCodeLine{00198         PM\_DPTEG\_FROM\_L31\_ECO\_MOD = 0x000004E044, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Modified (M) data from another core's ECO L3 on the same chip due to a data side request.}}
\DoxyCodeLine{00199         PM\_DPTEG\_FROM\_L31\_ECO\_SHR = 0x000003E044, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Shared (S) data from another core's ECO L3 on the same chip due to a data side request.}}
\DoxyCodeLine{00200         PM\_DPTEG\_FROM\_L31\_MOD = 0x000002E044, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Modified (M) data from another core's L3 on the same chip due to a data side request.}}
\DoxyCodeLine{00201         PM\_DPTEG\_FROM\_L31\_SHR = 0x000001E046, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Shared (S) data from another core's L3 on the same chip due to a data side request.}}
\DoxyCodeLine{00202         PM\_DPTEG\_FROM\_L3\_DISP\_CONFLICT = 0x000003E042, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L3 with dispatch conflict due to a data side request.}}
\DoxyCodeLine{00203         PM\_DPTEG\_FROM\_L3\_MEPF = 0x000002E042, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L3 without dispatch conflicts hit on Mepf state.}}
\DoxyCodeLine{00204         PM\_DPTEG\_FROM\_L3MISS = 0x000004E04E, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from a location other than the local core's L3 due to a data side request.}}
\DoxyCodeLine{00205         PM\_DPTEG\_FROM\_L3\_NO\_CONFLICT = 0x000001E044, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L3 without conflict due to a data side request.}}
\DoxyCodeLine{00206         PM\_DPTEG\_FROM\_L3 = 0x000004E042, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L3 due to a data side request.}}
\DoxyCodeLine{00207         PM\_DPTEG\_FROM\_LL4 = 0x000001E04C, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from the local chip's L4 cache due to a data side request.}}
\DoxyCodeLine{00208         PM\_DPTEG\_FROM\_LMEM = 0x000002E048, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from the local chip's Memory due to a data side request.}}
\DoxyCodeLine{00209         PM\_DPTEG\_FROM\_MEMORY = 0x000002E04C, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from a memory location including L4 from local remote or distant due to a data side request.}}
\DoxyCodeLine{00210         PM\_DPTEG\_FROM\_OFF\_CHIP\_CACHE = 0x000004E04A, \textcolor{comment}{// A Page Table Entry was loaded into the TLB either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to a data side request.}}
\DoxyCodeLine{00211         PM\_DPTEG\_FROM\_ON\_CHIP\_CACHE = 0x000001E048, \textcolor{comment}{// A Page Table Entry was loaded into the TLB either shared or modified data from another core's L2/L3 on the same chip due to a data side request.}}
\DoxyCodeLine{00212         PM\_DPTEG\_FROM\_RL2L3\_MOD = 0x000002E046, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Modified (M) data from another chip's L2 or L3 on the same Node or Group (Remote)}}
\DoxyCodeLine{00213         PM\_DPTEG\_FROM\_RL2L3\_SHR = 0x000001E04A, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote)}}
\DoxyCodeLine{00214         PM\_DPTEG\_FROM\_RL4 = 0x000002E04A, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from another chip's L4 on the same Node or Group (Remote) due to a data side request.}}
\DoxyCodeLine{00215         PM\_DPTEG\_FROM\_RMEM = 0x000003E04A, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from another chip's memory on the same Node or Group (Remote) due to a data side request.}}
\DoxyCodeLine{00216         PM\_DSIDE\_L2MEMACC = 0x0000036092, \textcolor{comment}{// Valid when first beat of data comes in for an D-\/side fetch where data came EXCLUSIVELY from memory (excluding hpcread64 accesses)}}
\DoxyCodeLine{00217         PM\_DSIDE\_MRU\_TOUCH = 0x0000026884, \textcolor{comment}{// D-\/side L2 MRU touch sent to L2}}
\DoxyCodeLine{00218         PM\_DSIDE\_OTHER\_64B\_L2MEMACC = 0x0000036892, \textcolor{comment}{// Valid when first beat of data comes in for an D-\/side fetch where data came EXCLUSIVELY from memory that was for hpc\_read64}}
\DoxyCodeLine{00219         PM\_DSLB\_MISS = 0x000000D0A8, \textcolor{comment}{// Data SLB Miss -\/ Total of all segment sizes}}
\DoxyCodeLine{00220         PM\_DSLB\_MISS\_ALT = 0x0000010016, \textcolor{comment}{// tid}}
\DoxyCodeLine{00221         PM\_DTLB\_MISS\_16G = 0x000001C058, \textcolor{comment}{// Data TLB Miss page size 16G}}
\DoxyCodeLine{00222         PM\_DTLB\_MISS\_16M = 0x000004C056, \textcolor{comment}{// Data TLB Miss page size 16M}}
\DoxyCodeLine{00223         PM\_DTLB\_MISS\_1G = 0x000004C05A, \textcolor{comment}{// Data TLB reload (after a miss) page size 1G.}}
\DoxyCodeLine{00224         PM\_DTLB\_MISS\_2M = 0x000001C05C, \textcolor{comment}{// Data TLB reload (after a miss) page size 2M.}}
\DoxyCodeLine{00225         PM\_DTLB\_MISS\_4K = 0x000002C056, \textcolor{comment}{// Data TLB Miss page size 4k}}
\DoxyCodeLine{00226         PM\_DTLB\_MISS\_64K = 0x000003C056, \textcolor{comment}{// Data TLB Miss page size 64K}}
\DoxyCodeLine{00227         PM\_DTLB\_MISS = 0x00000300FC, \textcolor{comment}{// Data PTEG reload}}
\DoxyCodeLine{00228         PM\_SPACEHOLDER\_0000040062 = 0x0000040062, \textcolor{comment}{// SPACE\_HOLDER for event 0000040062}}
\DoxyCodeLine{00229         PM\_SPACEHOLDER\_0000040064 = 0x0000040064, \textcolor{comment}{// SPACE\_HOLDER for event 0000040064}}
\DoxyCodeLine{00230         PM\_EAT\_FORCE\_MISPRED = 0x00000050A8, \textcolor{comment}{// XL-\/form branch was mispredicted due to the predicted target address missing from EAT.}}
\DoxyCodeLine{00231         PM\_EAT\_FULL\_CYC = 0x0000004084, \textcolor{comment}{// Cycles No room in EAT}}
\DoxyCodeLine{00232         PM\_EE\_OFF\_EXT\_INT = 0x0000002080, \textcolor{comment}{// CyclesMSR[EE] is off and external interrupts are active}}
\DoxyCodeLine{00233         PM\_EXT\_INT = 0x00000200F8, \textcolor{comment}{// external interrupt}}
\DoxyCodeLine{00234         PM\_FLOP\_CMPL = 0x000004505E, \textcolor{comment}{// Floating Point Operation Finished}}
\DoxyCodeLine{00235         PM\_FLUSH\_COMPLETION = 0x0000030012, \textcolor{comment}{// The instruction that was next to complete did not complete because it suffered a flush}}
\DoxyCodeLine{00236         PM\_FLUSH\_DISP\_SB = 0x0000002088, \textcolor{comment}{// Dispatch Flush: Scoreboard}}
\DoxyCodeLine{00237         PM\_FLUSH\_DISP\_TLBIE = 0x0000002888, \textcolor{comment}{// Dispatch Flush: TLBIE}}
\DoxyCodeLine{00238         PM\_FLUSH\_DISP = 0x0000002880, \textcolor{comment}{// Dispatch flush}}
\DoxyCodeLine{00239         PM\_FLUSH\_HB\_RESTORE\_CYC = 0x0000002084, \textcolor{comment}{// Cycles in which no new instructions can be dispatched to the ICT after a flush.}}
\DoxyCodeLine{00240         PM\_FLUSH\_LSU = 0x00000058A4, \textcolor{comment}{// LSU flushes.}}
\DoxyCodeLine{00241         PM\_FLUSH\_MPRED = 0x00000050A4, \textcolor{comment}{// Branch mispredict flushes.}}
\DoxyCodeLine{00242         PM\_FLUSH = 0x00000400F8, \textcolor{comment}{// Flush (any type)}}
\DoxyCodeLine{00243         PM\_FMA\_CMPL = 0x0000045054, \textcolor{comment}{// two flops operation completed (fmadd}}
\DoxyCodeLine{00244         PM\_FORCED\_NOP = 0x000000509C, \textcolor{comment}{// Instruction was forced to execute as a nop because it was found to behave like a nop (have no effect) at decode time}}
\DoxyCodeLine{00245         PM\_FREQ\_DOWN = 0x000003000C, \textcolor{comment}{// Power Management: Below Threshold B}}
\DoxyCodeLine{00246         PM\_FREQ\_UP = 0x000004000C, \textcolor{comment}{// Power Management: Above Threshold A}}
\DoxyCodeLine{00247         PM\_FXU\_1PLUS\_BUSY = 0x000003000E, \textcolor{comment}{// At least one of the 4 FXU units is busy}}
\DoxyCodeLine{00248         PM\_FXU\_BUSY = 0x000002000E, \textcolor{comment}{// Cycles in which all 4 FXUs are busy.}}
\DoxyCodeLine{00249         PM\_FXU\_FIN = 0x0000040004, \textcolor{comment}{// The fixed point unit Unit finished an instruction.}}
\DoxyCodeLine{00250         PM\_FXU\_IDLE = 0x0000024052, \textcolor{comment}{// Cycles in which FXU0}}
\DoxyCodeLine{00251         PM\_GRP\_PUMP\_CPRED = 0x0000020050, \textcolor{comment}{// Initial and Final Pump Scope and data sourced across this scope was group pump for all data types excluding data prefetch (demand load}}
\DoxyCodeLine{00252         PM\_GRP\_PUMP\_MPRED\_RTY = 0x0000010052, \textcolor{comment}{// Final Pump Scope (Group) ended up larger than Initial Pump Scope (Chip) for all data types excluding data prefetch (demand load}}
\DoxyCodeLine{00253         PM\_GRP\_PUMP\_MPRED = 0x0000020052, \textcolor{comment}{// Final Pump Scope (Group) ended up either larger or smaller than Initial Pump Scope for all data types excluding data prefetch (demand load}}
\DoxyCodeLine{00254         PM\_HV\_CYC = 0x000002000A, \textcolor{comment}{// Cycles in which msr\_hv is high.}}
\DoxyCodeLine{00255         PM\_HWSYNC = 0x00000050A0, \textcolor{comment}{// Hwsync instruction decoded and transferred}}
\DoxyCodeLine{00256         PM\_IBUF\_FULL\_CYC = 0x0000004884, \textcolor{comment}{// Cycles No room in ibuff}}
\DoxyCodeLine{00257         PM\_IC\_DEMAND\_CYC = 0x0000010018, \textcolor{comment}{// Final Pump Scope (Group) ended up larger than Initial Pump Scope (Chip) for a demand load}}
\DoxyCodeLine{00258         PM\_IC\_DEMAND\_L2\_BHT\_REDIRECT = 0x0000004098, \textcolor{comment}{// L2 I cache demand request due to BHT redirect}}
\DoxyCodeLine{00259         PM\_IC\_DEMAND\_L2\_BR\_REDIRECT = 0x0000004898, \textcolor{comment}{// L2 I cache demand request due to branch Mispredict (15 cycle path)}}
\DoxyCodeLine{00260         PM\_IC\_DEMAND\_REQ = 0x0000004088, \textcolor{comment}{// Demand Instruction fetch request}}
\DoxyCodeLine{00261         PM\_IC\_INVALIDATE = 0x0000005888, \textcolor{comment}{// Ic line invalidated}}
\DoxyCodeLine{00262         PM\_IC\_MISS\_CMPL = 0x0000045058, \textcolor{comment}{// Non-\/speculative icache miss}}
\DoxyCodeLine{00263         PM\_IC\_MISS\_ICBI = 0x0000005094, \textcolor{comment}{// threaded version}}
\DoxyCodeLine{00264         PM\_IC\_PREF\_CANCEL\_HIT = 0x0000004890, \textcolor{comment}{// Prefetch Canceled due to icache hit}}
\DoxyCodeLine{00265         PM\_IC\_PREF\_CANCEL\_L2 = 0x0000004094, \textcolor{comment}{// L2 Squashed a demand or prefetch request}}
\DoxyCodeLine{00266         PM\_IC\_PREF\_CANCEL\_PAGE = 0x0000004090, \textcolor{comment}{// Prefetch Canceled due to page boundary}}
\DoxyCodeLine{00267         PM\_IC\_PREF\_REQ = 0x0000004888, \textcolor{comment}{// Instruction prefetch requests}}
\DoxyCodeLine{00268         PM\_IC\_PREF\_WRITE = 0x000000488C, \textcolor{comment}{// Instruction prefetch written into IL1}}
\DoxyCodeLine{00269         PM\_IC\_RELOAD\_PRIVATE = 0x0000004894, \textcolor{comment}{// Reloading line was brought in private for a specific thread.}}
\DoxyCodeLine{00270         PM\_ICT\_EMPTY\_CYC = 0x0000020008, \textcolor{comment}{// Cycles in which the ICT is completely empty.}}
\DoxyCodeLine{00271         PM\_ICT\_NOSLOT\_BR\_MPRED\_ICMISS = 0x0000034058, \textcolor{comment}{// Ict empty for this thread due to Icache Miss and branch mispred}}
\DoxyCodeLine{00272         PM\_ICT\_NOSLOT\_BR\_MPRED = 0x000004D01E, \textcolor{comment}{// Ict empty for this thread due to branch mispred}}
\DoxyCodeLine{00273         PM\_ICT\_NOSLOT\_CYC = 0x00000100F8, \textcolor{comment}{// Number of cycles the ICT has no itags assigned to this thread}}
\DoxyCodeLine{00274         PM\_ICT\_NOSLOT\_DISP\_HELD\_HB\_FULL = 0x0000030018, \textcolor{comment}{// Ict empty for this thread due to dispatch holds because the History Buffer was full.}}
\DoxyCodeLine{00275         PM\_ICT\_NOSLOT\_DISP\_HELD\_ISSQ = 0x000002D01E, \textcolor{comment}{// Ict empty for this thread due to dispatch hold on this thread due to Issue q full}}
\DoxyCodeLine{00276         PM\_ICT\_NOSLOT\_DISP\_HELD\_SYNC = 0x000004D01C, \textcolor{comment}{// Dispatch held due to a synchronizing instruction at dispatch}}
\DoxyCodeLine{00277         PM\_ICT\_NOSLOT\_DISP\_HELD\_TBEGIN = 0x0000010064, \textcolor{comment}{// the NTC instruction is being held at dispatch because it is a tbegin instruction and there is an older tbegin in the pipeline that must complete before the younger tbegin can dispatch}}
\DoxyCodeLine{00278         PM\_ICT\_NOSLOT\_DISP\_HELD = 0x000004E01A, \textcolor{comment}{// Cycles in which the NTC instruction is held at dispatch for any reason}}
\DoxyCodeLine{00279         PM\_ICT\_NOSLOT\_IC\_L3MISS = 0x000004E010, \textcolor{comment}{// Ict empty for this thread due to icache misses that were sourced from beyond the local L3.}}
\DoxyCodeLine{00280         PM\_ICT\_NOSLOT\_IC\_L3 = 0x000003E052, \textcolor{comment}{// Ict empty for this thread due to icache misses that were sourced from the local L3}}
\DoxyCodeLine{00281         PM\_ICT\_NOSLOT\_IC\_MISS = 0x000002D01A, \textcolor{comment}{// Ict empty for this thread due to Icache Miss}}
\DoxyCodeLine{00282         PM\_IERAT\_RELOAD\_16M = 0x000004006A, \textcolor{comment}{// IERAT Reloaded (Miss) for a 16M page}}
\DoxyCodeLine{00283         PM\_IERAT\_RELOAD\_4K = 0x0000020064, \textcolor{comment}{// IERAT reloaded (after a miss) for 4K pages}}
\DoxyCodeLine{00284         PM\_IERAT\_RELOAD\_64K = 0x000003006A, \textcolor{comment}{// IERAT Reloaded (Miss) for a 64k page}}
\DoxyCodeLine{00285         PM\_IERAT\_RELOAD = 0x00000100F6, \textcolor{comment}{// Number of I-\/ERAT reloads}}
\DoxyCodeLine{00286         PM\_IFETCH\_THROTTLE = 0x000003405E, \textcolor{comment}{// Cycles in which Instruction fetch throttle was active.}}
\DoxyCodeLine{00287         PM\_INST\_CHIP\_PUMP\_CPRED = 0x0000014050, \textcolor{comment}{// correct) for an instruction fetch}}
\DoxyCodeLine{00288         PM\_INST\_CMPL = 0x0000010002, \textcolor{comment}{// Number of PowerPC Instructions that completed.}}
\DoxyCodeLine{00289         PM\_INST\_DISP = 0x00000200F2, \textcolor{comment}{// \# PPC Dispatched}}
\DoxyCodeLine{00290         PM\_INST\_FROM\_DL2L3\_MOD = 0x0000044048, \textcolor{comment}{// The processor's Instruction cache was reloaded with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant)}}
\DoxyCodeLine{00291         PM\_INST\_FROM\_DL2L3\_SHR = 0x0000034048, \textcolor{comment}{// The processor's Instruction cache was reloaded with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant)}}
\DoxyCodeLine{00292         PM\_INST\_FROM\_DL4 = 0x000003404C, \textcolor{comment}{// The processor's Instruction cache was reloaded from another chip's L4 on a different Node or Group (Distant) due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00293         PM\_INST\_FROM\_DMEM = 0x000004404C, \textcolor{comment}{// The processor's Instruction cache was reloaded from another chip's memory on the same Node or Group (Distant) due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00294         PM\_INST\_FROM\_L1 = 0x0000004080, \textcolor{comment}{// Instruction fetches from L1.}}
\DoxyCodeLine{00295         PM\_INST\_FROM\_L21\_MOD = 0x0000044046, \textcolor{comment}{// The processor's Instruction cache was reloaded with Modified (M) data from another core's L2 on the same chip due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00296         PM\_INST\_FROM\_L21\_SHR = 0x0000034046, \textcolor{comment}{// The processor's Instruction cache was reloaded with Shared (S) data from another core's L2 on the same chip due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00297         PM\_INST\_FROM\_L2\_DISP\_CONFLICT\_LDHITST = 0x0000034040, \textcolor{comment}{// The processor's Instruction cache was reloaded from local core's L2 with load hit store conflict due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00298         PM\_INST\_FROM\_L2\_DISP\_CONFLICT\_OTHER = 0x0000044040, \textcolor{comment}{// The processor's Instruction cache was reloaded from local core's L2 with dispatch conflict due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00299         PM\_INST\_FROM\_L2\_MEPF = 0x0000024040, \textcolor{comment}{// The processor's Instruction cache was reloaded from local core's L2 hit without dispatch conflicts on Mepf state.}}
\DoxyCodeLine{00300         PM\_INST\_FROM\_L2MISS = 0x000001404E, \textcolor{comment}{// The processor's Instruction cache was reloaded from a location other than the local core's L2 due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00301         PM\_INST\_FROM\_L2\_NO\_CONFLICT = 0x0000014040, \textcolor{comment}{// The processor's Instruction cache was reloaded from local core's L2 without conflict due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00302         PM\_INST\_FROM\_L2 = 0x0000014042, \textcolor{comment}{// The processor's Instruction cache was reloaded from local core's L2 due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00303         PM\_INST\_FROM\_L31\_ECO\_MOD = 0x0000044044, \textcolor{comment}{// The processor's Instruction cache was reloaded with Modified (M) data from another core's ECO L3 on the same chip due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00304         PM\_INST\_FROM\_L31\_ECO\_SHR = 0x0000034044, \textcolor{comment}{// The processor's Instruction cache was reloaded with Shared (S) data from another core's ECO L3 on the same chip due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00305         PM\_INST\_FROM\_L31\_MOD = 0x0000024044, \textcolor{comment}{// The processor's Instruction cache was reloaded with Modified (M) data from another core's L3 on the same chip due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00306         PM\_INST\_FROM\_L31\_SHR = 0x0000014046, \textcolor{comment}{// The processor's Instruction cache was reloaded with Shared (S) data from another core's L3 on the same chip due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00307         PM\_INST\_FROM\_L3\_DISP\_CONFLICT = 0x0000034042, \textcolor{comment}{// The processor's Instruction cache was reloaded from local core's L3 with dispatch conflict due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00308         PM\_INST\_FROM\_L3\_MEPF = 0x0000024042, \textcolor{comment}{// The processor's Instruction cache was reloaded from local core's L3 without dispatch conflicts hit on Mepf state.}}
\DoxyCodeLine{00309         PM\_INST\_FROM\_L3MISS\_MOD = 0x000004404E, \textcolor{comment}{// The processor's Instruction cache was reloaded from a location other than the local core's L3 due to a instruction fetch}}
\DoxyCodeLine{00310         PM\_INST\_FROM\_L3MISS = 0x00000300FA, \textcolor{comment}{// Marked instruction was reloaded from a location beyond the local chiplet}}
\DoxyCodeLine{00311         PM\_INST\_FROM\_L3\_NO\_CONFLICT = 0x0000014044, \textcolor{comment}{// The processor's Instruction cache was reloaded from local core's L3 without conflict due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00312         PM\_INST\_FROM\_L3 = 0x0000044042, \textcolor{comment}{// The processor's Instruction cache was reloaded from local core's L3 due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00313         PM\_INST\_FROM\_LL4 = 0x000001404C, \textcolor{comment}{// The processor's Instruction cache was reloaded from the local chip's L4 cache due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00314         PM\_INST\_FROM\_LMEM = 0x0000024048, \textcolor{comment}{// The processor's Instruction cache was reloaded from the local chip's Memory due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00315         PM\_INST\_FROM\_MEMORY = 0x000002404C, \textcolor{comment}{// The processor's Instruction cache was reloaded from a memory location including L4 from local remote or distant due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00316         PM\_INST\_FROM\_OFF\_CHIP\_CACHE = 0x000004404A, \textcolor{comment}{// The processor's Instruction cache was reloaded either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00317         PM\_INST\_FROM\_ON\_CHIP\_CACHE = 0x0000014048, \textcolor{comment}{// The processor's Instruction cache was reloaded either shared or modified data from another core's L2/L3 on the same chip due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00318         PM\_INST\_FROM\_RL2L3\_MOD = 0x0000024046, \textcolor{comment}{// The processor's Instruction cache was reloaded with Modified (M) data from another chip's L2 or L3 on the same Node or Group (Remote)}}
\DoxyCodeLine{00319         PM\_INST\_FROM\_RL2L3\_SHR = 0x000001404A, \textcolor{comment}{// The processor's Instruction cache was reloaded with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote)}}
\DoxyCodeLine{00320         PM\_INST\_FROM\_RL4 = 0x000002404A, \textcolor{comment}{// The processor's Instruction cache was reloaded from another chip's L4 on the same Node or Group (Remote) due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00321         PM\_INST\_FROM\_RMEM = 0x000003404A, \textcolor{comment}{// The processor's Instruction cache was reloaded from another chip's memory on the same Node or Group (Remote) due to an instruction fetch (not prefetch)}}
\DoxyCodeLine{00322         PM\_INST\_GRP\_PUMP\_CPRED = 0x000002C05C, \textcolor{comment}{// correct) for an instruction fetch (demand only)}}
\DoxyCodeLine{00323         PM\_INST\_GRP\_PUMP\_MPRED\_RTY = 0x0000014052, \textcolor{comment}{// Final Pump Scope (Group) ended up larger than Initial Pump Scope (Chip) for an instruction fetch}}
\DoxyCodeLine{00324         PM\_INST\_GRP\_PUMP\_MPRED = 0x000002C05E, \textcolor{comment}{// Final Pump Scope (Group) ended up either larger or smaller than Initial Pump Scope for an instruction fetch (demand only)}}
\DoxyCodeLine{00325         PM\_INST\_IMC\_MATCH\_CMPL = 0x000004001C, \textcolor{comment}{// IMC Match Count}}
\DoxyCodeLine{00326         PM\_INST\_PUMP\_CPRED = 0x0000014054, \textcolor{comment}{// Pump prediction correct.}}
\DoxyCodeLine{00327         PM\_INST\_PUMP\_MPRED = 0x0000044052, \textcolor{comment}{// Pump misprediction.}}
\DoxyCodeLine{00328         PM\_INST\_SYS\_PUMP\_CPRED = 0x0000034050, \textcolor{comment}{// correct) for an instruction fetch}}
\DoxyCodeLine{00329         PM\_INST\_SYS\_PUMP\_MPRED\_RTY = 0x0000044050, \textcolor{comment}{// Final Pump Scope (system) ended up larger than Initial Pump Scope (Chip/Group) for an instruction fetch}}
\DoxyCodeLine{00330         PM\_INST\_SYS\_PUMP\_MPRED = 0x0000034052, \textcolor{comment}{// Final Pump Scope (system) mispredicted.}}
\DoxyCodeLine{00331         PM\_IOPS\_CMPL = 0x0000024050, \textcolor{comment}{// Internal Operations completed}}
\DoxyCodeLine{00332         PM\_IPTEG\_FROM\_DL2L3\_MOD = 0x0000045048, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant)}}
\DoxyCodeLine{00333         PM\_IPTEG\_FROM\_DL2L3\_SHR = 0x0000035048, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant)}}
\DoxyCodeLine{00334         PM\_IPTEG\_FROM\_DL4 = 0x000003504C, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from another chip's L4 on a different Node or Group (Distant) due to a instruction side request}}
\DoxyCodeLine{00335         PM\_IPTEG\_FROM\_DMEM = 0x000004504C, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from another chip's memory on the same Node or Group (Distant) due to a instruction side request}}
\DoxyCodeLine{00336         PM\_IPTEG\_FROM\_L21\_MOD = 0x0000045046, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Modified (M) data from another core's L2 on the same chip due to a instruction side request}}
\DoxyCodeLine{00337         PM\_IPTEG\_FROM\_L21\_SHR = 0x0000035046, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Shared (S) data from another core's L2 on the same chip due to a instruction side request}}
\DoxyCodeLine{00338         PM\_IPTEG\_FROM\_L2\_MEPF = 0x0000025040, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L2 hit without dispatch conflicts on Mepf state.}}
\DoxyCodeLine{00339         PM\_IPTEG\_FROM\_L2MISS = 0x000001504E, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from a location other than the local core's L2 due to a instruction side request}}
\DoxyCodeLine{00340         PM\_IPTEG\_FROM\_L2\_NO\_CONFLICT = 0x0000015040, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L2 without conflict due to a instruction side request}}
\DoxyCodeLine{00341         PM\_IPTEG\_FROM\_L2 = 0x0000015042, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L2 due to a instruction side request}}
\DoxyCodeLine{00342         PM\_IPTEG\_FROM\_L31\_ECO\_MOD = 0x0000045044, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Modified (M) data from another core's ECO L3 on the same chip due to a instruction side request}}
\DoxyCodeLine{00343         PM\_IPTEG\_FROM\_L31\_ECO\_SHR = 0x0000035044, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Shared (S) data from another core's ECO L3 on the same chip due to a instruction side request}}
\DoxyCodeLine{00344         PM\_IPTEG\_FROM\_L31\_MOD = 0x0000025044, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Modified (M) data from another core's L3 on the same chip due to a instruction side request}}
\DoxyCodeLine{00345         PM\_IPTEG\_FROM\_L31\_SHR = 0x0000015046, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Shared (S) data from another core's L3 on the same chip due to a instruction side request}}
\DoxyCodeLine{00346         PM\_IPTEG\_FROM\_L3\_DISP\_CONFLICT = 0x0000035042, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L3 with dispatch conflict due to a instruction side request}}
\DoxyCodeLine{00347         PM\_IPTEG\_FROM\_L3\_MEPF = 0x0000025042, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L3 without dispatch conflicts hit on Mepf state.}}
\DoxyCodeLine{00348         PM\_IPTEG\_FROM\_L3MISS = 0x000004504E, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from a location other than the local core's L3 due to a instruction side request}}
\DoxyCodeLine{00349         PM\_IPTEG\_FROM\_L3\_NO\_CONFLICT = 0x0000015044, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L3 without conflict due to a instruction side request}}
\DoxyCodeLine{00350         PM\_IPTEG\_FROM\_L3 = 0x0000045042, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L3 due to a instruction side request}}
\DoxyCodeLine{00351         PM\_IPTEG\_FROM\_LL4 = 0x000001504C, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from the local chip's L4 cache due to a instruction side request}}
\DoxyCodeLine{00352         PM\_IPTEG\_FROM\_LMEM = 0x0000025048, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from the local chip's Memory due to a instruction side request}}
\DoxyCodeLine{00353         PM\_IPTEG\_FROM\_MEMORY = 0x000002504C, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from a memory location including L4 from local remote or distant due to a instruction side request}}
\DoxyCodeLine{00354         PM\_IPTEG\_FROM\_OFF\_CHIP\_CACHE = 0x000004504A, \textcolor{comment}{// A Page Table Entry was loaded into the TLB either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to a instruction side request}}
\DoxyCodeLine{00355         PM\_IPTEG\_FROM\_ON\_CHIP\_CACHE = 0x0000015048, \textcolor{comment}{// A Page Table Entry was loaded into the TLB either shared or modified data from another core's L2/L3 on the same chip due to a instruction side request}}
\DoxyCodeLine{00356         PM\_IPTEG\_FROM\_RL2L3\_MOD = 0x0000025046, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Modified (M) data from another chip's L2 or L3 on the same Node or Group (Remote)}}
\DoxyCodeLine{00357         PM\_IPTEG\_FROM\_RL2L3\_SHR = 0x000001504A, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote)}}
\DoxyCodeLine{00358         PM\_IPTEG\_FROM\_RL4 = 0x000002504A, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from another chip's L4 on the same Node or Group (Remote) due to a instruction side request}}
\DoxyCodeLine{00359         PM\_IPTEG\_FROM\_RMEM = 0x000003504A, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from another chip's memory on the same Node or Group (Remote) due to a instruction side request}}
\DoxyCodeLine{00360         PM\_ISIDE\_DISP\_FAIL\_ADDR = 0x000002608A, \textcolor{comment}{// All I-\/side dispatch attempts for this thread that failed due to a addr collision with another machine (excludes i\_l2mru\_tch\_reqs)}}
\DoxyCodeLine{00361         PM\_ISIDE\_DISP\_FAIL\_OTHER = 0x000002688A, \textcolor{comment}{// All I-\/side dispatch attempts for this thread that failed due to a reason other than addrs collision (excludes i\_l2mru\_tch\_reqs)}}
\DoxyCodeLine{00362         PM\_ISIDE\_DISP = 0x000001688A, \textcolor{comment}{// All I-\/side dispatch attempts for this thread (excludes i\_l2mru\_tch\_reqs)}}
\DoxyCodeLine{00363         PM\_ISIDE\_L2MEMACC = 0x0000026890, \textcolor{comment}{// Valid when first beat of data comes in for an I-\/side fetch where data came from memory}}
\DoxyCodeLine{00364         PM\_ISIDE\_MRU\_TOUCH = 0x0000046880, \textcolor{comment}{// I-\/side L2 MRU touch sent to L2 for this thread}}
\DoxyCodeLine{00365         PM\_ISLB\_MISS = 0x000000D8A8, \textcolor{comment}{// Instruction SLB Miss -\/ Total of all segment sizes}}
\DoxyCodeLine{00366         PM\_ISLB\_MISS\_ALT = 0x0000040006, \textcolor{comment}{// Number of ISLB misses for this thread}}
\DoxyCodeLine{00367         PM\_ISQ\_0\_8\_ENTRIES = 0x000003005A, \textcolor{comment}{// Cycles in which 8 or less Issue Queue entries are in use.}}
\DoxyCodeLine{00368         PM\_ISQ\_36\_44\_ENTRIES = 0x000004000A, \textcolor{comment}{// Cycles in which 36 or more Issue Queue entries are in use.}}
\DoxyCodeLine{00369         PM\_ISU0\_ISS\_HOLD\_ALL = 0x0000003080, \textcolor{comment}{// All ISU rejects}}
\DoxyCodeLine{00370         PM\_ISU1\_ISS\_HOLD\_ALL = 0x0000003084, \textcolor{comment}{// All ISU rejects}}
\DoxyCodeLine{00371         PM\_ISU2\_ISS\_HOLD\_ALL = 0x0000003880, \textcolor{comment}{// All ISU rejects}}
\DoxyCodeLine{00372         PM\_ISU3\_ISS\_HOLD\_ALL = 0x0000003884, \textcolor{comment}{// All ISU rejects}}
\DoxyCodeLine{00373         PM\_ISYNC = 0x0000002884, \textcolor{comment}{// Isync completion count per thread}}
\DoxyCodeLine{00374         PM\_ITLB\_MISS = 0x00000400FC, \textcolor{comment}{// ITLB Reloaded.}}
\DoxyCodeLine{00375         PM\_L1\_DCACHE\_RELOADED\_ALL = 0x000001002C, \textcolor{comment}{// L1 data cache reloaded for demand.}}
\DoxyCodeLine{00376         PM\_L1\_DCACHE\_RELOAD\_VALID = 0x00000300F6, \textcolor{comment}{// DL1 reloaded due to Demand Load}}
\DoxyCodeLine{00377         PM\_L1\_DEMAND\_WRITE = 0x000000408C, \textcolor{comment}{// Instruction Demand sectors written into IL1}}
\DoxyCodeLine{00378         PM\_L1\_ICACHE\_MISS = 0x00000200FD, \textcolor{comment}{// Demand iCache Miss}}
\DoxyCodeLine{00379         PM\_L1\_ICACHE\_RELOADED\_ALL = 0x0000040012, \textcolor{comment}{// Counts all Icache reloads includes demand}}
\DoxyCodeLine{00380         PM\_L1\_ICACHE\_RELOADED\_PREF = 0x0000030068, \textcolor{comment}{// Counts all Icache prefetch reloads (includes demand turned into prefetch)}}
\DoxyCodeLine{00381         PM\_L1PF\_L2MEMACC = 0x0000016890, \textcolor{comment}{// Valid when first beat of data comes in for an L1PF where data came from memory}}
\DoxyCodeLine{00382         PM\_L1\_PREF = 0x0000020054, \textcolor{comment}{// A data line was written to the L1 due to a hardware or software prefetch}}
\DoxyCodeLine{00383         PM\_L1\_SW\_PREF = 0x000000E880, \textcolor{comment}{// Software L1 Prefetches}}
\DoxyCodeLine{00384         PM\_L2\_CASTOUT\_MOD = 0x0000016082, \textcolor{comment}{// L2 Castouts -\/ Modified (M}}
\DoxyCodeLine{00385         PM\_L2\_CASTOUT\_SHR = 0x0000016882, \textcolor{comment}{// L2 Castouts -\/ Shared (Tx}}
\DoxyCodeLine{00386         PM\_L2\_CHIP\_PUMP = 0x0000046088, \textcolor{comment}{// RC requests that were local (aka chip) pump attempts}}
\DoxyCodeLine{00387         PM\_L2\_DC\_INV = 0x0000026882, \textcolor{comment}{// D-\/cache invalidates sent over the reload bus to the core}}
\DoxyCodeLine{00388         PM\_L2\_DISP\_ALL\_L2MISS = 0x0000046080, \textcolor{comment}{// All successful Ld/St dispatches for this thread that were an L2 miss (excludes i\_l2mru\_tch\_reqs)}}
\DoxyCodeLine{00389         PM\_L2\_GROUP\_PUMP = 0x0000046888, \textcolor{comment}{// RC requests that were on group (aka nodel) pump attempts}}
\DoxyCodeLine{00390         PM\_L2\_GRP\_GUESS\_CORRECT = 0x0000026088, \textcolor{comment}{// L2 guess grp (GS or NNS) and guess was correct (data intra-\/group AND \string^on-\/chip)}}
\DoxyCodeLine{00391         PM\_L2\_GRP\_GUESS\_WRONG = 0x0000026888, \textcolor{comment}{// L2 guess grp (GS or NNS) and guess was not correct (ie data on-\/chip OR beyond-\/group)}}
\DoxyCodeLine{00392         PM\_L2\_IC\_INV = 0x0000026082, \textcolor{comment}{// I-\/cache Invalidates sent over the realod bus to the core}}
\DoxyCodeLine{00393         PM\_L2\_INST\_MISS = 0x0000036880, \textcolor{comment}{// All successful I-\/side dispatches that were an L2 miss for this thread (excludes i\_l2mru\_tch reqs)}}
\DoxyCodeLine{00394         PM\_L2\_INST\_MISS\_ALT = 0x000004609E, \textcolor{comment}{// All successful I-\/side dispatches that were an L2 miss for this thread (excludes i\_l2mru\_tch reqs)}}
\DoxyCodeLine{00395         PM\_L2\_INST = 0x0000036080, \textcolor{comment}{// All successful I-\/side dispatches for this thread (excludes i\_l2mru\_tch reqs)}}
\DoxyCodeLine{00396         PM\_L2\_INST\_ALT = 0x000003609E, \textcolor{comment}{// All successful I-\/side dispatches for this thread (excludes i\_l2mru\_tch reqs)}}
\DoxyCodeLine{00397         PM\_L2\_LD\_DISP = 0x000001609E, \textcolor{comment}{// All successful D-\/side load dispatches for this thread (L2 miss + L2 hits)}}
\DoxyCodeLine{00398         PM\_L2\_LD\_DISP\_ALT = 0x0000036082, \textcolor{comment}{// All successful I-\/or-\/D side load dispatches for this thread (excludes i\_l2mru\_tch\_reqs)}}
\DoxyCodeLine{00399         PM\_L2\_LD\_HIT = 0x000002609E, \textcolor{comment}{// All successful D-\/side load dispatches that were L2 hits for this thread}}
\DoxyCodeLine{00400         PM\_L2\_LD\_HIT\_ALT = 0x0000036882, \textcolor{comment}{// All successful I-\/or-\/D side load dispatches for this thread that were L2 hits (excludes i\_l2mru\_tch\_reqs)}}
\DoxyCodeLine{00401         PM\_L2\_LD\_MISS\_128B = 0x0000016092, \textcolor{comment}{// All successful D-\/side load dispatches that were an L2 miss (NOT Sx}}
\DoxyCodeLine{00402         PM\_L2\_LD\_MISS\_64B = 0x0000026092, \textcolor{comment}{// All successful D-\/side load dispatches that were an L2 miss (NOT Sx}}
\DoxyCodeLine{00403         PM\_L2\_LD\_MISS = 0x0000026080, \textcolor{comment}{// All successful D-\/Side Load dispatches that were an L2 miss for this thread}}
\DoxyCodeLine{00404         PM\_L2\_LD = 0x0000016080, \textcolor{comment}{// All successful D-\/side Load dispatches for this thread (L2 miss + L2 hits)}}
\DoxyCodeLine{00405         PM\_L2\_LOC\_GUESS\_CORRECT = 0x0000016088, \textcolor{comment}{// L2 guess local (LNS) and guess was correct (ie data local)}}
\DoxyCodeLine{00406         PM\_L2\_LOC\_GUESS\_WRONG = 0x0000016888, \textcolor{comment}{// L2 guess local (LNS) and guess was not correct (ie data not on chip)}}
\DoxyCodeLine{00407         PM\_L2\_RCLD\_DISP\_FAIL\_ADDR = 0x0000016884, \textcolor{comment}{// All I-\/od-\/D side load dispatch attempts for this thread that failed due to address collision with RC/CO/SN/SQ machine (excludes i\_l2mru\_tch\_reqs)}}
\DoxyCodeLine{00408         PM\_L2\_RCLD\_DISP\_FAIL\_OTHER = 0x0000026084, \textcolor{comment}{// All I-\/or-\/D side load dispatch attempts for this thread that failed due to reason other than address collision (excludes i\_l2mru\_tch\_reqs)}}
\DoxyCodeLine{00409         PM\_L2\_RCLD\_DISP = 0x0000016084, \textcolor{comment}{// All I-\/or-\/D side load dispatch attempts for this thread (excludes i\_l2mru\_tch\_reqs)}}
\DoxyCodeLine{00410         PM\_L2\_RCST\_DISP\_FAIL\_ADDR = 0x0000036884, \textcolor{comment}{// All D-\/side store dispatch attempts for this thread that failed due to address collision with RC/CO/SN/SQ}}
\DoxyCodeLine{00411         PM\_L2\_RCST\_DISP\_FAIL\_OTHER = 0x0000046084, \textcolor{comment}{// All D-\/side store dispatch attempts for this thread that failed due to reason other than address collision}}
\DoxyCodeLine{00412         PM\_L2\_RCST\_DISP = 0x0000036084, \textcolor{comment}{// All D-\/side store dispatch attempts for this thread}}
\DoxyCodeLine{00413         PM\_L2\_RC\_ST\_DONE = 0x0000036086, \textcolor{comment}{// RC did store to line that was Tx or Sx}}
\DoxyCodeLine{00414         PM\_L2\_RTY\_LD = 0x000003688A, \textcolor{comment}{// RC retries on PB for any load from core (excludes DCBFs)}}
\DoxyCodeLine{00415         PM\_L2\_RTY\_LD\_ALT = 0x000003689E, \textcolor{comment}{// RC retries on PB for any load from core (excludes DCBFs)}}
\DoxyCodeLine{00416         PM\_L2\_RTY\_ST = 0x000003608A, \textcolor{comment}{// RC retries on PB for any store from core (excludes DCBFs)}}
\DoxyCodeLine{00417         PM\_L2\_RTY\_ST\_ALT = 0x000004689E, \textcolor{comment}{// RC retries on PB for any store from core (excludes DCBFs)}}
\DoxyCodeLine{00418         PM\_L2\_SN\_M\_RD\_DONE = 0x0000046086, \textcolor{comment}{// SNP dispatched for a read and was M (true M)}}
\DoxyCodeLine{00419         PM\_L2\_SN\_M\_WR\_DONE = 0x0000016086, \textcolor{comment}{// SNP dispatched for a write and was M (true M); for DMA cacheinj this will pulse if rty/push is required (won't pulse if cacheinj is accepted)}}
\DoxyCodeLine{00420         PM\_L2\_SN\_M\_WR\_DONE\_ALT = 0x0000046886, \textcolor{comment}{// SNP dispatched for a write and was M (true M); for DMA cacheinj this will pulse if rty/push is required (won't pulse if cacheinj is accepted)}}
\DoxyCodeLine{00421         PM\_L2\_SN\_SX\_I\_DONE = 0x0000036886, \textcolor{comment}{// SNP dispatched and went from Sx to Ix}}
\DoxyCodeLine{00422         PM\_L2\_ST\_DISP = 0x0000046082, \textcolor{comment}{// All successful D-\/side store dispatches for this thread}}
\DoxyCodeLine{00423         PM\_L2\_ST\_DISP\_ALT = 0x000001689E, \textcolor{comment}{// All successful D-\/side store dispatches for this thread (L2 miss + L2 hits)}}
\DoxyCodeLine{00424         PM\_L2\_ST\_HIT = 0x0000046882, \textcolor{comment}{// All successful D-\/side store dispatches for this thread that were L2 hits}}
\DoxyCodeLine{00425         PM\_L2\_ST\_HIT\_ALT = 0x000002689E, \textcolor{comment}{// All successful D-\/side store dispatches that were L2 hits for this thread}}
\DoxyCodeLine{00426         PM\_L2\_ST\_MISS\_128B = 0x0000016892, \textcolor{comment}{// All successful D-\/side store dispatches that were an L2 miss (NOT Sx}}
\DoxyCodeLine{00427         PM\_L2\_ST\_MISS\_64B = 0x0000026892, \textcolor{comment}{// All successful D-\/side store dispatches that were an L2 miss (NOT Sx}}
\DoxyCodeLine{00428         PM\_L2\_ST\_MISS = 0x0000026880, \textcolor{comment}{// All successful D-\/Side Store dispatches that were an L2 miss for this thread}}
\DoxyCodeLine{00429         PM\_L2\_ST = 0x0000016880, \textcolor{comment}{// All successful D-\/side store dispatches for this thread (L2 miss + L2 hits)}}
\DoxyCodeLine{00430         PM\_L2\_SYS\_GUESS\_CORRECT = 0x0000036088, \textcolor{comment}{// L2 guess system (VGS or RNS) and guess was correct (ie data beyond-\/group)}}
\DoxyCodeLine{00431         PM\_L2\_SYS\_GUESS\_WRONG = 0x0000036888, \textcolor{comment}{// L2 guess system (VGS or RNS) and guess was not correct (ie data \string^beyond-\/group)}}
\DoxyCodeLine{00432         PM\_L2\_SYS\_PUMP = 0x000004688A, \textcolor{comment}{// RC requests that were system pump attempts}}
\DoxyCodeLine{00433         PM\_L3\_CI\_HIT = 0x00000260A2, \textcolor{comment}{// L3 Castins Hit (total count)}}
\DoxyCodeLine{00434         PM\_L3\_CI\_MISS = 0x00000268A2, \textcolor{comment}{// L3 castins miss (total count)}}
\DoxyCodeLine{00435         PM\_L3\_CINJ = 0x00000368A4, \textcolor{comment}{// L3 castin of cache inject}}
\DoxyCodeLine{00436         PM\_L3\_CI\_USAGE = 0x00000168AC, \textcolor{comment}{// Rotating sample of 16 CI or CO actives}}
\DoxyCodeLine{00437         PM\_L3\_CO0\_BUSY = 0x00000368AC, \textcolor{comment}{// Lifetime}}
\DoxyCodeLine{00438         PM\_L3\_CO0\_BUSY\_ALT = 0x00000468AC, \textcolor{comment}{// Lifetime}}
\DoxyCodeLine{00439         PM\_L3\_CO\_L31 = 0x00000268A0, \textcolor{comment}{// L3 CO to L3.}}
\DoxyCodeLine{00440         PM\_L3\_CO\_LCO = 0x00000360A4, \textcolor{comment}{// Total L3 COs occurred on LCO L3.}}
\DoxyCodeLine{00441         PM\_L3\_CO\_MEM = 0x00000260A0, \textcolor{comment}{// may undercount if two cresp come in the same cyc)}}
\DoxyCodeLine{00442         PM\_L3\_CO\_MEPF = 0x000003E05E, \textcolor{comment}{// L3 castouts in Mepf state for this thread}}
\DoxyCodeLine{00443         PM\_L3\_CO\_MEPF\_ALT = 0x00000168A0, \textcolor{comment}{// L3 CO of line in Mep state (includes casthrough to memory).}}
\DoxyCodeLine{00444         PM\_L3\_CO = 0x00000360A8, \textcolor{comment}{// L3 castout occurring (does not include casthrough or log writes (cinj/dmaw))}}
\DoxyCodeLine{00445         PM\_L3\_GRP\_GUESS\_CORRECT = 0x00000168B2, \textcolor{comment}{// group (GS or NNS) and data from same group (near) (pred successful)}}
\DoxyCodeLine{00446         PM\_L3\_GRP\_GUESS\_WRONG\_HIGH = 0x00000368B2, \textcolor{comment}{// group (GS or NNS) but data from local node.}}
\DoxyCodeLine{00447         PM\_L3\_GRP\_GUESS\_WRONG\_LOW = 0x00000360B2, \textcolor{comment}{// group (GS or NNS) but data from outside group (far or rem).}}
\DoxyCodeLine{00448         PM\_L3\_HIT = 0x00000160A4, \textcolor{comment}{// L3 Hits (L2 miss hitting L3}}
\DoxyCodeLine{00449         PM\_L3\_L2\_CO\_HIT = 0x00000360A2, \textcolor{comment}{// L2 CO hits}}
\DoxyCodeLine{00450         PM\_L3\_L2\_CO\_MISS = 0x00000368A2, \textcolor{comment}{// L2 CO miss}}
\DoxyCodeLine{00451         PM\_L3\_LAT\_CI\_HIT = 0x00000460A2, \textcolor{comment}{// L3 Lateral Castins Hit}}
\DoxyCodeLine{00452         PM\_L3\_LAT\_CI\_MISS = 0x00000468A2, \textcolor{comment}{// L3 Lateral Castins Miss}}
\DoxyCodeLine{00453         PM\_L3\_LD\_HIT = 0x00000260A4, \textcolor{comment}{// L3 Hits for demand LDs}}
\DoxyCodeLine{00454         PM\_L3\_LD\_MISS = 0x00000268A4, \textcolor{comment}{// L3 Misses for demand LDs}}
\DoxyCodeLine{00455         PM\_L3\_LD\_PREF = 0x000000F0B0, \textcolor{comment}{// L3 load prefetch}}
\DoxyCodeLine{00456         PM\_L3\_LOC\_GUESS\_CORRECT = 0x00000160B2, \textcolor{comment}{// node/chip (LNS) and data from local node (local) (pred successful) -\/ always PFs only}}
\DoxyCodeLine{00457         PM\_L3\_LOC\_GUESS\_WRONG = 0x00000268B2, \textcolor{comment}{// node (LNS) but data from out side local node (near or far or rem).}}
\DoxyCodeLine{00458         PM\_L3\_MISS = 0x00000168A4, \textcolor{comment}{// L3 Misses (L2 miss also missing L3}}
\DoxyCodeLine{00459         PM\_L3\_P0\_CO\_L31 = 0x00000460AA, \textcolor{comment}{// L3 CO to L3.}}
\DoxyCodeLine{00460         PM\_L3\_P0\_CO\_MEM = 0x00000360AA, \textcolor{comment}{// L3 CO to memory port 0 with or without data}}
\DoxyCodeLine{00461         PM\_L3\_P0\_CO\_RTY = 0x00000360AE, \textcolor{comment}{// L3 CO received retry port 0 (memory only)}}
\DoxyCodeLine{00462         PM\_L3\_P0\_CO\_RTY\_ALT = 0x00000460AE, \textcolor{comment}{// L3 CO received retry port 2 (memory only)}}
\DoxyCodeLine{00463         PM\_L3\_P0\_GRP\_PUMP = 0x00000260B0, \textcolor{comment}{// L3 PF sent with grp scope port 0}}
\DoxyCodeLine{00464         PM\_L3\_P0\_LCO\_DATA = 0x00000260AA, \textcolor{comment}{// LCO sent with data port 0}}
\DoxyCodeLine{00465         PM\_L3\_P0\_LCO\_NO\_DATA = 0x00000160AA, \textcolor{comment}{// Dataless L3 LCO sent port 0}}
\DoxyCodeLine{00466         PM\_L3\_P0\_LCO\_RTY = 0x00000160B4, \textcolor{comment}{// L3 initiated LCO received retry on port 0 (can try 4 times)}}
\DoxyCodeLine{00467         PM\_L3\_P0\_NODE\_PUMP = 0x00000160B0, \textcolor{comment}{// L3 PF sent with nodal scope port 0}}
\DoxyCodeLine{00468         PM\_L3\_P0\_PF\_RTY = 0x00000160AE, \textcolor{comment}{// L3 PF received retry port 0}}
\DoxyCodeLine{00469         PM\_L3\_P0\_PF\_RTY\_ALT = 0x00000260AE, \textcolor{comment}{// L3 PF received retry port 2}}
\DoxyCodeLine{00470         PM\_L3\_P0\_SYS\_PUMP = 0x00000360B0, \textcolor{comment}{// L3 PF sent with sys scope port 0}}
\DoxyCodeLine{00471         PM\_L3\_P1\_CO\_L31 = 0x00000468AA, \textcolor{comment}{// L3 CO to L3.}}
\DoxyCodeLine{00472         PM\_L3\_P1\_CO\_MEM = 0x00000368AA, \textcolor{comment}{// L3 CO to memory port 1 with or without data}}
\DoxyCodeLine{00473         PM\_L3\_P1\_CO\_RTY = 0x00000368AE, \textcolor{comment}{// L3 CO received retry port 1 (memory only)}}
\DoxyCodeLine{00474         PM\_L3\_P1\_CO\_RTY\_ALT = 0x00000468AE, \textcolor{comment}{// L3 CO received retry port 3 (memory only)}}
\DoxyCodeLine{00475         PM\_L3\_P1\_GRP\_PUMP = 0x00000268B0, \textcolor{comment}{// L3 PF sent with grp scope port 1}}
\DoxyCodeLine{00476         PM\_L3\_P1\_LCO\_DATA = 0x00000268AA, \textcolor{comment}{// LCO sent with data port 1}}
\DoxyCodeLine{00477         PM\_L3\_P1\_LCO\_NO\_DATA = 0x00000168AA, \textcolor{comment}{// Dataless L3 LCO sent port 1}}
\DoxyCodeLine{00478         PM\_L3\_P1\_LCO\_RTY = 0x00000168B4, \textcolor{comment}{// L3 initiated LCO received retry on port 1 (can try 4 times)}}
\DoxyCodeLine{00479         PM\_L3\_P1\_NODE\_PUMP = 0x00000168B0, \textcolor{comment}{// L3 PF sent with nodal scope port 1}}
\DoxyCodeLine{00480         PM\_L3\_P1\_PF\_RTY = 0x00000168AE, \textcolor{comment}{// L3 PF received retry port 1}}
\DoxyCodeLine{00481         PM\_L3\_P1\_PF\_RTY\_ALT = 0x00000268AE, \textcolor{comment}{// L3 PF received retry port 3}}
\DoxyCodeLine{00482         PM\_L3\_P1\_SYS\_PUMP = 0x00000368B0, \textcolor{comment}{// L3 PF sent with sys scope port 1}}
\DoxyCodeLine{00483         PM\_L3\_P2\_LCO\_RTY = 0x00000260B4, \textcolor{comment}{// L3 initiated LCO received retry on port 2 (can try 4 times)}}
\DoxyCodeLine{00484         PM\_L3\_P3\_LCO\_RTY = 0x00000268B4, \textcolor{comment}{// L3 initiated LCO received retry on port 3 (can try 4 times)}}
\DoxyCodeLine{00485         PM\_L3\_PF0\_BUSY = 0x00000360B4, \textcolor{comment}{// Lifetime}}
\DoxyCodeLine{00486         PM\_L3\_PF0\_BUSY\_ALT = 0x00000460B4, \textcolor{comment}{// Lifetime}}
\DoxyCodeLine{00487         PM\_L3\_PF\_HIT\_L3 = 0x00000260A8, \textcolor{comment}{// L3 PF hit in L3 (abandoned)}}
\DoxyCodeLine{00488         PM\_L3\_PF\_MISS\_L3 = 0x00000160A0, \textcolor{comment}{// L3 PF missed in L3}}
\DoxyCodeLine{00489         PM\_L3\_PF\_OFF\_CHIP\_CACHE = 0x00000368A0, \textcolor{comment}{// L3 PF from Off chip cache}}
\DoxyCodeLine{00490         PM\_L3\_PF\_OFF\_CHIP\_MEM = 0x00000468A0, \textcolor{comment}{// L3 PF from Off chip memory}}
\DoxyCodeLine{00491         PM\_L3\_PF\_ON\_CHIP\_CACHE = 0x00000360A0, \textcolor{comment}{// L3 PF from On chip cache}}
\DoxyCodeLine{00492         PM\_L3\_PF\_ON\_CHIP\_MEM = 0x00000460A0, \textcolor{comment}{// L3 PF from On chip memory}}
\DoxyCodeLine{00493         PM\_L3\_PF\_USAGE = 0x00000260AC, \textcolor{comment}{// Rotating sample of 32 PF actives}}
\DoxyCodeLine{00494         PM\_L3\_RD0\_BUSY = 0x00000368B4, \textcolor{comment}{// Lifetime}}
\DoxyCodeLine{00495         PM\_L3\_RD0\_BUSY\_ALT = 0x00000468B4, \textcolor{comment}{// Lifetime}}
\DoxyCodeLine{00496         PM\_L3\_RD\_USAGE = 0x00000268AC, \textcolor{comment}{// Rotating sample of 16 RD actives}}
\DoxyCodeLine{00497         PM\_L3\_SN0\_BUSY = 0x00000360AC, \textcolor{comment}{// Lifetime}}
\DoxyCodeLine{00498         PM\_L3\_SN0\_BUSY\_ALT = 0x00000460AC, \textcolor{comment}{// Lifetime}}
\DoxyCodeLine{00499         PM\_L3\_SN\_USAGE = 0x00000160AC, \textcolor{comment}{// Rotating sample of 16 snoop valids}}
\DoxyCodeLine{00500         PM\_L3\_SW\_PREF = 0x000000F8B0, \textcolor{comment}{// L3 load prefetch}}
\DoxyCodeLine{00501         PM\_L3\_SYS\_GUESS\_CORRECT = 0x00000260B2, \textcolor{comment}{// system (VGS or RNS) and data from outside group (far or rem)(pred successful)}}
\DoxyCodeLine{00502         PM\_L3\_SYS\_GUESS\_WRONG = 0x00000460B2, \textcolor{comment}{// system (VGS or RNS) but data from local or near.}}
\DoxyCodeLine{00503         PM\_L3\_TRANS\_PF = 0x00000468A4, \textcolor{comment}{// L3 Transient prefetch received from L2}}
\DoxyCodeLine{00504         PM\_L3\_WI0\_BUSY = 0x00000160B6, \textcolor{comment}{// Rotating sample of 8 WI valid}}
\DoxyCodeLine{00505         PM\_L3\_WI0\_BUSY\_ALT = 0x00000260B6, \textcolor{comment}{// Rotating sample of 8 WI valid (duplicate)}}
\DoxyCodeLine{00506         PM\_L3\_WI\_USAGE = 0x00000168A8, \textcolor{comment}{// Lifetime}}
\DoxyCodeLine{00507         PM\_LARX\_FIN = 0x000003C058, \textcolor{comment}{// Larx finished}}
\DoxyCodeLine{00508         PM\_LD\_CMPL = 0x000004003E, \textcolor{comment}{// count of Loads completed}}
\DoxyCodeLine{00509         PM\_LD\_L3MISS\_PEND\_CYC = 0x0000010062, \textcolor{comment}{// Cycles L3 miss was pending for this thread}}
\DoxyCodeLine{00510         PM\_LD\_MISS\_L1\_FIN = 0x000002C04E, \textcolor{comment}{// Number of load instructions that finished with an L1 miss.}}
\DoxyCodeLine{00511         PM\_LD\_MISS\_L1 = 0x000003E054, \textcolor{comment}{// Load Missed L1}}
\DoxyCodeLine{00512         PM\_LD\_REF\_L1 = 0x00000100FC, \textcolor{comment}{// All L1 D cache load references counted at finish}}
\DoxyCodeLine{00513         PM\_LINK\_STACK\_CORRECT = 0x00000058A0, \textcolor{comment}{// Link stack predicts right address}}
\DoxyCodeLine{00514         PM\_LINK\_STACK\_INVALID\_PTR = 0x0000005898, \textcolor{comment}{// It is most often caused by certain types of flush where the pointer is not available.}}
\DoxyCodeLine{00515         PM\_LINK\_STACK\_WRONG\_ADD\_PRED = 0x0000005098, \textcolor{comment}{// Link stack predicts wrong address}}
\DoxyCodeLine{00516         PM\_LMQ\_EMPTY\_CYC = 0x000002E05E, \textcolor{comment}{// Cycles in which the LMQ has no pending load misses for this thread}}
\DoxyCodeLine{00517         PM\_LMQ\_MERGE = 0x000001002E, \textcolor{comment}{// A demand miss collides with a prefetch for the same line}}
\DoxyCodeLine{00518         PM\_LRQ\_REJECT = 0x000002E05A, \textcolor{comment}{// Internal LSU reject from LRQ.}}
\DoxyCodeLine{00519         PM\_LS0\_DC\_COLLISIONS = 0x000000D090, \textcolor{comment}{// Read-\/write data cache collisions}}
\DoxyCodeLine{00520         PM\_LS0\_ERAT\_MISS\_PREF = 0x000000E084, \textcolor{comment}{// LS0 Erat miss due to prefetch}}
\DoxyCodeLine{00521         PM\_LS0\_LAUNCH\_HELD\_PREF = 0x000000C09C, \textcolor{comment}{// Number of times a load or store instruction was unable to launch/relaunch because a high priority prefetch used that relaunch cycle}}
\DoxyCodeLine{00522         PM\_LS0\_PTE\_TABLEWALK\_CYC = 0x000000E0BC, \textcolor{comment}{// Cycles when a tablewalk is pending on this thread on table 0}}
\DoxyCodeLine{00523         PM\_LS0\_TM\_DISALLOW = 0x000000E0B4, \textcolor{comment}{// A TM-\/ineligible instruction tries to execute inside a transaction and the LSU disallows it}}
\DoxyCodeLine{00524         PM\_LS0\_UNALIGNED\_LD = 0x000000C094, \textcolor{comment}{// Load instructions whose data crosses a double-\/word boundary}}
\DoxyCodeLine{00525         PM\_LS0\_UNALIGNED\_ST = 0x000000F0B8, \textcolor{comment}{// Store instructions whose data crosses a double-\/word boundary}}
\DoxyCodeLine{00526         PM\_LS1\_DC\_COLLISIONS = 0x000000D890, \textcolor{comment}{// Read-\/write data cache collisions}}
\DoxyCodeLine{00527         PM\_LS1\_ERAT\_MISS\_PREF = 0x000000E884, \textcolor{comment}{// LS1 Erat miss due to prefetch}}
\DoxyCodeLine{00528         PM\_LS1\_LAUNCH\_HELD\_PREF = 0x000000C89C, \textcolor{comment}{// Number of times a load or store instruction was unable to launch/relaunch because a high priority prefetch used that relaunch cycle}}
\DoxyCodeLine{00529         PM\_LS1\_PTE\_TABLEWALK\_CYC = 0x000000E8BC, \textcolor{comment}{// Cycles when a tablewalk is pending on this thread on table 1}}
\DoxyCodeLine{00530         PM\_LS1\_TM\_DISALLOW = 0x000000E8B4, \textcolor{comment}{// A TM-\/ineligible instruction tries to execute inside a transaction and the LSU disallows it}}
\DoxyCodeLine{00531         PM\_LS1\_UNALIGNED\_LD = 0x000000C894, \textcolor{comment}{// Load instructions whose data crosses a double-\/word boundary}}
\DoxyCodeLine{00532         PM\_LS1\_UNALIGNED\_ST = 0x000000F8B8, \textcolor{comment}{// Store instructions whose data crosses a double-\/word boundary}}
\DoxyCodeLine{00533         PM\_LS2\_DC\_COLLISIONS = 0x000000D094, \textcolor{comment}{// Read-\/write data cache collisions}}
\DoxyCodeLine{00534         PM\_LS2\_ERAT\_MISS\_PREF = 0x000000E088, \textcolor{comment}{// LS0 Erat miss due to prefetch}}
\DoxyCodeLine{00535         PM\_LS2\_TM\_DISALLOW = 0x000000E0B8, \textcolor{comment}{// A TM-\/ineligible instruction tries to execute inside a transaction and the LSU disallows it}}
\DoxyCodeLine{00536         PM\_LS2\_UNALIGNED\_LD = 0x000000C098, \textcolor{comment}{// Load instructions whose data crosses a double-\/word boundary}}
\DoxyCodeLine{00537         PM\_LS2\_UNALIGNED\_ST = 0x000000F0BC, \textcolor{comment}{// Store instructions whose data crosses a double-\/word boundary}}
\DoxyCodeLine{00538         PM\_LS3\_DC\_COLLISIONS = 0x000000D894, \textcolor{comment}{// Read-\/write data cache collisions}}
\DoxyCodeLine{00539         PM\_LS3\_ERAT\_MISS\_PREF = 0x000000E888, \textcolor{comment}{// LS1 Erat miss due to prefetch}}
\DoxyCodeLine{00540         PM\_LS3\_TM\_DISALLOW = 0x000000E8B8, \textcolor{comment}{// A TM-\/ineligible instruction tries to execute inside a transaction and the LSU disallows it}}
\DoxyCodeLine{00541         PM\_LS3\_UNALIGNED\_LD = 0x000000C898, \textcolor{comment}{// Load instructions whose data crosses a double-\/word boundary}}
\DoxyCodeLine{00542         PM\_LS3\_UNALIGNED\_ST = 0x000000F8BC, \textcolor{comment}{// Store instructions whose data crosses a double-\/word boundary}}
\DoxyCodeLine{00543         PM\_LSU0\_1\_LRQF\_FULL\_CYC = 0x000000D0BC, \textcolor{comment}{// Counts the number of cycles the LRQF is full.}}
\DoxyCodeLine{00544         PM\_LSU0\_ERAT\_HIT = 0x000000E08C, \textcolor{comment}{// Primary ERAT hit.}}
\DoxyCodeLine{00545         PM\_LSU0\_FALSE\_LHS = 0x000000C0A0, \textcolor{comment}{// False LHS match detected}}
\DoxyCodeLine{00546         PM\_LSU0\_L1\_CAM\_CANCEL = 0x000000F090, \textcolor{comment}{// ls0 l1 tm cam cancel}}
\DoxyCodeLine{00547         PM\_LSU0\_LDMX\_FIN = 0x000000D088, \textcolor{comment}{// New P9 instruction LDMX.}}
\DoxyCodeLine{00548         PM\_LSU0\_LMQ\_S0\_VALID = 0x000000D8B8, \textcolor{comment}{// Slot 0 of LMQ valid}}
\DoxyCodeLine{00549         PM\_LSU0\_LRQ\_S0\_VALID\_CYC = 0x000000D8B4, \textcolor{comment}{// Slot 0 of LRQ valid}}
\DoxyCodeLine{00550         PM\_LSU0\_SET\_MPRED = 0x000000D080, \textcolor{comment}{// Set prediction(set-\/p) miss.}}
\DoxyCodeLine{00551         PM\_LSU0\_SRQ\_S0\_VALID\_CYC = 0x000000D0B4, \textcolor{comment}{// Slot 0 of SRQ valid}}
\DoxyCodeLine{00552         PM\_LSU0\_STORE\_REJECT = 0x000000F088, \textcolor{comment}{// All internal store rejects cause the instruction to go back to the SRQ and go to sleep until woken up to try again after the condition has been met}}
\DoxyCodeLine{00553         PM\_LSU0\_TM\_L1\_HIT = 0x000000E094, \textcolor{comment}{// Load tm hit in L1}}
\DoxyCodeLine{00554         PM\_LSU0\_TM\_L1\_MISS = 0x000000E09C, \textcolor{comment}{// Load tm L1 miss}}
\DoxyCodeLine{00555         PM\_LSU1\_ERAT\_HIT = 0x000000E88C, \textcolor{comment}{// Primary ERAT hit.}}
\DoxyCodeLine{00556         PM\_LSU1\_FALSE\_LHS = 0x000000C8A0, \textcolor{comment}{// False LHS match detected}}
\DoxyCodeLine{00557         PM\_LSU1\_L1\_CAM\_CANCEL = 0x000000F890, \textcolor{comment}{// ls1 l1 tm cam cancel}}
\DoxyCodeLine{00558         PM\_LSU1\_LDMX\_FIN = 0x000000D888, \textcolor{comment}{// New P9 instruction LDMX.}}
\DoxyCodeLine{00559         PM\_LSU1\_SET\_MPRED = 0x000000D880, \textcolor{comment}{// Set prediction(set-\/p) miss.}}
\DoxyCodeLine{00560         PM\_LSU1\_STORE\_REJECT = 0x000000F888, \textcolor{comment}{// All internal store rejects cause the instruction to go back to the SRQ and go to sleep until woken up to try again after the condition has been met}}
\DoxyCodeLine{00561         PM\_LSU1\_TM\_L1\_HIT = 0x000000E894, \textcolor{comment}{// Load tm hit in L1}}
\DoxyCodeLine{00562         PM\_LSU1\_TM\_L1\_MISS = 0x000000E89C, \textcolor{comment}{// Load tm L1 miss}}
\DoxyCodeLine{00563         PM\_LSU2\_3\_LRQF\_FULL\_CYC = 0x000000D8BC, \textcolor{comment}{// Counts the number of cycles the LRQF is full.}}
\DoxyCodeLine{00564         PM\_LSU2\_ERAT\_HIT = 0x000000E090, \textcolor{comment}{// Primary ERAT hit.}}
\DoxyCodeLine{00565         PM\_LSU2\_FALSE\_LHS = 0x000000C0A4, \textcolor{comment}{// False LHS match detected}}
\DoxyCodeLine{00566         PM\_LSU2\_L1\_CAM\_CANCEL = 0x000000F094, \textcolor{comment}{// ls2 l1 tm cam cancel}}
\DoxyCodeLine{00567         PM\_LSU2\_LDMX\_FIN = 0x000000D08C, \textcolor{comment}{// New P9 instruction LDMX.}}
\DoxyCodeLine{00568         PM\_LSU2\_SET\_MPRED = 0x000000D084, \textcolor{comment}{// Set prediction(set-\/p) miss.}}
\DoxyCodeLine{00569         PM\_LSU2\_STORE\_REJECT = 0x000000F08C, \textcolor{comment}{// All internal store rejects cause the instruction to go back to the SRQ and go to sleep until woken up to try again after the condition has been met}}
\DoxyCodeLine{00570         PM\_LSU2\_TM\_L1\_HIT = 0x000000E098, \textcolor{comment}{// Load tm hit in L1}}
\DoxyCodeLine{00571         PM\_LSU2\_TM\_L1\_MISS = 0x000000E0A0, \textcolor{comment}{// Load tm L1 miss}}
\DoxyCodeLine{00572         PM\_LSU3\_ERAT\_HIT = 0x000000E890, \textcolor{comment}{// Primary ERAT hit.}}
\DoxyCodeLine{00573         PM\_LSU3\_FALSE\_LHS = 0x000000C8A4, \textcolor{comment}{// False LHS match detected}}
\DoxyCodeLine{00574         PM\_LSU3\_L1\_CAM\_CANCEL = 0x000000F894, \textcolor{comment}{// ls3 l1 tm cam cancel}}
\DoxyCodeLine{00575         PM\_LSU3\_LDMX\_FIN = 0x000000D88C, \textcolor{comment}{// New P9 instruction LDMX.}}
\DoxyCodeLine{00576         PM\_LSU3\_SET\_MPRED = 0x000000D884, \textcolor{comment}{// Set prediction(set-\/p) miss.}}
\DoxyCodeLine{00577         PM\_LSU3\_STORE\_REJECT = 0x000000F88C, \textcolor{comment}{// All internal store rejects cause the instruction to go back to the SRQ and go to sleep until woken up to try again after the condition has been met}}
\DoxyCodeLine{00578         PM\_LSU3\_TM\_L1\_HIT = 0x000000E898, \textcolor{comment}{// Load tm hit in L1}}
\DoxyCodeLine{00579         PM\_LSU3\_TM\_L1\_MISS = 0x000000E8A0, \textcolor{comment}{// Load tm L1 miss}}
\DoxyCodeLine{00580         PM\_LSU\_DERAT\_MISS = 0x00000200F6, \textcolor{comment}{// DERAT Reloaded due to a DERAT miss}}
\DoxyCodeLine{00581         PM\_LSU\_FIN = 0x0000030066, \textcolor{comment}{// LSU Finished a PPC instruction (up to 4 per cycle)}}
\DoxyCodeLine{00582         PM\_LSU\_FLUSH\_ATOMIC = 0x000000C8A8, \textcolor{comment}{// Quad-\/word loads (lq) are considered atomic because they always span at least 2 slices.}}
\DoxyCodeLine{00583         PM\_LSU\_FLUSH\_CI = 0x000000C0A8, \textcolor{comment}{// Load was not issued to LSU as a cache inhibited (non-\/cacheable) load but it was later determined to be cache inhibited}}
\DoxyCodeLine{00584         PM\_LSU\_FLUSH\_EMSH = 0x000000C0AC, \textcolor{comment}{// An ERAT miss was detected after a set-\/p hit.}}
\DoxyCodeLine{00585         PM\_LSU\_FLUSH\_LARX\_STCX = 0x000000C8B8, \textcolor{comment}{// A larx is flushed because an older larx has an LMQ reservation for the same thread.}}
\DoxyCodeLine{00586         PM\_LSU\_FLUSH\_LHL\_SHL = 0x000000C8B4, \textcolor{comment}{// The instruction was flushed because of a sequential load/store consistency.}}
\DoxyCodeLine{00587         PM\_LSU\_FLUSH\_LHS = 0x000000C8B0, \textcolor{comment}{// Effective Address alias flush : no EA match but Real Address match.}}
\DoxyCodeLine{00588         PM\_LSU\_FLUSH\_NEXT = 0x00000020B0, \textcolor{comment}{// LSU flush next reported at flush time.}}
\DoxyCodeLine{00589         PM\_LSU\_FLUSH\_OTHER = 0x000000C0BC, \textcolor{comment}{// Other LSU flushes including: Sync (sync ack from L2 caused search of LRQ for oldest snooped load}}
\DoxyCodeLine{00590         PM\_LSU\_FLUSH\_RELAUNCH\_MISS = 0x000000C8AC, \textcolor{comment}{// If a load that has already returned data and has to relaunch for any reason then gets a miss (erat}}
\DoxyCodeLine{00591         PM\_LSU\_FLUSH\_SAO = 0x000000C0B8, \textcolor{comment}{// A load-\/hit-\/load condition with Strong Address Ordering will have address compare disabled and flush}}
\DoxyCodeLine{00592         PM\_LSU\_FLUSH\_UE = 0x000000C0B0, \textcolor{comment}{// Correctable ECC error on reload data}}
\DoxyCodeLine{00593         PM\_LSU\_FLUSH\_WRK\_ARND = 0x000000C0B4, \textcolor{comment}{// LSU workaround flush.}}
\DoxyCodeLine{00594         PM\_LSU\_LMQ\_FULL\_CYC = 0x000000D0B8, \textcolor{comment}{// Counts the number of cycles the LMQ is full}}
\DoxyCodeLine{00595         PM\_LSU\_LMQ\_SRQ\_EMPTY\_CYC = 0x000002003E, \textcolor{comment}{// Cycles in which the LSU is empty for all threads (lmq and srq are completely empty)}}
\DoxyCodeLine{00596         PM\_LSU\_NCST = 0x000000C890, \textcolor{comment}{// 1 store op is sent to the nest.}}
\DoxyCodeLine{00597         PM\_LSU\_REJECT\_ERAT\_MISS = 0x000002E05C, \textcolor{comment}{// LSU Reject due to ERAT (up to 4 per cycles)}}
\DoxyCodeLine{00598         PM\_LSU\_REJECT\_LHS = 0x000004E05C, \textcolor{comment}{// LSU Reject due to LHS (up to 4 per cycle)}}
\DoxyCodeLine{00599         PM\_LSU\_REJECT\_LMQ\_FULL = 0x000003001C, \textcolor{comment}{// LSU Reject due to LMQ full (up to 4 per cycles)}}
\DoxyCodeLine{00600         PM\_LSU\_SRQ\_FULL\_CYC = 0x000001001A, \textcolor{comment}{// Cycles in which the Store Queue is full on all 4 slices.}}
\DoxyCodeLine{00601         PM\_LSU\_STCX\_FAIL = 0x000000F080, \textcolor{comment}{// }}
\DoxyCodeLine{00602         PM\_LSU\_STCX = 0x000000C090, \textcolor{comment}{// STCX sent to nest}}
\DoxyCodeLine{00603         PM\_LWSYNC = 0x0000005894, \textcolor{comment}{// Lwsync instruction decoded and transferred}}
\DoxyCodeLine{00604         PM\_MATH\_FLOP\_CMPL = 0x000004505C, \textcolor{comment}{// Math flop instruction completed}}
\DoxyCodeLine{00605         PM\_MEM\_CO = 0x000004C058, \textcolor{comment}{// Memory castouts from this thread}}
\DoxyCodeLine{00606         PM\_MEM\_LOC\_THRESH\_IFU = 0x0000010058, \textcolor{comment}{// Local Memory above threshold for IFU speculation control}}
\DoxyCodeLine{00607         PM\_MEM\_LOC\_THRESH\_LSU\_HIGH = 0x0000040056, \textcolor{comment}{// Local memory above threshold for LSU medium}}
\DoxyCodeLine{00608         PM\_MEM\_LOC\_THRESH\_LSU\_MED = 0x000001C05E, \textcolor{comment}{// Local memory above threshold for data prefetch}}
\DoxyCodeLine{00609         PM\_MEM\_PREF = 0x000002C058, \textcolor{comment}{// Memory prefetch for this thread.}}
\DoxyCodeLine{00610         PM\_MEM\_READ = 0x0000010056, \textcolor{comment}{// Reads from Memory from this thread (includes data/inst/xlate/l1prefetch/inst prefetch).}}
\DoxyCodeLine{00611         PM\_MEM\_RWITM = 0x000003C05E, \textcolor{comment}{// Memory Read With Intent to Modify for this thread}}
\DoxyCodeLine{00612         PM\_MRK\_BACK\_BR\_CMPL = 0x000003515E, \textcolor{comment}{// Marked branch instruction completed with a target address less than current instruction address}}
\DoxyCodeLine{00613         PM\_MRK\_BR\_2PATH = 0x0000010138, \textcolor{comment}{// marked branches which are not strongly biased}}
\DoxyCodeLine{00614         PM\_MRK\_BR\_CMPL = 0x000001016E, \textcolor{comment}{// Branch Instruction completed}}
\DoxyCodeLine{00615         PM\_MRK\_BR\_MPRED\_CMPL = 0x00000301E4, \textcolor{comment}{// Marked Branch Mispredicted}}
\DoxyCodeLine{00616         PM\_MRK\_BR\_TAKEN\_CMPL = 0x00000101E2, \textcolor{comment}{// Marked Branch Taken completed}}
\DoxyCodeLine{00617         PM\_MRK\_BRU\_FIN = 0x000002013A, \textcolor{comment}{// bru marked instr finish}}
\DoxyCodeLine{00618         PM\_MRK\_DATA\_FROM\_DL2L3\_MOD\_CYC = 0x000004D12E, \textcolor{comment}{// Duration in cycles to reload with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant)}}
\DoxyCodeLine{00619         PM\_MRK\_DATA\_FROM\_DL2L3\_MOD = 0x000003D14E, \textcolor{comment}{// The processor's data cache was reloaded with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant)}}
\DoxyCodeLine{00620         PM\_MRK\_DATA\_FROM\_DL2L3\_SHR\_CYC = 0x000002C128, \textcolor{comment}{// Duration in cycles to reload with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant)}}
\DoxyCodeLine{00621         PM\_MRK\_DATA\_FROM\_DL2L3\_SHR = 0x000001D150, \textcolor{comment}{// The processor's data cache was reloaded with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant)}}
\DoxyCodeLine{00622         PM\_MRK\_DATA\_FROM\_DL4\_CYC = 0x000002C12C, \textcolor{comment}{// Duration in cycles to reload from another chip's L4 on a different Node or Group (Distant) due to a marked load}}
\DoxyCodeLine{00623         PM\_MRK\_DATA\_FROM\_DL4 = 0x000001D152, \textcolor{comment}{// The processor's data cache was reloaded from another chip's L4 on a different Node or Group (Distant) due to a marked load}}
\DoxyCodeLine{00624         PM\_MRK\_DATA\_FROM\_DMEM\_CYC = 0x000004E11E, \textcolor{comment}{// Duration in cycles to reload from another chip's memory on the same Node or Group (Distant) due to a marked load}}
\DoxyCodeLine{00625         PM\_MRK\_DATA\_FROM\_DMEM = 0x000003D14C, \textcolor{comment}{// The processor's data cache was reloaded from another chip's memory on the same Node or Group (Distant) due to a marked load}}
\DoxyCodeLine{00626         PM\_MRK\_DATA\_FROM\_L21\_MOD\_CYC = 0x000003D148, \textcolor{comment}{// Duration in cycles to reload with Modified (M) data from another core's L2 on the same chip due to a marked load}}
\DoxyCodeLine{00627         PM\_MRK\_DATA\_FROM\_L21\_MOD = 0x000004D146, \textcolor{comment}{// The processor's data cache was reloaded with Modified (M) data from another core's L2 on the same chip due to a marked load}}
\DoxyCodeLine{00628         PM\_MRK\_DATA\_FROM\_L21\_SHR\_CYC = 0x000001D154, \textcolor{comment}{// Duration in cycles to reload with Shared (S) data from another core's L2 on the same chip due to a marked load}}
\DoxyCodeLine{00629         PM\_MRK\_DATA\_FROM\_L21\_SHR = 0x000002D14E, \textcolor{comment}{// The processor's data cache was reloaded with Shared (S) data from another core's L2 on the same chip due to a marked load}}
\DoxyCodeLine{00630         PM\_MRK\_DATA\_FROM\_L2\_CYC = 0x0000014156, \textcolor{comment}{// Duration in cycles to reload from local core's L2 due to a marked load}}
\DoxyCodeLine{00631         PM\_MRK\_DATA\_FROM\_L2\_DISP\_CONFLICT\_LDHITST\_CYC = 0x000001415A, \textcolor{comment}{// Duration in cycles to reload from local core's L2 with load hit store conflict due to a marked load}}
\DoxyCodeLine{00632         PM\_MRK\_DATA\_FROM\_L2\_DISP\_CONFLICT\_LDHITST = 0x000002D148, \textcolor{comment}{// The processor's data cache was reloaded from local core's L2 with load hit store conflict due to a marked load}}
\DoxyCodeLine{00633         PM\_MRK\_DATA\_FROM\_L2\_DISP\_CONFLICT\_OTHER\_CYC = 0x000003D140, \textcolor{comment}{// Duration in cycles to reload from local core's L2 with dispatch conflict due to a marked load}}
\DoxyCodeLine{00634         PM\_MRK\_DATA\_FROM\_L2\_DISP\_CONFLICT\_OTHER = 0x000002C124, \textcolor{comment}{// The processor's data cache was reloaded from local core's L2 with dispatch conflict due to a marked load}}
\DoxyCodeLine{00635         PM\_MRK\_DATA\_FROM\_L2\_MEPF\_CYC = 0x000003D144, \textcolor{comment}{// Duration in cycles to reload from local core's L2 hit without dispatch conflicts on Mepf state.}}
\DoxyCodeLine{00636         PM\_MRK\_DATA\_FROM\_L2\_MEPF = 0x000004C120, \textcolor{comment}{// The processor's data cache was reloaded from local core's L2 hit without dispatch conflicts on Mepf state.}}
\DoxyCodeLine{00637         PM\_MRK\_DATA\_FROM\_L2MISS\_CYC = 0x0000035152, \textcolor{comment}{// Duration in cycles to reload from a location other than the local core's L2 due to a marked load}}
\DoxyCodeLine{00638         PM\_MRK\_DATA\_FROM\_L2MISS = 0x00000401E8, \textcolor{comment}{// The processor's data cache was reloaded from a location other than the local core's L2 due to a marked load}}
\DoxyCodeLine{00639         PM\_MRK\_DATA\_FROM\_L2\_NO\_CONFLICT\_CYC = 0x0000014158, \textcolor{comment}{// Duration in cycles to reload from local core's L2 without conflict due to a marked load}}
\DoxyCodeLine{00640         PM\_MRK\_DATA\_FROM\_L2\_NO\_CONFLICT = 0x000002C120, \textcolor{comment}{// The processor's data cache was reloaded from local core's L2 without conflict due to a marked load}}
\DoxyCodeLine{00641         PM\_MRK\_DATA\_FROM\_L2 = 0x000002C126, \textcolor{comment}{// The processor's data cache was reloaded from local core's L2 due to a marked load}}
\DoxyCodeLine{00642         PM\_MRK\_DATA\_FROM\_L31\_ECO\_MOD\_CYC = 0x0000035158, \textcolor{comment}{// Duration in cycles to reload with Modified (M) data from another core's ECO L3 on the same chip due to a marked load}}
\DoxyCodeLine{00643         PM\_MRK\_DATA\_FROM\_L31\_ECO\_MOD = 0x000004D144, \textcolor{comment}{// The processor's data cache was reloaded with Modified (M) data from another core's ECO L3 on the same chip due to a marked load}}
\DoxyCodeLine{00644         PM\_MRK\_DATA\_FROM\_L31\_ECO\_SHR\_CYC = 0x000001D142, \textcolor{comment}{// Duration in cycles to reload with Shared (S) data from another core's ECO L3 on the same chip due to a marked load}}
\DoxyCodeLine{00645         PM\_MRK\_DATA\_FROM\_L31\_ECO\_SHR = 0x000002D14C, \textcolor{comment}{// The processor's data cache was reloaded with Shared (S) data from another core's ECO L3 on the same chip due to a marked load}}
\DoxyCodeLine{00646         PM\_MRK\_DATA\_FROM\_L31\_MOD\_CYC = 0x000001D140, \textcolor{comment}{// Duration in cycles to reload with Modified (M) data from another core's L3 on the same chip due to a marked load}}
\DoxyCodeLine{00647         PM\_MRK\_DATA\_FROM\_L31\_MOD = 0x000002D144, \textcolor{comment}{// The processor's data cache was reloaded with Modified (M) data from another core's L3 on the same chip due to a marked load}}
\DoxyCodeLine{00648         PM\_MRK\_DATA\_FROM\_L31\_SHR\_CYC = 0x0000035156, \textcolor{comment}{// Duration in cycles to reload with Shared (S) data from another core's L3 on the same chip due to a marked load}}
\DoxyCodeLine{00649         PM\_MRK\_DATA\_FROM\_L31\_SHR = 0x000004D124, \textcolor{comment}{// The processor's data cache was reloaded with Shared (S) data from another core's L3 on the same chip due to a marked load}}
\DoxyCodeLine{00650         PM\_MRK\_DATA\_FROM\_L3\_CYC = 0x0000035154, \textcolor{comment}{// Duration in cycles to reload from local core's L3 due to a marked load}}
\DoxyCodeLine{00651         PM\_MRK\_DATA\_FROM\_L3\_DISP\_CONFLICT\_CYC = 0x000002C122, \textcolor{comment}{// Duration in cycles to reload from local core's L3 with dispatch conflict due to a marked load}}
\DoxyCodeLine{00652         PM\_MRK\_DATA\_FROM\_L3\_DISP\_CONFLICT = 0x000001D144, \textcolor{comment}{// The processor's data cache was reloaded from local core's L3 with dispatch conflict due to a marked load}}
\DoxyCodeLine{00653         PM\_MRK\_DATA\_FROM\_L3\_MEPF\_CYC = 0x000001415C, \textcolor{comment}{// Duration in cycles to reload from local core's L3 without dispatch conflicts hit on Mepf state due to a marked load}}
\DoxyCodeLine{00654         PM\_MRK\_DATA\_FROM\_L3\_MEPF = 0x000002D142, \textcolor{comment}{// The processor's data cache was reloaded from local core's L3 without dispatch conflicts hit on Mepf state.}}
\DoxyCodeLine{00655         PM\_MRK\_DATA\_FROM\_L3MISS\_CYC = 0x000001415E, \textcolor{comment}{// Duration in cycles to reload from a location other than the local core's L3 due to a marked load}}
\DoxyCodeLine{00656         PM\_MRK\_DATA\_FROM\_L3MISS = 0x00000201E4, \textcolor{comment}{// The processor's data cache was reloaded from a location other than the local core's L3 due to a marked load}}
\DoxyCodeLine{00657         PM\_MRK\_DATA\_FROM\_L3\_NO\_CONFLICT\_CYC = 0x000004C124, \textcolor{comment}{// Duration in cycles to reload from local core's L3 without conflict due to a marked load}}
\DoxyCodeLine{00658         PM\_MRK\_DATA\_FROM\_L3\_NO\_CONFLICT = 0x000003D146, \textcolor{comment}{// The processor's data cache was reloaded from local core's L3 without conflict due to a marked load}}
\DoxyCodeLine{00659         PM\_MRK\_DATA\_FROM\_L3 = 0x000004D142, \textcolor{comment}{// The processor's data cache was reloaded from local core's L3 due to a marked load}}
\DoxyCodeLine{00660         PM\_MRK\_DATA\_FROM\_LL4\_CYC = 0x000002C12E, \textcolor{comment}{// Duration in cycles to reload from the local chip's L4 cache due to a marked load}}
\DoxyCodeLine{00661         PM\_MRK\_DATA\_FROM\_LL4 = 0x000001D14C, \textcolor{comment}{// The processor's data cache was reloaded from the local chip's L4 cache due to a marked load}}
\DoxyCodeLine{00662         PM\_MRK\_DATA\_FROM\_LMEM\_CYC = 0x000004D128, \textcolor{comment}{// Duration in cycles to reload from the local chip's Memory due to a marked load}}
\DoxyCodeLine{00663         PM\_MRK\_DATA\_FROM\_LMEM = 0x000003D142, \textcolor{comment}{// The processor's data cache was reloaded from the local chip's Memory due to a marked load}}
\DoxyCodeLine{00664         PM\_MRK\_DATA\_FROM\_MEMORY\_CYC = 0x000001D146, \textcolor{comment}{// Duration in cycles to reload from a memory location including L4 from local remote or distant due to a marked load}}
\DoxyCodeLine{00665         PM\_MRK\_DATA\_FROM\_MEMORY = 0x00000201E0, \textcolor{comment}{// The processor's data cache was reloaded from a memory location including L4 from local remote or distant due to a marked load}}
\DoxyCodeLine{00666         PM\_MRK\_DATA\_FROM\_OFF\_CHIP\_CACHE\_CYC = 0x000001D14E, \textcolor{comment}{// Duration in cycles to reload either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to a marked load}}
\DoxyCodeLine{00667         PM\_MRK\_DATA\_FROM\_OFF\_CHIP\_CACHE = 0x000002D120, \textcolor{comment}{// The processor's data cache was reloaded either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to a marked load}}
\DoxyCodeLine{00668         PM\_MRK\_DATA\_FROM\_ON\_CHIP\_CACHE\_CYC = 0x000003515A, \textcolor{comment}{// Duration in cycles to reload either shared or modified data from another core's L2/L3 on the same chip due to a marked load}}
\DoxyCodeLine{00669         PM\_MRK\_DATA\_FROM\_ON\_CHIP\_CACHE = 0x000004D140, \textcolor{comment}{// The processor's data cache was reloaded either shared or modified data from another core's L2/L3 on the same chip due to a marked load}}
\DoxyCodeLine{00670         PM\_MRK\_DATA\_FROM\_RL2L3\_MOD\_CYC = 0x000002D14A, \textcolor{comment}{// Duration in cycles to reload with Modified (M) data from another chip's L2 or L3 on the same Node or Group (Remote)}}
\DoxyCodeLine{00671         PM\_MRK\_DATA\_FROM\_RL2L3\_MOD = 0x000001D14A, \textcolor{comment}{// The processor's data cache was reloaded with Modified (M) data from another chip's L2 or L3 on the same Node or Group (Remote)}}
\DoxyCodeLine{00672         PM\_MRK\_DATA\_FROM\_RL2L3\_SHR\_CYC = 0x000004C12A, \textcolor{comment}{// Duration in cycles to reload with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote)}}
\DoxyCodeLine{00673         PM\_MRK\_DATA\_FROM\_RL2L3\_SHR = 0x0000035150, \textcolor{comment}{// The processor's data cache was reloaded with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote)}}
\DoxyCodeLine{00674         PM\_MRK\_DATA\_FROM\_RL4\_CYC = 0x000004D12A, \textcolor{comment}{// Duration in cycles to reload from another chip's L4 on the same Node or Group (Remote) due to a marked load}}
\DoxyCodeLine{00675         PM\_MRK\_DATA\_FROM\_RL4 = 0x000003515C, \textcolor{comment}{// The processor's data cache was reloaded from another chip's L4 on the same Node or Group (Remote) due to a marked load}}
\DoxyCodeLine{00676         PM\_MRK\_DATA\_FROM\_RMEM\_CYC = 0x000002C12A, \textcolor{comment}{// Duration in cycles to reload from another chip's memory on the same Node or Group (Remote) due to a marked load}}
\DoxyCodeLine{00677         PM\_MRK\_DATA\_FROM\_RMEM = 0x000001D148, \textcolor{comment}{// The processor's data cache was reloaded from another chip's memory on the same Node or Group (Remote) due to a marked load}}
\DoxyCodeLine{00678         PM\_MRK\_DCACHE\_RELOAD\_INTV = 0x0000040118, \textcolor{comment}{// Combined Intervention event}}
\DoxyCodeLine{00679         PM\_MRK\_DERAT\_MISS\_16G = 0x000004C15C, \textcolor{comment}{// Marked Data ERAT Miss (Data TLB Access) page size 16G}}
\DoxyCodeLine{00680         PM\_MRK\_DERAT\_MISS\_16M = 0x000003D154, \textcolor{comment}{// Marked Data ERAT Miss (Data TLB Access) page size 16M}}
\DoxyCodeLine{00681         PM\_MRK\_DERAT\_MISS\_1G = 0x000003D152, \textcolor{comment}{// Marked Data ERAT Miss (Data TLB Access) page size 1G.}}
\DoxyCodeLine{00682         PM\_MRK\_DERAT\_MISS\_2M = 0x000002D152, \textcolor{comment}{// Marked Data ERAT Miss (Data TLB Access) page size 2M.}}
\DoxyCodeLine{00683         PM\_MRK\_DERAT\_MISS\_4K = 0x000002D150, \textcolor{comment}{// Marked Data ERAT Miss (Data TLB Access) page size 4K}}
\DoxyCodeLine{00684         PM\_MRK\_DERAT\_MISS\_64K = 0x000002D154, \textcolor{comment}{// Marked Data ERAT Miss (Data TLB Access) page size 64K}}
\DoxyCodeLine{00685         PM\_MRK\_DERAT\_MISS = 0x00000301E6, \textcolor{comment}{// Erat Miss (TLB Access) All page sizes}}
\DoxyCodeLine{00686         PM\_MRK\_DFU\_FIN = 0x0000020132, \textcolor{comment}{// Decimal Unit marked Instruction Finish}}
\DoxyCodeLine{00687         PM\_MRK\_DPTEG\_FROM\_DL2L3\_MOD = 0x000004F148, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Modified (M) data from another chip's L2 or L3 on a different Node or Group (Distant)}}
\DoxyCodeLine{00688         PM\_MRK\_DPTEG\_FROM\_DL2L3\_SHR = 0x000003F148, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Shared (S) data from another chip's L2 or L3 on a different Node or Group (Distant)}}
\DoxyCodeLine{00689         PM\_MRK\_DPTEG\_FROM\_DL4 = 0x000003F14C, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from another chip's L4 on a different Node or Group (Distant) due to a marked data side request.}}
\DoxyCodeLine{00690         PM\_MRK\_DPTEG\_FROM\_DMEM = 0x000004F14C, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from another chip's memory on the same Node or Group (Distant) due to a marked data side request.}}
\DoxyCodeLine{00691         PM\_MRK\_DPTEG\_FROM\_L21\_MOD = 0x000004F146, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Modified (M) data from another core's L2 on the same chip due to a marked data side request.}}
\DoxyCodeLine{00692         PM\_MRK\_DPTEG\_FROM\_L21\_SHR = 0x000003F146, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Shared (S) data from another core's L2 on the same chip due to a marked data side request.}}
\DoxyCodeLine{00693         PM\_MRK\_DPTEG\_FROM\_L2\_MEPF = 0x000002F140, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L2 hit without dispatch conflicts on Mepf state.}}
\DoxyCodeLine{00694         PM\_MRK\_DPTEG\_FROM\_L2MISS = 0x000001F14E, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from a location other than the local core's L2 due to a marked data side request.}}
\DoxyCodeLine{00695         PM\_MRK\_DPTEG\_FROM\_L2\_NO\_CONFLICT = 0x000001F140, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L2 without conflict due to a marked data side request.}}
\DoxyCodeLine{00696         PM\_MRK\_DPTEG\_FROM\_L2 = 0x000001F142, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L2 due to a marked data side request.}}
\DoxyCodeLine{00697         PM\_MRK\_DPTEG\_FROM\_L31\_ECO\_MOD = 0x000004F144, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Modified (M) data from another core's ECO L3 on the same chip due to a marked data side request.}}
\DoxyCodeLine{00698         PM\_MRK\_DPTEG\_FROM\_L31\_ECO\_SHR = 0x000003F144, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Shared (S) data from another core's ECO L3 on the same chip due to a marked data side request.}}
\DoxyCodeLine{00699         PM\_MRK\_DPTEG\_FROM\_L31\_MOD = 0x000002F144, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Modified (M) data from another core's L3 on the same chip due to a marked data side request.}}
\DoxyCodeLine{00700         PM\_MRK\_DPTEG\_FROM\_L31\_SHR = 0x000001F146, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Shared (S) data from another core's L3 on the same chip due to a marked data side request.}}
\DoxyCodeLine{00701         PM\_MRK\_DPTEG\_FROM\_L3\_DISP\_CONFLICT = 0x000003F142, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L3 with dispatch conflict due to a marked data side request.}}
\DoxyCodeLine{00702         PM\_MRK\_DPTEG\_FROM\_L3\_MEPF = 0x000002F142, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L3 without dispatch conflicts hit on Mepf state.}}
\DoxyCodeLine{00703         PM\_MRK\_DPTEG\_FROM\_L3MISS = 0x000004F14E, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from a location other than the local core's L3 due to a marked data side request.}}
\DoxyCodeLine{00704         PM\_MRK\_DPTEG\_FROM\_L3\_NO\_CONFLICT = 0x000001F144, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L3 without conflict due to a marked data side request.}}
\DoxyCodeLine{00705         PM\_MRK\_DPTEG\_FROM\_L3 = 0x000004F142, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from local core's L3 due to a marked data side request.}}
\DoxyCodeLine{00706         PM\_MRK\_DPTEG\_FROM\_LL4 = 0x000001F14C, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from the local chip's L4 cache due to a marked data side request.}}
\DoxyCodeLine{00707         PM\_MRK\_DPTEG\_FROM\_LMEM = 0x000002F148, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from the local chip's Memory due to a marked data side request.}}
\DoxyCodeLine{00708         PM\_MRK\_DPTEG\_FROM\_MEMORY = 0x000002F14C, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from a memory location including L4 from local remote or distant due to a marked data side request.}}
\DoxyCodeLine{00709         PM\_MRK\_DPTEG\_FROM\_OFF\_CHIP\_CACHE = 0x000004F14A, \textcolor{comment}{// A Page Table Entry was loaded into the TLB either shared or modified data from another core's L2/L3 on a different chip (remote or distant) due to a marked data side request.}}
\DoxyCodeLine{00710         PM\_MRK\_DPTEG\_FROM\_ON\_CHIP\_CACHE = 0x000001F148, \textcolor{comment}{// A Page Table Entry was loaded into the TLB either shared or modified data from another core's L2/L3 on the same chip due to a marked data side request.}}
\DoxyCodeLine{00711         PM\_MRK\_DPTEG\_FROM\_RL2L3\_MOD = 0x000002F146, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Modified (M) data from another chip's L2 or L3 on the same Node or Group (Remote)}}
\DoxyCodeLine{00712         PM\_MRK\_DPTEG\_FROM\_RL2L3\_SHR = 0x000001F14A, \textcolor{comment}{// A Page Table Entry was loaded into the TLB with Shared (S) data from another chip's L2 or L3 on the same Node or Group (Remote)}}
\DoxyCodeLine{00713         PM\_MRK\_DPTEG\_FROM\_RL4 = 0x000002F14A, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from another chip's L4 on the same Node or Group (Remote) due to a marked data side request.}}
\DoxyCodeLine{00714         PM\_MRK\_DPTEG\_FROM\_RMEM = 0x000003F14A, \textcolor{comment}{// A Page Table Entry was loaded into the TLB from another chip's memory on the same Node or Group (Remote) due to a marked data side request.}}
\DoxyCodeLine{00715         PM\_MRK\_DTLB\_MISS\_16G = 0x000002D15E, \textcolor{comment}{// Marked Data TLB Miss page size 16G}}
\DoxyCodeLine{00716         PM\_MRK\_DTLB\_MISS\_16M = 0x000004C15E, \textcolor{comment}{// Marked Data TLB Miss page size 16M}}
\DoxyCodeLine{00717         PM\_MRK\_DTLB\_MISS\_1G = 0x000001D15C, \textcolor{comment}{// Marked Data TLB reload (after a miss) page size 2M.}}
\DoxyCodeLine{00718         PM\_MRK\_DTLB\_MISS\_4K = 0x000002D156, \textcolor{comment}{// Marked Data TLB Miss page size 4k}}
\DoxyCodeLine{00719         PM\_MRK\_DTLB\_MISS\_64K = 0x000003D156, \textcolor{comment}{// Marked Data TLB Miss page size 64K}}
\DoxyCodeLine{00720         PM\_MRK\_DTLB\_MISS = 0x00000401E4, \textcolor{comment}{// Marked dtlb miss}}
\DoxyCodeLine{00721         PM\_MRK\_FAB\_RSP\_BKILL\_CYC = 0x000001F152, \textcolor{comment}{// cycles L2 RC took for a bkill}}
\DoxyCodeLine{00722         PM\_MRK\_FAB\_RSP\_BKILL = 0x0000040154, \textcolor{comment}{// Marked store had to do a bkill}}
\DoxyCodeLine{00723         PM\_MRK\_FAB\_RSP\_CLAIM\_RTY = 0x000003015E, \textcolor{comment}{// Sampled store did a rwitm and got a rty}}
\DoxyCodeLine{00724         PM\_MRK\_FAB\_RSP\_DCLAIM\_CYC = 0x000002F152, \textcolor{comment}{// cycles L2 RC took for a dclaim}}
\DoxyCodeLine{00725         PM\_MRK\_FAB\_RSP\_DCLAIM = 0x0000030154, \textcolor{comment}{// Marked store had to do a dclaim}}
\DoxyCodeLine{00726         PM\_MRK\_FAB\_RSP\_RD\_RTY = 0x000004015E, \textcolor{comment}{// Sampled L2 reads retry count}}
\DoxyCodeLine{00727         PM\_MRK\_FAB\_RSP\_RD\_T\_INTV = 0x000001015E, \textcolor{comment}{// Sampled Read got a T intervention}}
\DoxyCodeLine{00728         PM\_MRK\_FAB\_RSP\_RWITM\_CYC = 0x000004F150, \textcolor{comment}{// cycles L2 RC took for a rwitm}}
\DoxyCodeLine{00729         PM\_MRK\_FAB\_RSP\_RWITM\_RTY = 0x000002015E, \textcolor{comment}{// Sampled store did a rwitm and got a rty}}
\DoxyCodeLine{00730         PM\_MRK\_FXU\_FIN = 0x0000020134, \textcolor{comment}{// fxu marked instr finish}}
\DoxyCodeLine{00731         PM\_MRK\_IC\_MISS = 0x000004013A, \textcolor{comment}{// Marked instruction experienced I cache miss}}
\DoxyCodeLine{00732         PM\_MRK\_INST\_CMPL = 0x00000401E0, \textcolor{comment}{// marked instruction completed}}
\DoxyCodeLine{00733         PM\_MRK\_INST\_DECODED = 0x0000020130, \textcolor{comment}{// An instruction was marked at decode time.}}
\DoxyCodeLine{00734         PM\_MRK\_INST\_DISP = 0x00000101E0, \textcolor{comment}{// The thread has dispatched a randomly sampled marked instruction}}
\DoxyCodeLine{00735         PM\_MRK\_INST\_FIN = 0x0000030130, \textcolor{comment}{// marked instruction finished}}
\DoxyCodeLine{00736         PM\_MRK\_INST\_FROM\_L3MISS = 0x00000401E6, \textcolor{comment}{// Marked instruction was reloaded from a location beyond the local chiplet}}
\DoxyCodeLine{00737         PM\_MRK\_INST\_ISSUED = 0x0000010132, \textcolor{comment}{// Marked instruction issued}}
\DoxyCodeLine{00738         PM\_MRK\_INST\_TIMEO = 0x0000040134, \textcolor{comment}{// marked Instruction finish timeout (instruction lost)}}
\DoxyCodeLine{00739         PM\_MRK\_INST = 0x0000024058, \textcolor{comment}{// An instruction was marked.}}
\DoxyCodeLine{00740         PM\_MRK\_L1\_ICACHE\_MISS = 0x00000101E4, \textcolor{comment}{// sampled Instruction suffered an icache Miss}}
\DoxyCodeLine{00741         PM\_MRK\_L1\_RELOAD\_VALID = 0x00000101EA, \textcolor{comment}{// Marked demand reload}}
\DoxyCodeLine{00742         PM\_MRK\_L2\_RC\_DISP = 0x0000020114, \textcolor{comment}{// Marked Instruction RC dispatched in L2}}
\DoxyCodeLine{00743         PM\_MRK\_L2\_RC\_DONE = 0x000003012A, \textcolor{comment}{// Marked RC done}}
\DoxyCodeLine{00744         PM\_MRK\_L2\_TM\_REQ\_ABORT = 0x000001E15E, \textcolor{comment}{// TM abort}}
\DoxyCodeLine{00745         PM\_MRK\_L2\_TM\_ST\_ABORT\_SISTER = 0x000003E15C, \textcolor{comment}{// TM marked store abort for this thread}}
\DoxyCodeLine{00746         PM\_MRK\_LARX\_FIN = 0x0000040116, \textcolor{comment}{// Larx finished}}
\DoxyCodeLine{00747         PM\_MRK\_LD\_MISS\_EXPOSED\_CYC = 0x000001013E, \textcolor{comment}{// Marked Load exposed Miss (use edge detect to count \#)}}
\DoxyCodeLine{00748         PM\_MRK\_LD\_MISS\_L1\_CYC = 0x000001D056, \textcolor{comment}{// Marked ld latency}}
\DoxyCodeLine{00749         PM\_MRK\_LD\_MISS\_L1 = 0x00000201E2, \textcolor{comment}{// Marked DL1 Demand Miss counted at exec time.}}
\DoxyCodeLine{00750         PM\_MRK\_LSU\_DERAT\_MISS = 0x0000030162, \textcolor{comment}{// Marked derat reload (miss) for any page size}}
\DoxyCodeLine{00751         PM\_MRK\_LSU\_FIN = 0x0000040132, \textcolor{comment}{// lsu marked instr PPC finish}}
\DoxyCodeLine{00752         PM\_MRK\_LSU\_FLUSH\_ATOMIC = 0x000000D098, \textcolor{comment}{// Quad-\/word loads (lq) are considered atomic because they always span at least 2 slices.}}
\DoxyCodeLine{00753         PM\_MRK\_LSU\_FLUSH\_EMSH = 0x000000D898, \textcolor{comment}{// An ERAT miss was detected after a set-\/p hit.}}
\DoxyCodeLine{00754         PM\_MRK\_LSU\_FLUSH\_LARX\_STCX = 0x000000D8A4, \textcolor{comment}{// A larx is flushed because an older larx has an LMQ reservation for the same thread.}}
\DoxyCodeLine{00755         PM\_MRK\_LSU\_FLUSH\_LHL\_SHL = 0x000000D8A0, \textcolor{comment}{// The instruction was flushed because of a sequential load/store consistency.}}
\DoxyCodeLine{00756         PM\_MRK\_LSU\_FLUSH\_LHS = 0x000000D0A0, \textcolor{comment}{// Effective Address alias flush : no EA match but Real Address match.}}
\DoxyCodeLine{00757         PM\_MRK\_LSU\_FLUSH\_RELAUNCH\_MISS = 0x000000D09C, \textcolor{comment}{// If a load that has already returned data and has to relaunch for any reason then gets a miss (erat}}
\DoxyCodeLine{00758         PM\_MRK\_LSU\_FLUSH\_SAO = 0x000000D0A4, \textcolor{comment}{// A load-\/hit-\/load condition with Strong Address Ordering will have address compare disabled and flush}}
\DoxyCodeLine{00759         PM\_MRK\_LSU\_FLUSH\_UE = 0x000000D89C, \textcolor{comment}{// Correctable ECC error on reload data}}
\DoxyCodeLine{00760         PM\_MRK\_NTC\_CYC = 0x000002011C, \textcolor{comment}{// Cycles during which the marked instruction is next to complete (completion is held up because the marked instruction hasn't completed yet)}}
\DoxyCodeLine{00761         PM\_MRK\_NTF\_FIN = 0x0000020112, \textcolor{comment}{// Marked next to finish instruction finished}}
\DoxyCodeLine{00762         PM\_MRK\_PROBE\_NOP\_CMPL = 0x000001F05E, \textcolor{comment}{// Marked probeNops completed}}
\DoxyCodeLine{00763         PM\_MRK\_RUN\_CYC = 0x000001D15E, \textcolor{comment}{// Run cycles in which a marked instruction is in the pipeline}}
\DoxyCodeLine{00764         PM\_MRK\_STALL\_CMPLU\_CYC = 0x000003013E, \textcolor{comment}{// Number of cycles the marked instruction is experiencing a stall while it is next to complete (NTC)}}
\DoxyCodeLine{00765         PM\_MRK\_ST\_CMPL\_INT = 0x0000030134, \textcolor{comment}{// marked store finished with intervention}}
\DoxyCodeLine{00766         PM\_MRK\_ST\_CMPL = 0x00000301E2, \textcolor{comment}{// Marked store completed and sent to nest}}
\DoxyCodeLine{00767         PM\_MRK\_STCX\_FAIL = 0x000003E158, \textcolor{comment}{// marked stcx failed}}
\DoxyCodeLine{00768         PM\_MRK\_STCX\_FIN = 0x0000024056, \textcolor{comment}{// Number of marked stcx instructions finished.}}
\DoxyCodeLine{00769         PM\_MRK\_ST\_DONE\_L2 = 0x0000010134, \textcolor{comment}{// marked store completed in L2 (RC machine done)}}
\DoxyCodeLine{00770         PM\_MRK\_ST\_DRAIN\_TO\_L2DISP\_CYC = 0x000003F150, \textcolor{comment}{// cycles to drain st from core to L2}}
\DoxyCodeLine{00771         PM\_MRK\_ST\_FWD = 0x000003012C, \textcolor{comment}{// Marked st forwards}}
\DoxyCodeLine{00772         PM\_MRK\_ST\_L2DISP\_TO\_CMPL\_CYC = 0x000001F150, \textcolor{comment}{// cycles from L2 rc disp to l2 rc completion}}
\DoxyCodeLine{00773         PM\_MRK\_ST\_NEST = 0x0000020138, \textcolor{comment}{// Marked store sent to nest}}
\DoxyCodeLine{00774         PM\_MRK\_TEND\_FAIL = 0x00000028A4, \textcolor{comment}{// Nested or not nested tend failed for a marked tend instruction}}
\DoxyCodeLine{00775         PM\_MRK\_VSU\_FIN = 0x0000030132, \textcolor{comment}{// VSU marked instr finish}}
\DoxyCodeLine{00776         PM\_MULT\_MRK = 0x000003D15E, \textcolor{comment}{// mult marked instr}}
\DoxyCodeLine{00777         PM\_NEST\_REF\_CLK = 0x000003006E, \textcolor{comment}{// Multiply by 4 to obtain the number of PB cycles}}
\DoxyCodeLine{00778         PM\_NON\_DATA\_STORE = 0x000000F8A0, \textcolor{comment}{// All ops that drain from s2q to L2 and contain no data}}
\DoxyCodeLine{00779         PM\_NON\_FMA\_FLOP\_CMPL = 0x000004D056, \textcolor{comment}{// Non FMA instruction completed}}
\DoxyCodeLine{00780         PM\_NON\_MATH\_FLOP\_CMPL = 0x000004D05A, \textcolor{comment}{// Non FLOP operation completed}}
\DoxyCodeLine{00781         PM\_NON\_TM\_RST\_SC = 0x00000260A6, \textcolor{comment}{// Non-\/TM snp rst TM SC}}
\DoxyCodeLine{00782         PM\_NTC\_ALL\_FIN = 0x000002001A, \textcolor{comment}{// Cycles after all instructions have finished to group completed}}
\DoxyCodeLine{00783         PM\_NTC\_FIN = 0x000002405A, \textcolor{comment}{// Cycles in which the oldest instruction in the pipeline (NTC) finishes.}}
\DoxyCodeLine{00784         PM\_NTC\_ISSUE\_HELD\_ARB = 0x000002E016, \textcolor{comment}{// The NTC instruction is being held at dispatch because it lost arbitration onto the issue pipe to another instruction (from the same thread or a different thread)}}
\DoxyCodeLine{00785         PM\_NTC\_ISSUE\_HELD\_DARQ\_FULL = 0x000001006A, \textcolor{comment}{// The NTC instruction is being held at dispatch because there are no slots in the DARQ for it}}
\DoxyCodeLine{00786         PM\_NTC\_ISSUE\_HELD\_OTHER = 0x000003D05A, \textcolor{comment}{// The NTC instruction is being held at dispatch during regular pipeline cycles}}
\DoxyCodeLine{00787         PM\_PARTIAL\_ST\_FIN = 0x0000034054, \textcolor{comment}{// Any store finished by an LSU slice}}
\DoxyCodeLine{00788         PM\_PMC1\_OVERFLOW = 0x0000020010, \textcolor{comment}{// Overflow from counter 1}}
\DoxyCodeLine{00789         PM\_PMC1\_REWIND = 0x000004D02C, \textcolor{comment}{// }}
\DoxyCodeLine{00790         PM\_PMC1\_SAVED = 0x000004D010, \textcolor{comment}{// PMC1 Rewind Value saved}}
\DoxyCodeLine{00791         PM\_PMC2\_OVERFLOW = 0x0000030010, \textcolor{comment}{// Overflow from counter 2}}
\DoxyCodeLine{00792         PM\_PMC2\_REWIND = 0x0000030020, \textcolor{comment}{// PMC2 Rewind Event (did not match condition)}}
\DoxyCodeLine{00793         PM\_PMC2\_SAVED = 0x0000010022, \textcolor{comment}{// PMC2 Rewind Value saved}}
\DoxyCodeLine{00794         PM\_PMC3\_OVERFLOW = 0x0000040010, \textcolor{comment}{// Overflow from counter 3}}
\DoxyCodeLine{00795         PM\_PMC3\_REWIND = 0x000001000A, \textcolor{comment}{// PMC3 rewind event.}}
\DoxyCodeLine{00796         PM\_PMC3\_SAVED = 0x000004D012, \textcolor{comment}{// PMC3 Rewind Value saved}}
\DoxyCodeLine{00797         PM\_PMC4\_OVERFLOW = 0x0000010010, \textcolor{comment}{// Overflow from counter 4}}
\DoxyCodeLine{00798         PM\_PMC4\_REWIND = 0x0000010020, \textcolor{comment}{// PMC4 Rewind Event}}
\DoxyCodeLine{00799         PM\_PMC4\_SAVED = 0x0000030022, \textcolor{comment}{// PMC4 Rewind Value saved (matched condition)}}
\DoxyCodeLine{00800         PM\_PMC5\_OVERFLOW = 0x0000010024, \textcolor{comment}{// Overflow from counter 5}}
\DoxyCodeLine{00801         PM\_PMC6\_OVERFLOW = 0x0000030024, \textcolor{comment}{// Overflow from counter 6}}
\DoxyCodeLine{00802         PM\_PROBE\_NOP\_DISP = 0x0000040014, \textcolor{comment}{// ProbeNops dispatched}}
\DoxyCodeLine{00803         PM\_PTE\_PREFETCH = 0x000000F084, \textcolor{comment}{// PTE prefetches}}
\DoxyCodeLine{00804         PM\_PTESYNC = 0x000000589C, \textcolor{comment}{// ptesync instruction counted when the instruction is decoded and transmitted}}
\DoxyCodeLine{00805         PM\_PUMP\_CPRED = 0x0000010054, \textcolor{comment}{// Pump prediction correct.}}
\DoxyCodeLine{00806         PM\_PUMP\_MPRED = 0x0000040052, \textcolor{comment}{// Pump misprediction.}}
\DoxyCodeLine{00807         PM\_RADIX\_PWC\_L1\_HIT = 0x000001F056, \textcolor{comment}{// A radix translation attempt missed in the TLB and only the first level page walk cache was a hit.}}
\DoxyCodeLine{00808         PM\_RADIX\_PWC\_L1\_PDE\_FROM\_L2 = 0x000002D026, \textcolor{comment}{// A Page Directory Entry was reloaded to a level 1 page walk cache from the core's L2 data cache}}
\DoxyCodeLine{00809         PM\_RADIX\_PWC\_L1\_PDE\_FROM\_L3MISS = 0x000004F056, \textcolor{comment}{// A Page Directory Entry was reloaded to a level 1 page walk cache from beyond the core's L3 data cache.}}
\DoxyCodeLine{00810         PM\_RADIX\_PWC\_L1\_PDE\_FROM\_L3 = 0x000003F058, \textcolor{comment}{// A Page Directory Entry was reloaded to a level 1 page walk cache from the core's L3 data cache}}
\DoxyCodeLine{00811         PM\_RADIX\_PWC\_L2\_HIT = 0x000002D024, \textcolor{comment}{// A radix translation attempt missed in the TLB but hit on both the first and second levels of page walk cache.}}
\DoxyCodeLine{00812         PM\_RADIX\_PWC\_L2\_PDE\_FROM\_L2 = 0x000002D028, \textcolor{comment}{// A Page Directory Entry was reloaded to a level 2 page walk cache from the core's L2 data cache}}
\DoxyCodeLine{00813         PM\_RADIX\_PWC\_L2\_PDE\_FROM\_L3 = 0x000003F05A, \textcolor{comment}{// A Page Directory Entry was reloaded to a level 2 page walk cache from the core's L3 data cache}}
\DoxyCodeLine{00814         PM\_RADIX\_PWC\_L2\_PTE\_FROM\_L2 = 0x000001F058, \textcolor{comment}{// A Page Table Entry was reloaded to a level 2 page walk cache from the core's L2 data cache.}}
\DoxyCodeLine{00815         PM\_RADIX\_PWC\_L2\_PTE\_FROM\_L3MISS = 0x000004F05C, \textcolor{comment}{// A Page Table Entry was reloaded to a level 2 page walk cache from beyond the core's L3 data cache.}}
\DoxyCodeLine{00816         PM\_RADIX\_PWC\_L2\_PTE\_FROM\_L3 = 0x000004F058, \textcolor{comment}{// A Page Table Entry was reloaded to a level 2 page walk cache from the core's L3 data cache.}}
\DoxyCodeLine{00817         PM\_RADIX\_PWC\_L3\_HIT = 0x000003F056, \textcolor{comment}{// A radix translation attempt missed in the TLB but hit on the first}}
\DoxyCodeLine{00818         PM\_RADIX\_PWC\_L3\_PDE\_FROM\_L2 = 0x000002D02A, \textcolor{comment}{// A Page Directory Entry was reloaded to a level 3 page walk cache from the core's L2 data cache}}
\DoxyCodeLine{00819         PM\_RADIX\_PWC\_L3\_PDE\_FROM\_L3 = 0x000001F15C, \textcolor{comment}{// A Page Directory Entry was reloaded to a level 3 page walk cache from the core's L3 data cache}}
\DoxyCodeLine{00820         PM\_RADIX\_PWC\_L3\_PTE\_FROM\_L2 = 0x000002D02E, \textcolor{comment}{// A Page Table Entry was reloaded to a level 3 page walk cache from the core's L2 data cache.}}
\DoxyCodeLine{00821         PM\_RADIX\_PWC\_L3\_PTE\_FROM\_L3MISS = 0x000004F05E, \textcolor{comment}{// A Page Table Entry was reloaded to a level 3 page walk cache from beyond the core's L3 data cache.}}
\DoxyCodeLine{00822         PM\_RADIX\_PWC\_L3\_PTE\_FROM\_L3 = 0x000003F05E, \textcolor{comment}{// A Page Table Entry was reloaded to a level 3 page walk cache from the core's L3 data cache.}}
\DoxyCodeLine{00823         PM\_RADIX\_PWC\_L4\_PTE\_FROM\_L2 = 0x000001F05A, \textcolor{comment}{// A Page Table Entry was reloaded to a level 4 page walk cache from the core's L2 data cache.}}
\DoxyCodeLine{00824         PM\_RADIX\_PWC\_L4\_PTE\_FROM\_L3MISS = 0x000003F054, \textcolor{comment}{// A Page Table Entry was reloaded to a level 4 page walk cache from beyond the core's L3 data cache.}}
\DoxyCodeLine{00825         PM\_RADIX\_PWC\_L4\_PTE\_FROM\_L3 = 0x000004F05A, \textcolor{comment}{// A Page Table Entry was reloaded to a level 4 page walk cache from the core's L3 data cache.}}
\DoxyCodeLine{00826         PM\_RADIX\_PWC\_MISS = 0x000004F054, \textcolor{comment}{// A radix translation attempt missed in the TLB and all levels of page walk cache.}}
\DoxyCodeLine{00827         PM\_RC0\_BUSY = 0x000001608C, \textcolor{comment}{// RC mach 0 Busy.}}
\DoxyCodeLine{00828         PM\_RC0\_BUSY\_ALT = 0x000002608C, \textcolor{comment}{// RC mach 0 Busy.}}
\DoxyCodeLine{00829         PM\_RC\_USAGE = 0x000001688C, \textcolor{comment}{// Continuous 16 cycle (2to1) window where this signals rotates thru sampling each RC machine busy.}}
\DoxyCodeLine{00830         PM\_RD\_CLEARING\_SC = 0x00000468A6, \textcolor{comment}{// Read clearing SC}}
\DoxyCodeLine{00831         PM\_RD\_FORMING\_SC = 0x00000460A6, \textcolor{comment}{// Read forming SC}}
\DoxyCodeLine{00832         PM\_RD\_HIT\_PF = 0x00000268A8, \textcolor{comment}{// RD machine hit L3 PF machine}}
\DoxyCodeLine{00833         PM\_RUN\_CYC\_SMT2\_MODE = 0x000003006C, \textcolor{comment}{// Cycles in which this thread's run latch is set and the core is in SMT2 mode}}
\DoxyCodeLine{00834         PM\_RUN\_CYC\_SMT4\_MODE = 0x000002006C, \textcolor{comment}{// Cycles in which this thread's run latch is set and the core is in SMT4 mode}}
\DoxyCodeLine{00835         PM\_RUN\_CYC\_ST\_MODE = 0x000001006C, \textcolor{comment}{// Cycles run latch is set and core is in ST mode}}
\DoxyCodeLine{00836         PM\_RUN\_CYC = 0x00000200F4, \textcolor{comment}{// Run\_cycles}}
\DoxyCodeLine{00837         PM\_RUN\_INST\_CMPL = 0x00000400FA, \textcolor{comment}{// Run\_Instructions}}
\DoxyCodeLine{00838         PM\_RUN\_PURR = 0x00000400F4, \textcolor{comment}{// Run\_PURR}}
\DoxyCodeLine{00839         PM\_RUN\_SPURR = 0x0000010008, \textcolor{comment}{// Run SPURR}}
\DoxyCodeLine{00840         PM\_S2Q\_FULL = 0x000000E080, \textcolor{comment}{// Cycles during which the S2Q is full}}
\DoxyCodeLine{00841         PM\_SCALAR\_FLOP\_CMPL = 0x0000045056, \textcolor{comment}{// Scalar flop operation completed}}
\DoxyCodeLine{00842         PM\_SHL\_CREATED = 0x000000508C, \textcolor{comment}{// Store-\/Hit-\/Load Table Entry Created}}
\DoxyCodeLine{00843         PM\_SHL\_ST\_DEP\_CREATED = 0x000000588C, \textcolor{comment}{// Store-\/Hit-\/Load Table Read Hit with entry Enabled}}
\DoxyCodeLine{00844         PM\_SHL\_ST\_DISABLE = 0x0000005090, \textcolor{comment}{// Store-\/Hit-\/Load Table Read Hit with entry Disabled (entry was disabled due to the entry shown to not prevent the flush)}}
\DoxyCodeLine{00845         PM\_SLB\_TABLEWALK\_CYC = 0x000000F09C, \textcolor{comment}{// Cycles when a tablewalk is pending on this thread on the SLB table}}
\DoxyCodeLine{00846         PM\_SN0\_BUSY = 0x0000016090, \textcolor{comment}{// SN mach 0 Busy.}}
\DoxyCodeLine{00847         PM\_SN0\_BUSY\_ALT = 0x0000026090, \textcolor{comment}{// SN mach 0 Busy.}}
\DoxyCodeLine{00848         PM\_SN\_HIT = 0x00000460A8, \textcolor{comment}{// Any port snooper hit L3.}}
\DoxyCodeLine{00849         PM\_SN\_INVL = 0x00000368A8, \textcolor{comment}{// Any port snooper detects a store to a line in the Sx state and invalidates the line.}}
\DoxyCodeLine{00850         PM\_SN\_MISS = 0x00000468A8, \textcolor{comment}{// Any port snooper L3 miss or collision.}}
\DoxyCodeLine{00851         PM\_SNOOP\_TLBIE = 0x000000F880, \textcolor{comment}{// TLBIE snoop}}
\DoxyCodeLine{00852         PM\_SNP\_TM\_HIT\_M = 0x00000360A6, \textcolor{comment}{// Snp TM st hit M/Mu}}
\DoxyCodeLine{00853         PM\_SNP\_TM\_HIT\_T = 0x00000368A6, \textcolor{comment}{// Snp TM sthit T/Tn/Te}}
\DoxyCodeLine{00854         PM\_SN\_USAGE = 0x000003688C, \textcolor{comment}{// Continuous 16 cycle (2to1) window where this signals rotates thru sampling each SN machine busy.}}
\DoxyCodeLine{00855         PM\_SP\_FLOP\_CMPL = 0x000004505A, \textcolor{comment}{// SP instruction completed}}
\DoxyCodeLine{00856         PM\_SRQ\_EMPTY\_CYC = 0x0000040008, \textcolor{comment}{// Cycles in which the SRQ has at least one (out of four) empty slice}}
\DoxyCodeLine{00857         PM\_SRQ\_SYNC\_CYC = 0x000000D0AC, \textcolor{comment}{// A sync is in the S2Q (edge detect to count)}}
\DoxyCodeLine{00858         PM\_STALL\_END\_ICT\_EMPTY = 0x0000010028, \textcolor{comment}{// The number a times the core transitioned from a stall to ICT-\/empty for this thread}}
\DoxyCodeLine{00859         PM\_ST\_CAUSED\_FAIL = 0x000001608E, \textcolor{comment}{// Non-\/TM Store caused any thread to fail}}
\DoxyCodeLine{00860         PM\_ST\_CMPL = 0x00000200F0, \textcolor{comment}{// Stores completed from S2Q (2nd-\/level store queue).}}
\DoxyCodeLine{00861         PM\_STCX\_FAIL = 0x000001E058, \textcolor{comment}{// stcx failed}}
\DoxyCodeLine{00862         PM\_STCX\_FIN = 0x000002E014, \textcolor{comment}{// Number of stcx instructions finished.}}
\DoxyCodeLine{00863         PM\_STCX\_SUCCESS\_CMPL = 0x000000C8BC, \textcolor{comment}{// Number of stcx instructions that completed successfully}}
\DoxyCodeLine{00864         PM\_ST\_FIN = 0x0000020016, \textcolor{comment}{// Store finish count.}}
\DoxyCodeLine{00865         PM\_ST\_FWD = 0x0000020018, \textcolor{comment}{// Store forwards that finished}}
\DoxyCodeLine{00866         PM\_ST\_MISS\_L1 = 0x00000300F0, \textcolor{comment}{// Store Missed L1}}
\DoxyCodeLine{00867         PM\_STOP\_FETCH\_PENDING\_CYC = 0x00000048A4, \textcolor{comment}{// Fetching is stopped due to an incoming instruction that will result in a flush}}
\DoxyCodeLine{00868         PM\_SUSPENDED = 0x0000010000, \textcolor{comment}{// Counter OFF}}
\DoxyCodeLine{00869         PM\_SYNC\_MRK\_BR\_LINK = 0x0000015152, \textcolor{comment}{// Marked Branch and link branch that can cause a synchronous interrupt}}
\DoxyCodeLine{00870         PM\_SYNC\_MRK\_BR\_MPRED = 0x000001515C, \textcolor{comment}{// Marked Branch mispredict that can cause a synchronous interrupt}}
\DoxyCodeLine{00871         PM\_SYNC\_MRK\_FX\_DIVIDE = 0x0000015156, \textcolor{comment}{// Marked fixed point divide that can cause a synchronous interrupt}}
\DoxyCodeLine{00872         PM\_SYNC\_MRK\_L2HIT = 0x0000015158, \textcolor{comment}{// Marked L2 Hits that can throw a synchronous interrupt}}
\DoxyCodeLine{00873         PM\_SYNC\_MRK\_L2MISS = 0x000001515A, \textcolor{comment}{// Marked L2 Miss that can throw a synchronous interrupt}}
\DoxyCodeLine{00874         PM\_SYNC\_MRK\_L3MISS = 0x0000015154, \textcolor{comment}{// Marked L3 misses that can throw a synchronous interrupt}}
\DoxyCodeLine{00875         PM\_SYNC\_MRK\_PROBE\_NOP = 0x0000015150, \textcolor{comment}{// Marked probeNops which can cause synchronous interrupts}}
\DoxyCodeLine{00876         PM\_SYS\_PUMP\_CPRED = 0x0000030050, \textcolor{comment}{// Initial and Final Pump Scope was system pump for all data types excluding data prefetch (demand load}}
\DoxyCodeLine{00877         PM\_SYS\_PUMP\_MPRED\_RTY = 0x0000040050, \textcolor{comment}{// Final Pump Scope (system) ended up larger than Initial Pump Scope (Chip/Group) for all data types excluding data prefetch (demand load}}
\DoxyCodeLine{00878         PM\_SYS\_PUMP\_MPRED = 0x0000030052, \textcolor{comment}{// Final Pump Scope (system) mispredicted.}}
\DoxyCodeLine{00879         PM\_TABLEWALK\_CYC\_PREF = 0x000000F884, \textcolor{comment}{// tablewalk qualified for pte prefetches}}
\DoxyCodeLine{00880         PM\_TABLEWALK\_CYC = 0x0000010026, \textcolor{comment}{// Cycles when an instruction tablewalk is active}}
\DoxyCodeLine{00881         PM\_TAGE\_CORRECT\_TAKEN\_CMPL = 0x00000050B4, \textcolor{comment}{// The TAGE overrode BHT direction prediction and it was correct.}}
\DoxyCodeLine{00882         PM\_TAGE\_CORRECT = 0x00000058B4, \textcolor{comment}{// The TAGE overrode BHT direction prediction and it was correct.}}
\DoxyCodeLine{00883         PM\_TAGE\_OVERRIDE\_WRONG\_SPEC = 0x00000058B8, \textcolor{comment}{// The TAGE overrode BHT direction prediction and it was correct.}}
\DoxyCodeLine{00884         PM\_TAGE\_OVERRIDE\_WRONG = 0x00000050B8, \textcolor{comment}{// The TAGE overrode BHT direction prediction but it was incorrect.}}
\DoxyCodeLine{00885         PM\_TAKEN\_BR\_MPRED\_CMPL = 0x0000020056, \textcolor{comment}{// Total number of taken branches that were incorrectly predicted as not-\/taken.}}
\DoxyCodeLine{00886         PM\_TB\_BIT\_TRANS = 0x00000300F8, \textcolor{comment}{// timebase event}}
\DoxyCodeLine{00887         PM\_TEND\_PEND\_CYC = 0x000000E8B0, \textcolor{comment}{// TEND latency per thread}}
\DoxyCodeLine{00888         PM\_THRD\_ALL\_RUN\_CYC = 0x000002000C, \textcolor{comment}{// Cycles in which all the threads have the run latch set}}
\DoxyCodeLine{00889         PM\_THRD\_CONC\_RUN\_INST = 0x00000300F4, \textcolor{comment}{// PPC Instructions Finished by this thread when all threads in the core had the run-\/latch set}}
\DoxyCodeLine{00890         PM\_THRD\_PRIO\_0\_1\_CYC = 0x00000040BC, \textcolor{comment}{// Cycles thread running at priority level 0 or 1}}
\DoxyCodeLine{00891         PM\_THRD\_PRIO\_2\_3\_CYC = 0x00000048BC, \textcolor{comment}{// Cycles thread running at priority level 2 or 3}}
\DoxyCodeLine{00892         PM\_THRD\_PRIO\_4\_5\_CYC = 0x0000005080, \textcolor{comment}{// Cycles thread running at priority level 4 or 5}}
\DoxyCodeLine{00893         PM\_THRD\_PRIO\_6\_7\_CYC = 0x0000005880, \textcolor{comment}{// Cycles thread running at priority level 6 or 7}}
\DoxyCodeLine{00894         PM\_THRESH\_ACC = 0x0000024154, \textcolor{comment}{// This event increments every time the threshold event counter ticks.}}
\DoxyCodeLine{00895         PM\_THRESH\_EXC\_1024 = 0x00000301EA, \textcolor{comment}{// Threshold counter exceeded a value of 1024}}
\DoxyCodeLine{00896         PM\_THRESH\_EXC\_128 = 0x00000401EA, \textcolor{comment}{// Threshold counter exceeded a value of 128}}
\DoxyCodeLine{00897         PM\_THRESH\_EXC\_2048 = 0x00000401EC, \textcolor{comment}{// Threshold counter exceeded a value of 2048}}
\DoxyCodeLine{00898         PM\_THRESH\_EXC\_256 = 0x00000101E8, \textcolor{comment}{// Threshold counter exceed a count of 256}}
\DoxyCodeLine{00899         PM\_THRESH\_EXC\_32 = 0x00000201E6, \textcolor{comment}{// Threshold counter exceeded a value of 32}}
\DoxyCodeLine{00900         PM\_THRESH\_EXC\_4096 = 0x00000101E6, \textcolor{comment}{// Threshold counter exceed a count of 4096}}
\DoxyCodeLine{00901         PM\_THRESH\_EXC\_512 = 0x00000201E8, \textcolor{comment}{// Threshold counter exceeded a value of 512}}
\DoxyCodeLine{00902         PM\_THRESH\_EXC\_64 = 0x00000301E8, \textcolor{comment}{// Threshold counter exceeded a value of 64}}
\DoxyCodeLine{00903         PM\_THRESH\_MET = 0x00000101EC, \textcolor{comment}{// threshold exceeded}}
\DoxyCodeLine{00904         PM\_THRESH\_NOT\_MET = 0x000004016E, \textcolor{comment}{// Threshold counter did not meet threshold}}
\DoxyCodeLine{00905         PM\_TLB\_HIT = 0x000001F054, \textcolor{comment}{// Number of times the TLB had the data required by the instruction.}}
\DoxyCodeLine{00906         PM\_TLBIE\_FIN = 0x0000030058, \textcolor{comment}{// tlbie finished}}
\DoxyCodeLine{00907         PM\_TLB\_MISS = 0x0000020066, \textcolor{comment}{// TLB Miss (I + D)}}
\DoxyCodeLine{00908         PM\_TM\_ABORTS = 0x0000030056, \textcolor{comment}{// Number of TM transactions aborted}}
\DoxyCodeLine{00909         PM\_TMA\_REQ\_L2 = 0x000000E0A4, \textcolor{comment}{// addrs only req to L2 only on the first one}}
\DoxyCodeLine{00910         PM\_TM\_CAM\_OVERFLOW = 0x00000168A6, \textcolor{comment}{// L3 TM cam overflow during L2 co of SC}}
\DoxyCodeLine{00911         PM\_TM\_CAP\_OVERFLOW = 0x000004608E, \textcolor{comment}{// TM Footprint Capacity Overflow}}
\DoxyCodeLine{00912         PM\_TM\_FAIL\_CONF\_NON\_TM = 0x00000028A8, \textcolor{comment}{// TM aborted because a conflict occurred with a non-\/transactional access by another processor}}
\DoxyCodeLine{00913         PM\_TM\_FAIL\_CONF\_TM = 0x00000020AC, \textcolor{comment}{// TM aborted because a conflict occurred with another transaction.}}
\DoxyCodeLine{00914         PM\_TM\_FAIL\_FOOTPRINT\_OVERFLOW = 0x00000020A8, \textcolor{comment}{// TM aborted because the tracking limit for transactional storage accesses was exceeded.}}
\DoxyCodeLine{00915         PM\_TM\_FAIL\_NON\_TX\_CONFLICT = 0x000000E0B0, \textcolor{comment}{// Non transactional conflict from LSU}}
\DoxyCodeLine{00916         PM\_TM\_FAIL\_SELF = 0x00000028AC, \textcolor{comment}{// TM aborted because a self-\/induced conflict occurred in Suspended state}}
\DoxyCodeLine{00917         PM\_TM\_FAIL\_TLBIE = 0x000000E0AC, \textcolor{comment}{// Transaction failed because there was a TLBIE hit in the bloom filter}}
\DoxyCodeLine{00918         PM\_TM\_FAIL\_TX\_CONFLICT = 0x000000E8AC, \textcolor{comment}{// Transactional conflict from LSU}}
\DoxyCodeLine{00919         PM\_TM\_FAV\_CAUSED\_FAIL = 0x000002688E, \textcolor{comment}{// TM Load (fav) caused another thread to fail}}
\DoxyCodeLine{00920         PM\_TM\_FAV\_TBEGIN = 0x000000209C, \textcolor{comment}{// Dispatch time Favored tbegin}}
\DoxyCodeLine{00921         PM\_TM\_LD\_CAUSED\_FAIL = 0x000001688E, \textcolor{comment}{// Non-\/TM Load caused any thread to fail}}
\DoxyCodeLine{00922         PM\_TM\_LD\_CONF = 0x000002608E, \textcolor{comment}{// TM Load (fav or non-\/fav) ran into conflict (failed)}}
\DoxyCodeLine{00923         PM\_TM\_NESTED\_TBEGIN = 0x00000020A0, \textcolor{comment}{// Completion Tm nested tbegin}}
\DoxyCodeLine{00924         PM\_TM\_NESTED\_TEND = 0x0000002098, \textcolor{comment}{// Completion time nested tend}}
\DoxyCodeLine{00925         PM\_TM\_NON\_FAV\_TBEGIN = 0x000000289C, \textcolor{comment}{// Dispatch time non favored tbegin}}
\DoxyCodeLine{00926         PM\_TM\_OUTER\_TBEGIN\_DISP = 0x000004E05E, \textcolor{comment}{// Number of outer tbegin instructions dispatched.}}
\DoxyCodeLine{00927         PM\_TM\_OUTER\_TBEGIN = 0x0000002094, \textcolor{comment}{// Completion time outer tbegin}}
\DoxyCodeLine{00928         PM\_TM\_OUTER\_TEND = 0x0000002894, \textcolor{comment}{// Completion time outer tend}}
\DoxyCodeLine{00929         PM\_TM\_PASSED = 0x000002E052, \textcolor{comment}{// Number of TM transactions that passed}}
\DoxyCodeLine{00930         PM\_TM\_RST\_SC = 0x00000268A6, \textcolor{comment}{// TM-\/snp rst RM SC}}
\DoxyCodeLine{00931         PM\_TM\_SC\_CO = 0x00000160A6, \textcolor{comment}{// L3 castout TM SC line}}
\DoxyCodeLine{00932         PM\_TM\_ST\_CAUSED\_FAIL = 0x000003688E, \textcolor{comment}{// TM Store (fav or non-\/fav) caused another thread to fail}}
\DoxyCodeLine{00933         PM\_TM\_ST\_CONF = 0x000003608E, \textcolor{comment}{// TM Store (fav or non-\/fav) ran into conflict (failed)}}
\DoxyCodeLine{00934         PM\_TM\_TABORT\_TRECLAIM = 0x0000002898, \textcolor{comment}{// Completion time tabortnoncd}}
\DoxyCodeLine{00935         PM\_TM\_TRANS\_RUN\_CYC = 0x0000010060, \textcolor{comment}{// run cycles in transactional state}}
\DoxyCodeLine{00936         PM\_TM\_TRANS\_RUN\_INST = 0x0000030060, \textcolor{comment}{// Run instructions completed in transactional state (gated by the run latch)}}
\DoxyCodeLine{00937         PM\_TM\_TRESUME = 0x00000020A4, \textcolor{comment}{// TM resume instruction completed}}
\DoxyCodeLine{00938         PM\_TM\_TSUSPEND = 0x00000028A0, \textcolor{comment}{// TM suspend instruction completed}}
\DoxyCodeLine{00939         PM\_TM\_TX\_PASS\_RUN\_CYC = 0x000002E012, \textcolor{comment}{// cycles spent in successful transactions}}
\DoxyCodeLine{00940         PM\_TM\_TX\_PASS\_RUN\_INST = 0x000004E014, \textcolor{comment}{// Run instructions spent in successful transactions}}
\DoxyCodeLine{00941         PM\_VECTOR\_FLOP\_CMPL = 0x000004D058, \textcolor{comment}{// Vector FP instruction completed}}
\DoxyCodeLine{00942         PM\_VECTOR\_LD\_CMPL = 0x0000044054, \textcolor{comment}{// Number of vector load instructions completed}}
\DoxyCodeLine{00943         PM\_VECTOR\_ST\_CMPL = 0x0000044056, \textcolor{comment}{// Number of vector store instructions completed}}
\DoxyCodeLine{00944         PM\_VSU\_DP\_FSQRT\_FDIV = 0x000003D058, \textcolor{comment}{// vector versions of fdiv}}
\DoxyCodeLine{00945         PM\_VSU\_FIN = 0x000002505C, \textcolor{comment}{// VSU instruction finished.}}
\DoxyCodeLine{00946         PM\_VSU\_FSQRT\_FDIV = 0x000004D04E, \textcolor{comment}{// four flops operation (fdiv}}
\DoxyCodeLine{00947         PM\_VSU\_NON\_FLOP\_CMPL = 0x000004D050, \textcolor{comment}{// Non FLOP operation completed}}
\DoxyCodeLine{00948         PM\_XLATE\_HPT\_MODE = 0x000000F098, \textcolor{comment}{// LSU reports every cycle the thread is in HPT translation mode (as opposed to radix mode)}}
\DoxyCodeLine{00949         PM\_XLATE\_MISS = 0x000000F89C, \textcolor{comment}{// The LSU requested a line from L2 for translation.}}
\DoxyCodeLine{00950         PM\_XLATE\_RADIX\_MODE = 0x000000F898, \textcolor{comment}{// LSU reports every cycle the thread is in radix translation mode (as opposed to HPT mode)}}
\DoxyCodeLine{00951         PM\_BR\_2PATH\_ALT = 0x0000040036, \textcolor{comment}{// Branches that are not strongly biased}}
\DoxyCodeLine{00952         PM\_CYC\_ALT = 0x000002001E, \textcolor{comment}{// Processor cycles}}
\DoxyCodeLine{00953         PM\_CYC\_ALT2 = 0x000003001E, \textcolor{comment}{// Processor cycles}}
\DoxyCodeLine{00954         PM\_CYC\_ALT3 = 0x000004001E, \textcolor{comment}{// Processor cycles}}
\DoxyCodeLine{00955         PM\_INST\_CMPL\_ALT = 0x0000020002, \textcolor{comment}{// Number of PowerPC Instructions that completed.}}
\DoxyCodeLine{00956         PM\_INST\_CMPL\_ALT2 = 0x0000030002, \textcolor{comment}{// Number of PowerPC Instructions that completed.}}
\DoxyCodeLine{00957         PM\_INST\_CMPL\_ALT3 = 0x0000040002, \textcolor{comment}{// Number of PowerPC Instructions that completed.}}
\DoxyCodeLine{00958         PM\_INST\_DISP\_ALT = 0x00000300F2, \textcolor{comment}{// \# PPC Dispatched}}
\DoxyCodeLine{00959         PM\_LD\_MISS\_L1\_ALT = 0x00000400F0, \textcolor{comment}{// Load Missed L1}}
\DoxyCodeLine{00960         PM\_SUSPENDED\_ALT = 0x0000020000, \textcolor{comment}{// Counter OFF}}
\DoxyCodeLine{00961         PM\_SUSPENDED\_ALT2 = 0x0000030000, \textcolor{comment}{// Counter OFF}}
\DoxyCodeLine{00962         PM\_SUSPENDED\_ALT3 = 0x0000040000, \textcolor{comment}{// Counter OFF}}
\DoxyCodeLine{00963         }
\DoxyCodeLine{00964     \};}
\DoxyCodeLine{00965 \};}
\DoxyCodeLine{00966 }
\DoxyCodeLine{00967 \textcolor{keyword}{namespace }power9 = optkit::ibm::power9;}

\end{DoxyCode}
