// Seed: 126049913
module module_0 (
    output tri  id_0,
    output tri1 id_1,
    input  tri1 id_2,
    output wire id_3
);
  id_5(
      id_1.id_2
  );
  assign id_0 = -1;
  assign module_1.type_4 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input wire id_1,
    output logic id_2,
    input uwire id_3,
    input logic id_4,
    input uwire id_5,
    input supply0 id_6,
    input wand id_7,
    input uwire id_8
);
  always_latch id_2 <= -1;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_1,
      id_0
  );
  assign id_2 = id_4;
endmodule
