Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Sep 01 23:56:35 2023
| Host         : DESKTOP-GD656IR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.655        0.000                      0                13976        0.022        0.000                      0                13976        4.020        0.000                       0                  7786  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)         Period(ns)      Frequency(MHz)
-----                     ------------         ----------      --------------
CLK                       {0.000 41.666}       83.333          12.000          
  clk_out1_clk_generator  {0.000 5.000}        10.000          100.000         
  clkfbout_clk_generator  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                        16.667        0.000                       0                     1  
  clk_out1_clk_generator        0.655        0.000                      0                13976        0.022        0.000                      0                13976        4.020        0.000                       0                  7782  
  clkfbout_clk_generator                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { CLK }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_generator
  To Clock:  clk_out1_clk_generator

Setup :            0  Failing Endpoints,  Worst Slack        0.655ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.022ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.655ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        9.036ns  (logic 5.240ns (57.992%)  route 3.796ns (42.008%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7780, routed)        1.650    -0.843    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    DSP48_X1Y7           DSP48E1                                      r  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      2.215     1.372 r  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/P[17]
                         net (fo=71, routed)          0.977     2.349    pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg_n_88
    SLICE_X49Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.473 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[7]_i_17/O
                         net (fo=2, routed)           0.717     3.189    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[7]_i_17_n_0
    SLICE_X48Y15         LUT4 (Prop_lut4_I3_O)        0.124     3.313 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[7]_i_20/O
                         net (fo=1, routed)           0.000     3.313    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[7]_i_20_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.863 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.863    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[7]_i_13_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.197 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[11]_i_12/O[1]
                         net (fo=3, routed)           1.055     5.252    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[11]_i_12_n_6
    SLICE_X48Y11         LUT3 (Prop_lut3_I1_O)        0.331     5.583 f  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[7]_i_12/O
                         net (fo=2, routed)           0.510     6.094    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[7]_i_12_n_0
    SLICE_X48Y12         LUT5 (Prop_lut5_I3_O)        0.326     6.420 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[7]_i_4/O
                         net (fo=2, routed)           0.537     6.956    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[7]_i_4_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.080 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[7]_i_8/O
                         net (fo=1, routed)           0.000     7.080    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[7]_i_8_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.630 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.630    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[7]_i_1_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.744    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[11]_i_1_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.858 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.858    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[15]_i_1_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.192 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[17]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     8.192    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL[17]
    SLICE_X47Y16         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7780, routed)        1.441     8.465    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    SLICE_X47Y16         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[17]/C
                         clock pessimism              0.563     9.028    
                         clock uncertainty           -0.243     8.786    
    SLICE_X47Y16         FDRE (Setup_fdre_C_D)        0.062     8.848    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[17]
  -------------------------------------------------------------------
                         required time                          8.848    
                         arrival time                          -8.192    
  -------------------------------------------------------------------
                         slack                                  0.655    

Slack (MET) :             0.681ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_NP1227_class1_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        9.126ns  (logic 4.959ns (54.341%)  route 4.167ns (45.659%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 8.537 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7780, routed)        1.653    -0.840    pqn_ctrl_0/PQN_NP1227_class1_0/clk_out1
    DSP48_X1Y6           DSP48E1                                      r  pqn_ctrl_0/PQN_NP1227_class1_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      2.215     1.375 f  pqn_ctrl_0/PQN_NP1227_class1_0/vv36_reg/P[13]
                         net (fo=71, routed)          1.924     3.298    pqn_ctrl_0/PQN_NP1227_class1_0/con_vv_vL_0[11]
    SLICE_X61Y34         LUT4 (Prop_lut4_I1_O)        0.149     3.447 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[6]_i_20/O
                         net (fo=2, routed)           0.645     4.093    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[6]_i_20_n_0
    SLICE_X61Y35         LUT6 (Prop_lut6_I0_O)        0.332     4.425 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[6]_i_24/O
                         net (fo=1, routed)           0.000     4.425    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[6]_i_24_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.957 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.957    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[6]_i_10_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.071 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.071    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[10]_i_10_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.405 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[14]_i_10/O[1]
                         net (fo=4, routed)           0.997     6.402    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[14]_i_10_n_6
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.303     6.705 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[14]_i_4/O
                         net (fo=2, routed)           0.601     7.305    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[14]_i_4_n_0
    SLICE_X60Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.429 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[14]_i_8/O
                         net (fo=1, routed)           0.000     7.429    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[14]_i_8_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.962 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.962    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[14]_i_1_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.285 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[17]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.285    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL[16]
    SLICE_X60Y36         FDRE                                         r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7780, routed)        1.513     8.537    pqn_ctrl_0/PQN_NP1227_class1_0/clk_out1
    SLICE_X60Y36         FDRE                                         r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[16]/C
                         clock pessimism              0.563     9.100    
                         clock uncertainty           -0.243     8.858    
    SLICE_X60Y36         FDRE (Setup_fdre_C_D)        0.109     8.967    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[16]
  -------------------------------------------------------------------
                         required time                          8.967    
                         arrival time                          -8.285    
  -------------------------------------------------------------------
                         slack                                  0.681    

Slack (MET) :             0.740ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        8.989ns  (logic 4.905ns (54.564%)  route 4.084ns (45.436%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7780, routed)        1.661    -0.832    pqn_ctrl_0/PQN_Krasavietz_class2_0/clk_out1
    DSP48_X1Y2           DSP48E1                                      r  pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      2.215     1.383 f  pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg/P[13]
                         net (fo=50, routed)          1.648     3.031    pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg_n_92
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.149     3.180 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[10]_i_19__2/O
                         net (fo=2, routed)           0.594     3.774    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[10]_i_19__2_n_0
    SLICE_X49Y22         LUT4 (Prop_lut4_I3_O)        0.332     4.106 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[10]_i_23/O
                         net (fo=1, routed)           0.000     4.106    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[10]_i_23_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.638 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[10]_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     4.638    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[10]_i_10__1_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.877 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[14]_i_10__1/O[2]
                         net (fo=4, routed)           1.002     5.878    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[14]_i_10__1_n_5
    SLICE_X45Y15         LUT3 (Prop_lut3_I1_O)        0.296     6.174 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[10]_i_12__1/O
                         net (fo=1, routed)           0.841     7.015    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[10]_i_12__1_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I4_O)        0.326     7.341 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/xlnx_opt_LUT_cov_vv_vL_b0[10]_i_6__3_1/O
                         net (fo=1, routed)           0.000     7.341    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[10]_i_6__3_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.717 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[10]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     7.717    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[10]_i_1__3_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.834 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[14]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     7.834    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[14]_i_1__3_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.157 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[17]_i_1__2/O[1]
                         net (fo=1, routed)           0.000     8.157    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL[16]
    SLICE_X50Y17         FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7780, routed)        1.444     8.468    pqn_ctrl_0/PQN_Krasavietz_class2_0/clk_out1
    SLICE_X50Y17         FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[16]/C
                         clock pessimism              0.563     9.031    
                         clock uncertainty           -0.243     8.789    
    SLICE_X50Y17         FDRE (Setup_fdre_C_D)        0.109     8.898    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[16]
  -------------------------------------------------------------------
                         required time                          8.898    
                         arrival time                          -8.157    
  -------------------------------------------------------------------
                         slack                                  0.740    

Slack (MET) :             0.765ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_NP1227_class1_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        9.042ns  (logic 4.875ns (53.917%)  route 4.167ns (46.083%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 8.537 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7780, routed)        1.653    -0.840    pqn_ctrl_0/PQN_NP1227_class1_0/clk_out1
    DSP48_X1Y6           DSP48E1                                      r  pqn_ctrl_0/PQN_NP1227_class1_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      2.215     1.375 f  pqn_ctrl_0/PQN_NP1227_class1_0/vv36_reg/P[13]
                         net (fo=71, routed)          1.924     3.298    pqn_ctrl_0/PQN_NP1227_class1_0/con_vv_vL_0[11]
    SLICE_X61Y34         LUT4 (Prop_lut4_I1_O)        0.149     3.447 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[6]_i_20/O
                         net (fo=2, routed)           0.645     4.093    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[6]_i_20_n_0
    SLICE_X61Y35         LUT6 (Prop_lut6_I0_O)        0.332     4.425 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[6]_i_24/O
                         net (fo=1, routed)           0.000     4.425    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[6]_i_24_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.957 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.957    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[6]_i_10_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.071 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.071    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[10]_i_10_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.405 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[14]_i_10/O[1]
                         net (fo=4, routed)           0.997     6.402    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[14]_i_10_n_6
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.303     6.705 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[14]_i_4/O
                         net (fo=2, routed)           0.601     7.305    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[14]_i_4_n_0
    SLICE_X60Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.429 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[14]_i_8/O
                         net (fo=1, routed)           0.000     7.429    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[14]_i_8_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.962 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.962    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[14]_i_1_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.201 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[17]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.201    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL[17]
    SLICE_X60Y36         FDRE                                         r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7780, routed)        1.513     8.537    pqn_ctrl_0/PQN_NP1227_class1_0/clk_out1
    SLICE_X60Y36         FDRE                                         r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[17]/C
                         clock pessimism              0.563     9.100    
                         clock uncertainty           -0.243     8.858    
    SLICE_X60Y36         FDRE (Setup_fdre_C_D)        0.109     8.967    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[17]
  -------------------------------------------------------------------
                         required time                          8.967    
                         arrival time                          -8.201    
  -------------------------------------------------------------------
                         slack                                  0.765    

Slack (MET) :             0.766ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        8.925ns  (logic 5.129ns (57.470%)  route 3.796ns (42.530%))
  Logic Levels:           11  (CARRY4=6 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.535ns = ( 8.465 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7780, routed)        1.650    -0.843    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    DSP48_X1Y7           DSP48E1                                      r  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      2.215     1.372 r  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/P[17]
                         net (fo=71, routed)          0.977     2.349    pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg_n_88
    SLICE_X49Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.473 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[7]_i_17/O
                         net (fo=2, routed)           0.717     3.189    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[7]_i_17_n_0
    SLICE_X48Y15         LUT4 (Prop_lut4_I3_O)        0.124     3.313 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[7]_i_20/O
                         net (fo=1, routed)           0.000     3.313    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[7]_i_20_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.863 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.863    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[7]_i_13_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.197 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[11]_i_12/O[1]
                         net (fo=3, routed)           1.055     5.252    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[11]_i_12_n_6
    SLICE_X48Y11         LUT3 (Prop_lut3_I1_O)        0.331     5.583 f  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[7]_i_12/O
                         net (fo=2, routed)           0.510     6.094    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[7]_i_12_n_0
    SLICE_X48Y12         LUT5 (Prop_lut5_I3_O)        0.326     6.420 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[7]_i_4/O
                         net (fo=2, routed)           0.537     6.956    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[7]_i_4_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.080 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[7]_i_8/O
                         net (fo=1, routed)           0.000     7.080    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[7]_i_8_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.630 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.630    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[7]_i_1_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.744    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[11]_i_1_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.858 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[15]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.858    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[15]_i_1_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.081 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[17]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     8.081    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL[16]
    SLICE_X47Y16         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7780, routed)        1.441     8.465    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    SLICE_X47Y16         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[16]/C
                         clock pessimism              0.563     9.028    
                         clock uncertainty           -0.243     8.786    
    SLICE_X47Y16         FDRE (Setup_fdre_C_D)        0.062     8.848    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[16]
  -------------------------------------------------------------------
                         required time                          8.848    
                         arrival time                          -8.081    
  -------------------------------------------------------------------
                         slack                                  0.766    

Slack (MET) :             0.770ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        8.922ns  (logic 5.126ns (57.455%)  route 3.796ns (42.545%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7780, routed)        1.650    -0.843    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    DSP48_X1Y7           DSP48E1                                      r  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      2.215     1.372 r  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/P[17]
                         net (fo=71, routed)          0.977     2.349    pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg_n_88
    SLICE_X49Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.473 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[7]_i_17/O
                         net (fo=2, routed)           0.717     3.189    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[7]_i_17_n_0
    SLICE_X48Y15         LUT4 (Prop_lut4_I3_O)        0.124     3.313 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[7]_i_20/O
                         net (fo=1, routed)           0.000     3.313    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[7]_i_20_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.863 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.863    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[7]_i_13_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.197 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[11]_i_12/O[1]
                         net (fo=3, routed)           1.055     5.252    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[11]_i_12_n_6
    SLICE_X48Y11         LUT3 (Prop_lut3_I1_O)        0.331     5.583 f  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[7]_i_12/O
                         net (fo=2, routed)           0.510     6.094    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[7]_i_12_n_0
    SLICE_X48Y12         LUT5 (Prop_lut5_I3_O)        0.326     6.420 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[7]_i_4/O
                         net (fo=2, routed)           0.537     6.956    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[7]_i_4_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.080 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[7]_i_8/O
                         net (fo=1, routed)           0.000     7.080    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[7]_i_8_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.630 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.630    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[7]_i_1_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.744    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[11]_i_1_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.078 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.078    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL[13]
    SLICE_X47Y15         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7780, routed)        1.442     8.466    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    SLICE_X47Y15         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[13]/C
                         clock pessimism              0.563     9.029    
                         clock uncertainty           -0.243     8.787    
    SLICE_X47Y15         FDRE (Setup_fdre_C_D)        0.062     8.849    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[13]
  -------------------------------------------------------------------
                         required time                          8.849    
                         arrival time                          -8.078    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_NP1227_class1_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        9.022ns  (logic 4.855ns (53.815%)  route 4.167ns (46.185%))
  Logic Levels:           9  (CARRY4=5 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 8.537 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.840ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7780, routed)        1.653    -0.840    pqn_ctrl_0/PQN_NP1227_class1_0/clk_out1
    DSP48_X1Y6           DSP48E1                                      r  pqn_ctrl_0/PQN_NP1227_class1_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      2.215     1.375 f  pqn_ctrl_0/PQN_NP1227_class1_0/vv36_reg/P[13]
                         net (fo=71, routed)          1.924     3.298    pqn_ctrl_0/PQN_NP1227_class1_0/con_vv_vL_0[11]
    SLICE_X61Y34         LUT4 (Prop_lut4_I1_O)        0.149     3.447 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[6]_i_20/O
                         net (fo=2, routed)           0.645     4.093    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[6]_i_20_n_0
    SLICE_X61Y35         LUT6 (Prop_lut6_I0_O)        0.332     4.425 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[6]_i_24/O
                         net (fo=1, routed)           0.000     4.425    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[6]_i_24_n_0
    SLICE_X61Y35         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.957 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000     4.957    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[6]_i_10_n_0
    SLICE_X61Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.071 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[10]_i_10/CO[3]
                         net (fo=1, routed)           0.000     5.071    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[10]_i_10_n_0
    SLICE_X61Y37         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.405 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[14]_i_10/O[1]
                         net (fo=4, routed)           0.997     6.402    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[14]_i_10_n_6
    SLICE_X62Y37         LUT6 (Prop_lut6_I5_O)        0.303     6.705 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[14]_i_4/O
                         net (fo=2, routed)           0.601     7.305    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[14]_i_4_n_0
    SLICE_X60Y35         LUT5 (Prop_lut5_I0_O)        0.124     7.429 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[14]_i_8/O
                         net (fo=1, routed)           0.000     7.429    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0[14]_i_8_n_0
    SLICE_X60Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.962 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[14]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.962    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[14]_i_1_n_0
    SLICE_X60Y36         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.181 r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[17]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.181    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL[15]
    SLICE_X60Y36         FDRE                                         r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7780, routed)        1.513     8.537    pqn_ctrl_0/PQN_NP1227_class1_0/clk_out1
    SLICE_X60Y36         FDRE                                         r  pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[15]/C
                         clock pessimism              0.563     9.100    
                         clock uncertainty           -0.243     8.858    
    SLICE_X60Y36         FDRE (Setup_fdre_C_D)        0.109     8.967    pqn_ctrl_0/PQN_NP1227_class1_0/cov_vv_vL_b0_reg[15]
  -------------------------------------------------------------------
                         required time                          8.967    
                         arrival time                          -8.181    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.791ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        8.901ns  (logic 5.105ns (57.355%)  route 3.796ns (42.645%))
  Logic Levels:           10  (CARRY4=5 LUT2=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 8.466 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.843ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7780, routed)        1.650    -0.843    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    DSP48_X1Y7           DSP48E1                                      r  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y7           DSP48E1 (Prop_dsp48e1_CLK_P[17])
                                                      2.215     1.372 r  pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg/P[17]
                         net (fo=71, routed)          0.977     2.349    pqn_ctrl_0/PQN_NP2426_class1_0/vv36_reg_n_88
    SLICE_X49Y18         LUT2 (Prop_lut2_I0_O)        0.124     2.473 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[7]_i_17/O
                         net (fo=2, routed)           0.717     3.189    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[7]_i_17_n_0
    SLICE_X48Y15         LUT4 (Prop_lut4_I3_O)        0.124     3.313 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[7]_i_20/O
                         net (fo=1, routed)           0.000     3.313    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[7]_i_20_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.863 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[7]_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.863    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[7]_i_13_n_0
    SLICE_X48Y16         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.197 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[11]_i_12/O[1]
                         net (fo=3, routed)           1.055     5.252    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[11]_i_12_n_6
    SLICE_X48Y11         LUT3 (Prop_lut3_I1_O)        0.331     5.583 f  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[7]_i_12/O
                         net (fo=2, routed)           0.510     6.094    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[7]_i_12_n_0
    SLICE_X48Y12         LUT5 (Prop_lut5_I3_O)        0.326     6.420 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[7]_i_4/O
                         net (fo=2, routed)           0.537     6.956    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[7]_i_4_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I0_O)        0.124     7.080 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[7]_i_8/O
                         net (fo=1, routed)           0.000     7.080    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0[7]_i_8_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.630 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.630    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[7]_i_1_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.744 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.744    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[11]_i_1_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.057 r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.057    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL[15]
    SLICE_X47Y15         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7780, routed)        1.442     8.466    pqn_ctrl_0/PQN_NP2426_class1_0/clk_out1
    SLICE_X47Y15         FDRE                                         r  pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[15]/C
                         clock pessimism              0.563     9.029    
                         clock uncertainty           -0.243     8.787    
    SLICE_X47Y15         FDRE (Setup_fdre_C_D)        0.062     8.849    pqn_ctrl_0/PQN_NP2426_class1_0/con_vv_vL_b0_reg[15]
  -------------------------------------------------------------------
                         required time                          8.849    
                         arrival time                          -8.057    
  -------------------------------------------------------------------
                         slack                                  0.791    

Slack (MET) :             0.824ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        8.905ns  (logic 4.821ns (54.135%)  route 4.084ns (45.865%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7780, routed)        1.661    -0.832    pqn_ctrl_0/PQN_Krasavietz_class2_0/clk_out1
    DSP48_X1Y2           DSP48E1                                      r  pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      2.215     1.383 f  pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg/P[13]
                         net (fo=50, routed)          1.648     3.031    pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg_n_92
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.149     3.180 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[10]_i_19__2/O
                         net (fo=2, routed)           0.594     3.774    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[10]_i_19__2_n_0
    SLICE_X49Y22         LUT4 (Prop_lut4_I3_O)        0.332     4.106 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[10]_i_23/O
                         net (fo=1, routed)           0.000     4.106    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[10]_i_23_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.638 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[10]_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     4.638    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[10]_i_10__1_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.877 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[14]_i_10__1/O[2]
                         net (fo=4, routed)           1.002     5.878    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[14]_i_10__1_n_5
    SLICE_X45Y15         LUT3 (Prop_lut3_I1_O)        0.296     6.174 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[10]_i_12__1/O
                         net (fo=1, routed)           0.841     7.015    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[10]_i_12__1_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I4_O)        0.326     7.341 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/xlnx_opt_LUT_cov_vv_vL_b0[10]_i_6__3_1/O
                         net (fo=1, routed)           0.000     7.341    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[10]_i_6__3_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.717 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[10]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     7.717    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[10]_i_1__3_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.834 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[14]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     7.834    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[14]_i_1__3_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.073 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[17]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     8.073    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL[17]
    SLICE_X50Y17         FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7780, routed)        1.444     8.468    pqn_ctrl_0/PQN_Krasavietz_class2_0/clk_out1
    SLICE_X50Y17         FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[17]/C
                         clock pessimism              0.563     9.031    
                         clock uncertainty           -0.243     8.789    
    SLICE_X50Y17         FDRE (Setup_fdre_C_D)        0.109     8.898    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[17]
  -------------------------------------------------------------------
                         required time                          8.898    
                         arrival time                          -8.073    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.844ns  (required time - arrival time)
  Source:                 pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_generator rise@10.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        8.885ns  (logic 4.801ns (54.032%)  route 4.084ns (45.968%))
  Logic Levels:           9  (CARRY4=5 LUT3=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 8.468 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.832ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7780, routed)        1.661    -0.832    pqn_ctrl_0/PQN_Krasavietz_class2_0/clk_out1
    DSP48_X1Y2           DSP48E1                                      r  pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y2           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      2.215     1.383 f  pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg/P[13]
                         net (fo=50, routed)          1.648     3.031    pqn_ctrl_0/PQN_Krasavietz_class2_0/vv36_reg_n_92
    SLICE_X49Y21         LUT3 (Prop_lut3_I0_O)        0.149     3.180 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[10]_i_19__2/O
                         net (fo=2, routed)           0.594     3.774    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[10]_i_19__2_n_0
    SLICE_X49Y22         LUT4 (Prop_lut4_I3_O)        0.332     4.106 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[10]_i_23/O
                         net (fo=1, routed)           0.000     4.106    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[10]_i_23_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.638 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[10]_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     4.638    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[10]_i_10__1_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.877 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[14]_i_10__1/O[2]
                         net (fo=4, routed)           1.002     5.878    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[14]_i_10__1_n_5
    SLICE_X45Y15         LUT3 (Prop_lut3_I1_O)        0.296     6.174 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[10]_i_12__1/O
                         net (fo=1, routed)           0.841     7.015    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[10]_i_12__1_n_0
    SLICE_X50Y15         LUT6 (Prop_lut6_I4_O)        0.326     7.341 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/xlnx_opt_LUT_cov_vv_vL_b0[10]_i_6__3_1/O
                         net (fo=1, routed)           0.000     7.341    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0[10]_i_6__3_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.717 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[10]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     7.717    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[10]_i_1__3_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.834 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[14]_i_1__3/CO[3]
                         net (fo=1, routed)           0.000     7.834    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[14]_i_1__3_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.053 r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[17]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     8.053    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL[15]
    SLICE_X50Y17         FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                     10.000    10.000 r  
    L17                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    11.406 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.567    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     5.346 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     6.933    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.024 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7780, routed)        1.444     8.468    pqn_ctrl_0/PQN_Krasavietz_class2_0/clk_out1
    SLICE_X50Y17         FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[15]/C
                         clock pessimism              0.563     9.031    
                         clock uncertainty           -0.243     8.789    
    SLICE_X50Y17         FDRE (Setup_fdre_C_D)        0.109     8.898    pqn_ctrl_0/PQN_Krasavietz_class2_0/cov_vv_vL_b0_reg[15]
  -------------------------------------------------------------------
                         required time                          8.898    
                         arrival time                          -8.053    
  -------------------------------------------------------------------
                         slack                                  0.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PQN_MBON_sin_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_MBON_0/sin_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.452%)  route 0.182ns (52.548%))
  Logic Levels:           0  
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7780, routed)        0.555    -0.609    pqn_ctrl_0/clk_out1
    SLICE_X38Y67         FDRE                                         r  pqn_ctrl_0/PQN_MBON_sin_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y67         FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  pqn_ctrl_0/PQN_MBON_sin_reg[13]/Q
                         net (fo=1, routed)           0.182    -0.263    pqn_ctrl_0/PQN_MBON_0/PQN_MBON_sin_reg[17][13]
    SLICE_X35Y70         FDRE                                         r  pqn_ctrl_0/PQN_MBON_0/sin_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7780, routed)        0.817    -0.853    pqn_ctrl_0/PQN_MBON_0/clk_out1
    SLICE_X35Y70         FDRE                                         r  pqn_ctrl_0/PQN_MBON_0/sin_reg[13]/C
                         clock pessimism              0.502    -0.351    
    SLICE_X35Y70         FDRE (Hold_fdre_C_D)         0.066    -0.285    pqn_ctrl_0/PQN_MBON_0/sin_reg[13]
  -------------------------------------------------------------------
                         required time                          0.285    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PQN_MBON_0/sout_b0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_MBON_0/PORT_sout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.869%)  route 0.213ns (60.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7780, routed)        0.555    -0.609    pqn_ctrl_0/PQN_MBON_0/clk_out1
    SLICE_X33Y67         FDRE                                         r  pqn_ctrl_0/PQN_MBON_0/sout_b0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  pqn_ctrl_0/PQN_MBON_0/sout_b0_reg[6]/Q
                         net (fo=1, routed)           0.213    -0.255    pqn_ctrl_0/PQN_MBON_0/sout_b0_reg_n_0_[6]
    SLICE_X37Y66         FDRE                                         r  pqn_ctrl_0/PQN_MBON_0/PORT_sout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7780, routed)        0.822    -0.848    pqn_ctrl_0/PQN_MBON_0/clk_out1
    SLICE_X37Y66         FDRE                                         r  pqn_ctrl_0/PQN_MBON_0/PORT_sout_reg[6]/C
                         clock pessimism              0.502    -0.346    
    SLICE_X37Y66         FDRE (Hold_fdre_C_D)         0.066    -0.280    pqn_ctrl_0/PQN_MBON_0/PORT_sout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.255    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PQN_Krasavietz_class1_nin_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_Krasavietz_class1_0/nin_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.610%)  route 0.215ns (60.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7780, routed)        0.562    -0.602    pqn_ctrl_0/clk_out1
    SLICE_X33Y8          FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class1_nin_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.461 r  pqn_ctrl_0/PQN_Krasavietz_class1_nin_reg[7]/Q
                         net (fo=1, routed)           0.215    -0.246    pqn_ctrl_0/PQN_Krasavietz_class1_0/PQN_Krasavietz_class1_nin_reg[17][7]
    SLICE_X36Y8          FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class1_0/nin_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7780, routed)        0.831    -0.840    pqn_ctrl_0/PQN_Krasavietz_class1_0/clk_out1
    SLICE_X36Y8          FDRE                                         r  pqn_ctrl_0/PQN_Krasavietz_class1_0/nin_reg[7]/C
                         clock pessimism              0.502    -0.338    
    SLICE_X36Y8          FDRE (Hold_fdre_C_D)         0.066    -0.272    pqn_ctrl_0/PQN_Krasavietz_class1_0/nin_reg[7]
  -------------------------------------------------------------------
                         required time                          0.272    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PQN_KC_0/nout_b0_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_KC_0/PORT_nout_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.787%)  route 0.223ns (61.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7780, routed)        0.564    -0.600    pqn_ctrl_0/PQN_KC_0/clk_out1
    SLICE_X32Y49         FDRE                                         r  pqn_ctrl_0/PQN_KC_0/nout_b0_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  pqn_ctrl_0/PQN_KC_0/nout_b0_reg[14]/Q
                         net (fo=1, routed)           0.223    -0.236    pqn_ctrl_0/PQN_KC_0/nout_b0_reg_n_0_[14]
    SLICE_X36Y51         FDRE                                         r  pqn_ctrl_0/PQN_KC_0/PORT_nout_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7780, routed)        0.830    -0.840    pqn_ctrl_0/PQN_KC_0/clk_out1
    SLICE_X36Y51         FDRE                                         r  pqn_ctrl_0/PQN_KC_0/PORT_nout_reg[14]/C
                         clock pessimism              0.507    -0.333    
    SLICE_X36Y51         FDRE (Hold_fdre_C_D)         0.070    -0.263    pqn_ctrl_0/PQN_KC_0/PORT_nout_reg[14]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PQN_KC_0/nout_b0_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_KC_0/PORT_nout_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.050%)  route 0.220ns (60.950%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7780, routed)        0.564    -0.600    pqn_ctrl_0/PQN_KC_0/clk_out1
    SLICE_X32Y48         FDRE                                         r  pqn_ctrl_0/PQN_KC_0/nout_b0_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  pqn_ctrl_0/PQN_KC_0/nout_b0_reg[10]/Q
                         net (fo=1, routed)           0.220    -0.239    pqn_ctrl_0/PQN_KC_0/nout_b0_reg_n_0_[10]
    SLICE_X39Y49         FDRE                                         r  pqn_ctrl_0/PQN_KC_0/PORT_nout_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7780, routed)        0.833    -0.838    pqn_ctrl_0/PQN_KC_0/clk_out1
    SLICE_X39Y49         FDRE                                         r  pqn_ctrl_0/PQN_KC_0/PORT_nout_reg[10]/C
                         clock pessimism              0.502    -0.336    
    SLICE_X39Y49         FDRE (Hold_fdre_C_D)         0.070    -0.266    pqn_ctrl_0/PQN_KC_0/PORT_nout_reg[10]
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PQN_MBON_0/nout_b0_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_MBON_0/PORT_nout_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.141ns (39.566%)  route 0.215ns (60.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7780, routed)        0.559    -0.605    pqn_ctrl_0/PQN_MBON_0/clk_out1
    SLICE_X32Y34         FDRE                                         r  pqn_ctrl_0/PQN_MBON_0/nout_b0_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  pqn_ctrl_0/PQN_MBON_0/nout_b0_reg[6]/Q
                         net (fo=1, routed)           0.215    -0.248    pqn_ctrl_0/PQN_MBON_0/nout_b0_reg_n_0_[6]
    SLICE_X36Y36         FDRE                                         r  pqn_ctrl_0/PQN_MBON_0/PORT_nout_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7780, routed)        0.827    -0.844    pqn_ctrl_0/PQN_MBON_0/clk_out1
    SLICE_X36Y36         FDRE                                         r  pqn_ctrl_0/PQN_MBON_0/PORT_nout_reg[6]/C
                         clock pessimism              0.502    -0.342    
    SLICE_X36Y36         FDRE (Hold_fdre_C_D)         0.066    -0.276    pqn_ctrl_0/PQN_MBON_0/PORT_nout_reg[6]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PQN_APL_0/qout_b0_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_APL_0/PORT_qout_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.874%)  route 0.213ns (60.126%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7780, routed)        0.563    -0.601    pqn_ctrl_0/PQN_APL_0/clk_out1
    SLICE_X40Y46         FDRE                                         r  pqn_ctrl_0/PQN_APL_0/qout_b0_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  pqn_ctrl_0/PQN_APL_0/qout_b0_reg[12]/Q
                         net (fo=1, routed)           0.213    -0.247    pqn_ctrl_0/PQN_APL_0/qout_b0[12]
    SLICE_X39Y51         FDRE                                         r  pqn_ctrl_0/PQN_APL_0/PORT_qout_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7780, routed)        0.830    -0.840    pqn_ctrl_0/PQN_APL_0/clk_out1
    SLICE_X39Y51         FDRE                                         r  pqn_ctrl_0/PQN_APL_0/PORT_qout_reg[12]/C
                         clock pessimism              0.507    -0.333    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.057    -0.276    pqn_ctrl_0/PQN_APL_0/PORT_qout_reg[12]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PQN_KC_0/nout_b0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_KC_0/PORT_nout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.141ns (39.487%)  route 0.216ns (60.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7780, routed)        0.563    -0.601    pqn_ctrl_0/PQN_KC_0/clk_out1
    SLICE_X32Y46         FDRE                                         r  pqn_ctrl_0/PQN_KC_0/nout_b0_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.460 r  pqn_ctrl_0/PQN_KC_0/nout_b0_reg[3]/Q
                         net (fo=1, routed)           0.216    -0.244    pqn_ctrl_0/PQN_KC_0/nout_b0_reg_n_0_[3]
    SLICE_X38Y46         FDRE                                         r  pqn_ctrl_0/PQN_KC_0/PORT_nout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7780, routed)        0.832    -0.839    pqn_ctrl_0/PQN_KC_0/clk_out1
    SLICE_X38Y46         FDRE                                         r  pqn_ctrl_0/PQN_KC_0/PORT_nout_reg[3]/C
                         clock pessimism              0.502    -0.337    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.063    -0.274    pqn_ctrl_0/PQN_KC_0/PORT_nout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PQN_MBON_0/sout_b0_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_MBON_0/PORT_sout_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.747%)  route 0.223ns (61.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7780, routed)        0.555    -0.609    pqn_ctrl_0/PQN_MBON_0/clk_out1
    SLICE_X33Y67         FDRE                                         r  pqn_ctrl_0/PQN_MBON_0/sout_b0_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  pqn_ctrl_0/PQN_MBON_0/sout_b0_reg[5]/Q
                         net (fo=1, routed)           0.223    -0.245    pqn_ctrl_0/PQN_MBON_0/sout_b0_reg_n_0_[5]
    SLICE_X37Y66         FDRE                                         r  pqn_ctrl_0/PQN_MBON_0/PORT_sout_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7780, routed)        0.822    -0.848    pqn_ctrl_0/PQN_MBON_0/clk_out1
    SLICE_X37Y66         FDRE                                         r  pqn_ctrl_0/PQN_MBON_0/PORT_sout_reg[5]/C
                         clock pessimism              0.502    -0.346    
    SLICE_X37Y66         FDRE (Hold_fdre_C_D)         0.070    -0.276    pqn_ctrl_0/PQN_MBON_0/PORT_sout_reg[5]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.031    

Slack (MET) :             0.031ns  (arrival time - required time)
  Source:                 pqn_ctrl_0/PQN_MBON_0/sout_b0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pqn_ctrl_0/PQN_MBON_0/PORT_sout_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_generator  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_generator
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_generator rise@0.000ns - clk_out1_clk_generator rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.141ns (38.747%)  route 0.223ns (61.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7780, routed)        0.555    -0.609    pqn_ctrl_0/PQN_MBON_0/clk_out1
    SLICE_X33Y67         FDRE                                         r  pqn_ctrl_0/PQN_MBON_0/sout_b0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  pqn_ctrl_0/PQN_MBON_0/sout_b0_reg[7]/Q
                         net (fo=1, routed)           0.223    -0.245    pqn_ctrl_0/PQN_MBON_0/sout_b0_reg_n_0_[7]
    SLICE_X37Y66         FDRE                                         r  pqn_ctrl_0/PQN_MBON_0/PORT_sout_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_generator rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator_0/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_generator_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    clk_generator_0/inst/clk_in1_clk_generator
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    clk_generator_0/inst/clk_out1_clk_generator
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  clk_generator_0/inst/clkout1_buf/O
                         net (fo=7780, routed)        0.822    -0.848    pqn_ctrl_0/PQN_MBON_0/clk_out1
    SLICE_X37Y66         FDRE                                         r  pqn_ctrl_0/PQN_MBON_0/PORT_sout_reg[7]/C
                         clock pessimism              0.502    -0.346    
    SLICE_X37Y66         FDRE (Hold_fdre_C_D)         0.070    -0.276    pqn_ctrl_0/PQN_MBON_0/PORT_sout_reg[7]
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.031    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_generator
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_generator_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y14     blk_mem_KC_I_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y14     blk_mem_KC_I_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y12     blk_mem_KC_sc_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y12     blk_mem_KC_sc_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y11     blk_mem_KC_sr_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y11     blk_mem_KC_sr_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y20     blk_mem_LNPN_I_exci_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y20     blk_mem_LNPN_I_exci_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y21     blk_mem_LNPN_I_inhi_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB18_X1Y21     blk_mem_LNPN_I_inhi_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y41     pqn_ctrl_0/PQN_PN_0/fcin_b0_reg[8]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y41     pqn_ctrl_0/PQN_PN_0/fcin_b0_reg[9]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y41     pqn_ctrl_0/PQN_PN_0/uin_b0_reg[0]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y41     pqn_ctrl_0/PQN_PN_0/fcin_b0_reg[8]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y41     pqn_ctrl_0/PQN_PN_0/fcin_b0_reg[9]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y41     pqn_ctrl_0/PQN_PN_0/uin_b0_reg[0]_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y60     pqn_ctrl_0/PQN_KC_Iin_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X33Y60     pqn_ctrl_0/PQN_KC_Iin_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y42     pqn_ctrl_0/PQN_MBON_Iin_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y42     pqn_ctrl_0/PQN_MBON_Iin_reg[10]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y41     pqn_ctrl_0/PQN_PN_0/fcin_b0_reg[8]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y41     pqn_ctrl_0/PQN_PN_0/fcin_b0_reg[8]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y41     pqn_ctrl_0/PQN_PN_0/fcin_b0_reg[9]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y41     pqn_ctrl_0/PQN_PN_0/fcin_b0_reg[9]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y41     pqn_ctrl_0/PQN_PN_0/uin_b0_reg[0]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X60Y41     pqn_ctrl_0/PQN_PN_0/uin_b0_reg[0]_srl2/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y55     pqn_ctrl_0/PQN_KC_Iin_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X32Y58     pqn_ctrl_0/PQN_KC_Iin_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y43     pqn_ctrl_0/PQN_MBON_Iin_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y44     pqn_ctrl_0/PQN_MBON_Iin_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_generator
  To Clock:  clkfbout_clk_generator

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_generator
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_generator_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y1    clk_generator_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  clk_generator_0/inst/mmcm_adv_inst/CLKFBOUT



