Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot Keccak_tb_time_impl -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.Keccak_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "Keccak_tb_time_impl.sdf", for root module "Keccak_tb/uut".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "Keccak_tb_time_impl.sdf", for root module "Keccak_tb/uut".
Time Resolution for simulation is 1ps
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.BUFGCE(CE_TYPE="ASYNC",SIM_DEVIC...
Compiling module simprims_ver.IBUFCTRL_default
Compiling module simprims_ver.INBUF_default
Compiling module xil_defaultlib.IBUF_UNIQ_BASE_
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.LUT5
Compiling module xil_defaultlib.F_Permutation
Compiling module xil_defaultlib.IBUF_HD1
Compiling module xil_defaultlib.IBUF_HD2
Compiling module xil_defaultlib.IBUF_HD3
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3(INIT=8'b10111000)
Compiling module xil_defaultlib.Padder
Compiling module xil_defaultlib.IBUF_HD4
Compiling module xil_defaultlib.IBUF_HD5
Compiling module xil_defaultlib.IBUF_HD6
Compiling module xil_defaultlib.Keccak
Compiling module xil_defaultlib.Keccak_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Keccak_tb_time_impl
