Fitter report for mpu
Sat May 09 16:38:13 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Incremental Compilation Routing Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. Dual Purpose and Dedicated Pins
 18. I/O Bank Usage
 19. All Package Pins
 20. PLL Summary
 21. PLL Usage
 22. I/O Assignment Warnings
 23. Fitter Resource Utilization by Entity
 24. Delay Chain Summary
 25. Pad To Core Delay Chain Fanout
 26. Control Signals
 27. Global & Other Fast Signals
 28. Non-Global High Fan-Out Signals
 29. Fitter RAM Summary
 30. Fitter DSP Block Usage Summary
 31. DSP Block Details
 32. Routing Usage Summary
 33. LAB Logic Elements
 34. LAB-wide Signals
 35. LAB Signals Sourced
 36. LAB Signals Sourced Out
 37. LAB Distinct Inputs
 38. I/O Rules Summary
 39. I/O Rules Details
 40. I/O Rules Matrix
 41. Fitter Device Options
 42. Operating Settings and Conditions
 43. Estimated Delay Added for Hold Timing Summary
 44. Estimated Delay Added for Hold Timing Details
 45. Fitter Messages
 46. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Fitter Summary                                                                   ;
+------------------------------------+---------------------------------------------+
; Fitter Status                      ; Successful - Sat May 09 16:38:13 2020       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; mpu                                         ;
; Top-level Entity Name              ; top                                         ;
; Family                             ; Cyclone 10 LP                               ;
; Device                             ; 10CL025YU256I7G                             ;
; Timing Models                      ; Final                                       ;
; Total logic elements               ; 22,540 / 24,624 ( 92 % )                    ;
;     Total combinational functions  ; 18,570 / 24,624 ( 75 % )                    ;
;     Dedicated logic registers      ; 16,809 / 24,624 ( 68 % )                    ;
; Total registers                    ; 16821                                       ;
; Total pins                         ; 23 / 151 ( 15 % )                           ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 41,856 / 608,256 ( 7 % )                    ;
; Embedded Multiplier 9-bit elements ; 102 / 132 ( 77 % )                          ;
; Total PLLs                         ; 1 / 4 ( 25 % )                              ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 10CL025YU256I7G                       ;                                       ;
; Use smart compilation                                              ; On                                    ; Off                                   ;
; Nominal Core Supply Voltage                                        ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                  ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                  ; 100                                   ;                                       ;
; Router Timing Optimization Level                                   ; MAXIMUM                               ; Normal                                ;
; Placement Effort Multiplier                                        ; 4.0                                   ; 1.0                                   ;
; Fit Attempts to Skip                                               ; 0                                     ; 0.0                                   ;
; Fitter Aggressive Routability Optimizations                        ; Always                                ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 6                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Auto                                  ; Off                                   ;
; Auto Packed Registers                                              ; Normal                                ; Auto                                  ;
; Perform Physical Synthesis for Combinational Logic for Performance ; On                                    ; Off                                   ;
; Perform Register Duplication for Performance                       ; On                                    ; Off                                   ;
; Perform Register Retiming for Performance                          ; On                                    ; Off                                   ;
; Fitter Effort                                                      ; Standard Fit                          ; Auto Fit                              ;
; Logic Cell Insertion - Logic Duplication                           ; On                                    ; Auto                                  ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                    ; On                                    ; On                                    ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Router Effort Multiplier                                           ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Regenerate Full Fit Report During ECO Compiles                     ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                       ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; PCI I/O                                                            ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input              ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                        ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.33        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  11.4%      ;
;     Processor 3            ;  11.0%      ;
;     Processor 4            ;  10.7%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                         ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                            ; Destination Port ; Destination Port Name ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|tx_stat[0] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_ilh1:auto_generated|q_b[0] ; PORTBDATAOUT     ;                       ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|tx_stat[1] ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_ilh1:auto_generated|q_b[1] ; PORTBDATAOUT     ;                       ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_ppg1:auto_generated|ram_block1a0                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_ppg1:auto_generated|ram_block1a1                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_ppg1:auto_generated|ram_block1a2                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_ppg1:auto_generated|ram_block1a3                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_ppg1:auto_generated|ram_block1a4                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_ppg1:auto_generated|ram_block1a5                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_ppg1:auto_generated|ram_block1a6                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_ppg1:auto_generated|ram_block1a7                                                                                                                                                                                  ; PORTBDATAOUT     ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|data_out[0]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|out_controller:m_out_controller|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1                                                                                                                                                                                   ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|data_out[0]                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|data_out[0]~_Duplicate_1                                                                                                                                                                                                                       ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|data_out[0]~SCLR_LUT                                                                                            ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|data_out[1]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|out_controller:m_out_controller|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1                                                                                                                                                                                   ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|data_out[1]                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|data_out[1]~_Duplicate_1                                                                                                                                                                                                                       ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|data_out[1]~SCLR_LUT                                                                                            ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|data_out[2]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|out_controller:m_out_controller|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1                                                                                                                                                                                   ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|data_out[2]                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|data_out[2]~_Duplicate_1                                                                                                                                                                                                                       ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|data_out[2]~SCLR_LUT                                                                                            ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|data_out[3]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|out_controller:m_out_controller|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1                                                                                                                                                                                   ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|data_out[3]                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|data_out[3]~_Duplicate_1                                                                                                                                                                                                                       ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|data_out[3]~SCLR_LUT                                                                                            ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|data_out[4]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|out_controller:m_out_controller|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1                                                                                                                                                                                   ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|data_out[4]                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|data_out[4]~_Duplicate_1                                                                                                                                                                                                                       ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|data_out[4]~SCLR_LUT                                                                                            ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|data_out[5]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|out_controller:m_out_controller|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1                                                                                                                                                                                   ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|data_out[5]                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|data_out[5]~_Duplicate_1                                                                                                                                                                                                                       ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|data_out[5]~SCLR_LUT                                                                                            ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|data_out[6]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|out_controller:m_out_controller|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1                                                                                                                                                                                   ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|data_out[6]                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|data_out[6]~_Duplicate_1                                                                                                                                                                                                                       ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|data_out[6]~SCLR_LUT                                                                                            ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|data_out[7]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|out_controller:m_out_controller|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1                                                                                                                                                                                   ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|data_out[7]                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|data_out[7]~_Duplicate_1                                                                                                                                                                                                                       ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|data_out[7]~SCLR_LUT                                                                                            ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_y|data_out[0]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|out_controller:m_out_controller|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1                                                                                                                                                                                   ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_y|data_out[0]                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_y|data_out[0]~_Duplicate_1                                                                                                                                                                                                                       ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_y|data_out[0]~SCLR_LUT                                                                                            ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_y|data_out[1]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|out_controller:m_out_controller|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1                                                                                                                                                                                   ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_y|data_out[1]                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_y|data_out[1]~_Duplicate_1                                                                                                                                                                                                                       ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_y|data_out[1]~SCLR_LUT                                                                                            ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_y|data_out[2]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|out_controller:m_out_controller|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1                                                                                                                                                                                   ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_y|data_out[2]                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_y|data_out[2]~_Duplicate_1                                                                                                                                                                                                                       ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_y|data_out[2]~SCLR_LUT                                                                                            ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_y|data_out[3]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|out_controller:m_out_controller|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1                                                                                                                                                                                   ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_y|data_out[3]                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_y|data_out[3]~_Duplicate_1                                                                                                                                                                                                                       ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_y|data_out[3]~SCLR_LUT                                                                                            ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_y|data_out[4]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|out_controller:m_out_controller|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1                                                                                                                                                                                   ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_y|data_out[4]                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_y|data_out[4]~_Duplicate_1                                                                                                                                                                                                                       ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_y|data_out[4]~SCLR_LUT                                                                                            ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_y|data_out[5]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|out_controller:m_out_controller|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1                                                                                                                                                                                   ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_y|data_out[5]                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_y|data_out[5]~_Duplicate_1                                                                                                                                                                                                                       ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_y|data_out[5]~SCLR_LUT                                                                                            ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_y|data_out[6]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|out_controller:m_out_controller|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1                                                                                                                                                                                   ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_y|data_out[6]                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_y|data_out[6]~_Duplicate_1                                                                                                                                                                                                                       ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_y|data_out[6]~SCLR_LUT                                                                                            ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_y|data_out[7]                                                                                                     ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|out_controller:m_out_controller|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1                                                                                                                                                                                   ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_y|data_out[7]                                                                                                     ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_y|data_out[7]~_Duplicate_1                                                                                                                                                                                                                       ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_y|data_out[7]~SCLR_LUT                                                                                            ; Created         ; Register Packing ; Timing optimization ;           ;                ;                                                                                                                                                                                                                                                                                                                             ;                  ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_x[0]                                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1                                                                                                                                                                                                             ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_x[0]                                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_x[0]~_Duplicate_1                                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_x[1]                                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1                                                                                                                                                                                                             ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_x[1]                                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_x[1]~_Duplicate_1                                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_x[2]                                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1                                                                                                                                                                                                             ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_x[2]                                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_x[2]~_Duplicate_1                                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_x[3]                                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1                                                                                                                                                                                                             ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_x[3]                                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_x[3]~_Duplicate_1                                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_x[4]                                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1                                                                                                                                                                                                             ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_x[4]                                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_x[4]~_Duplicate_1                                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_x[5]                                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1                                                                                                                                                                                                             ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_x[5]                                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_x[5]~_Duplicate_1                                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_x[6]                                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1                                                                                                                                                                                                             ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_x[6]                                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_x[6]~_Duplicate_1                                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_x[7]                                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1                                                                                                                                                                                                             ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_x[7]                                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_x[7]~_Duplicate_1                                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_y[0]                                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1                                                                                                                                                                                                             ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_y[0]                                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_y[0]~_Duplicate_1                                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_y[1]                                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1                                                                                                                                                                                                             ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_y[1]                                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_y[1]~_Duplicate_1                                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_y[2]                                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1                                                                                                                                                                                                             ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_y[2]                                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_y[2]~_Duplicate_1                                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_y[3]                                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1                                                                                                                                                                                                             ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_y[3]                                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_y[3]~_Duplicate_1                                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_y[4]                                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1                                                                                                                                                                                                             ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_y[4]                                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_y[4]~_Duplicate_1                                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_y[5]                                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1                                                                                                                                                                                                             ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_y[5]                                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_y[5]~_Duplicate_1                                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_y[6]                                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1                                                                                                                                                                                                             ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_y[6]                                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_y[6]~_Duplicate_1                                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_y[7]                                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1                                                                                                                                                                                                             ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_y[7]                                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_y[7]~_Duplicate_1                                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[0].y[0].out[0]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[0].y[0].out[0]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[0].y[0].out[0]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[0].y[0].out[1]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[0].y[0].out[1]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[0].y[0].out[1]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[0].y[0].out[2]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[0].y[0].out[2]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[0].y[0].out[2]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[0].y[0].out[3]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[0].y[0].out[3]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[0].y[0].out[3]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[0].y[0].out[4]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[0].y[0].out[4]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[0].y[0].out[4]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[0].y[0].out[5]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[0].y[0].out[5]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[0].y[0].out[5]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[0].y[0].out[6]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[0].y[0].out[6]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[0].y[0].out[6]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[0].y[0].out[7]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[0].y[0].out[7]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[0].y[0].out[7]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[1].y[1].out[0]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[1].y[1].out[0]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[1].y[1].out[0]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[1].y[1].out[1]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[1].y[1].out[1]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[1].y[1].out[1]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[1].y[1].out[2]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[1].y[1].out[2]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[1].y[1].out[2]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[1].y[1].out[3]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[1].y[1].out[3]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[1].y[1].out[3]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[1].y[1].out[4]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[1].y[1].out[4]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[1].y[1].out[4]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[1].y[1].out[5]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[1].y[1].out[5]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[1].y[1].out[5]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[1].y[1].out[6]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[1].y[1].out[6]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[1].y[1].out[6]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[1].y[1].out[7]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[1].y[1].out[7]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[1].y[1].out[7]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[2].y[2].out[0]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[2].y[2].out[0]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[2].y[2].out[0]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[2].y[2].out[1]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[2].y[2].out[1]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[2].y[2].out[1]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[2].y[2].out[2]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[2].y[2].out[2]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[2].y[2].out[2]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[2].y[2].out[3]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[2].y[2].out[3]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[2].y[2].out[3]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[2].y[2].out[4]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[2].y[2].out[4]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[2].y[2].out[4]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[2].y[2].out[5]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[2].y[2].out[5]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[2].y[2].out[5]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[2].y[2].out[6]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[2].y[2].out[6]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[2].y[2].out[6]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[2].y[2].out[7]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[2].y[2].out[7]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[2].y[2].out[7]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[3].y[3].out[0]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[3].y[3].out[0]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[3].y[3].out[0]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[3].y[3].out[1]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[3].y[3].out[1]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[3].y[3].out[1]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[3].y[3].out[2]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[3].y[3].out[2]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[3].y[3].out[2]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[3].y[3].out[3]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[3].y[3].out[3]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[3].y[3].out[3]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[3].y[3].out[4]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[3].y[3].out[4]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[3].y[3].out[4]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[3].y[3].out[5]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[3].y[3].out[5]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[3].y[3].out[5]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[3].y[3].out[6]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[3].y[3].out[6]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[3].y[3].out[6]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[3].y[3].out[7]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[3].y[3].out[7]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[3].y[3].out[7]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[4].y[4].out[0]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[4].y[4].out[0]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[4].y[4].out[0]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[4].y[4].out[1]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[4].y[4].out[1]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[4].y[4].out[1]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[4].y[4].out[2]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[4].y[4].out[2]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[4].y[4].out[2]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[4].y[4].out[3]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[4].y[4].out[3]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[4].y[4].out[3]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[4].y[4].out[4]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[4].y[4].out[4]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[4].y[4].out[4]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[4].y[4].out[5]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[4].y[4].out[5]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[4].y[4].out[5]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[4].y[4].out[6]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[4].y[4].out[6]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[4].y[4].out[6]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[4].y[4].out[7]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[4].y[4].out[7]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[4].y[4].out[7]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[5].y[5].out[0]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[5].y[5].out[0]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[5].y[5].out[0]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[5].y[5].out[1]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[5].y[5].out[1]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[5].y[5].out[1]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[5].y[5].out[2]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[5].y[5].out[2]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[5].y[5].out[2]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[5].y[5].out[3]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[5].y[5].out[3]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[5].y[5].out[3]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[5].y[5].out[4]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[5].y[5].out[4]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[5].y[5].out[4]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[5].y[5].out[5]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[5].y[5].out[5]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[5].y[5].out[5]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[5].y[5].out[6]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[5].y[5].out[6]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[5].y[5].out[6]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[5].y[5].out[7]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[5].y[5].out[7]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[5].y[5].out[7]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[6].y[6].out[0]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[6].y[6].out[0]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[6].y[6].out[0]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[6].y[6].out[1]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[6].y[6].out[1]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[6].y[6].out[1]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[6].y[6].out[2]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[6].y[6].out[2]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[6].y[6].out[2]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[6].y[6].out[3]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[6].y[6].out[3]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[6].y[6].out[3]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[6].y[6].out[4]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[6].y[6].out[4]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[6].y[6].out[4]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[6].y[6].out[5]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[6].y[6].out[5]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[6].y[6].out[5]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[6].y[6].out[6]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[6].y[6].out[6]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[6].y[6].out[6]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[6].y[6].out[7]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[6].y[6].out[7]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[6].y[6].out[7]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[7].y[7].out[0]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[7].y[7].out[0]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[7].y[7].out[0]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[7].y[7].out[1]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[7].y[7].out[1]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[7].y[7].out[1]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[7].y[7].out[2]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[7].y[7].out[2]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[7].y[7].out[2]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[7].y[7].out[3]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[7].y[7].out[3]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[7].y[7].out[3]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[7].y[7].out[4]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[7].y[7].out[4]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[7].y[7].out[4]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[7].y[7].out[5]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[7].y[7].out[5]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[7].y[7].out[5]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[7].y[7].out[6]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[7].y[7].out[6]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[7].y[7].out[6]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[7].y[7].out[7]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[7].y[7].out[7]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[7].y[7].out[7]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[8].y[8].out[0]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[8].y[8].out[0]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[8].y[8].out[0]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[8].y[8].out[1]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[8].y[8].out[1]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[8].y[8].out[1]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[8].y[8].out[2]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[8].y[8].out[2]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[8].y[8].out[2]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[8].y[8].out[3]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[8].y[8].out[3]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[8].y[8].out[3]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[8].y[8].out[4]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[8].y[8].out[4]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[8].y[8].out[4]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[8].y[8].out[5]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[8].y[8].out[5]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[8].y[8].out[5]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[8].y[8].out[6]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[8].y[8].out[6]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[8].y[8].out[6]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[8].y[8].out[7]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[8].y[8].out[7]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[8].y[8].out[7]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[9].y[9].out[0]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[9].y[9].out[0]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[9].y[9].out[0]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[9].y[9].out[1]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[9].y[9].out[1]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[9].y[9].out[1]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[9].y[9].out[2]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[9].y[9].out[2]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[9].y[9].out[2]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[9].y[9].out[3]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[9].y[9].out[3]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[9].y[9].out[3]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[9].y[9].out[4]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[9].y[9].out[4]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[9].y[9].out[4]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[9].y[9].out[5]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[9].y[9].out[5]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[9].y[9].out[5]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[9].y[9].out[6]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[9].y[9].out[6]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[9].y[9].out[6]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[9].y[9].out[7]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[9].y[9].out[7]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[9].y[9].out[7]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[0].y[0].out[0]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[0].y[0].out[0]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[0].y[0].out[0]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[0].y[0].out[1]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[0].y[0].out[1]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[0].y[0].out[1]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[0].y[0].out[2]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[0].y[0].out[2]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[0].y[0].out[2]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[0].y[0].out[3]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[0].y[0].out[3]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[0].y[0].out[3]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[0].y[0].out[4]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[0].y[0].out[4]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[0].y[0].out[4]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[0].y[0].out[5]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[0].y[0].out[5]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[0].y[0].out[5]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[0].y[0].out[6]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[0].y[0].out[6]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[0].y[0].out[6]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[0].y[0].out[7]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[0].y[0].out[7]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[0].y[0].out[7]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[1].y[1].out[0]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[1].y[1].out[0]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[1].y[1].out[0]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[1].y[1].out[1]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[1].y[1].out[1]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[1].y[1].out[1]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[1].y[1].out[2]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[1].y[1].out[2]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[1].y[1].out[2]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[1].y[1].out[3]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[1].y[1].out[3]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[1].y[1].out[3]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[1].y[1].out[4]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[1].y[1].out[4]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[1].y[1].out[4]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[1].y[1].out[5]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[1].y[1].out[5]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[1].y[1].out[5]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[1].y[1].out[6]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[1].y[1].out[6]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[1].y[1].out[6]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[1].y[1].out[7]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[1].y[1].out[7]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[1].y[1].out[7]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[2].y[2].out[0]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[2].y[2].out[0]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[2].y[2].out[0]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[2].y[2].out[1]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[2].y[2].out[1]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[2].y[2].out[1]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[2].y[2].out[2]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[2].y[2].out[2]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[2].y[2].out[2]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[2].y[2].out[3]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[2].y[2].out[3]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[2].y[2].out[3]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[2].y[2].out[4]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[2].y[2].out[4]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[2].y[2].out[4]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[2].y[2].out[5]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[2].y[2].out[5]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[2].y[2].out[5]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[2].y[2].out[6]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[2].y[2].out[6]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[2].y[2].out[6]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[2].y[2].out[7]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[2].y[2].out[7]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[2].y[2].out[7]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[3].y[3].out[0]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[3].y[3].out[0]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[3].y[3].out[0]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[3].y[3].out[1]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[3].y[3].out[1]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[3].y[3].out[1]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[3].y[3].out[2]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[3].y[3].out[2]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[3].y[3].out[2]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[3].y[3].out[3]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[3].y[3].out[3]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[3].y[3].out[3]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[3].y[3].out[4]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[3].y[3].out[4]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[3].y[3].out[4]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[3].y[3].out[5]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[3].y[3].out[5]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[3].y[3].out[5]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[3].y[3].out[6]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[3].y[3].out[6]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[3].y[3].out[6]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[3].y[3].out[7]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[3].y[3].out[7]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[3].y[3].out[7]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[4].y[4].out[0]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[4].y[4].out[0]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[4].y[4].out[0]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[4].y[4].out[1]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[4].y[4].out[1]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[4].y[4].out[1]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[4].y[4].out[2]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[4].y[4].out[2]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[4].y[4].out[2]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[4].y[4].out[3]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[4].y[4].out[3]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[4].y[4].out[3]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[4].y[4].out[4]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[4].y[4].out[4]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[4].y[4].out[4]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[4].y[4].out[5]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[4].y[4].out[5]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[4].y[4].out[5]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[4].y[4].out[6]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[4].y[4].out[6]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[4].y[4].out[6]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[4].y[4].out[7]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[4].y[4].out[7]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[4].y[4].out[7]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[5].y[5].out[0]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[5].y[5].out[0]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[5].y[5].out[0]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[5].y[5].out[1]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[5].y[5].out[1]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[5].y[5].out[1]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[5].y[5].out[2]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[5].y[5].out[2]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[5].y[5].out[2]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[5].y[5].out[3]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[5].y[5].out[3]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[5].y[5].out[3]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[5].y[5].out[4]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[5].y[5].out[4]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[5].y[5].out[4]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[5].y[5].out[5]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[5].y[5].out[5]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[5].y[5].out[5]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[5].y[5].out[6]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[5].y[5].out[6]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[5].y[5].out[6]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[5].y[5].out[7]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[5].y[5].out[7]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[5].y[5].out[7]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[6].y[6].out[0]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[6].y[6].out[0]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[6].y[6].out[0]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[6].y[6].out[1]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[6].y[6].out[1]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[6].y[6].out[1]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[6].y[6].out[2]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[6].y[6].out[2]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[6].y[6].out[2]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[6].y[6].out[3]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[6].y[6].out[3]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[6].y[6].out[3]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[6].y[6].out[4]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[6].y[6].out[4]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[6].y[6].out[4]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[6].y[6].out[5]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[6].y[6].out[5]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[6].y[6].out[5]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[6].y[6].out[6]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[6].y[6].out[6]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[6].y[6].out[6]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[6].y[6].out[7]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[6].y[6].out[7]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[6].y[6].out[7]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[7].y[7].out[0]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[7].y[7].out[0]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[7].y[7].out[0]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[7].y[7].out[1]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[7].y[7].out[1]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[7].y[7].out[1]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[7].y[7].out[2]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[7].y[7].out[2]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[7].y[7].out[2]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[7].y[7].out[3]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[7].y[7].out[3]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[7].y[7].out[3]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[7].y[7].out[4]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[7].y[7].out[4]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[7].y[7].out[4]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[7].y[7].out[5]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[7].y[7].out[5]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[7].y[7].out[5]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[7].y[7].out[6]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[7].y[7].out[6]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[7].y[7].out[6]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[7].y[7].out[7]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[7].y[7].out[7]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[7].y[7].out[7]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[8].y[8].out[0]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[8].y[8].out[0]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[8].y[8].out[0]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[8].y[8].out[1]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[8].y[8].out[1]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[8].y[8].out[1]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[8].y[8].out[2]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[8].y[8].out[2]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[8].y[8].out[2]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[8].y[8].out[3]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[8].y[8].out[3]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[8].y[8].out[3]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[8].y[8].out[4]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[8].y[8].out[4]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[8].y[8].out[4]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[8].y[8].out[5]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[8].y[8].out[5]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[8].y[8].out[5]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[8].y[8].out[6]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[8].y[8].out[6]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[8].y[8].out[6]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[8].y[8].out[7]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[8].y[8].out[7]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[8].y[8].out[7]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[9].y[9].out[0]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[9].y[9].out[0]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[9].y[9].out[0]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[9].y[9].out[1]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[9].y[9].out[1]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[9].y[9].out[1]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[9].y[9].out[2]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[9].y[9].out[2]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[9].y[9].out[2]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[9].y[9].out[3]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[9].y[9].out[3]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[9].y[9].out[3]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[9].y[9].out[4]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[9].y[9].out[4]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[9].y[9].out[4]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[9].y[9].out[5]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[9].y[9].out[5]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[9].y[9].out[5]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[9].y[9].out[6]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[9].y[9].out[6]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[9].y[9].out[6]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[9].y[9].out[7]                                                                                            ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[9].y[9].out[7]                                                                                            ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[9].y[9].out[7]~_Duplicate_1                                                                                                                                                                                                              ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2_OTERM10203                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2_OTERM10205                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2_OTERM10207                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2_OTERM10209                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2_OTERM10211                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2_OTERM10213                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2_OTERM10215                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2_OTERM10217                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2_OTERM10219                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2_OTERM10221                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2_OTERM10223                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2_OTERM10225                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2_OTERM10227                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2_OTERM10229                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2_OTERM10231                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2_OTERM10233                              ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[8].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[8].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[8].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[8].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[8].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[8].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[8].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[8].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[8].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[8].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[8].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[8].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[8].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[8].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[8].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[8].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[8].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[8].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[8].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[8].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[8].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[8].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[8].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[8].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[9].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[9].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[9].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[9].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[9].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[9].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[9].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[9].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[9].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[9].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[9].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[9].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[9].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[9].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[9].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[9].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[9].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[9].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[9].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[9].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[9].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[9].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[9].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[9].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|b_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|b_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|b_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|b_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|b_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|b_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|b_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|b_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|b_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|b_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|b_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|b_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|b_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|b_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|b_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|b_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[7].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[7].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[7].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[7].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[7].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[7].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[7].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[7].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[7].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[7].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[7].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[7].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[7].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[7].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[7].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[7].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[8].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[8].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[8].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[8].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[8].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[8].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[8].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[8].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[9].m_cell|b_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[9].m_cell|b_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[9].m_cell|b_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[9].m_cell|b_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[9].m_cell|b_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[9].m_cell|b_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[9].m_cell|b_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[9].m_cell|b_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAB            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[0].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[0].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[0].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[0].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[0].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[0].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[0].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[0].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[0].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[0].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[0].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[0].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[0].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[0].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[0].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[0].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[0].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[0].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[0].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[0].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[0].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[0].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[0].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[0].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[7].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[7].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[7].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[7].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[7].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[7].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[7].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[7].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[0].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[0].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[0].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[0].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[0].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[0].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[0].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[0].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[0].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[0].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[0].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[0].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[0].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[0].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[0].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[0].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[0].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[0].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[0].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[0].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[0].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[0].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[0].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[0].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|a_out[0]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|a_out[0]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|a_out[1]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|a_out[1]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|a_out[2]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|a_out[2]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|a_out[3]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|a_out[3]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|a_out[4]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|a_out[4]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|a_out[5]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|a_out[5]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|a_out[6]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|a_out[6]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|a_out[7]                                                                                ; Duplicated      ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|a_out[7]~_Duplicate_1                                                                                                                                                                                                  ; Q                ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[7].m_cell|a_out[0]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[7].m_cell|a_out[1]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[7].m_cell|a_out[2]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[7].m_cell|a_out[3]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[7].m_cell|a_out[4]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[7].m_cell|a_out[5]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[7].m_cell|a_out[6]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[7].m_cell|a_out[7]                                                                                ; Packed Register ; Register Packing ; Timing optimization ; Q         ;                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1                                                                                                                                                                       ; DATAA            ;                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                ;
+------------------------------------------------------+----------------+--------------+------------+---------------+----------------+
; Name                                                 ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source ;
+------------------------------------------------------+----------------+--------------+------------+---------------+----------------+
; Periphery to Core Placement and Routing Optimization ; top            ;              ; tx_clk     ; ON            ; QSF Assignment ;
+------------------------------------------------------+----------------+--------------+------------+---------------+----------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 37152 ) ; 0.00 % ( 0 / 37152 )       ; 0.00 % ( 0 / 37152 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 37152 ) ; 0.00 % ( 0 / 37152 )       ; 0.00 % ( 0 / 37152 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.02 % ( 5 / 27755 ) ; 0.02 % ( 5 / 27755 )       ; 0.00 % ( 0 / 27755 )     ;
;     -- Achieved     ; 0.02 % ( 5 / 27755 ) ; 0.02 % ( 5 / 27755 )       ; 0.00 % ( 0 / 27755 )     ;
+---------------------+----------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; pzdyqx:nabboc                  ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; pzdyqx:nabboc                  ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 36703 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; pzdyqx:nabboc                  ; 0.00 % ( 0 / 195 )    ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub               ; 0.00 % ( 0 / 240 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 14 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Routing Preservation                                                                                                    ;
+--------------------------------+--------------------------------+------------------------+------------------------+---------------------+-------+
; Partition 1                    ; Partition 2                    ; Preservation Requested ; Preservation Achieved  ; Preservation Method ; Notes ;
+--------------------------------+--------------------------------+------------------------+------------------------+---------------------+-------+
; Top                            ; Top                            ; 0.02 % ( 20 / 119548 ) ; 0.02 % ( 20 / 119548 ) ; Design Partitions   ;       ;
; pzdyqx:nabboc                  ; Top                            ; 0.00 % ( 0 / 72 )      ; 0.00 % ( 0 / 72 )      ; N/A                 ;       ;
; Top                            ; pzdyqx:nabboc                  ; 0.00 % ( 0 / 72 )      ; 0.00 % ( 0 / 72 )      ; N/A                 ;       ;
; pzdyqx:nabboc                  ; pzdyqx:nabboc                  ; 0.00 % ( 0 / 624 )     ; 0.00 % ( 0 / 624 )     ; N/A                 ;       ;
; sld_hub:auto_hub               ; Top                            ; 0.00 % ( 0 / 191 )     ; 0.00 % ( 0 / 191 )     ; N/A                 ;       ;
; Top                            ; sld_hub:auto_hub               ; 0.00 % ( 0 / 191 )     ; 0.00 % ( 0 / 191 )     ; N/A                 ;       ;
; sld_hub:auto_hub               ; pzdyqx:nabboc                  ; 0.00 % ( 0 / 43 )      ; 0.00 % ( 0 / 43 )      ; N/A                 ;       ;
; pzdyqx:nabboc                  ; sld_hub:auto_hub               ; 0.00 % ( 0 / 43 )      ; 0.00 % ( 0 / 43 )      ; N/A                 ;       ;
; sld_hub:auto_hub               ; sld_hub:auto_hub               ; 0.00 % ( 0 / 932 )     ; 0.00 % ( 0 / 932 )     ; N/A                 ;       ;
; hard_block:auto_generated_inst ; Top                            ; 0.00 % ( 0 / 2586 )    ; 0.00 % ( 0 / 2586 )    ; N/A                 ;       ;
; Top                            ; hard_block:auto_generated_inst ; 0.00 % ( 0 / 2586 )    ; 0.00 % ( 0 / 2586 )    ; N/A                 ;       ;
; hard_block:auto_generated_inst ; hard_block:auto_generated_inst ; 0.00 % ( 0 / 8 )       ; 0.00 % ( 0 / 8 )       ; N/A                 ;       ;
+--------------------------------+--------------------------------+------------------------+------------------------+---------------------+-------+
Note: The table contains rows with duplicate information to facilitate sorting by Partition.


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Lukasz/workspace/mpu-fork/quartus/output_files/mpu.pin.


+---------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                             ;
+---------------------------------------------+-----------------------------+
; Resource                                    ; Usage                       ;
+---------------------------------------------+-----------------------------+
; Total logic elements                        ; 22,540 / 24,624 ( 92 % )    ;
;     -- Combinational with no register       ; 5731                        ;
;     -- Register only                        ; 3970                        ;
;     -- Combinational with a register        ; 12839                       ;
;                                             ;                             ;
; Logic element usage by number of LUT inputs ;                             ;
;     -- 4 input functions                    ; 5133                        ;
;     -- 3 input functions                    ; 7322                        ;
;     -- <=2 input functions                  ; 6115                        ;
;     -- Register only                        ; 3970                        ;
;                                             ;                             ;
; Logic elements by mode                      ;                             ;
;     -- normal mode                          ; 14473                       ;
;     -- arithmetic mode                      ; 4097                        ;
;                                             ;                             ;
; Total registers*                            ; 16,821 / 25,304 ( 66 % )    ;
;     -- Dedicated logic registers            ; 16,809 / 24,624 ( 68 % )    ;
;     -- I/O registers                        ; 12 / 680 ( 2 % )            ;
;                                             ;                             ;
; Total LABs:  partially or completely used   ; 1,523 / 1,539 ( 99 % )      ;
; Virtual pins                                ; 0                           ;
; I/O pins                                    ; 23 / 151 ( 15 % )           ;
;     -- Clock pins                           ; 4 / 8 ( 50 % )              ;
;     -- Dedicated input pins                 ; 3 / 9 ( 33 % )              ;
;                                             ;                             ;
; M9Ks                                        ; 66 / 66 ( 100 % )           ;
; Total block memory bits                     ; 41,856 / 608,256 ( 7 % )    ;
; Total block memory implementation bits      ; 608,256 / 608,256 ( 100 % ) ;
; Embedded Multiplier 9-bit elements          ; 102 / 132 ( 77 % )          ;
; PLLs                                        ; 1 / 4 ( 25 % )              ;
; Global signals                              ; 16                          ;
;     -- Global clocks                        ; 16 / 20 ( 80 % )            ;
; JTAGs                                       ; 1 / 1 ( 100 % )             ;
; CRC blocks                                  ; 0 / 1 ( 0 % )               ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )               ;
; Oscillator blocks                           ; 0 / 1 ( 0 % )               ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )               ;
; Average interconnect usage (total/H/V)      ; 32.6% / 34.0% / 30.6%       ;
; Peak interconnect usage (total/H/V)         ; 47.4% / 52.5% / 50.2%       ;
; Maximum fan-out                             ; 14198                       ;
; Highest non-global fan-out                  ; 5475                        ;
; Total fan-out                               ; 110690                      ;
; Average fan-out                             ; 2.83                        ;
+---------------------------------------------+-----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                           ;
+---------------------------------------------+------------------------+-----------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                    ; pzdyqx:nabboc         ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+---------------------------------------------+------------------------+-----------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                    ; Low                   ; Low                   ; Low                            ;
;                                             ;                        ;                       ;                       ;                                ;
; Total logic elements                        ; 22249 / 24624 ( 90 % ) ; 127 / 24624 ( < 1 % ) ; 164 / 24624 ( < 1 % ) ; 0 / 24624 ( 0 % )              ;
;     -- Combinational with no register       ; 5601                   ; 55                    ; 75                    ; 0                              ;
;     -- Register only                        ; 3951                   ; 6                     ; 13                    ; 0                              ;
;     -- Combinational with a register        ; 12697                  ; 66                    ; 76                    ; 0                              ;
;                                             ;                        ;                       ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                        ;                       ;                       ;                                ;
;     -- 4 input functions                    ; 5006                   ; 57                    ; 70                    ; 0                              ;
;     -- 3 input functions                    ; 7264                   ; 19                    ; 39                    ; 0                              ;
;     -- <=2 input functions                  ; 6028                   ; 45                    ; 42                    ; 0                              ;
;     -- Register only                        ; 3951                   ; 6                     ; 13                    ; 0                              ;
;                                             ;                        ;                       ;                       ;                                ;
; Logic elements by mode                      ;                        ;                       ;                       ;                                ;
;     -- normal mode                          ; 14213                  ; 117                   ; 143                   ; 0                              ;
;     -- arithmetic mode                      ; 4085                   ; 4                     ; 8                     ; 0                              ;
;                                             ;                        ;                       ;                       ;                                ;
; Total registers                             ; 16660                  ; 72                    ; 89                    ; 0                              ;
;     -- Dedicated logic registers            ; 16648 / 24624 ( 68 % ) ; 72 / 24624 ( < 1 % )  ; 89 / 24624 ( < 1 % )  ; 0 / 24624 ( 0 % )              ;
;     -- I/O registers                        ; 24                     ; 0                     ; 0                     ; 0                              ;
;                                             ;                        ;                       ;                       ;                                ;
; Total LABs:  partially or completely used   ; 1502 / 1539 ( 98 % )   ; 13 / 1539 ( < 1 % )   ; 16 / 1539 ( 1 % )     ; 0 / 1539 ( 0 % )               ;
;                                             ;                        ;                       ;                       ;                                ;
; Virtual pins                                ; 0                      ; 0                     ; 0                     ; 0                              ;
; I/O pins                                    ; 23                     ; 0                     ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 102 / 132 ( 77 % )     ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )       ; 0 / 132 ( 0 % )                ;
; Total memory bits                           ; 41856                  ; 0                     ; 0                     ; 0                              ;
; Total RAM block bits                        ; 608256                 ; 0                     ; 0                     ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )         ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; M9K                                         ; 66 / 66 ( 100 % )      ; 0 / 66 ( 0 % )        ; 0 / 66 ( 0 % )        ; 0 / 66 ( 0 % )                 ;
; Clock control block                         ; 11 / 24 ( 45 % )       ; 2 / 24 ( 8 % )        ; 0 / 24 ( 0 % )        ; 3 / 24 ( 12 % )                ;
; Double Data Rate I/O output circuitry       ; 6 / 220 ( 2 % )        ; 0 / 220 ( 0 % )       ; 0 / 220 ( 0 % )       ; 0 / 220 ( 0 % )                ;
;                                             ;                        ;                       ;                       ;                                ;
; Connections                                 ;                        ;                       ;                       ;                                ;
;     -- Input Connections                    ; 14620                  ; 72                    ; 131                   ; 2                              ;
;     -- Registered Input Connections         ; 14219                  ; 33                    ; 99                    ; 0                              ;
;     -- Output Connections                   ; 384                    ; 64                    ; 175                   ; 14202                          ;
;     -- Registered Output Connections        ; 0                      ; 62                    ; 175                   ; 0                              ;
;                                             ;                        ;                       ;                       ;                                ;
; Internal Connections                        ;                        ;                       ;                       ;                                ;
;     -- Total Connections                    ; 111386                 ; 632                   ; 962                   ; 14213                          ;
;     -- Registered Connections               ; 62034                  ; 364                   ; 684                   ; 0                              ;
;                                             ;                        ;                       ;                       ;                                ;
; External Connections                        ;                        ;                       ;                       ;                                ;
;     -- Top                                  ; 450                    ; 90                    ; 260                   ; 14204                          ;
;     -- pzdyqx:nabboc                        ; 90                     ; 0                     ; 46                    ; 0                              ;
;     -- sld_hub:auto_hub                     ; 260                    ; 46                    ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 14204                  ; 0                     ; 0                     ; 0                              ;
;                                             ;                        ;                       ;                       ;                                ;
; Partition Interface                         ;                        ;                       ;                       ;                                ;
;     -- Input Ports                          ; 39                     ; 11                    ; 64                    ; 2                              ;
;     -- Output Ports                         ; 17                     ; 4                     ; 81                    ; 4                              ;
;     -- Bidir Ports                          ; 1                      ; 0                     ; 0                     ; 0                              ;
;                                             ;                        ;                       ;                       ;                                ;
; Registered Ports                            ;                        ;                       ;                       ;                                ;
;     -- Registered Input Ports               ; 0                      ; 3                     ; 3                     ; 0                              ;
;     -- Registered Output Ports              ; 0                      ; 3                     ; 42                    ; 0                              ;
;                                             ;                        ;                       ;                       ;                                ;
; Port Connectivity                           ;                        ;                       ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                      ; 0                     ; 5                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                      ; 0                     ; 29                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                      ; 0                     ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                      ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                      ; 0                     ; 47                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                      ; 0                     ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                      ; 2                     ; 52                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                      ; 0                     ; 59                    ; 0                              ;
+---------------------------------------------+------------------------+-----------------------+-----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                   ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+
; RESET_N     ; E15   ; 6        ; 53           ; 17           ; 0            ; 3                     ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; RGMII_IN[0] ; A7    ; 8        ; 20           ; 34           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; RGMII_IN[1] ; B7    ; 8        ; 18           ; 34           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; RGMII_IN[2] ; A6    ; 8        ; 16           ; 34           ; 0            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; RGMII_IN[3] ; B6    ; 8        ; 16           ; 34           ; 7            ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; RX_CLK      ; B8    ; 8        ; 25           ; 34           ; 21           ; 1547                  ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; RX_CONTROL  ; A5    ; 8        ; 14           ; 34           ; 21           ; 2                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SET_10      ; A8    ; 8        ; 25           ; 34           ; 14           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; SET_1000    ; M16   ; 5        ; 53           ; 17           ; 21           ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVTTL  ; --                        ; User                 ; no        ;
; c10_clk50m  ; E1    ; 1        ; 0            ; 16           ; 7            ; 1                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 3.3-V LVCMOS ; --                        ; User                 ; no        ;
+-------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+-----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name             ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; ENA_10_N         ; J14   ; 5        ; 53           ; 15           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; ETH_MODE_N       ; J13   ; 5        ; 53           ; 16           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; GTX_CLK          ; D3    ; 8        ; 1            ; 34           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED_CORE_RESET_N ; K15   ; 5        ; 53           ; 13           ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LED_RESET_N      ; L14   ; 5        ; 53           ; 9            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; MDC              ; B4    ; 8        ; 7            ; 34           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; PHY_RESET_N      ; C6    ; 8        ; 18           ; 34           ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RGMII_OUT[0]     ; E6    ; 8        ; 14           ; 34           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RGMII_OUT[1]     ; A3    ; 8        ; 7            ; 34           ; 14           ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RGMII_OUT[2]     ; B3    ; 8        ; 3            ; 34           ; 0            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; RGMII_OUT[3]     ; A2    ; 8        ; 7            ; 34           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; TX_CONTROL       ; D6    ; 8        ; 9            ; 34           ; 7            ; yes             ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off         ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------+
; Name ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Output Termination ; Termination Control Block ; Output Buffer Pre-emphasis ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                          ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------+
; MDIO ; A4    ; 8        ; 9            ; 34           ; 21           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; 2         ; yes             ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 8mA              ; Off                ; --                        ; no                         ; User                 ; 0 pF                 ; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|mdio_oen (inverted) ;
+------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------+-----------------+------------+----------+--------------+--------------+------------------+--------------------+---------------------------+----------------------------+----------------------+----------------------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; C1       ; DIFFIO_L3n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; D2       ; DIFFIO_L4p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; F4       ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H1       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; H2       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; H5       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; H4       ; TDI                         ; -                        ; altera_reserved_tdi     ; JTAG Pin                  ;
; H3       ; TCK                         ; -                        ; altera_reserved_tck     ; JTAG Pin                  ;
; J5       ; TMS                         ; -                        ; altera_reserved_tms     ; JTAG Pin                  ;
; J4       ; TDO                         ; -                        ; altera_reserved_tdo     ; JTAG Pin                  ;
; J3       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; H14      ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; H13      ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; H12      ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; G12      ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; F16      ; DIFFIO_R4n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
; B7       ; DIFFIO_T9p, DATA4           ; Use as regular IO        ; RGMII_IN[1]             ; Dual Purpose Pin          ;
; E6       ; DIFFIO_T6p, DATA6           ; Use as regular IO        ; RGMII_OUT[0]            ; Dual Purpose Pin          ;
; A5       ; DIFFIO_T5n, DATA7           ; Use as regular IO        ; RX_CONTROL              ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 5 / 12 ( 42 % )  ; 3.3V          ; --           ;
; 2        ; 0 / 16 ( 0 % )   ; 2.5V          ; --           ;
; 3        ; 0 / 25 ( 0 % )   ; 2.5V          ; --           ;
; 4        ; 0 / 20 ( 0 % )   ; 2.5V          ; --           ;
; 5        ; 5 / 18 ( 28 % )  ; 3.3V          ; --           ;
; 6        ; 2 / 13 ( 15 % )  ; 3.3V          ; --           ;
; 7        ; 0 / 24 ( 0 % )   ; 2.5V          ; --           ;
; 8        ; 16 / 23 ( 70 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A2       ; 238        ; 8        ; RGMII_OUT[3]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A3       ; 239        ; 8        ; RGMII_OUT[1]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A4       ; 236        ; 8        ; MDIO                                                      ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 232        ; 8        ; RX_CONTROL                                                ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 225        ; 8        ; RGMII_IN[2]                                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 220        ; 8        ; RGMII_IN[0]                                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 211        ; 8        ; SET_10                                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 209        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A10      ; 198        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A11      ; 188        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A12      ; 186        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A13      ; 179        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A14      ; 181        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A15      ; 191        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; A16      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; B1       ; 5          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; B2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 242        ; 8        ; RGMII_OUT[2]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B4       ; 237        ; 8        ; MDC                                                       ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 233        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B6       ; 226        ; 8        ; RGMII_IN[3]                                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 221        ; 8        ; RGMII_IN[1]                                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 212        ; 8        ; RX_CLK                                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 210        ; 7        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B10      ; 199        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B11      ; 189        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B12      ; 187        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B13      ; 180        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B14      ; 182        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; B15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B16      ; 164        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C1       ; 7          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C2       ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C3       ; 245        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C4       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ; 224        ; 8        ; PHY_RESET_N                                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C8       ; 215        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C9       ; 200        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C10      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C11      ; 190        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; C12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C13      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; C14      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; C15      ; 174        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; C16      ; 173        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D1       ; 10         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D2       ; 9          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D3       ; 246        ; 8        ; GTX_CLK                                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D4       ;            ;          ; VCCD_PLL3                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D6       ; 234        ; 8        ; TX_CONTROL                                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D8       ; 216        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D9       ; 201        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 177        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D12      ; 178        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D13      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; D14      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; D15      ; 170        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; D16      ; 169        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; E1       ; 26         ; 1        ; c10_clk50m                                                ; input  ; 3.3-V LVCMOS ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ; 25         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; E3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ;            ;          ; GNDA3                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E6       ; 231        ; 8        ; RGMII_OUT[0]                                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E7       ; 227        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E8       ; 218        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E9       ; 205        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E10      ; 184        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E11      ; 183        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; E12      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 151        ; 6        ; RESET_N                                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E16      ; 150        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F1       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F3       ; 8          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F4       ; 11         ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; F5       ;            ; --       ; VCCA3                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F8       ; 219        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F9       ; 197        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; F10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F12      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; F13      ; 161        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F14      ; 167        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; F15      ; 163        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; F16      ; 162        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G1       ; 16         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G2       ; 15         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G3       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 155        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G12      ; 156        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 160        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; G16      ; 159        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; H1       ; 17         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H2       ; 18         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; H3       ; 21         ; 1        ; altera_reserved_tck                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H4       ; 20         ; 1        ; altera_reserved_tdi                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; H5       ; 19         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H12      ; 154        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H13      ; 153        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ; 152        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H16      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 30         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J2       ; 29         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J3       ; 24         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 23         ; 1        ; altera_reserved_tdo                                       ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J5       ; 22         ; 1        ; altera_reserved_tms                                       ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; J6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ; 146        ; 5        ; ETH_MODE_N                                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J14      ; 144        ; 5        ; ENA_10_N                                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J15      ; 143        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; J16      ; 142        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K1       ; 37         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K2       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; K4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 45         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; K6       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; K15      ; 141        ; 5        ; LED_CORE_RESET_N                                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K16      ; 140        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L1       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L2       ; 38         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L3       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L4       ; 46         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L5       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L6       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L7       ; 75         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L8       ; 79         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; L9       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ; --       ; VCCA4                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; L13      ; 136        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L14      ; 134        ; 5        ; LED_RESET_N                                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L15      ; 138        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; L16      ; 137        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; M1       ; 28         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 27         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M6       ; 64         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M7       ; 68         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M8       ; 81         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M9       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ; 111        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; M11      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GNDA4                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M15      ; 149        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M16      ; 148        ; 5        ; SET_1000                                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N1       ; 44         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N2       ; 43         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N3       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N4       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N5       ; 62         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N6       ; 63         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N7       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ; 82         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N9       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N10      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ; 112        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N12      ; 117        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; N13      ;            ;          ; VCCD_PLL4                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N14      ; 126        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N15      ; 133        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; N16      ; 132        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P1       ; 51         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P2       ; 50         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P3       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P4       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P6       ; 67         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P7       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P8       ; 85         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P9       ; 105        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P10      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P11      ; 106        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; P14      ; 119        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; P15      ; 127        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; P16      ; 128        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R1       ; 49         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; R2       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R3       ; 54         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R4       ; 60         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R5       ; 71         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R6       ; 73         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R7       ; 76         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R8       ; 86         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R9       ; 88         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; R10      ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R11      ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R12      ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R13      ; 107        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R14      ; 120        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; R15      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ; 129        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; T1       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; T2       ; 59         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T3       ; 55         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T4       ; 61         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T5       ; 72         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T6       ; 74         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T7       ; 77         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T8       ; 87         ; 3        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T9       ; 89         ; 4        ; GND+                                                      ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; T10      ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T11      ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T12      ; 101        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T13      ; 108        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T14      ; 115        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T15      ; 116        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; T16      ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------+
; PLL Summary                                                                                      ;
+-------------------------------+------------------------------------------------------------------+
; Name                          ; pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated|pll1 ;
+-------------------------------+------------------------------------------------------------------+
; SDC pin name                  ; pll_0|altpll_component|auto_generated|pll1                       ;
; PLL mode                      ; Normal                                                           ;
; Compensate clock              ; clock0                                                           ;
; Compensated input/output pins ; --                                                               ;
; Switchover type               ; --                                                               ;
; Input frequency 0             ; 50.0 MHz                                                         ;
; Input frequency 1             ; --                                                               ;
; Nominal PFD frequency         ; 50.0 MHz                                                         ;
; Nominal VCO frequency         ; 500.0 MHz                                                        ;
; VCO post scale K counter      ; 2                                                                ;
; VCO frequency control         ; Auto                                                             ;
; VCO phase shift step          ; 250 ps                                                           ;
; VCO multiply                  ; --                                                               ;
; VCO divide                    ; --                                                               ;
; Freq min lock                 ; 30.0 MHz                                                         ;
; Freq max lock                 ; 65.02 MHz                                                        ;
; M VCO Tap                     ; 0                                                                ;
; M Initial                     ; 1                                                                ;
; M value                       ; 10                                                               ;
; N value                       ; 1                                                                ;
; Charge pump current           ; setting 1                                                        ;
; Loop filter resistance        ; setting 27                                                       ;
; Loop filter capacitance       ; setting 0                                                        ;
; Bandwidth                     ; 1.03 MHz to 1.97 MHz                                             ;
; Bandwidth type                ; Medium                                                           ;
; Real time reconfigurable      ; Off                                                              ;
; Scan chain MIF file           ; --                                                               ;
; Preserve PLL counter order    ; Off                                                              ;
; PLL location                  ; PLL_1                                                            ;
; Inclk0 signal                 ; c10_clk50m                                                       ;
; Inclk1 signal                 ; --                                                               ;
; Inclk0 signal type            ; Dedicated Pin                                                    ;
; Inclk1 signal type            ; --                                                               ;
+-------------------------------+------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                                                                                                  ;
+------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+---------------------------------------------------+
; Name                                                                         ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift ; Phase Shift Step ; Duty Cycle ; Counter ; Counter Value ; High / Low   ; Cascade Input ; Initial ; VCO Tap ; SDC Pin Name                                      ;
+------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+---------------------------------------------------+
; pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ; clock0       ; 5    ; 2   ; 125.0 MHz        ; 0 (0 ps)    ; 11.25 (250 ps)   ; 50/50      ; C0      ; 4             ; 2/2 Even     ; --            ; 1       ; 0       ; pll_0|altpll_component|auto_generated|pll1|clk[0] ;
; pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] ; clock1       ; 1    ; 2   ; 25.0 MHz         ; 0 (0 ps)    ; 2.25 (250 ps)    ; 50/50      ; C1      ; 20            ; 10/10 Even   ; --            ; 1       ; 0       ; pll_0|altpll_component|auto_generated|pll1|clk[1] ;
; pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] ; clock2       ; 1    ; 20  ; 2.5 MHz          ; 0 (0 ps)    ; 0.23 (250 ps)    ; 50/50      ; C2      ; 200           ; 100/100 Even ; --            ; 1       ; 0       ; pll_0|altpll_component|auto_generated|pll1|clk[2] ;
+------------------------------------------------------------------------------+--------------+------+-----+------------------+-------------+------------------+------------+---------+---------------+--------------+---------------+---------+---------+---------------------------------------------------+


+-------------------------------------------+
; I/O Assignment Warnings                   ;
+------------------+------------------------+
; Pin Name         ; Reason                 ;
+------------------+------------------------+
; GTX_CLK          ; Missing drive strength ;
; PHY_RESET_N      ; Missing drive strength ;
; LED_RESET_N      ; Missing drive strength ;
; LED_CORE_RESET_N ; Missing drive strength ;
; MDC              ; Missing drive strength ;
; RGMII_OUT[0]     ; Missing drive strength ;
; RGMII_OUT[1]     ; Missing drive strength ;
; RGMII_OUT[2]     ; Missing drive strength ;
; RGMII_OUT[3]     ; Missing drive strength ;
; TX_CONTROL       ; Missing drive strength ;
; ENA_10_N         ; Missing drive strength ;
; ETH_MODE_N       ; Missing drive strength ;
; MDIO             ; Missing drive strength ;
+------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                  ; Entity Name                                      ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
; |top                                                                                                                                    ; 22540 (2)   ; 16809 (0)                 ; 12 (12)       ; 41856       ; 66   ; 102          ; 102     ; 0         ; 23   ; 0            ; 5731 (1)     ; 3970 (0)          ; 12839 (2)        ; |top                                                                                                                                                                                                                                                                                                                                                                 ; top                                              ; work         ;
;    |ddio_out:ddio_out_0|                                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddio_out:ddio_out_0                                                                                                                                                                                                                                                                                                                                             ; ddio_out                                         ; work         ;
;       |altddio_out:ALTDDIO_OUT_component|                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddio_out:ddio_out_0|altddio_out:ALTDDIO_OUT_component                                                                                                                                                                                                                                                                                                           ; altddio_out                                      ; work         ;
;          |ddio_out_v1l:auto_generated|                                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|ddio_out:ddio_out_0|altddio_out:ALTDDIO_OUT_component|ddio_out_v1l:auto_generated                                                                                                                                                                                                                                                                               ; ddio_out_v1l                                     ; work         ;
;    |pll:pll_0|                                                                                                                          ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |top|pll:pll_0                                                                                                                                                                                                                                                                                                                                                       ; pll                                              ; work         ;
;       |altpll:altpll_component|                                                                                                         ; 2 (0)       ; 1 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |top|pll:pll_0|altpll:altpll_component                                                                                                                                                                                                                                                                                                                               ; altpll                                           ; work         ;
;          |pll_altpll:auto_generated|                                                                                                    ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |top|pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                                                                                                                                                     ; pll_altpll                                       ; work         ;
;    |pzdyqx:nabboc|                                                                                                                      ; 127 (0)     ; 72 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (0)       ; 6 (0)             ; 66 (0)           ; |top|pzdyqx:nabboc                                                                                                                                                                                                                                                                                                                                                   ; pzdyqx                                           ; work         ;
;       |pzdyqx_impl:pzdyqx_impl_inst|                                                                                                    ; 127 (13)    ; 72 (9)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (4)       ; 6 (1)             ; 66 (8)           ; |top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst                                                                                                                                                                                                                                                                                                                      ; pzdyqx_impl                                      ; work         ;
;          |GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|                                                                ; 58 (28)     ; 28 (8)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (20)      ; 5 (5)             ; 23 (3)           ; |top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1                                                                                                                                                                                                                                                        ; GHVD5181                                         ; work         ;
;             |LQYT7093:MBPH5020|                                                                                                         ; 30 (30)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 20 (20)          ; |top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020                                                                                                                                                                                                                                      ; LQYT7093                                         ; work         ;
;          |KIFI3548:TPOO7242|                                                                                                            ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242                                                                                                                                                                                                                                                                                                    ; KIFI3548                                         ; work         ;
;          |LQYT7093:LRYQ7721|                                                                                                            ; 22 (22)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 13 (13)          ; |top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|LQYT7093:LRYQ7721                                                                                                                                                                                                                                                                                                    ; LQYT7093                                         ; work         ;
;          |PUDL0439:ESUL0435|                                                                                                            ; 21 (21)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 9 (9)            ; |top|pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435                                                                                                                                                                                                                                                                                                    ; PUDL0439                                         ; work         ;
;    |qsys_top:qsys_top_0|                                                                                                                ; 22246 (0)   ; 16647 (0)                 ; 0 (0)         ; 41856       ; 66   ; 102          ; 102     ; 0         ; 0    ; 0            ; 5599 (0)     ; 3951 (0)          ; 12696 (0)        ; |top|qsys_top:qsys_top_0                                                                                                                                                                                                                                                                                                                                             ; qsys_top                                         ; qsys_top     ;
;       |altera_reset_controller:rst_controller|                                                                                          ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                          ; qsys_top     ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                        ; qsys_top     ;
;       |qsys_top_avalon_st_adapter:avalon_st_adapter|                                                                                    ; 97 (0)      ; 73 (0)                    ; 0 (0)         ; 672         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (0)       ; 33 (0)            ; 41 (0)           ; |top|qsys_top:qsys_top_0|qsys_top_avalon_st_adapter:avalon_st_adapter                                                                                                                                                                                                                                                                                                ; qsys_top_avalon_st_adapter                       ; qsys_top     ;
;          |qsys_top_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|                                                       ; 69 (69)     ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 33 (33)           ; 29 (29)          ; |top|qsys_top:qsys_top_0|qsys_top_avalon_st_adapter:avalon_st_adapter|qsys_top_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0                                                                                                                                                                                                                         ; qsys_top_avalon_st_adapter_data_format_adapter_0 ; qsys_top     ;
;          |qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0|                                                                 ; 28 (2)      ; 11 (0)                    ; 0 (0)         ; 672         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (1)       ; 0 (0)             ; 12 (1)           ; |top|qsys_top:qsys_top_0|qsys_top_avalon_st_adapter:avalon_st_adapter|qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0                                                                                                                                                                                                                                   ; qsys_top_avalon_st_adapter_timing_adapter_0      ; qsys_top     ;
;             |qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo|                         ; 26 (26)     ; 11 (11)                   ; 0 (0)         ; 672         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 11 (11)          ; |top|qsys_top:qsys_top_0|qsys_top_avalon_st_adapter:avalon_st_adapter|qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0|qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo                                                                                                                                 ; qsys_top_avalon_st_adapter_timing_adapter_0_fifo ; qsys_top     ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 672         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_avalon_st_adapter:avalon_st_adapter|qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0|qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo|altsyncram:mem_rtl_0                                                                                                            ; altsyncram                                       ; work         ;
;                   |altsyncram_bsg1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 672         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_avalon_st_adapter:avalon_st_adapter|qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0|qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo|altsyncram:mem_rtl_0|altsyncram_bsg1:auto_generated                                                                             ; altsyncram_bsg1                                  ; work         ;
;       |qsys_top_eth_tse_0:eth_tse_0|                                                                                                    ; 4920 (0)    ; 3747 (0)                  ; 0 (0)         ; 12256       ; 9    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1169 (0)     ; 1594 (0)          ; 2157 (0)         ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0                                                                                                                                                                                                                                                                                                                ; qsys_top_eth_tse_0                               ; qsys_top     ;
;          |altera_eth_tse_mac:i_tse_mac|                                                                                                 ; 4920 (42)   ; 3747 (1)                  ; 0 (0)         ; 12256       ; 9    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1169 (41)    ; 1594 (1)          ; 2157 (3)         ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac                                                                                                                                                                                                                                                                                   ; altera_eth_tse_mac                               ; qsys_top     ;
;             |altera_eth_tse_std_synchronizer:XOFF_GEN_SYNC|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XOFF_GEN_SYNC                                                                                                                                                                                                                                     ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                          ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XOFF_GEN_SYNC|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                                       ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;             |altera_eth_tse_std_synchronizer:XOFF_REG_SYNC|                                                                             ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XOFF_REG_SYNC                                                                                                                                                                                                                                     ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                          ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XOFF_REG_SYNC|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                                       ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;             |altera_eth_tse_std_synchronizer:XON_GEN_SYNC|                                                                              ; 4 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XON_GEN_SYNC                                                                                                                                                                                                                                      ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                          ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XON_GEN_SYNC|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                                        ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;             |altera_eth_tse_std_synchronizer:XON_REG_SYNC|                                                                              ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XON_REG_SYNC                                                                                                                                                                                                                                      ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                          ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_eth_tse_std_synchronizer:XON_REG_SYNC|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                                                        ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;             |altera_tse_mac_control:U_MAC_CONTROL|                                                                                      ; 1989 (0)    ; 1469 (0)                  ; 0 (0)         ; 1536        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 514 (0)      ; 636 (0)           ; 839 (0)          ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL                                                                                                                                                                                                                                              ; altera_tse_mac_control                           ; qsys_top     ;
;                |altera_tse_host_control:U_CTRL|                                                                                         ; 40 (34)     ; 27 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 6 (1)             ; 23 (23)          ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL                                                                                                                                                                                                               ; altera_tse_host_control                          ; qsys_top     ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                            ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                                                                                      ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                        ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_2|                                                                            ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_2                                                                                                                                                                      ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                        ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                |altera_tse_register_map:U_REG|                                                                                          ; 1953 (1116) ; 1442 (714)                ; 0 (0)         ; 1536        ; 4    ; 0            ; 0       ; 0         ; 0    ; 0            ; 503 (385)    ; 630 (108)         ; 820 (627)        ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG                                                                                                                                                                                                                ; altera_tse_register_map                          ; qsys_top     ;
;                   |altera_eth_tse_std_synchronizer:U_MAGIC_DETECT|                                                                      ; 4 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_MAGIC_DETECT                                                                                                                                                                 ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 4 (4)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_MAGIC_DETECT|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                   ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_13|                                                                           ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_13                                                                                                                                                                      ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_13|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                        ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_14|                                                                           ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_14                                                                                                                                                                      ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_14|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                        ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_2|                                                                            ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_2                                                                                                                                                                       ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                         ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_3|                                                                            ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_3                                                                                                                                                                       ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_3|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                         ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_4|                                                                            ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_4                                                                                                                                                                       ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                         ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_5|                                                                            ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_5                                                                                                                                                                       ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                         ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_RX_CNT_DONE|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_RX_CNT_DONE                                                                                                                                                             ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_RX_CNT_DONE|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                               ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_TX_CNT_DONE|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_TX_CNT_DONE                                                                                                                                                             ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_eth_tse_std_synchronizer:U_SYNC_TX_CNT_DONE|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                               ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                   |altera_tse_clock_crosser:U_EXCESS_COL|                                                                               ; 8 (2)       ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL                                                                                                                                                                          ; altera_tse_clock_crosser                         ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:in_to_out_synchronizer|                                                           ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer                                                                                                                   ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                     ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:out_to_in_synchronizer|                                                           ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer                                                                                                                   ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_EXCESS_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                     ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                   |altera_tse_clock_crosser:U_LATE_COL|                                                                                 ; 8 (2)       ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL                                                                                                                                                                            ; altera_tse_clock_crosser                         ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:in_to_out_synchronizer|                                                           ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer                                                                                                                     ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                       ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:out_to_in_synchronizer|                                                           ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer                                                                                                                     ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_LATE_COL|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                       ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                   |altera_tse_clock_crosser:U_SYNC_10|                                                                                  ; 72 (66)     ; 72 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 69 (64)           ; 3 (3)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10                                                                                                                                                                             ; altera_tse_clock_crosser                         ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:in_to_out_synchronizer|                                                           ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer                                                                                                                      ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                        ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:out_to_in_synchronizer|                                                           ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:out_to_in_synchronizer                                                                                                                      ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                        ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                   |altera_tse_clock_crosser:U_SYNC_11|                                                                                  ; 72 (66)     ; 72 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 68 (64)           ; 4 (4)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11                                                                                                                                                                             ; altera_tse_clock_crosser                         ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:in_to_out_synchronizer|                                                           ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer                                                                                                                      ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                        ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:out_to_in_synchronizer|                                                           ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:out_to_in_synchronizer                                                                                                                      ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                        ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                   |altera_tse_clock_crosser:U_SYNC_12|                                                                                  ; 72 (66)     ; 72 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 66 (62)           ; 6 (6)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12                                                                                                                                                                             ; altera_tse_clock_crosser                         ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:in_to_out_synchronizer|                                                           ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer                                                                                                                      ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                        ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:out_to_in_synchronizer|                                                           ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:out_to_in_synchronizer                                                                                                                      ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                        ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                   |altera_tse_clock_crosser:U_SYNC_6|                                                                                   ; 72 (66)     ; 72 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 67 (63)           ; 5 (5)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6                                                                                                                                                                              ; altera_tse_clock_crosser                         ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:in_to_out_synchronizer|                                                           ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer                                                                                                                       ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                         ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:out_to_in_synchronizer|                                                           ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:out_to_in_synchronizer                                                                                                                       ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                         ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                   |altera_tse_clock_crosser:U_SYNC_7|                                                                                   ; 72 (66)     ; 72 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 66 (62)           ; 6 (6)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7                                                                                                                                                                              ; altera_tse_clock_crosser                         ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:in_to_out_synchronizer|                                                           ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer                                                                                                                       ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                         ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:out_to_in_synchronizer|                                                           ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:out_to_in_synchronizer                                                                                                                       ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                         ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                   |altera_tse_clock_crosser:U_SYNC_8|                                                                                   ; 41 (35)     ; 40 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 36 (32)           ; 4 (3)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8                                                                                                                                                                              ; altera_tse_clock_crosser                         ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:in_to_out_synchronizer|                                                           ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer                                                                                                                       ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                         ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:out_to_in_synchronizer|                                                           ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:out_to_in_synchronizer                                                                                                                       ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                         ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                   |altera_tse_clock_crosser:U_SYNC_9|                                                                                   ; 72 (66)     ; 72 (66)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 67 (63)           ; 5 (5)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9                                                                                                                                                                              ; altera_tse_clock_crosser                         ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:in_to_out_synchronizer|                                                           ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:in_to_out_synchronizer                                                                                                                       ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:in_to_out_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                         ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:out_to_in_synchronizer|                                                           ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:out_to_in_synchronizer                                                                                                                       ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|altera_eth_tse_std_synchronizer:out_to_in_synchronizer|altera_std_synchronizer_nocut:std_sync_no_cut                                                                         ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                   |altera_tse_rx_counter_cntl:U_RXCNT|                                                                                  ; 229 (181)   ; 142 (94)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 83 (83)      ; 42 (9)            ; 104 (89)         ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT                                                                                                                                                                             ; altera_tse_rx_counter_cntl                       ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|                                                                  ; 48 (0)      ; 48 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 33 (0)            ; 15 (0)           ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1                                                                                                                             ; altera_eth_tse_std_synchronizer_bundle           ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[0].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u                                                                                   ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                     ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[10].u|                                                                    ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u                                                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[10].u|altera_std_synchronizer_nocut:std_sync_no_cut                                    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[11].u|                                                                    ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u                                                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[11].u|altera_std_synchronizer_nocut:std_sync_no_cut                                    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[12].u|                                                                    ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[12].u                                                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[12].u|altera_std_synchronizer_nocut:std_sync_no_cut                                    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[13].u|                                                                    ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[13].u                                                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[13].u|altera_std_synchronizer_nocut:std_sync_no_cut                                    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[14].u|                                                                    ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[14].u                                                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[14].u|altera_std_synchronizer_nocut:std_sync_no_cut                                    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[15].u|                                                                    ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[15].u                                                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[15].u|altera_std_synchronizer_nocut:std_sync_no_cut                                    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[1].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u                                                                                   ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                     ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[2].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u                                                                                   ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                     ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[3].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u                                                                                   ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                     ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[4].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u                                                                                   ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                     ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[5].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u                                                                                   ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                     ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[6].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u                                                                                   ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                     ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[7].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u                                                                                   ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[7].u|altera_std_synchronizer_nocut:std_sync_no_cut                                     ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[8].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u                                                                                   ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[8].u|altera_std_synchronizer_nocut:std_sync_no_cut                                     ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[9].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u                                                                                   ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[9].u|altera_std_synchronizer_nocut:std_sync_no_cut                                     ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                      |altera_tse_dpram_16x32:CNT_ARRAY_1|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1                                                                                                                                          ; altera_tse_dpram_16x32                           ; qsys_top     ;
;                         |altsyncram:altsyncram_component|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component                                                                                                          ; altsyncram                                       ; work         ;
;                            |altsyncram_dpl1:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_dpl1:auto_generated                                                                           ; altsyncram_dpl1                                  ; work         ;
;                      |altera_tse_dpram_16x32:CNT_ARRAY_2|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2                                                                                                                                          ; altera_tse_dpram_16x32                           ; qsys_top     ;
;                         |altsyncram:altsyncram_component|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component                                                                                                          ; altsyncram                                       ; work         ;
;                            |altsyncram_dpl1:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_dpl1:auto_generated                                                                           ; altsyncram_dpl1                                  ; work         ;
;                   |altera_tse_tx_counter_cntl:U_TXCNT|                                                                                  ; 108 (108)   ; 71 (71)                   ; 0 (0)         ; 512         ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (33)      ; 4 (4)             ; 71 (71)          ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT                                                                                                                                                                             ; altera_tse_tx_counter_cntl                       ; qsys_top     ;
;                      |altera_tse_dpram_8x32:U_ARRAY_1|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1                                                                                                                                             ; altera_tse_dpram_8x32                            ; qsys_top     ;
;                         |altsyncram:altsyncram_component|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component                                                                                                             ; altsyncram                                       ; work         ;
;                            |altsyncram_dml1:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_dml1:auto_generated                                                                              ; altsyncram_dml1                                  ; work         ;
;                      |altera_tse_dpram_8x32:U_ARRAY_2|                                                                                  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2                                                                                                                                             ; altera_tse_dpram_8x32                            ; qsys_top     ;
;                         |altsyncram:altsyncram_component|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component                                                                                                             ; altsyncram                                       ; work         ;
;                            |altsyncram_dml1:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_dml1:auto_generated                                                                              ; altsyncram_dml1                                  ; work         ;
;             |altera_tse_reset_synchronizer:reset_sync_0|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0                                                                                                                                                                                                                                        ; altera_tse_reset_synchronizer                    ; qsys_top     ;
;             |altera_tse_reset_synchronizer:reset_sync_1|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1                                                                                                                                                                                                                                        ; altera_tse_reset_synchronizer                    ; qsys_top     ;
;             |altera_tse_reset_synchronizer:reset_sync_2|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2                                                                                                                                                                                                                                        ; altera_tse_reset_synchronizer                    ; qsys_top     ;
;             |altera_tse_reset_synchronizer:reset_sync_3|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3                                                                                                                                                                                                                                        ; altera_tse_reset_synchronizer                    ; qsys_top     ;
;             |altera_tse_reset_synchronizer:reset_sync_4|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4                                                                                                                                                                                                                                        ; altera_tse_reset_synchronizer                    ; qsys_top     ;
;             |altera_tse_rgmii_module:U_RGMII|                                                                                           ; 55 (34)     ; 40 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 33 (14)           ; 9 (8)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII                                                                                                                                                                                                                                                   ; altera_tse_rgmii_module                          ; qsys_top     ;
;                |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                               ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                                                                                                                          ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                   |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                            ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                |altera_eth_tse_std_synchronizer:U_SYNC_2|                                                                               ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_eth_tse_std_synchronizer:U_SYNC_2                                                                                                                                                                                                          ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                   |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                            ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                |altera_tse_rgmii_in1:the_rgmii_in1|                                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1                                                                                                                                                                                                                ; altera_tse_rgmii_in1                             ; qsys_top     ;
;                   |altddio_in:altddio_in_component|                                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component                                                                                                                                                                                ; altddio_in                                       ; work         ;
;                      |ddio_in_n2e:auto_generated|                                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_n2e:auto_generated                                                                                                                                                     ; ddio_in_n2e                                      ; work         ;
;                |altera_tse_rgmii_in4:the_rgmii_in4|                                                                                     ; 12 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (0)            ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4                                                                                                                                                                                                                ; altera_tse_rgmii_in4                             ; qsys_top     ;
;                   |altddio_in:altddio_in_component|                                                                                     ; 12 (0)      ; 12 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (0)            ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component                                                                                                                                                                                ; altddio_in                                       ; work         ;
;                      |ddio_in_q2e:auto_generated|                                                                                       ; 12 (12)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 12 (12)           ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_q2e:auto_generated                                                                                                                                                     ; ddio_in_q2e                                      ; work         ;
;                |altera_tse_rgmii_out1:the_rgmii_out1|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1                                                                                                                                                                                                              ; altera_tse_rgmii_out1                            ; qsys_top     ;
;                   |altddio_out:altddio_out_component|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1|altddio_out:altddio_out_component                                                                                                                                                                            ; altddio_out                                      ; work         ;
;                      |ddio_out_nnb:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out1:the_rgmii_out1|altddio_out:altddio_out_component|ddio_out_nnb:auto_generated                                                                                                                                                ; ddio_out_nnb                                     ; work         ;
;                |altera_tse_rgmii_out4:the_rgmii_out4|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4                                                                                                                                                                                                              ; altera_tse_rgmii_out4                            ; qsys_top     ;
;                   |altddio_out:altddio_out_component|                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component                                                                                                                                                                            ; altddio_out                                      ; work         ;
;                      |ddio_out_qnb:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_out4:the_rgmii_out4|altddio_out:altddio_out_component|ddio_out_qnb:auto_generated                                                                                                                                                ; ddio_out_qnb                                     ; work         ;
;             |altera_tse_top_mdio:U_MDIO|                                                                                                ; 187 (36)    ; 152 (36)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (0)       ; 46 (18)           ; 121 (1)          ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO                                                                                                                                                                                                                                                        ; altera_tse_top_mdio                              ; qsys_top     ;
;                |altera_tse_mdio:U_MDIO|                                                                                                 ; 104 (104)   ; 71 (71)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 23 (23)           ; 69 (69)          ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO                                                                                                                                                                                                                                 ; altera_tse_mdio                                  ; qsys_top     ;
;                |altera_tse_mdio_clk_gen:U_CLKGEN|                                                                                       ; 16 (16)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 11 (11)          ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN                                                                                                                                                                                                                       ; altera_tse_mdio_clk_gen                          ; qsys_top     ;
;                |altera_tse_mdio_cntl:U_CNTL|                                                                                            ; 48 (48)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 5 (5)             ; 40 (40)          ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL                                                                                                                                                                                                                            ; altera_tse_mdio_cntl                             ; qsys_top     ;
;             |altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|                                                                               ; 2663 (9)    ; 2058 (0)                  ; 0 (0)         ; 10720       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 581 (3)      ; 857 (0)           ; 1225 (8)         ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP                                                                                                                                                                                                                                       ; altera_tse_top_w_fifo_10_100_1000                ; qsys_top     ;
;                |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                               ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                                                                                                              ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                   |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                |altera_eth_tse_std_synchronizer:U_SYNC_2|                                                                               ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_2                                                                                                                                                                                              ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                   |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                       ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                                                ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                |altera_tse_clk_cntl:U_CLKCT|                                                                                            ; 9 (3)       ; 9 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 6 (0)             ; 3 (3)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT                                                                                                                                                                                                           ; altera_tse_clk_cntl                              ; qsys_top     ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_RX_ETH_MODE|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_RX_ETH_MODE                                                                                                                                                        ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_RX_ETH_MODE|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                          ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_TX_ETH_MODE|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_TX_ETH_MODE                                                                                                                                                        ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|altera_eth_tse_std_synchronizer:U_SYNC_TX_ETH_MODE|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                          ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                |altera_tse_gmii_io:U_GMIF|                                                                                              ; 23 (20)     ; 23 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 9 (6)             ; 14 (14)          ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF                                                                                                                                                                                                             ; altera_tse_gmii_io                               ; qsys_top     ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                            ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                                                                                    ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                      ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                |altera_tse_mii_rx_if:U_MRX|                                                                                             ; 31 (31)     ; 25 (25)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 7 (7)             ; 18 (18)          ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX                                                                                                                                                                                                            ; altera_tse_mii_rx_if                             ; qsys_top     ;
;                |altera_tse_mii_tx_if:U_MTX|                                                                                             ; 10 (7)      ; 10 (7)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 7 (7)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX                                                                                                                                                                                                            ; altera_tse_mii_tx_if                             ; qsys_top     ;
;                   |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                            ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                                                                                   ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                      |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                    ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_tx_if:U_MTX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                                                     ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                |altera_tse_top_w_fifo:U_MAC|                                                                                            ; 2581 (0)    ; 1985 (0)                  ; 0 (0)         ; 10720       ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 572 (0)      ; 827 (0)           ; 1182 (0)         ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC                                                                                                                                                                                                           ; altera_tse_top_w_fifo                            ; qsys_top     ;
;                   |altera_tse_rx_min_ff:U_RXFF|                                                                                         ; 366 (79)    ; 307 (53)                  ; 0 (0)         ; 4768        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (23)      ; 162 (9)           ; 146 (50)         ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF                                                                                                                                                                               ; altera_tse_rx_min_ff                             ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_4|                                                                         ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_4                                                                                                                                      ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_5|                                                                         ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_5                                                                                                                                      ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_6|                                                                         ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_6                                                                                                                                      ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut                                                                                        ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|                                                                  ; 21 (0)      ; 21 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (0)            ; 3 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2                                                                                                                               ; altera_eth_tse_std_synchronizer_bundle           ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[0].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u                                                                                     ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[1].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u                                                                                     ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[2].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u                                                                                     ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[3].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u                                                                                     ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[4].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u                                                                                     ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[5].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u                                                                                     ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[6].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u                                                                                     ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|                                                                  ; 21 (0)      ; 21 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (0)            ; 3 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3                                                                                                                               ; altera_eth_tse_std_synchronizer_bundle           ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[0].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u                                                                                     ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[1].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u                                                                                     ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[2].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u                                                                                     ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[3].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u                                                                                     ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[4].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u                                                                                     ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[5].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u                                                                                     ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[6].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u                                                                                     ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                      |altera_tse_a_fifo_34:RX_STATUS|                                                                                   ; 48 (17)     ; 45 (11)                   ; 0 (0)         ; 160         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 22 (6)            ; 23 (8)           ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS                                                                                                                                                ; altera_tse_a_fifo_34                             ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|                                                        ; 10 (0)      ; 10 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 10 (0)            ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR                                                                                         ; altera_eth_tse_std_synchronizer_bundle           ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                  ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u                                               ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                  ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u                                               ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                  ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u                                               ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                  ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u                                               ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                  ; 2 (0)       ; 2 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[4].u                                               ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_tse_altsyncram_dpm_fifo:U_RAM|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 160         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                                                           ; altera_tse_altsyncram_dpm_fifo                   ; qsys_top     ;
;                            |altsyncram:altsyncram_component|                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 160         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                                                           ; altsyncram                                       ; work         ;
;                               |altsyncram_ooh1:auto_generated|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 160         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_ooh1:auto_generated                                            ; altsyncram_ooh1                                  ; work         ;
;                         |altera_tse_bin_cnt:U_RD|                                                                                       ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 8 (8)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_bin_cnt:U_RD                                                                                                                        ; altera_tse_bin_cnt                               ; qsys_top     ;
;                         |altera_tse_gray_cnt:U_WRT|                                                                                     ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 10 (10)          ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_gray_cnt:U_WRT                                                                                                                      ; altera_tse_gray_cnt                              ; qsys_top     ;
;                      |altera_tse_a_fifo_opt_1246:RX_DATA|                                                                               ; 196 (69)    ; 158 (32)                  ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (20)      ; 88 (3)            ; 76 (46)          ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA                                                                                                                                            ; altera_tse_a_fifo_opt_1246                       ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|                                                               ; 21 (0)      ; 21 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 21 (0)            ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1                                                                                            ; altera_eth_tse_std_synchronizer_bundle           ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|                                                               ; 21 (0)      ; 21 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 5 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2                                                                                            ; altera_eth_tse_std_synchronizer_bundle           ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|                                                               ; 21 (0)      ; 21 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 21 (0)            ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3                                                                                            ; altera_eth_tse_std_synchronizer_bundle           ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|                                                               ; 21 (0)      ; 21 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 6 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4                                                                                            ; altera_eth_tse_std_synchronizer_bundle           ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_tse_altsyncram_dpm_fifo:U_RAM|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                                                       ; altera_tse_altsyncram_dpm_fifo                   ; qsys_top     ;
;                            |altsyncram:altsyncram_component|                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                                                       ; altsyncram                                       ; work         ;
;                               |altsyncram_6sh1:auto_generated|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_6sh1:auto_generated                                        ; altsyncram_6sh1                                  ; work         ;
;                         |altera_tse_gray_cnt:U_RD|                                                                                      ; 31 (31)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 5 (5)             ; 16 (16)          ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD                                                                                                                   ; altera_tse_gray_cnt                              ; qsys_top     ;
;                         |altera_tse_gray_cnt:U_WRT|                                                                                     ; 23 (23)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 7 (7)             ; 14 (14)          ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT                                                                                                                  ; altera_tse_gray_cnt                              ; qsys_top     ;
;                   |altera_tse_top_1geth:U_GETH|                                                                                         ; 1711 (0)    ; 1296 (0)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 388 (0)      ; 535 (0)           ; 788 (0)          ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH                                                                                                                                                                               ; altera_tse_top_1geth                             ; qsys_top     ;
;                      |altera_tse_mac_rx:U_RX|                                                                                           ; 683 (457)   ; 612 (412)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 71 (42)      ; 367 (199)         ; 245 (217)        ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX                                                                                                                                                        ; altera_tse_mac_rx                                ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_10|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_10                                                                                                              ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_10|altera_std_synchronizer_nocut:std_sync_no_cut                                                                ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_11|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_11                                                                                                              ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_11|altera_std_synchronizer_nocut:std_sync_no_cut                                                                ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_12|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_12                                                                                                              ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_12|altera_std_synchronizer_nocut:std_sync_no_cut                                                                ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_13|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_13                                                                                                              ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_13|altera_std_synchronizer_nocut:std_sync_no_cut                                                                ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                      ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                               ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut                                                                 ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_4|                                                                      ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_4                                                                                                               ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut                                                                 ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_6|                                                                      ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_6                                                                                                               ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut                                                                 ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_7|                                                                      ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_7                                                                                                               ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_7|altera_std_synchronizer_nocut:std_sync_no_cut                                                                 ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_8|                                                                      ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_8                                                                                                               ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_8|altera_std_synchronizer_nocut:std_sync_no_cut                                                                 ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_9|                                                                      ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_9                                                                                                               ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_9|altera_std_synchronizer_nocut:std_sync_no_cut                                                                 ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_PAD_ENA|                                                                ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAD_ENA                                                                                                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAD_ENA|altera_std_synchronizer_nocut:std_sync_no_cut                                                           ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_PAUSE_QUANT_AVB|                                                        ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAUSE_QUANT_AVB                                                                                                 ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_eth_tse_std_synchronizer:U_SYNC_PAUSE_QUANT_AVB|altera_std_synchronizer_nocut:std_sync_no_cut                                                   ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_tse_altshifttaps:U_SHIFTTAPS|                                                                           ; 128 (128)   ; 128 (128)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 125 (125)         ; 3 (3)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_altshifttaps:U_SHIFTTAPS                                                                                                                    ; altera_tse_altshifttaps                          ; qsys_top     ;
;                         |altera_tse_crc328checker:U_CRC|                                                                                ; 67 (14)     ; 36 (4)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (10)      ; 13 (3)            ; 25 (1)           ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC                                                                                                                         ; altera_tse_crc328checker                         ; qsys_top     ;
;                            |altera_tse_crc32galois8:U_GALS|                                                                             ; 53 (53)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 19 (19)      ; 10 (10)           ; 24 (24)          ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|altera_tse_crc328checker:U_CRC|altera_tse_crc32galois8:U_GALS                                                                                          ; altera_tse_crc32galois8                          ; qsys_top     ;
;                      |altera_tse_mac_tx:U_TX|                                                                                           ; 693 (599)   ; 448 (371)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 228 (210)    ; 92 (48)           ; 373 (344)        ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX                                                                                                                                                        ; altera_tse_mac_tx                                ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                      ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                               ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut                                                                 ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_2|                                                                      ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2                                                                                                               ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_2|altera_std_synchronizer_nocut:std_sync_no_cut                                                                 ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_4|                                                                      ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_4                                                                                                               ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_4|altera_std_synchronizer_nocut:std_sync_no_cut                                                                 ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_5|                                                                      ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_5                                                                                                               ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_5|altera_std_synchronizer_nocut:std_sync_no_cut                                                                 ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_6|                                                                      ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_6                                                                                                               ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_6|altera_std_synchronizer_nocut:std_sync_no_cut                                                                 ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_7|                                                                      ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_7                                                                                                               ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_7|altera_std_synchronizer_nocut:std_sync_no_cut                                                                 ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_XOFF_GEN|                                                               ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_XOFF_GEN                                                                                                        ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_XOFF_GEN|altera_std_synchronizer_nocut:std_sync_no_cut                                                          ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_XON_GEN|                                                                ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_XON_GEN                                                                                                         ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer:U_SYNC_XON_GEN|altera_std_synchronizer_nocut:std_sync_no_cut                                                           ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|                                                               ; 15 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 13 (0)            ; 2 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3                                                                                                        ; altera_eth_tse_std_synchronizer_bundle           ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u                                                              ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u                                                              ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u                                                              ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u                                                              ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u                                                              ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_tse_crc328generator:U_CRC|                                                                              ; 57 (0)      ; 38 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (0)       ; 14 (0)            ; 25 (0)           ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC                                                                                                                       ; altera_tse_crc328generator                       ; qsys_top     ;
;                            |altera_tse_crc32ctl8:U_CTL|                                                                                 ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32ctl8:U_CTL                                                                                            ; altera_tse_crc32ctl8                             ; qsys_top     ;
;                            |altera_tse_crc32galois8:U_GALS|                                                                             ; 51 (51)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 9 (9)             ; 24 (24)          ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS                                                                                        ; altera_tse_crc32galois8                          ; qsys_top     ;
;                      |altera_tse_rx_stat_extract:U_RXSTAT|                                                                              ; 151 (148)   ; 122 (119)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 40 (37)           ; 87 (87)          ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT                                                                                                                                           ; altera_tse_rx_stat_extract                       ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:U_SYNC_1|                                                                      ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_eth_tse_std_synchronizer:U_SYNC_1                                                                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|altera_eth_tse_std_synchronizer:U_SYNC_1|altera_std_synchronizer_nocut:std_sync_no_cut                                                    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                      |altera_tse_tx_stat_extract:U_TXSTAT|                                                                              ; 187 (187)   ; 114 (114)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 65 (65)      ; 36 (36)           ; 86 (86)          ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT                                                                                                                                           ; altera_tse_tx_stat_extract                       ; qsys_top     ;
;                   |altera_tse_tx_min_ff:U_TXFF|                                                                                         ; 515 (58)    ; 382 (40)                  ; 0 (0)         ; 5952        ; 3    ; 0            ; 0       ; 0         ; 0    ; 0            ; 126 (15)     ; 130 (8)           ; 259 (38)         ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF                                                                                                                                                                               ; altera_tse_tx_min_ff                             ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer:U_SYNC_HALF_DUPLEX_ENA|                                                           ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_HALF_DUPLEX_ENA                                                                                                                        ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                         |altera_std_synchronizer_nocut:std_sync_no_cut|                                                                 ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer:U_SYNC_HALF_DUPLEX_ENA|altera_std_synchronizer_nocut:std_sync_no_cut                                                                          ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                      |altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|                                                                  ; 21 (0)      ; 21 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 11 (0)            ; 10 (0)           ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1                                                                                                                               ; altera_eth_tse_std_synchronizer_bundle           ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[0].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u                                                                                     ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[1].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u                                                                                     ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[2].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u                                                                                     ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[3].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u                                                                                     ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[4].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u                                                                                     ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[5].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u                                                                                     ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer:sync[6].u|                                                                     ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u                                                                                     ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                            |altera_std_synchronizer_nocut:std_sync_no_cut|                                                              ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut                                       ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                      |altera_tse_a_fifo_13:TX_STATUS|                                                                                   ; 50 (13)     ; 47 (7)                    ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 22 (1)            ; 25 (9)           ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS                                                                                                                                                ; altera_tse_a_fifo_13                             ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|                                                               ; 15 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2                                                                                                ; altera_eth_tse_std_synchronizer_bundle           ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u                                                      ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut        ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u                                                      ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut        ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u                                                      ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut        ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u                                                      ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut        ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u                                                      ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut        ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_tse_altsyncram_dpm_fifo:U_RAM|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                                                           ; altera_tse_altsyncram_dpm_fifo                   ; qsys_top     ;
;                            |altsyncram:altsyncram_component|                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                                                           ; altsyncram                                       ; work         ;
;                               |altsyncram_ilh1:auto_generated|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 64          ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_ilh1:auto_generated                                            ; altsyncram_ilh1                                  ; work         ;
;                         |altera_tse_gray_cnt:U_RD|                                                                                      ; 10 (10)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 9 (9)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_RD                                                                                                                       ; altera_tse_gray_cnt                              ; qsys_top     ;
;                         |altera_tse_gray_cnt:U_WRT|                                                                                     ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 5 (5)             ; 10 (10)          ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_gray_cnt:U_WRT                                                                                                                      ; altera_tse_gray_cnt                              ; qsys_top     ;
;                      |altera_tse_a_fifo_opt_1246:TX_DATA|                                                                               ; 187 (63)    ; 160 (34)                  ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (16)      ; 85 (3)            ; 82 (46)          ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA                                                                                                                                            ; altera_tse_a_fifo_opt_1246                       ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|                                                               ; 21 (0)      ; 21 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (0)            ; 2 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1                                                                                            ; altera_eth_tse_std_synchronizer_bundle           ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|                                                               ; 21 (0)      ; 21 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 16 (0)            ; 5 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2                                                                                            ; altera_eth_tse_std_synchronizer_bundle           ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|                                                               ; 21 (0)      ; 21 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (0)            ; 4 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3                                                                                            ; altera_eth_tse_std_synchronizer_bundle           ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|                                                               ; 21 (0)      ; 21 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (0)            ; 4 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4                                                                                            ; altera_eth_tse_std_synchronizer_bundle           ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[0].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[0].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[1].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[2].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[3].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[3].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[4].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[4].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[5].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[5].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                            |altera_eth_tse_std_synchronizer:sync[6].u|                                                                  ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u                                                  ; altera_eth_tse_std_synchronizer                  ; qsys_top     ;
;                               |altera_std_synchronizer_nocut:std_sync_no_cut|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 3 (3)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_4|altera_eth_tse_std_synchronizer:sync[6].u|altera_std_synchronizer_nocut:std_sync_no_cut    ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                         |altera_tse_altsyncram_dpm_fifo:U_RAM|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM                                                                                                       ; altera_tse_altsyncram_dpm_fifo                   ; qsys_top     ;
;                            |altsyncram:altsyncram_component|                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component                                                                       ; altsyncram                                       ; work         ;
;                               |altsyncram_gsh1:auto_generated|                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4608        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_gsh1:auto_generated                                        ; altsyncram_gsh1                                  ; work         ;
;                         |altera_tse_gray_cnt:U_RD|                                                                                      ; 23 (23)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 7 (7)             ; 14 (14)          ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD                                                                                                                   ; altera_tse_gray_cnt                              ; qsys_top     ;
;                         |altera_tse_gray_cnt:U_WRT|                                                                                     ; 23 (23)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 6 (6)             ; 15 (15)          ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT                                                                                                                  ; altera_tse_gray_cnt                              ; qsys_top     ;
;                      |altera_tse_altsyncram_dpm_fifo:U_RTSM|                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM                                                                                                                                         ; altera_tse_altsyncram_dpm_fifo                   ; qsys_top     ;
;                         |altsyncram:altsyncram_component|                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component                                                                                                         ; altsyncram                                       ; work         ;
;                            |altsyncram_0sh1:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1280        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_0sh1:auto_generated                                                                          ; altsyncram_0sh1                                  ; work         ;
;                      |altera_tse_retransmit_cntl:U_RETR|                                                                                ; 208 (171)   ; 111 (79)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 88 (82)      ; 2 (2)             ; 118 (87)         ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR                                                                                                                                             ; altera_tse_retransmit_cntl                       ; qsys_top     ;
;                         |altera_tse_lfsr_10:U_LFSR|                                                                                     ; 38 (38)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 32 (32)          ; |top|qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|altera_tse_lfsr_10:U_LFSR                                                                                                                   ; altera_tse_lfsr_10                               ; qsys_top     ;
;       |qsys_top_master_0:master_0|                                                                                                      ; 842 (0)     ; 431 (0)                   ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 402 (0)      ; 152 (0)           ; 288 (0)          ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0                                                                                                                                                                                                                                                                                                                  ; qsys_top_master_0                                ; qsys_top     ;
;          |altera_avalon_packets_to_master:transacto|                                                                                    ; 293 (0)     ; 122 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 158 (0)      ; 40 (0)            ; 95 (0)           ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                                        ; altera_avalon_packets_to_master                  ; qsys_top     ;
;             |packets_to_master:p2m|                                                                                                     ; 293 (293)   ; 122 (122)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 158 (158)    ; 40 (40)           ; 95 (95)          ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                                  ; packets_to_master                                ; qsys_top     ;
;          |altera_avalon_sc_fifo:fifo|                                                                                                   ; 33 (33)     ; 16 (16)                   ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 17 (17)          ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                                       ; altera_avalon_sc_fifo                            ; qsys_top     ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                  ; altsyncram                                       ; work         ;
;                |altsyncram_ppg1:auto_generated|                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_ppg1:auto_generated                                                                                                                                                                                                                                   ; altsyncram_ppg1                                  ; work         ;
;          |altera_avalon_st_bytes_to_packets:b2p|                                                                                        ; 22 (22)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 5 (5)             ; 7 (7)            ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                            ; altera_avalon_st_bytes_to_packets                ; qsys_top     ;
;          |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                             ; 465 (0)     ; 263 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 202 (0)      ; 105 (0)           ; 158 (0)          ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                                 ; altera_avalon_st_jtag_interface                  ; qsys_top     ;
;             |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                         ; 463 (0)     ; 263 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 200 (0)      ; 105 (0)           ; 158 (0)          ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                               ; altera_jtag_dc_streaming                         ; qsys_top     ;
;                |altera_avalon_st_clock_crosser:sink_crosser|                                                                            ; 48 (19)     ; 47 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 33 (17)           ; 14 (3)           ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                                   ; altera_avalon_st_clock_crosser                   ; qsys_top     ;
;                   |altera_avalon_st_pipeline_base:output_stage|                                                                         ; 18 (18)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 11 (11)          ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                                       ; altera_avalon_st_pipeline_base                   ; qsys_top     ;
;                   |altera_std_synchronizer_nocut:in_to_out_synchronizer|                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:in_to_out_synchronizer                                                                                              ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                   |altera_std_synchronizer_nocut:out_to_in_synchronizer|                                                                ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer_nocut:out_to_in_synchronizer                                                                                              ; altera_std_synchronizer_nocut                    ; qsys_top     ;
;                |altera_jtag_src_crosser:source_crosser|                                                                                 ; 27 (18)     ; 27 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 22 (14)           ; 5 (4)            ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                                        ; altera_jtag_src_crosser                          ; qsys_top     ;
;                   |altera_jtag_control_signal_crosser:crosser|                                                                          ; 9 (2)       ; 9 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 8 (1)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                             ; altera_jtag_control_signal_crosser               ; qsys_top     ;
;                      |altera_std_synchronizer:synchronizer|                                                                             ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                                        ; altera_std_synchronizer                          ; work         ;
;                |altera_jtag_streaming:jtag_streaming|                                                                                   ; 388 (357)   ; 186 (167)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 199 (190)    ; 48 (32)           ; 141 (134)        ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                                          ; altera_jtag_streaming                            ; qsys_top     ;
;                   |altera_avalon_st_idle_inserter:idle_inserter|                                                                        ; 7 (7)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                             ; altera_avalon_st_idle_inserter                   ; qsys_top     ;
;                   |altera_avalon_st_idle_remover:idle_remover|                                                                          ; 8 (8)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 5 (5)            ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                               ; altera_avalon_st_idle_remover                    ; qsys_top     ;
;                   |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                            ; 8 (8)       ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 7 (7)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                                 ; altera_std_synchronizer                          ; work         ;
;                   |altera_std_synchronizer:clock_sensor_synchronizer|                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                                        ; altera_std_synchronizer                          ; work         ;
;                   |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                           ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                                ; altera_std_synchronizer                          ; work         ;
;                   |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 3 (3)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                                     ; altera_std_synchronizer                          ; work         ;
;                |altera_std_synchronizer:synchronizer|                                                                                   ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                                          ; altera_std_synchronizer                          ; work         ;
;             |altera_jtag_sld_node:node|                                                                                                 ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node                                                                                                                                                                                                                       ; altera_jtag_sld_node                             ; qsys_top     ;
;                |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                      ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                                                     ; sld_virtual_jtag_basic                           ; work         ;
;          |altera_avalon_st_packets_to_bytes:p2b|                                                                                        ; 31 (31)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 15 (15)          ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                            ; altera_avalon_st_packets_to_bytes                ; qsys_top     ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (0)             ; 1 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                           ; altera_reset_controller                          ; qsys_top     ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 1 (1)            ; |top|qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                ; altera_reset_synchronizer                        ; qsys_top     ;
;       |qsys_top_mm_interconnect_0:mm_interconnect_0|                                                                                    ; 34 (0)      ; 34 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 23 (0)            ; 11 (0)           ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                                ; qsys_top_mm_interconnect_0                       ; qsys_top     ;
;          |altera_merlin_slave_translator:eth_tse_0_control_port_translator|                                                             ; 34 (34)     ; 34 (34)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 23 (23)           ; 11 (11)          ; |top|qsys_top:qsys_top_0|qsys_top_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:eth_tse_0_control_port_translator                                                                                                                                                                                                                               ; altera_merlin_slave_translator                   ; qsys_top     ;
;       |qsys_top_mpu_ss_0:mpu_ss_0|                                                                                                      ; 16369 (0)   ; 12359 (0)                 ; 0 (0)         ; 28416       ; 54   ; 102          ; 102     ; 0         ; 0    ; 0            ; 4005 (0)     ; 2147 (0)          ; 10217 (0)        ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0                                                                                                                                                                                                                                                                                                                  ; qsys_top_mpu_ss_0                                ; qsys_top     ;
;          |altera_reset_controller:rst_controller|                                                                                       ; 3 (0)       ; 3 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (0)             ; 2 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                           ; altera_reset_controller                          ; qsys_top     ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                ; 3 (3)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 2 (2)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                ; altera_reset_synchronizer                        ; qsys_top     ;
;          |eth_rx:eth_rx_0|                                                                                                              ; 369 (369)   ; 207 (207)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 157 (157)    ; 86 (86)           ; 126 (126)        ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0                                                                                                                                                                                                                                                                                                  ; eth_rx                                           ; qsys_top     ;
;          |eth_tx:eth_tx_0|                                                                                                              ; 813 (536)   ; 238 (91)                  ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 570 (440)    ; 34 (3)            ; 209 (93)         ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0                                                                                                                                                                                                                                                                                                  ; eth_tx                                           ; qsys_top     ;
;             |eth_tx_scheduler:m_eth_tx_scheduler|                                                                                       ; 277 (85)    ; 147 (36)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 130 (49)     ; 31 (0)            ; 116 (36)         ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|eth_tx_scheduler:m_eth_tx_scheduler                                                                                                                                                                                                                                                              ; eth_tx_scheduler                                 ; qsys_top     ;
;                |FIFO_v:m_fifo_frame|                                                                                                    ; 192 (192)   ; 111 (111)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 81 (81)      ; 31 (31)           ; 80 (80)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|eth_tx_scheduler:m_eth_tx_scheduler|FIFO_v:m_fifo_frame                                                                                                                                                                                                                                          ; FIFO_v                                           ; qsys_top     ;
;             |lpm_mult:Mult0|                                                                                                            ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|lpm_mult:Mult0                                                                                                                                                                                                                                                                                   ; lpm_mult                                         ; work         ;
;                |mult_3at:auto_generated|                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|lpm_mult:Mult0|mult_3at:auto_generated                                                                                                                                                                                                                                                           ; mult_3at                                         ; work         ;
;          |mpu:mpu_0|                                                                                                                    ; 15197 (0)   ; 11911 (0)                 ; 0 (0)         ; 28416       ; 54   ; 101          ; 101     ; 0         ; 0    ; 0            ; 3278 (0)     ; 2026 (0)          ; 9893 (0)         ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0                                                                                                                                                                                                                                                                                                        ; mpu                                              ; qsys_top     ;
;             |FIFO_v:m_fifo_dim_x|                                                                                                       ; 221 (221)   ; 146 (146)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (75)      ; 61 (61)           ; 85 (85)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x                                                                                                                                                                                                                                                                                    ; FIFO_v                                           ; qsys_top     ;
;             |FIFO_v:m_fifo_dim_y|                                                                                                       ; 154 (154)   ; 136 (136)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 57 (57)           ; 79 (79)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_y                                                                                                                                                                                                                                                                                    ; FIFO_v                                           ; qsys_top     ;
;             |FIFO_v:m_fifo_v|                                                                                                           ; 556 (556)   ; 515 (515)                 ; 0 (0)         ; 15360       ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 41 (41)      ; 1 (1)             ; 514 (514)        ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_v                                                                                                                                                                                                                                                                                        ; FIFO_v                                           ; qsys_top     ;
;                |altsyncram:mem_array_rtl_0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 15360       ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_v|altsyncram:mem_array_rtl_0                                                                                                                                                                                                                                                             ; altsyncram                                       ; work         ;
;                   |altsyncram_lvg1:auto_generated|                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 15360       ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_v|altsyncram:mem_array_rtl_0|altsyncram_lvg1:auto_generated                                                                                                                                                                                                                              ; altsyncram_lvg1                                  ; work         ;
;             |activation_pipeline:m_activation_pipeline|                                                                                 ; 480 (480)   ; 240 (240)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 226 (226)    ; 0 (0)             ; 254 (254)        ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|activation_pipeline:m_activation_pipeline                                                                                                                                                                                                                                                              ; activation_pipeline                              ; qsys_top     ;
;             |buffer_a:m_buffer_a|                                                                                                       ; 841 (0)     ; 618 (0)                   ; 0 (0)         ; 4608        ; 22   ; 0            ; 0       ; 0         ; 0    ; 0            ; 220 (0)      ; 189 (0)           ; 432 (0)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a                                                                                                                                                                                                                                                                                    ; buffer_a                                         ; qsys_top     ;
;                |buffer_a_4x:m_buffer_a|                                                                                                 ; 841 (306)   ; 618 (102)                 ; 0 (0)         ; 4608        ; 22   ; 0            ; 0       ; 0         ; 0    ; 0            ; 220 (201)    ; 189 (8)           ; 432 (116)        ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a                                                                                                                                                                                                                                                             ; buffer_a_4x                                      ; qsys_top     ;
;                   |mem_1to2:m_buffer0|                                                                                                  ; 144 (0)     ; 128 (0)                   ; 0 (0)         ; 1152        ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (0)       ; 42 (0)            ; 86 (0)           ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0                                                                                                                                                                                                                                          ; mem_1to2                                         ; qsys_top     ;
;                      |single_port_ram:ram[0].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[0].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[0].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[0].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[1].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[1].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[1].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[1].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[2].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[2].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[2].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[2].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[3].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[3].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[3].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[3].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[4].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[4].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[4].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[4].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[5].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[5].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[5].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[5].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[6].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[6].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[6].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[6].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[7].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[7].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[7].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[7].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[8].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[8].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[8].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[8].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[9].m_ram|                                                                                     ; 144 (144)   ; 128 (128)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 42 (42)           ; 86 (86)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[9].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                   |mem_1to2:m_buffer1|                                                                                                  ; 128 (0)     ; 128 (0)                   ; 0 (0)         ; 1152        ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 44 (0)            ; 84 (0)           ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1                                                                                                                                                                                                                                          ; mem_1to2                                         ; qsys_top     ;
;                      |single_port_ram:ram[0].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[0].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[0].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[0].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[1].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[1].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[1].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[1].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[2].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[2].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[2].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[2].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[3].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[3].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[3].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[3].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[4].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[4].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[4].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[4].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[5].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[5].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[5].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[5].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[6].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[6].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[6].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[6].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[7].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[7].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[7].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[7].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[8].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[8].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[8].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[8].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[9].m_ram|                                                                                     ; 128 (128)   ; 128 (128)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 44 (44)           ; 84 (84)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[9].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                   |mem_1to2:m_buffer2|                                                                                                  ; 129 (0)     ; 128 (0)                   ; 0 (0)         ; 1152        ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 44 (0)            ; 84 (0)           ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2                                                                                                                                                                                                                                          ; mem_1to2                                         ; qsys_top     ;
;                      |single_port_ram:ram[0].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[0].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[0].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[0].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[1].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[1].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[1].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[1].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[2].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[2].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[2].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[2].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[3].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[3].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[3].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[3].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[4].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[4].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[4].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[4].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[5].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[5].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[5].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[5].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[6].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[6].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[6].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[6].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[7].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[7].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[7].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[7].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[8].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[8].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[8].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[8].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[9].m_ram|                                                                                     ; 129 (129)   ; 128 (128)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 44 (44)           ; 84 (84)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[9].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                   |mem_1to2:m_buffer3|                                                                                                  ; 134 (0)     ; 132 (0)                   ; 0 (0)         ; 1152        ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 51 (0)            ; 81 (0)           ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3                                                                                                                                                                                                                                          ; mem_1to2                                         ; qsys_top     ;
;                      |single_port_ram:ram[0].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[0].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[0].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[0].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[1].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[1].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[1].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[1].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[2].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[2].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[2].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[2].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[3].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[3].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[3].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[3].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[4].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[4].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[4].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[4].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[5].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[5].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[5].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[5].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[6].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[6].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[6].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[6].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[7].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[7].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[7].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[7].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[8].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[8].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[8].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[8].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[9].m_ram|                                                                                     ; 134 (134)   ; 132 (132)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 51 (51)           ; 81 (81)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[9].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;             |buffer_b:m_buffer_b|                                                                                                       ; 855 (0)     ; 618 (0)                   ; 0 (0)         ; 4608        ; 18   ; 0            ; 0       ; 0         ; 0    ; 0            ; 233 (0)      ; 122 (0)           ; 500 (0)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b                                                                                                                                                                                                                                                                                    ; buffer_b                                         ; qsys_top     ;
;                |buffer_b_4x:m_buffer_b|                                                                                                 ; 855 (300)   ; 618 (102)                 ; 0 (0)         ; 4608        ; 18   ; 0            ; 0       ; 0         ; 0    ; 0            ; 233 (195)    ; 122 (13)          ; 500 (106)        ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b                                                                                                                                                                                                                                                             ; buffer_b_4x                                      ; qsys_top     ;
;                   |mem_1to2:m_buffer0|                                                                                                  ; 153 (0)     ; 128 (0)                   ; 0 (0)         ; 1152        ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 25 (0)            ; 104 (0)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0                                                                                                                                                                                                                                          ; mem_1to2                                         ; qsys_top     ;
;                      |single_port_ram:ram[0].m_ram|                                                                                     ; 153 (153)   ; 128 (128)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 25 (25)           ; 104 (104)        ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[0].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                      |single_port_ram:ram[1].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[1].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[1].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[1].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[2].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[2].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[2].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[2].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[3].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[3].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[3].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[3].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[4].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[4].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[4].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[4].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[5].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[5].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[5].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[5].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[6].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[6].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[6].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[6].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[7].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[7].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[7].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[7].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[8].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[8].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[8].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[8].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[9].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[9].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[9].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[9].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                   |mem_1to2:m_buffer1|                                                                                                  ; 136 (0)     ; 128 (0)                   ; 0 (0)         ; 1152        ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 27 (0)            ; 101 (0)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1                                                                                                                                                                                                                                          ; mem_1to2                                         ; qsys_top     ;
;                      |single_port_ram:ram[0].m_ram|                                                                                     ; 136 (136)   ; 128 (128)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 27 (27)           ; 101 (101)        ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[0].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                      |single_port_ram:ram[1].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[1].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[1].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[1].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[2].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[2].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[2].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[2].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[3].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[3].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[3].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[3].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[4].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[4].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[4].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[4].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[5].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[5].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[5].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[5].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[6].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[6].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[6].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[6].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[7].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[7].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[7].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[7].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[8].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[8].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[8].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[8].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[9].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[9].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[9].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[9].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                   |mem_1to2:m_buffer2|                                                                                                  ; 130 (0)     ; 128 (0)                   ; 0 (0)         ; 1152        ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 26 (0)            ; 102 (0)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2                                                                                                                                                                                                                                          ; mem_1to2                                         ; qsys_top     ;
;                      |single_port_ram:ram[0].m_ram|                                                                                     ; 130 (130)   ; 128 (128)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 26 (26)           ; 102 (102)        ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[0].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                      |single_port_ram:ram[1].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[1].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[1].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[1].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[2].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[2].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[2].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[2].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[3].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[3].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[3].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[3].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[4].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[4].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[4].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[4].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[5].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[5].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[5].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[5].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[6].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[6].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[6].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[6].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[7].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[7].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[7].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[7].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[8].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[8].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[8].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[8].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[9].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[9].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[9].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[9].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                   |mem_1to2:m_buffer3|                                                                                                  ; 136 (0)     ; 132 (0)                   ; 0 (0)         ; 1152        ; 5    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (0)        ; 31 (0)            ; 101 (0)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3                                                                                                                                                                                                                                          ; mem_1to2                                         ; qsys_top     ;
;                      |single_port_ram:ram[0].m_ram|                                                                                     ; 132 (132)   ; 128 (128)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 31 (31)           ; 97 (97)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[0].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                      |single_port_ram:ram[1].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[1].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[1].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[1].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[2].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[2].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[2].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[2].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[3].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[3].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[3].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[3].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[4].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[4].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[4].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[4].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[5].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[5].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[5].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[5].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[6].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[6].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[6].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[6].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[7].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[7].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[7].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[7].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[8].m_ram|                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[8].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[8].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[8].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;                      |single_port_ram:ram[9].m_ram|                                                                                     ; 4 (4)       ; 4 (4)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 4 (4)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[9].m_ram                                                                                                                                                                                                             ; single_port_ram                                  ; qsys_top     ;
;                         |altsyncram:ram_rtl_0|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[9].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                        ; altsyncram                                       ; work         ;
;                            |altsyncram_ub41:auto_generated|                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 128         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[9].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated                                                                                                                                                         ; altsyncram_ub41                                  ; work         ;
;             |buffer_c:m_buffer_c|                                                                                                       ; 385 (385)   ; 38 (38)                   ; 0 (0)         ; 3840        ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 347 (347)    ; 0 (0)             ; 38 (38)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c                                                                                                                                                                                                                                                                                    ; buffer_c                                         ; qsys_top     ;
;                |mem_2to2:m_buffer0|                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3840        ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0                                                                                                                                                                                                                                                                 ; mem_2to2                                         ; qsys_top     ;
;                   |single_port_ram:ram[0].m_ram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 384         ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[0].m_ram                                                                                                                                                                                                                                    ; single_port_ram                                  ; qsys_top     ;
;                      |altsyncram:ram_rtl_0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 384         ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[0].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                                               ; altsyncram                                       ; work         ;
;                         |altsyncram_cd41:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 384         ; 7    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[0].m_ram|altsyncram:ram_rtl_0|altsyncram_cd41:auto_generated                                                                                                                                                                                ; altsyncram_cd41                                  ; work         ;
;                   |single_port_ram:ram[1].m_ram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 384         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[1].m_ram                                                                                                                                                                                                                                    ; single_port_ram                                  ; qsys_top     ;
;                      |altsyncram:ram_rtl_0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 384         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[1].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                                               ; altsyncram                                       ; work         ;
;                         |altsyncram_cd41:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 384         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[1].m_ram|altsyncram:ram_rtl_0|altsyncram_cd41:auto_generated                                                                                                                                                                                ; altsyncram_cd41                                  ; work         ;
;                   |single_port_ram:ram[2].m_ram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 384         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[2].m_ram                                                                                                                                                                                                                                    ; single_port_ram                                  ; qsys_top     ;
;                      |altsyncram:ram_rtl_0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 384         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[2].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                                               ; altsyncram                                       ; work         ;
;                         |altsyncram_cd41:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 384         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[2].m_ram|altsyncram:ram_rtl_0|altsyncram_cd41:auto_generated                                                                                                                                                                                ; altsyncram_cd41                                  ; work         ;
;                   |single_port_ram:ram[3].m_ram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 384         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[3].m_ram                                                                                                                                                                                                                                    ; single_port_ram                                  ; qsys_top     ;
;                      |altsyncram:ram_rtl_0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 384         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[3].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                                               ; altsyncram                                       ; work         ;
;                         |altsyncram_cd41:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 384         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[3].m_ram|altsyncram:ram_rtl_0|altsyncram_cd41:auto_generated                                                                                                                                                                                ; altsyncram_cd41                                  ; work         ;
;                   |single_port_ram:ram[4].m_ram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 384         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[4].m_ram                                                                                                                                                                                                                                    ; single_port_ram                                  ; qsys_top     ;
;                      |altsyncram:ram_rtl_0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 384         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[4].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                                               ; altsyncram                                       ; work         ;
;                         |altsyncram_cd41:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 384         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[4].m_ram|altsyncram:ram_rtl_0|altsyncram_cd41:auto_generated                                                                                                                                                                                ; altsyncram_cd41                                  ; work         ;
;                   |single_port_ram:ram[5].m_ram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 384         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[5].m_ram                                                                                                                                                                                                                                    ; single_port_ram                                  ; qsys_top     ;
;                      |altsyncram:ram_rtl_0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 384         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[5].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                                               ; altsyncram                                       ; work         ;
;                         |altsyncram_cd41:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 384         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[5].m_ram|altsyncram:ram_rtl_0|altsyncram_cd41:auto_generated                                                                                                                                                                                ; altsyncram_cd41                                  ; work         ;
;                   |single_port_ram:ram[6].m_ram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 384         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[6].m_ram                                                                                                                                                                                                                                    ; single_port_ram                                  ; qsys_top     ;
;                      |altsyncram:ram_rtl_0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 384         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[6].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                                               ; altsyncram                                       ; work         ;
;                         |altsyncram_cd41:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 384         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[6].m_ram|altsyncram:ram_rtl_0|altsyncram_cd41:auto_generated                                                                                                                                                                                ; altsyncram_cd41                                  ; work         ;
;                   |single_port_ram:ram[7].m_ram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 384         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[7].m_ram                                                                                                                                                                                                                                    ; single_port_ram                                  ; qsys_top     ;
;                      |altsyncram:ram_rtl_0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 384         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[7].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                                               ; altsyncram                                       ; work         ;
;                         |altsyncram_cd41:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 384         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[7].m_ram|altsyncram:ram_rtl_0|altsyncram_cd41:auto_generated                                                                                                                                                                                ; altsyncram_cd41                                  ; work         ;
;                   |single_port_ram:ram[8].m_ram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 384         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[8].m_ram                                                                                                                                                                                                                                    ; single_port_ram                                  ; qsys_top     ;
;                      |altsyncram:ram_rtl_0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 384         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[8].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                                               ; altsyncram                                       ; work         ;
;                         |altsyncram_cd41:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 384         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[8].m_ram|altsyncram:ram_rtl_0|altsyncram_cd41:auto_generated                                                                                                                                                                                ; altsyncram_cd41                                  ; work         ;
;                   |single_port_ram:ram[9].m_ram|                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 384         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[9].m_ram                                                                                                                                                                                                                                    ; single_port_ram                                  ; qsys_top     ;
;                      |altsyncram:ram_rtl_0|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 384         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[9].m_ram|altsyncram:ram_rtl_0                                                                                                                                                                                                               ; altsyncram                                       ; work         ;
;                         |altsyncram_cd41:auto_generated|                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 384         ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[9].m_ram|altsyncram:ram_rtl_0|altsyncram_cd41:auto_generated                                                                                                                                                                                ; altsyncram_cd41                                  ; work         ;
;             |mmu_controller:m_mmu_controller|                                                                                           ; 1459 (162)  ; 1382 (87)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (73)      ; 1 (1)             ; 1383 (88)        ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_controller:m_mmu_controller                                                                                                                                                                                                                                                                        ; mmu_controller                                   ; qsys_top     ;
;                |delay:m_delay_activation|                                                                                               ; 32 (32)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 32 (32)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_controller:m_mmu_controller|delay:m_delay_activation                                                                                                                                                                                                                                               ; delay                                            ; qsys_top     ;
;                |delay:m_delay_bias|                                                                                                     ; 768 (768)   ; 768 (768)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 768 (768)        ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_controller:m_mmu_controller|delay:m_delay_bias                                                                                                                                                                                                                                                     ; delay                                            ; qsys_top     ;
;                |delay:m_delay_dim_x|                                                                                                    ; 186 (186)   ; 184 (184)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 184 (184)        ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_controller:m_mmu_controller|delay:m_delay_dim_x                                                                                                                                                                                                                                                    ; delay                                            ; qsys_top     ;
;                |delay:m_delay_dim_y|                                                                                                    ; 184 (184)   ; 184 (184)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 184 (184)        ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_controller:m_mmu_controller|delay:m_delay_dim_y                                                                                                                                                                                                                                                    ; delay                                            ; qsys_top     ;
;                |delay:m_delay_fifo_wr|                                                                                                  ; 36 (36)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 36 (36)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_controller:m_mmu_controller|delay:m_delay_fifo_wr                                                                                                                                                                                                                                                  ; delay                                            ; qsys_top     ;
;                |delay:m_delay_padding|                                                                                                  ; 33 (33)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_controller:m_mmu_controller|delay:m_delay_padding                                                                                                                                                                                                                                                  ; delay                                            ; qsys_top     ;
;                |delay:m_delay_pooling|                                                                                                  ; 35 (35)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 35 (35)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_controller:m_mmu_controller|delay:m_delay_pooling                                                                                                                                                                                                                                                  ; delay                                            ; qsys_top     ;
;                |delay:m_delay_shift|                                                                                                    ; 23 (23)     ; 23 (23)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 23 (23)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_controller:m_mmu_controller|delay:m_delay_shift                                                                                                                                                                                                                                                    ; delay                                            ; qsys_top     ;
;             |mmu_setup:m_mmu_a_setup|                                                                                                   ; 973 (973)   ; 440 (440)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 272 (272)    ; 49 (49)           ; 652 (652)        ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup                                                                                                                                                                                                                                                                                ; mmu_setup                                        ; qsys_top     ;
;             |mmu_setup:m_mmu_b_setup|                                                                                                   ; 976 (976)   ; 440 (440)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 366 (366)    ; 53 (53)           ; 557 (557)        ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup                                                                                                                                                                                                                                                                                ; mmu_setup                                        ; qsys_top     ;
;             |mmu_setup:m_mmu_c_setup|                                                                                                   ; 1084 (1084) ; 1080 (1080)               ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1083 (1083)      ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_c_setup                                                                                                                                                                                                                                                                                ; mmu_setup                                        ; qsys_top     ;
;             |mmu_str:m_mmu_str|                                                                                                         ; 6093 (0)    ; 4967 (0)                  ; 0 (0)         ; 0           ; 0    ; 100          ; 100     ; 0         ; 0    ; 0            ; 1125 (0)     ; 1492 (0)          ; 3476 (0)         ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str                                                                                                                                                                                                                                                                                      ; mmu_str                                          ; qsys_top     ;
;                |mac_cell:x[0].y[0].m_cell|                                                                                              ; 58 (58)     ; 57 (57)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 1 (1)        ; 33 (33)           ; 24 (24)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[0].y[1].m_cell|                                                                                              ; 57 (57)     ; 56 (56)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 1 (1)        ; 32 (32)           ; 24 (24)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[0].y[2].m_cell|                                                                                              ; 58 (58)     ; 57 (57)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 1 (1)        ; 32 (32)           ; 25 (25)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[0].y[3].m_cell|                                                                                              ; 57 (57)     ; 56 (56)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 1 (1)        ; 31 (31)           ; 25 (25)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[0].y[4].m_cell|                                                                                              ; 58 (58)     ; 57 (57)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 1 (1)        ; 32 (32)           ; 25 (25)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[0].y[5].m_cell|                                                                                              ; 57 (57)     ; 56 (56)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 1 (1)        ; 32 (32)           ; 24 (24)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[0].y[6].m_cell|                                                                                              ; 58 (58)     ; 57 (57)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 1 (1)        ; 32 (32)           ; 25 (25)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[0].y[7].m_cell|                                                                                              ; 49 (49)     ; 48 (48)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 1 (1)        ; 24 (24)           ; 24 (24)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[0].y[8].m_cell|                                                                                              ; 50 (50)     ; 49 (49)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 1 (1)        ; 24 (24)           ; 25 (25)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[8].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[8].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[0].y[9].m_cell|                                                                                              ; 49 (49)     ; 48 (48)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 1 (1)        ; 24 (24)           ; 24 (24)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[9].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[9].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[1].y[0].m_cell|                                                                                              ; 79 (79)     ; 55 (55)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 29 (29)           ; 39 (39)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[1].y[1].m_cell|                                                                                              ; 78 (78)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 30 (30)           ; 37 (37)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[1].y[2].m_cell|                                                                                              ; 79 (79)     ; 55 (55)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 30 (30)           ; 38 (38)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[1].y[3].m_cell|                                                                                              ; 78 (78)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 30 (30)           ; 37 (37)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[1].y[4].m_cell|                                                                                              ; 79 (79)     ; 55 (55)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 31 (31)           ; 37 (37)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[1].y[5].m_cell|                                                                                              ; 78 (78)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 30 (30)           ; 37 (37)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[1].y[6].m_cell|                                                                                              ; 79 (79)     ; 55 (55)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 31 (31)           ; 37 (37)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[1].y[7].m_cell|                                                                                              ; 70 (70)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 22 (22)           ; 37 (37)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[1].y[8].m_cell|                                                                                              ; 72 (72)     ; 48 (48)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 23 (23)           ; 38 (38)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[1].y[9].m_cell|                                                                                              ; 70 (70)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 22 (22)           ; 37 (37)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[2].y[0].m_cell|                                                                                              ; 78 (78)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 16 (16)           ; 51 (51)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[2].y[1].m_cell|                                                                                              ; 78 (78)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 17 (17)           ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[2].y[2].m_cell|                                                                                              ; 78 (78)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 17 (17)           ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[2].y[3].m_cell|                                                                                              ; 78 (78)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 16 (16)           ; 51 (51)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[2].y[4].m_cell|                                                                                              ; 78 (78)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 17 (17)           ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[2].y[5].m_cell|                                                                                              ; 78 (78)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 15 (15)           ; 52 (52)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[2].y[6].m_cell|                                                                                              ; 78 (78)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 17 (17)           ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[2].y[7].m_cell|                                                                                              ; 71 (71)     ; 47 (47)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 10 (10)           ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[2].y[8].m_cell|                                                                                              ; 71 (71)     ; 47 (47)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 10 (10)           ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[2].y[9].m_cell|                                                                                              ; 70 (70)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 9 (9)             ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[3].y[0].m_cell|                                                                                              ; 78 (78)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 17 (17)           ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[3].y[1].m_cell|                                                                                              ; 78 (78)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 17 (17)           ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[3].y[2].m_cell|                                                                                              ; 78 (78)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 17 (17)           ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[3].y[3].m_cell|                                                                                              ; 78 (78)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 17 (17)           ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[3].y[4].m_cell|                                                                                              ; 78 (78)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 17 (17)           ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[3].y[5].m_cell|                                                                                              ; 78 (78)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 17 (17)           ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[3].y[6].m_cell|                                                                                              ; 79 (79)     ; 55 (55)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 17 (17)           ; 51 (51)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[3].y[7].m_cell|                                                                                              ; 70 (70)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 9 (9)             ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[3].y[8].m_cell|                                                                                              ; 71 (71)     ; 47 (47)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 10 (10)           ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[3].y[9].m_cell|                                                                                              ; 70 (70)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 9 (9)             ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[4].y[0].m_cell|                                                                                              ; 78 (78)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 17 (17)           ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[4].y[1].m_cell|                                                                                              ; 78 (78)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 17 (17)           ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[4].y[2].m_cell|                                                                                              ; 78 (78)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 17 (17)           ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[4].y[3].m_cell|                                                                                              ; 78 (78)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 17 (17)           ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[4].y[4].m_cell|                                                                                              ; 78 (78)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 17 (17)           ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[4].y[5].m_cell|                                                                                              ; 79 (79)     ; 55 (55)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 18 (18)           ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[4].y[6].m_cell|                                                                                              ; 78 (78)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 17 (17)           ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[4].y[7].m_cell|                                                                                              ; 70 (70)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 9 (9)             ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[4].y[8].m_cell|                                                                                              ; 71 (71)     ; 47 (47)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 9 (9)             ; 51 (51)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[4].y[9].m_cell|                                                                                              ; 70 (70)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 9 (9)             ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[5].y[0].m_cell|                                                                                              ; 78 (78)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 16 (16)           ; 51 (51)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[5].y[1].m_cell|                                                                                              ; 78 (78)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 17 (17)           ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[5].y[2].m_cell|                                                                                              ; 78 (78)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 17 (17)           ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[5].y[3].m_cell|                                                                                              ; 78 (78)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 17 (17)           ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[5].y[4].m_cell|                                                                                              ; 79 (79)     ; 55 (55)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 17 (17)           ; 51 (51)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[5].y[5].m_cell|                                                                                              ; 78 (78)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 16 (16)           ; 51 (51)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[5].y[6].m_cell|                                                                                              ; 78 (78)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 17 (17)           ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[5].y[7].m_cell|                                                                                              ; 70 (70)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 9 (9)             ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[5].y[8].m_cell|                                                                                              ; 71 (71)     ; 47 (47)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 8 (8)             ; 52 (52)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[5].y[9].m_cell|                                                                                              ; 70 (70)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 9 (9)             ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[6].y[0].m_cell|                                                                                              ; 78 (78)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 16 (16)           ; 51 (51)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[6].y[1].m_cell|                                                                                              ; 78 (78)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 16 (16)           ; 51 (51)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[6].y[2].m_cell|                                                                                              ; 78 (78)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 17 (17)           ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[6].y[3].m_cell|                                                                                              ; 79 (79)     ; 55 (55)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 18 (18)           ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[6].y[4].m_cell|                                                                                              ; 78 (78)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 16 (16)           ; 51 (51)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[6].y[5].m_cell|                                                                                              ; 78 (78)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 17 (17)           ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[6].y[6].m_cell|                                                                                              ; 78 (78)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 17 (17)           ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[6].y[7].m_cell|                                                                                              ; 70 (70)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 9 (9)             ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[6].y[8].m_cell|                                                                                              ; 71 (71)     ; 47 (47)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 3 (3)             ; 57 (57)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[6].y[9].m_cell|                                                                                              ; 70 (70)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 9 (9)             ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[7].y[0].m_cell|                                                                                              ; 70 (70)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 9 (9)             ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[7].y[1].m_cell|                                                                                              ; 70 (70)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 9 (9)             ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[7].y[2].m_cell|                                                                                              ; 71 (71)     ; 47 (47)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 10 (10)           ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[7].y[3].m_cell|                                                                                              ; 70 (70)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 9 (9)             ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[7].y[4].m_cell|                                                                                              ; 70 (70)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 9 (9)             ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[7].y[5].m_cell|                                                                                              ; 70 (70)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 9 (9)             ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[7].y[6].m_cell|                                                                                              ; 70 (70)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 9 (9)             ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[7].y[7].m_cell|                                                                                              ; 62 (62)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 1 (1)             ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[7].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[7].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[7].y[8].m_cell|                                                                                              ; 63 (63)     ; 39 (39)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 2 (2)             ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[8].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[8].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[7].y[9].m_cell|                                                                                              ; 62 (62)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 1 (1)             ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[9].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[9].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[8].y[0].m_cell|                                                                                              ; 70 (70)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 8 (8)             ; 51 (51)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[0].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[0].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[8].y[1].m_cell|                                                                                              ; 71 (71)     ; 47 (47)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 9 (9)             ; 51 (51)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[8].y[2].m_cell|                                                                                              ; 70 (70)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 9 (9)             ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[8].y[3].m_cell|                                                                                              ; 70 (70)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 9 (9)             ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[8].y[4].m_cell|                                                                                              ; 70 (70)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 9 (9)             ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[8].y[5].m_cell|                                                                                              ; 70 (70)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 9 (9)             ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[8].y[6].m_cell|                                                                                              ; 70 (70)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 8 (8)             ; 51 (51)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[8].y[7].m_cell|                                                                                              ; 62 (62)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 1 (1)             ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[7].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[7].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[8].y[8].m_cell|                                                                                              ; 63 (63)     ; 39 (39)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 2 (2)             ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[8].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[8].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[8].y[9].m_cell|                                                                                              ; 62 (62)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 11 (11)      ; 1 (1)             ; 50 (50)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[9].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[9].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[9].y[0].m_cell|                                                                                              ; 71 (71)     ; 47 (47)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 24 (24)      ; 10 (10)           ; 37 (37)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[0].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[0].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[9].y[1].m_cell|                                                                                              ; 70 (70)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 24 (24)      ; 9 (9)             ; 37 (37)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[9].y[2].m_cell|                                                                                              ; 70 (70)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 24 (24)      ; 9 (9)             ; 37 (37)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[9].y[3].m_cell|                                                                                              ; 70 (70)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 22 (22)      ; 9 (9)             ; 39 (39)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[9].y[4].m_cell|                                                                                              ; 70 (70)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 24 (24)      ; 9 (9)             ; 37 (37)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[9].y[5].m_cell|                                                                                              ; 70 (70)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 24 (24)      ; 8 (8)             ; 38 (38)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[9].y[6].m_cell|                                                                                              ; 70 (70)     ; 46 (46)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 24 (24)      ; 9 (9)             ; 37 (37)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[9].y[7].m_cell|                                                                                              ; 62 (62)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 24 (24)      ; 1 (1)             ; 37 (37)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[7].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[7].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[9].y[8].m_cell|                                                                                              ; 63 (63)     ; 39 (39)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 22 (22)      ; 2 (2)             ; 39 (39)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[8].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[8].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;                |mac_cell:x[9].y[9].m_cell|                                                                                              ; 61 (61)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 38 (38)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[9].m_cell                                                                                                                                                                                                                                                            ; mac_cell                                         ; qsys_top     ;
;                   |lpm_mult:Mult0|                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[9].m_cell|lpm_mult:Mult0                                                                                                                                                                                                                                             ; lpm_mult                                         ; work         ;
;                      |mult_03t:auto_generated|                                                                                          ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated                                                                                                                                                                                                                     ; mult_03t                                         ; work         ;
;             |out_controller:m_out_controller|                                                                                           ; 206 (206)   ; 83 (83)                   ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 121 (121)    ; 1 (1)             ; 84 (84)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|out_controller:m_out_controller                                                                                                                                                                                                                                                                        ; out_controller                                   ; qsys_top     ;
;                |lpm_mult:Mult0|                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|out_controller:m_out_controller|lpm_mult:Mult0                                                                                                                                                                                                                                                         ; lpm_mult                                         ; work         ;
;                   |mult_3at:auto_generated|                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 1            ; 1       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|out_controller:m_out_controller|lpm_mult:Mult0|mult_3at:auto_generated                                                                                                                                                                                                                                 ; mult_3at                                         ; work         ;
;             |padding_pipeline:m_padding_pipeline|                                                                                       ; 278 (278)   ; 248 (248)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (28)      ; 0 (0)             ; 250 (250)        ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|padding_pipeline:m_padding_pipeline                                                                                                                                                                                                                                                                    ; padding_pipeline                                 ; qsys_top     ;
;             |pooling_pipeline:m_pooling_pipeline|                                                                                       ; 1090 (720)  ; 960 (720)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 130 (0)      ; 0 (0)             ; 960 (715)        ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline                                                                                                                                                                                                                                                                    ; pooling_pipeline                                 ; qsys_top     ;
;                |pooling_max:x[0].m_pooling_max|                                                                                         ; 75 (75)     ; 48 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 0 (0)             ; 49 (49)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|pooling_max:x[0].m_pooling_max                                                                                                                                                                                                                                     ; pooling_max                                      ; qsys_top     ;
;                |pooling_max:x[1].m_pooling_max|                                                                                         ; 75 (75)     ; 48 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 0 (0)             ; 49 (49)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|pooling_max:x[1].m_pooling_max                                                                                                                                                                                                                                     ; pooling_max                                      ; qsys_top     ;
;                |pooling_max:x[2].m_pooling_max|                                                                                         ; 75 (75)     ; 48 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 0 (0)             ; 49 (49)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|pooling_max:x[2].m_pooling_max                                                                                                                                                                                                                                     ; pooling_max                                      ; qsys_top     ;
;                |pooling_max:x[3].m_pooling_max|                                                                                         ; 75 (75)     ; 48 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 0 (0)             ; 49 (49)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|pooling_max:x[3].m_pooling_max                                                                                                                                                                                                                                     ; pooling_max                                      ; qsys_top     ;
;                |pooling_max:x[4].m_pooling_max|                                                                                         ; 75 (75)     ; 48 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 0 (0)             ; 49 (49)          ; |top|qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|pooling_max:x[4].m_pooling_max                                                                                                                                                                                                                                     ; pooling_max                                      ; qsys_top     ;
;    |sld_hub:auto_hub|                                                                                                                   ; 164 (1)     ; 89 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 75 (1)       ; 13 (0)            ; 76 (0)           ; |top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                ; sld_hub                                          ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 163 (0)     ; 89 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (0)       ; 13 (0)            ; 76 (0)           ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                ; alt_sld_fab_with_jtag_input                      ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 163 (0)     ; 89 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (0)       ; 13 (0)            ; 76 (0)           ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                             ; alt_sld_fab                                      ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 163 (7)     ; 89 (6)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 74 (1)       ; 13 (2)            ; 76 (0)           ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                         ; alt_sld_fab_alt_sld_fab                          ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 160 (0)     ; 83 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 73 (0)       ; 11 (0)            ; 76 (0)           ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                             ; alt_sld_fab_alt_sld_fab_sldfabric                ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 160 (117)   ; 83 (55)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 73 (58)      ; 11 (11)           ; 76 (50)          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                ; sld_jtag_hub                                     ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 23 (23)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 9 (9)            ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                        ; sld_rom_sr                                       ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 19 (19)          ; |top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                      ; sld_shadow_jsm                                   ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                   ;
+------------------+----------+---------------+---------------+-----------------------+----------+------+
; Name             ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO      ; TCOE ;
+------------------+----------+---------------+---------------+-----------------------+----------+------+
; GTX_CLK          ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; PHY_RESET_N      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; LED_RESET_N      ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; LED_CORE_RESET_N ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; MDC              ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; RGMII_OUT[0]     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; RGMII_OUT[1]     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; RGMII_OUT[2]     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; RGMII_OUT[3]     ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; TX_CONTROL       ; Output   ; --            ; --            ; --                    ; (0) 0 ps ; --   ;
; ENA_10_N         ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; ETH_MODE_N       ; Output   ; --            ; --            ; --                    ; --       ; --   ;
; MDIO             ; Bidir    ; (6) 1211 ps   ; --            ; --                    ; --       ; --   ;
; RESET_N          ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; c10_clk50m       ; Input    ; --            ; --            ; --                    ; --       ; --   ;
; SET_10           ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; SET_1000         ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; RX_CLK           ; Input    ; (0) 0 ps      ; --            ; --                    ; --       ; --   ;
; RX_CONTROL       ; Input    ; --            ; (1) 343 ps    ; --                    ; --       ; --   ;
; RGMII_IN[2]      ; Input    ; (1) 343 ps    ; --            ; --                    ; --       ; --   ;
; RGMII_IN[1]      ; Input    ; --            ; (1) 343 ps    ; --                    ; --       ; --   ;
; RGMII_IN[3]      ; Input    ; (1) 343 ps    ; --            ; --                    ; --       ; --   ;
; RGMII_IN[0]      ; Input    ; --            ; (1) 343 ps    ; --                    ; --       ; --   ;
+------------------+----------+---------------+---------------+-----------------------+----------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                       ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; MDIO                                                                                                                                                                                                                                      ;                   ;         ;
;      - qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data_rd[0]~feeder                                                                              ; 0                 ; 6       ;
; RESET_N                                                                                                                                                                                                                                   ;                   ;         ;
; c10_clk50m                                                                                                                                                                                                                                ;                   ;         ;
; SET_10                                                                                                                                                                                                                                    ;                   ;         ;
; SET_1000                                                                                                                                                                                                                                  ;                   ;         ;
; RX_CLK                                                                                                                                                                                                                                    ;                   ;         ;
; RX_CONTROL                                                                                                                                                                                                                                ;                   ;         ;
;      - qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_n2e:auto_generated|input_cell_l[0]~feeder ; 1                 ; 1       ;
;      - qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_n2e:auto_generated|input_cell_h[0]~feeder ; 1                 ; 1       ;
; RGMII_IN[2]                                                                                                                                                                                                                               ;                   ;         ;
;      - qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_q2e:auto_generated|input_cell_h[2]~feeder ; 0                 ; 1       ;
;      - qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_q2e:auto_generated|input_cell_l[2]~feeder ; 0                 ; 1       ;
; RGMII_IN[1]                                                                                                                                                                                                                               ;                   ;         ;
;      - qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_q2e:auto_generated|input_cell_h[1]~feeder ; 1                 ; 1       ;
;      - qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_q2e:auto_generated|input_cell_l[1]~feeder ; 1                 ; 1       ;
; RGMII_IN[3]                                                                                                                                                                                                                               ;                   ;         ;
;      - qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_q2e:auto_generated|input_cell_h[3]~feeder ; 0                 ; 1       ;
;      - qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_q2e:auto_generated|input_cell_l[3]~feeder ; 0                 ; 1       ;
; RGMII_IN[0]                                                                                                                                                                                                                               ;                   ;         ;
;      - qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_q2e:auto_generated|input_cell_h[0]~feeder ; 1                 ; 1       ;
;      - qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_q2e:auto_generated|input_cell_l[0]~feeder ; 1                 ; 1       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                        ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; RESET_N                                                                                                                                                                                                                                                                                                                                                     ; PIN_E15            ; 2       ; Async. clear               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; RX_CLK                                                                                                                                                                                                                                                                                                                                                      ; PIN_B8             ; 1547    ; Clock                      ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y17_N0     ; 334     ; Clock                      ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                ; JTAG_X1_Y17_N0     ; 22      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; c10_clk50m                                                                                                                                                                                                                                                                                                                                                  ; PIN_E1             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated|locked                                                                                                                                                                                                                                                                                          ; LCCOMB_X6_Y1_N26   ; 10      ; Async. clear               ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                                                                                                                                                                                                                ; PLL_1              ; 14198   ; Clock                      ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_locked                                                                                                                                                                                                                                                                                ; PLL_1              ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0                                                                                                                                                                                                                                         ; LCCOMB_X24_Y1_N16  ; 17      ; Clock                      ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_0                                                                                                                                                                                                                                         ; FF_X50_Y24_N19     ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_1                                                                                                                                                                                                                                         ; FF_X50_Y24_N7      ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_2                                                                                                                                                                                                                                         ; FF_X51_Y24_N29     ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_3                                                                                                                                                                                                                                         ; FF_X51_Y24_N31     ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_4                                                                                                                                                                                                                                         ; FF_X51_Y23_N19     ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_5                                                                                                                                                                                                                                         ; FF_X51_Y23_N7      ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_6                                                                                                                                                                                                                                         ; FF_X52_Y23_N19     ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7                                                                                                                                                                                                                                         ; FF_X52_Y23_N5      ; 20      ; Clock                      ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|LQYT7093:MBPH5020|BMIN0175[0]                                                                                                                                                                                                                      ; FF_X24_Y1_N29      ; 19      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|\BWHK8171:13:QXXQ6833_1                                                                                                                                                                                                                            ; LCCOMB_X51_Y24_N14 ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|JAQF4326~0                                                                                                                                                                                                                                                                                     ; LCCOMB_X47_Y33_N28 ; 9       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]~1                                                                                                                                                                                                                                                                                  ; LCCOMB_X47_Y33_N12 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|SQHZ7915_2                                                                                                                                                                                                                                                                                                       ; FF_X49_Y32_N27     ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                                                      ; FF_X48_Y33_N27     ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|comb~0                                                                                                                                                                                                                                                                                                           ; LCCOMB_X47_Y33_N26 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|dr_scan                                                                                                                                                                                                                                                                                                          ; LCCOMB_X48_Y33_N28 ; 13      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~0                                                                                                                                                                                                                                                                                                      ; LCCOMB_X49_Y32_N26 ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|process_0~1                                                                                                                                                                                                                                                                                                      ; LCCOMB_X48_Y33_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                               ; FF_X25_Y21_N11     ; 122     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_avalon_st_adapter:avalon_st_adapter|qsys_top_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|always4~0                                                                                                                                                                                                           ; LCCOMB_X24_Y10_N22 ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_avalon_st_adapter:avalon_st_adapter|qsys_top_avalon_st_adapter_data_format_adapter_0:data_format_adapter_0|in_ready~1                                                                                                                                                                                                          ; LCCOMB_X25_Y10_N2  ; 50      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_avalon_st_adapter:avalon_st_adapter|qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0|qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo|always1~0                                                                                                                   ; LCCOMB_X24_Y10_N10 ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_host_control:U_CTRL|Selector6~1                                                                                                                                                                                               ; LCCOMB_X8_Y32_N26  ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aalignmenterrors_reg[7]~68                                                                                                                                                                                 ; LCCOMB_X25_Y31_N22 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframechecksequenceerrors_reg[7]~68                                                                                                                                                                        ; LCCOMB_X25_Y31_N30 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|aframesreceivedok_reg[14]~68                                                                                                                                                                               ; LCCOMB_X26_Y31_N6  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|in_ready~0                                                                                                                                                              ; LCCOMB_X1_Y22_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_10|out_valid                                                                                                                                                               ; LCCOMB_X5_Y26_N0   ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|in_ready~0                                                                                                                                                              ; LCCOMB_X8_Y24_N10  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_11|out_valid                                                                                                                                                               ; LCCOMB_X8_Y24_N30  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|in_ready~0                                                                                                                                                              ; LCCOMB_X4_Y26_N4   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_12|out_valid                                                                                                                                                               ; LCCOMB_X4_Y26_N12  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|in_ready~0                                                                                                                                                               ; LCCOMB_X5_Y30_N24  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_6|out_valid                                                                                                                                                                ; LCCOMB_X5_Y30_N28  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|in_ready~0                                                                                                                                                               ; LCCOMB_X3_Y27_N20  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_7|out_valid                                                                                                                                                                ; LCCOMB_X3_Y27_N24  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_8|take_in_data                                                                                                                                                             ; LCCOMB_X24_Y31_N30 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|in_ready~0                                                                                                                                                               ; LCCOMB_X5_Y32_N26  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_clock_crosser:U_SYNC_9|out_valid                                                                                                                                                                ; LCCOMB_X5_Y32_N28  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|cnt_wren                                                                                                                                                                ; FF_X27_Y32_N31     ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|reg_cnt~5                                                                                                                                                               ; LCCOMB_X26_Y33_N0  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|reg_cnt~6                                                                                                                                                               ; LCCOMB_X26_Y33_N22 ; 1       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|state.STM_TYPE_RST_CNT                                                                                                                                                  ; FF_X26_Y32_N11     ; 35      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|cnt_wren                                                                                                                                                                ; FF_X24_Y27_N9      ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|reg_cnt[1]~1                                                                                                                                                            ; LCCOMB_X23_Y28_N10 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|stat_cnt[24]~69                                                                                                                                                         ; LCCOMB_X23_Y28_N14 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|state.STM_TYPE_RST_CNT                                                                                                                                                  ; FF_X24_Y28_N7      ; 36      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always0~2                                                                                                                                                                                                  ; LCCOMB_X12_Y30_N30 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always11~0                                                                                                                                                                                                 ; LCCOMB_X11_Y30_N28 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always13~0                                                                                                                                                                                                 ; LCCOMB_X12_Y30_N16 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always15~0                                                                                                                                                                                                 ; LCCOMB_X12_Y30_N22 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always17~0                                                                                                                                                                                                 ; LCCOMB_X15_Y29_N0  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always19~0                                                                                                                                                                                                 ; LCCOMB_X14_Y26_N24 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always21~1                                                                                                                                                                                                 ; LCCOMB_X15_Y27_N30 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always23~0                                                                                                                                                                                                 ; LCCOMB_X15_Y27_N16 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always25~0                                                                                                                                                                                                 ; LCCOMB_X11_Y27_N20 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always27~0                                                                                                                                                                                                 ; LCCOMB_X14_Y26_N6  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always29~0                                                                                                                                                                                                 ; LCCOMB_X16_Y27_N28 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always2~0                                                                                                                                                                                                  ; LCCOMB_X12_Y30_N28 ; 24      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always31~1                                                                                                                                                                                                 ; LCCOMB_X11_Y30_N14 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always33~0                                                                                                                                                                                                 ; LCCOMB_X11_Y27_N4  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always35~1                                                                                                                                                                                                 ; LCCOMB_X11_Y30_N26 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always36~0                                                                                                                                                                                                 ; LCCOMB_X11_Y30_N8  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always37~1                                                                                                                                                                                                 ; LCCOMB_X12_Y30_N14 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|always9~0                                                                                                                                                                                                  ; LCCOMB_X12_Y30_N26 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|apausemacctrlframesreceived_reg[2]~68                                                                                                                                                                      ; LCCOMB_X25_Y31_N0  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|command_config[1]~1                                                                                                                                                                                        ; LCCOMB_X11_Y31_N12 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsFragments_reg[18]~68                                                                                                                                                                             ; LCCOMB_X25_Y31_N12 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherStatsJabbers_reg[9]~68                                                                                                                                                                                ; LCCOMB_X25_Y31_N14 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|etherstatsoctets_reg_clk[15]~68                                                                                                                                                                            ; LCCOMB_X9_Y31_N22  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|rx_sw_reset_wire                                                                                                                                                                                           ; LCCOMB_X25_Y31_N24 ; 198     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|sw_cnt_reset_wire                                                                                                                                                                                          ; LCCOMB_X9_Y31_N12  ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out                                                                                                                                                                                            ; FF_X1_Y11_N1       ; 1398    ; Async. clear               ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out                                                                                                                                                                                            ; FF_X25_Y21_N23     ; 996     ; Async. clear               ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out                                                                                                                                                                                            ; FF_X25_Y21_N27     ; 150     ; Async. clear               ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_3|altera_tse_reset_synchronizer_chain_out                                                                                                                                                                                            ; FF_X25_Y21_N9      ; 97      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out                                                                                                                                                                                            ; FF_X25_Y21_N1      ; 958     ; Async. clear               ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data[15]~1                                                                                                                                                                                                              ; LCCOMB_X2_Y32_N22  ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data_rd[7]~0                                                                                                                                                                                                            ; LCCOMB_X1_Y32_N14  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_phy_reg_add[9]~1                                                                                                                                                                                                        ; LCCOMB_X2_Y28_N20  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|run_cnt_32~1                                                                                                                                                                                                                ; LCCOMB_X1_Y33_N28  ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_clk_gen:U_CLKGEN|clk_ena                                                                                                                                                                                                           ; FF_X5_Y33_N13      ; 81      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio_cntl:U_CNTL|state.STM_TYP_HOST_RD_WR_ADDR                                                                                                                                                                                          ; FF_X8_Y28_N15      ; 17      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|mdio_oen                                                                                                                                                                                                                                           ; FF_X6_Y28_N1       ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|rxclk_ena                                                                                                                                                                                             ; FF_X28_Y30_N13     ; 582     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|txclk_ena                                                                                                                                                                                             ; FF_X21_Y25_N5      ; 361     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_mii_rx_if:U_MRX|mii_clk_ena                                                                                                                                                                                            ; FF_X28_Y29_N7      ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|Selector4~0                                                                                                                                                               ; LCCOMB_X21_Y13_N14 ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_RD|LessThan0~1                                                                                                   ; LCCOMB_X19_Y13_N14 ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_gray_cnt:U_WRT|LessThan0~1                                                                                                  ; LCCOMB_X10_Y12_N12 ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|byte_empty[0]~3                                                                                                                                                           ; LCCOMB_X23_Y15_N26 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|data_rdreq                                                                                                                                                                ; LCCOMB_X21_Y13_N10 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[16]~19                                                                                                                                                          ; LCCOMB_X23_Y12_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[24]~20                                                                                                                                                          ; LCCOMB_X23_Y12_N16 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_data32[8]~17                                                                                                                                                           ; LCCOMB_X23_Y15_N12 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|rx_wren32                                                                                                                                                                 ; FF_X23_Y12_N9      ; 22      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|sw_reset_ff_flush_counter[4]~12                                                                                                                                           ; LCCOMB_X24_Y14_N10 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|sw_reset_ff_flush~2                                                                                                                                                       ; LCCOMB_X24_Y11_N2  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|always15~8                                                                                                                                         ; LCCOMB_X30_Y30_N18 ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|dest_add_ok[9]                                                                                                                                     ; FF_X25_Y30_N23     ; 25      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|frm_type_ok_s[0]                                                                                                                                   ; FF_X26_Y29_N27     ; 35      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|pause_quant_val[15]~0                                                                                                                              ; LCCOMB_X25_Y29_N0  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_stat_wren                                                                                                                                       ; FF_X28_Y30_N5      ; 16      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|rx_wren_int                                                                                                                                        ; FF_X29_Y30_N17     ; 17      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_rx:U_RX|user_length[15]~1                                                                                                                                  ; LCCOMB_X27_Y30_N30 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|always16~7                                                                                                                                         ; LCCOMB_X18_Y25_N14 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|always18~2                                                                                                                                         ; LCCOMB_X16_Y28_N4  ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|always19~1                                                                                                                                         ; LCCOMB_X19_Y24_N16 ; 9       ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|always19~11                                                                                                                                        ; LCCOMB_X19_Y24_N0  ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|always19~4                                                                                                                                         ; LCCOMB_X19_Y24_N20 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|always19~7                                                                                                                                         ; LCCOMB_X17_Y24_N28 ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|always6~2                                                                                                                                          ; LCCOMB_X23_Y21_N24 ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|always6~3                                                                                                                                          ; LCCOMB_X20_Y23_N28 ; 7       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|col_int                                                                                                                                            ; FF_X24_Y25_N25     ; 29      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[1]~20                                                                                                                                      ; LCCOMB_X20_Y23_N0  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gen_pause_cnt_a[2]                                                                                                                                 ; FF_X18_Y24_N17     ; 18      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gen_pause_muxb[2]~9                                                                                                                                ; LCCOMB_X18_Y24_N30 ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|holdoff_quant_cnt[3]~61                                                                                                                            ; LCCOMB_X15_Y30_N0  ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|jam_reg[3]~2                                                                                                                                       ; LCCOMB_X25_Y27_N10 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pad_cnt[0]~8                                                                                                                                       ; LCCOMB_X20_Y24_N6  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pause_cnt[5]~19                                                                                                                                    ; LCCOMB_X20_Y26_N18 ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pause_frame_quant_val[15]~1                                                                                                                        ; LCCOMB_X19_Y24_N24 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|pause_latch[1]~0                                                                                                                                   ; LCCOMB_X20_Y26_N14 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|sop[4]                                                                                                                                             ; FF_X26_Y24_N19     ; 42      ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_rden                                                                                                                                            ; FF_X19_Y23_N31     ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|Equal8~1                                                                                                                              ; LCCOMB_X35_Y31_N24 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|LessThan0~4                                                                                                                           ; LCCOMB_X18_Y31_N14 ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|Selector1~0                                                                                                                           ; LCCOMB_X32_Y31_N28 ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|dest_addr[15]~9                                                                                                                       ; LCCOMB_X35_Y31_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|dest_addr[23]~8                                                                                                                       ; LCCOMB_X35_Y31_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|dest_addr[31]~7                                                                                                                       ; LCCOMB_X35_Y31_N6  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|dest_addr[39]~6                                                                                                                       ; LCCOMB_X35_Y31_N12 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|dest_addr[47]~5                                                                                                                       ; LCCOMB_X35_Y31_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|dest_addr[5]~4                                                                                                                        ; LCCOMB_X35_Y31_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|frm_unicast~1                                                                                                                         ; LCCOMB_X24_Y31_N22 ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_rx_stat_extract:U_RXSTAT|total_frm_cnt[1]~36                                                                                                                   ; LCCOMB_X31_Y31_N14 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|dest_addr[15]~9                                                                                                                       ; LCCOMB_X28_Y27_N16 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|dest_addr[23]~8                                                                                                                       ; LCCOMB_X28_Y27_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|dest_addr[31]~7                                                                                                                       ; LCCOMB_X28_Y28_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|dest_addr[39]~6                                                                                                                       ; LCCOMB_X28_Y28_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|dest_addr[47]~5                                                                                                                       ; LCCOMB_X28_Y28_N24 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|dest_addr[7]~3                                                                                                                        ; LCCOMB_X28_Y27_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_broadcast~0                                                                                                                       ; LCCOMB_X27_Y28_N28 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_cnt[1]~16                                                                                                                         ; LCCOMB_X26_Y27_N30 ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_stat_val                                                                                                                          ; FF_X21_Y27_N1      ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|sop_reg[3]                                                                                                                            ; FF_X23_Y27_N13     ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|type_length[15]~26                                                                                                                    ; LCCOMB_X30_Y28_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|type_length[4]~17                                                                                                                     ; LCCOMB_X30_Y28_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_RD|LessThan0~1                                                                                                   ; LCCOMB_X24_Y20_N24 ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|LessThan0~1                                                                                                  ; LCCOMB_X19_Y17_N20 ; 7       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|Selector0~6                                                                                                                             ; LCCOMB_X21_Y23_N22 ; 20      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|Selector1~5                                                                                                                             ; LCCOMB_X21_Y21_N14 ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|Selector4~1                                                                                                                             ; LCCOMB_X21_Y21_N12 ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|always14~0                                                                                                                              ; LCCOMB_X20_Y22_N24 ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|back_cnt~24                                                                                                                             ; LCCOMB_X21_Y22_N14 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|buf_wren                                                                                                                                ; FF_X21_Y21_N11     ; 1       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|lfsr_ena                                                                                                                                ; LCCOMB_X19_Y23_N20 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|load_cnt[2]~21                                                                                                                          ; LCCOMB_X20_Y21_N26 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|load_cnt_reg~0                                                                                                                          ; LCCOMB_X21_Y21_N4  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|retrans_cnt[1]~22                                                                                                                       ; LCCOMB_X17_Y21_N6  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|retrans_cnt~21                                                                                                                          ; LCCOMB_X21_Y22_N28 ; 6       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|transmit_cnt[4]~17                                                                                                                      ; LCCOMB_X20_Y21_N30 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_retransmit_cntl:U_RETR|wait_col_cnt[1]~17                                                                                                                      ; LCCOMB_X20_Y21_N0  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|always3~1                                                                                                                                                                 ; LCCOMB_X20_Y21_N4  ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|always4~1                                                                                                                                                                 ; LCCOMB_X21_Y20_N4  ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|comb~0                                                                                                                                                                    ; LCCOMB_X23_Y17_N22 ; 16      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|comb~1                                                                                                                                                                    ; LCCOMB_X23_Y23_N14 ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|comb~2                                                                                                                                                                    ; LCCOMB_X23_Y17_N30 ; 22      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|dout_reg_sft[19]~0                                                                                                                                                        ; LCCOMB_X21_Y20_N14 ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|neinyesfmd~55                                                                                                                                                                                                                     ; LCCOMB_X26_Y32_N30 ; 23      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                    ; LCCOMB_X28_Y32_N20 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|enable~0                                                                                                                                                                                                                                     ; LCCOMB_X32_Y33_N0  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~7                                                                                                                                                                                                                                   ; LCCOMB_X28_Y32_N12 ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                                                                             ; FF_X29_Y32_N13     ; 11      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~4                                                                                                                                                                                                                              ; LCCOMB_X17_Y33_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~5                                                                                                                                                                                                                              ; LCCOMB_X17_Y33_N20 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[25]~0                                                                                                                                                                                                                              ; LCCOMB_X17_Y33_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[3]~2                                                                                                                                                                                                                               ; LCCOMB_X17_Y33_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                ; LCCOMB_X38_Y33_N30 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                             ; LCCOMB_X39_Y33_N12 ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]~0                                                                                                                                                                                                                                                       ; LCCOMB_X31_Y33_N10 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                             ; FF_X45_Y32_N13     ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0~0                                                                                           ; LCCOMB_X45_Y32_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                  ; LCCOMB_X41_Y32_N24 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                   ; LCCOMB_X43_Y33_N14 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                            ; LCCOMB_X51_Y31_N10 ; 21      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                                                                            ; LCCOMB_X50_Y30_N26 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                 ; LCCOMB_X43_Y33_N12 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                     ; FF_X49_Y28_N7      ; 1       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[0]~13                                                                                                                             ; LCCOMB_X49_Y30_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter~12                                                                                                                                ; LCCOMB_X49_Y30_N26 ; 8       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                  ; FF_X49_Y30_N15     ; 8       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                                      ; LCCOMB_X50_Y30_N30 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                      ; LCCOMB_X48_Y30_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~12                                                                                                                                    ; LCCOMB_X50_Y30_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                        ; LCCOMB_X50_Y30_N14 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~2                                                                                                                                         ; LCCOMB_X50_Y30_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~0                                                                                                                                      ; LCCOMB_X49_Y29_N16 ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]~7                                                                                                                           ; LCCOMB_X49_Y29_N18 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~5                                                                                                                          ; LCCOMB_X49_Y29_N14 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                          ; LCCOMB_X48_Y29_N26 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                          ; LCCOMB_X50_Y30_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[1]~10                                                                                                                             ; LCCOMB_X46_Y31_N6  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                           ; LCCOMB_X48_Y31_N16 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~1                                                                                                                                ; LCCOMB_X48_Y30_N12 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state~10                                                                                                                                        ; LCCOMB_X46_Y31_N20 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]~30                                                                                                                      ; LCCOMB_X49_Y29_N0  ; 19      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~21                                                                                                           ; LCCOMB_X49_Y28_N30 ; 19      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                          ; LCCOMB_X50_Y28_N6  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~2                                                                                                                               ; LCCOMB_X48_Y29_N24 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~17                                                                                                                                       ; LCCOMB_X47_Y30_N14 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                              ; FF_X45_Y32_N9      ; 41      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|virtual_state_sdr~0                                                                                                                                             ; LCCOMB_X49_Y30_N0  ; 48      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_packets_to_bytes:p2b|in_ready~1                                                                                                                                                                                                                                                             ; LCCOMB_X41_Y32_N22 ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                    ; FF_X52_Y26_N31     ; 204     ; Async. clear               ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                    ; FF_X26_Y15_N13     ; 5475    ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|bias~27                                                                                                                                                                                                                                                                                      ; LCCOMB_X29_Y12_N20 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|bias~28                                                                                                                                                                                                                                                                                      ; LCCOMB_X29_Y12_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|bias~29                                                                                                                                                                                                                                                                                      ; LCCOMB_X29_Y12_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|buffer_a_data~8                                                                                                                                                                                                                                                                              ; LCCOMB_X35_Y16_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|buffer_a_idx~6                                                                                                                                                                                                                                                                               ; LCCOMB_X28_Y13_N30 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|buffer_b_data~10                                                                                                                                                                                                                                                                             ; LCCOMB_X35_Y16_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|buffer_b_idx~5                                                                                                                                                                                                                                                                               ; LCCOMB_X28_Y13_N28 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|host_mac[38]~1                                                                                                                                                                                                                                                                               ; LCCOMB_X26_Y11_N26 ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|length~17                                                                                                                                                                                                                                                                                    ; LCCOMB_X26_Y11_N30 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|mac_src[14]~1                                                                                                                                                                                                                                                                                ; LCCOMB_X28_Y9_N14  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|mac_src[17]~13                                                                                                                                                                                                                                                                               ; LCCOMB_X28_Y9_N22  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|mac_src[24]~12                                                                                                                                                                                                                                                                               ; LCCOMB_X26_Y8_N6   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|mac_src[32]~10                                                                                                                                                                                                                                                                               ; LCCOMB_X26_Y8_N24  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|mac_src[3]~9                                                                                                                                                                                                                                                                                 ; LCCOMB_X26_Y8_N18  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|mac_src[46]~2                                                                                                                                                                                                                                                                                ; LCCOMB_X28_Y9_N16  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|pooling[0]                                                                                                                                                                                                                                                                                   ; FF_X28_Y12_N27     ; 18      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|state.STATE_PAYLOAD                                                                                                                                                                                                                                                                          ; FF_X29_Y11_N17     ; 22      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|data[15]~160                                                                                                                                                                                                                                                                                 ; LCCOMB_X19_Y6_N10  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|data[30]~46                                                                                                                                                                                                                                                                                  ; LCCOMB_X24_Y5_N18  ; 20      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|eth_tx_scheduler:m_eth_tx_scheduler|FIFO_v:m_fifo_frame|data_out[2]~0                                                                                                                                                                                                                        ; LCCOMB_X7_Y6_N26   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|eth_tx_scheduler:m_eth_tx_scheduler|FIFO_v:m_fifo_frame|mem_array~166                                                                                                                                                                                                                        ; LCCOMB_X3_Y7_N30   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|eth_tx_scheduler:m_eth_tx_scheduler|FIFO_v:m_fifo_frame|mem_array~168                                                                                                                                                                                                                        ; LCCOMB_X3_Y7_N6    ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|eth_tx_scheduler:m_eth_tx_scheduler|FIFO_v:m_fifo_frame|mem_array~170                                                                                                                                                                                                                        ; LCCOMB_X2_Y7_N22   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|eth_tx_scheduler:m_eth_tx_scheduler|FIFO_v:m_fifo_frame|mem_array~172                                                                                                                                                                                                                        ; LCCOMB_X3_Y10_N22  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|eth_tx_scheduler:m_eth_tx_scheduler|FIFO_v:m_fifo_frame|mem_array~174                                                                                                                                                                                                                        ; LCCOMB_X2_Y7_N14   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|eth_tx_scheduler:m_eth_tx_scheduler|FIFO_v:m_fifo_frame|mem_array~176                                                                                                                                                                                                                        ; LCCOMB_X4_Y8_N26   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|eth_tx_scheduler:m_eth_tx_scheduler|FIFO_v:m_fifo_frame|mem_array~178                                                                                                                                                                                                                        ; LCCOMB_X4_Y8_N14   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|eth_tx_scheduler:m_eth_tx_scheduler|FIFO_v:m_fifo_frame|mem_array~180                                                                                                                                                                                                                        ; LCCOMB_X3_Y8_N2    ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|eth_tx_scheduler:m_eth_tx_scheduler|FIFO_v:m_fifo_frame|mem_array~182                                                                                                                                                                                                                        ; LCCOMB_X3_Y10_N8   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|eth_tx_scheduler:m_eth_tx_scheduler|FIFO_v:m_fifo_frame|mem_array~184                                                                                                                                                                                                                        ; LCCOMB_X4_Y10_N18  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|eth_tx_scheduler:m_eth_tx_scheduler|FIFO_v:m_fifo_frame|mem_array~186                                                                                                                                                                                                                        ; LCCOMB_X3_Y10_N24  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|eth_tx_scheduler:m_eth_tx_scheduler|FIFO_v:m_fifo_frame|mem_array~188                                                                                                                                                                                                                        ; LCCOMB_X3_Y10_N18  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|eth_tx_scheduler:m_eth_tx_scheduler|FIFO_v:m_fifo_frame|mem_array~190                                                                                                                                                                                                                        ; LCCOMB_X2_Y8_N18   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|eth_tx_scheduler:m_eth_tx_scheduler|FIFO_v:m_fifo_frame|mem_array~192                                                                                                                                                                                                                        ; LCCOMB_X1_Y8_N28   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|eth_tx_scheduler:m_eth_tx_scheduler|FIFO_v:m_fifo_frame|mem_array~194                                                                                                                                                                                                                        ; LCCOMB_X1_Y8_N18   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|eth_tx_scheduler:m_eth_tx_scheduler|FIFO_v:m_fifo_frame|mem_array~196                                                                                                                                                                                                                        ; LCCOMB_X2_Y8_N28   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|eth_tx_scheduler:m_eth_tx_scheduler|FIFO_v:m_fifo_frame|mem_array~198                                                                                                                                                                                                                        ; LCCOMB_X1_Y7_N28   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|eth_tx_scheduler:m_eth_tx_scheduler|FIFO_v:m_fifo_frame|mem_array~199                                                                                                                                                                                                                        ; LCCOMB_X2_Y7_N20   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|eth_tx_scheduler:m_eth_tx_scheduler|FIFO_v:m_fifo_frame|mem_array~200                                                                                                                                                                                                                        ; LCCOMB_X2_Y7_N16   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|eth_tx_scheduler:m_eth_tx_scheduler|FIFO_v:m_fifo_frame|mem_array~201                                                                                                                                                                                                                        ; LCCOMB_X1_Y7_N24   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|eth_tx_scheduler:m_eth_tx_scheduler|FIFO_v:m_fifo_frame|mem_array~202                                                                                                                                                                                                                        ; LCCOMB_X2_Y6_N28   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|eth_tx_scheduler:m_eth_tx_scheduler|FIFO_v:m_fifo_frame|mem_array~203                                                                                                                                                                                                                        ; LCCOMB_X3_Y6_N26   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|eth_tx_scheduler:m_eth_tx_scheduler|FIFO_v:m_fifo_frame|mem_array~204                                                                                                                                                                                                                        ; LCCOMB_X3_Y6_N30   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|eth_tx_scheduler:m_eth_tx_scheduler|FIFO_v:m_fifo_frame|mem_array~205                                                                                                                                                                                                                        ; LCCOMB_X2_Y6_N16   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|eth_tx_scheduler:m_eth_tx_scheduler|FIFO_v:m_fifo_frame|mem_array~206                                                                                                                                                                                                                        ; LCCOMB_X1_Y9_N26   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|eth_tx_scheduler:m_eth_tx_scheduler|FIFO_v:m_fifo_frame|mem_array~207                                                                                                                                                                                                                        ; LCCOMB_X1_Y6_N30   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|eth_tx_scheduler:m_eth_tx_scheduler|FIFO_v:m_fifo_frame|mem_array~208                                                                                                                                                                                                                        ; LCCOMB_X2_Y6_N26   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|eth_tx_scheduler:m_eth_tx_scheduler|FIFO_v:m_fifo_frame|mem_array~209                                                                                                                                                                                                                        ; LCCOMB_X1_Y9_N24   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|eth_tx_scheduler:m_eth_tx_scheduler|FIFO_v:m_fifo_frame|mem_array~210                                                                                                                                                                                                                        ; LCCOMB_X2_Y10_N24  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|eth_tx_scheduler:m_eth_tx_scheduler|FIFO_v:m_fifo_frame|mem_array~211                                                                                                                                                                                                                        ; LCCOMB_X1_Y10_N28  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|eth_tx_scheduler:m_eth_tx_scheduler|FIFO_v:m_fifo_frame|mem_array~212                                                                                                                                                                                                                        ; LCCOMB_X2_Y10_N18  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|eth_tx_scheduler:m_eth_tx_scheduler|FIFO_v:m_fifo_frame|mem_array~213                                                                                                                                                                                                                        ; LCCOMB_X2_Y10_N6   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|eth_tx_scheduler:m_eth_tx_scheduler|FIFO_v:m_fifo_frame|rd_ptr[1]~8                                                                                                                                                                                                                          ; LCCOMB_X7_Y6_N18   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|eth_tx_scheduler:m_eth_tx_scheduler|FIFO_v:m_fifo_frame|wr_ptr[4]~8                                                                                                                                                                                                                          ; LCCOMB_X7_Y6_N2    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|frame_ptr[5]~20                                                                                                                                                                                                                                                                              ; LCCOMB_X19_Y8_N30  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|interframe_gap[2]~16                                                                                                                                                                                                                                                                         ; LCCOMB_X19_Y8_N10  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|interframe_gap[2]~27                                                                                                                                                                                                                                                                         ; LCCOMB_X18_Y8_N26  ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|length[12]~22                                                                                                                                                                                                                                                                                ; LCCOMB_X20_Y5_N20  ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|state.STATE_HEADER                                                                                                                                                                                                                                                                           ; FF_X19_Y8_N9       ; 19      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|state.STATE_IDLE                                                                                                                                                                                                                                                                             ; FF_X19_Y5_N21      ; 9       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|mem_array~214                                                                                                                                                                                                                                                                  ; LCCOMB_X5_Y3_N24   ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|mem_array~216                                                                                                                                                                                                                                                                  ; LCCOMB_X4_Y4_N18   ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|mem_array~218                                                                                                                                                                                                                                                                  ; LCCOMB_X5_Y3_N26   ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|mem_array~220                                                                                                                                                                                                                                                                  ; LCCOMB_X4_Y4_N0    ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|mem_array~222                                                                                                                                                                                                                                                                  ; LCCOMB_X5_Y3_N28   ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|mem_array~224                                                                                                                                                                                                                                                                  ; LCCOMB_X6_Y3_N30   ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|mem_array~226                                                                                                                                                                                                                                                                  ; LCCOMB_X6_Y3_N14   ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|mem_array~228                                                                                                                                                                                                                                                                  ; LCCOMB_X5_Y3_N30   ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|mem_array~230                                                                                                                                                                                                                                                                  ; LCCOMB_X4_Y4_N22   ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|mem_array~232                                                                                                                                                                                                                                                                  ; LCCOMB_X5_Y3_N4    ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|mem_array~234                                                                                                                                                                                                                                                                  ; LCCOMB_X4_Y4_N30   ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|mem_array~236                                                                                                                                                                                                                                                                  ; LCCOMB_X4_Y4_N14   ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|mem_array~238                                                                                                                                                                                                                                                                  ; LCCOMB_X5_Y3_N16   ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|mem_array~240                                                                                                                                                                                                                                                                  ; LCCOMB_X5_Y3_N20   ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|mem_array~242                                                                                                                                                                                                                                                                  ; LCCOMB_X6_Y3_N24   ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|mem_array~244                                                                                                                                                                                                                                                                  ; LCCOMB_X5_Y3_N6    ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|rd_ptr~4                                                                                                                                                                                                                                                                       ; LCCOMB_X5_Y3_N0    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_x|wr_ptr~4                                                                                                                                                                                                                                                                       ; LCCOMB_X5_Y3_N12   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_dim_y|data_out[0]~0                                                                                                                                                                                                                                                                  ; LCCOMB_X5_Y3_N22   ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_v|data_out[78]~1                                                                                                                                                                                                                                                                     ; LCCOMB_X26_Y2_N0   ; 240     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_v|mem_array~5                                                                                                                                                                                                                                                                        ; LCCOMB_X26_Y2_N16  ; 8       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_v|q_reg[6]~27                                                                                                                                                                                                                                                                        ; LCCOMB_X25_Y3_N30  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_v|wr_ptr[5]~7                                                                                                                                                                                                                                                                        ; LCCOMB_X25_Y2_N30  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|WideOr1~0                                                                                                                                                                                                                                               ; LCCOMB_X35_Y17_N2  ; 16      ; Latch enable               ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|buffer0_dim_x~9                                                                                                                                                                                                                                         ; LCCOMB_X35_Y17_N6  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|buffer0_write[0]~8                                                                                                                                                                                                                                      ; LCCOMB_X36_Y24_N4  ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|buffer0_write[1]~7                                                                                                                                                                                                                                      ; LCCOMB_X39_Y24_N2  ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|buffer0_write[2]~6                                                                                                                                                                                                                                      ; LCCOMB_X36_Y24_N28 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|buffer0_write[3]~5                                                                                                                                                                                                                                      ; LCCOMB_X39_Y24_N4  ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|buffer0_write[4]~4                                                                                                                                                                                                                                      ; LCCOMB_X32_Y18_N4  ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|buffer0_write[5]~3                                                                                                                                                                                                                                      ; LCCOMB_X32_Y18_N2  ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|buffer0_write[6]~2                                                                                                                                                                                                                                      ; LCCOMB_X32_Y18_N18 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|buffer0_write[7]~1                                                                                                                                                                                                                                      ; LCCOMB_X32_Y18_N28 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|buffer0_write[8]~0                                                                                                                                                                                                                                      ; LCCOMB_X32_Y18_N20 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|buffer1_dim_y~8                                                                                                                                                                                                                                         ; LCCOMB_X36_Y14_N28 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|buffer1_write[0]~8                                                                                                                                                                                                                                      ; LCCOMB_X36_Y24_N26 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|buffer1_write[1]~7                                                                                                                                                                                                                                      ; LCCOMB_X39_Y24_N0  ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|buffer1_write[2]~6                                                                                                                                                                                                                                      ; LCCOMB_X36_Y24_N18 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|buffer1_write[3]~5                                                                                                                                                                                                                                      ; LCCOMB_X39_Y24_N22 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|buffer1_write[4]~4                                                                                                                                                                                                                                      ; LCCOMB_X32_Y18_N12 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|buffer1_write[5]~3                                                                                                                                                                                                                                      ; LCCOMB_X36_Y24_N10 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|buffer1_write[6]~2                                                                                                                                                                                                                                      ; LCCOMB_X32_Y18_N24 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|buffer1_write[7]~1                                                                                                                                                                                                                                      ; LCCOMB_X37_Y22_N8  ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|buffer1_write[8]~0                                                                                                                                                                                                                                      ; LCCOMB_X34_Y19_N16 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|buffer2_dim_y~8                                                                                                                                                                                                                                         ; LCCOMB_X35_Y17_N14 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|buffer2_write[0]~8                                                                                                                                                                                                                                      ; LCCOMB_X36_Y24_N20 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|buffer2_write[1]~7                                                                                                                                                                                                                                      ; LCCOMB_X39_Y24_N26 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|buffer2_write[2]~6                                                                                                                                                                                                                                      ; LCCOMB_X39_Y24_N8  ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|buffer2_write[3]~5                                                                                                                                                                                                                                      ; LCCOMB_X39_Y24_N28 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|buffer2_write[4]~4                                                                                                                                                                                                                                      ; LCCOMB_X32_Y18_N6  ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|buffer2_write[5]~3                                                                                                                                                                                                                                      ; LCCOMB_X32_Y18_N30 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|buffer2_write[6]~2                                                                                                                                                                                                                                      ; LCCOMB_X32_Y18_N0  ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|buffer2_write[7]~1                                                                                                                                                                                                                                      ; LCCOMB_X32_Y18_N22 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|buffer2_write[8]~0                                                                                                                                                                                                                                      ; LCCOMB_X34_Y19_N4  ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|buffer3_dim_y~8                                                                                                                                                                                                                                         ; LCCOMB_X36_Y14_N6  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|buffer3_write[0]~8                                                                                                                                                                                                                                      ; LCCOMB_X36_Y24_N12 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|buffer3_write[1]~7                                                                                                                                                                                                                                      ; LCCOMB_X39_Y24_N30 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|buffer3_write[2]~6                                                                                                                                                                                                                                      ; LCCOMB_X39_Y24_N10 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|buffer3_write[3]~5                                                                                                                                                                                                                                      ; LCCOMB_X39_Y24_N24 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|buffer3_write[4]~4                                                                                                                                                                                                                                      ; LCCOMB_X32_Y18_N14 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|buffer3_write[5]~3                                                                                                                                                                                                                                      ; LCCOMB_X32_Y18_N10 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|buffer3_write[6]~2                                                                                                                                                                                                                                      ; LCCOMB_X32_Y18_N8  ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|buffer3_write[7]~1                                                                                                                                                                                                                                      ; LCCOMB_X37_Y22_N2  ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|buffer3_write[8]~0                                                                                                                                                                                                                                      ; LCCOMB_X32_Y18_N26 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|buffer_pointer~6                                                                                                                                                                                                                                        ; LCCOMB_X35_Y17_N20 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|column_pointer~14                                                                                                                                                                                                                                       ; LCCOMB_X30_Y16_N20 ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|column_pointer~9                                                                                                                                                                                                                                        ; LCCOMB_X37_Y17_N20 ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[9].m_ram|ram~144                                                                                                                                                                                                 ; LCCOMB_X39_Y28_N10 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[9].m_ram|ram~145                                                                                                                                                                                                 ; LCCOMB_X40_Y28_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[9].m_ram|ram~146                                                                                                                                                                                                 ; LCCOMB_X40_Y28_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[9].m_ram|ram~147                                                                                                                                                                                                 ; LCCOMB_X39_Y28_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[9].m_ram|ram~148                                                                                                                                                                                                 ; LCCOMB_X37_Y26_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[9].m_ram|ram~149                                                                                                                                                                                                 ; LCCOMB_X36_Y26_N24 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[9].m_ram|ram~150                                                                                                                                                                                                 ; LCCOMB_X36_Y26_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[9].m_ram|ram~151                                                                                                                                                                                                 ; LCCOMB_X37_Y26_N16 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[9].m_ram|ram~152                                                                                                                                                                                                 ; LCCOMB_X38_Y30_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[9].m_ram|ram~153                                                                                                                                                                                                 ; LCCOMB_X39_Y30_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[9].m_ram|ram~154                                                                                                                                                                                                 ; LCCOMB_X39_Y30_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[9].m_ram|ram~155                                                                                                                                                                                                 ; LCCOMB_X38_Y30_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[9].m_ram|ram~156                                                                                                                                                                                                 ; LCCOMB_X35_Y27_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[9].m_ram|ram~157                                                                                                                                                                                                 ; LCCOMB_X35_Y30_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[9].m_ram|ram~158                                                                                                                                                                                                 ; LCCOMB_X35_Y30_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[9].m_ram|ram~159                                                                                                                                                                                                 ; LCCOMB_X35_Y27_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[9].m_ram|ram~128                                                                                                                                                                                                 ; LCCOMB_X36_Y29_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[9].m_ram|ram~129                                                                                                                                                                                                 ; LCCOMB_X37_Y29_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[9].m_ram|ram~130                                                                                                                                                                                                 ; LCCOMB_X37_Y29_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[9].m_ram|ram~131                                                                                                                                                                                                 ; LCCOMB_X36_Y29_N16 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[9].m_ram|ram~132                                                                                                                                                                                                 ; LCCOMB_X37_Y24_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[9].m_ram|ram~133                                                                                                                                                                                                 ; LCCOMB_X38_Y24_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[9].m_ram|ram~134                                                                                                                                                                                                 ; LCCOMB_X38_Y24_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[9].m_ram|ram~135                                                                                                                                                                                                 ; LCCOMB_X37_Y24_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[9].m_ram|ram~136                                                                                                                                                                                                 ; LCCOMB_X37_Y25_N10 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[9].m_ram|ram~137                                                                                                                                                                                                 ; LCCOMB_X38_Y25_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[9].m_ram|ram~138                                                                                                                                                                                                 ; LCCOMB_X38_Y25_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[9].m_ram|ram~139                                                                                                                                                                                                 ; LCCOMB_X37_Y25_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[9].m_ram|ram~140                                                                                                                                                                                                 ; LCCOMB_X36_Y25_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[9].m_ram|ram~141                                                                                                                                                                                                 ; LCCOMB_X35_Y28_N6  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[9].m_ram|ram~142                                                                                                                                                                                                 ; LCCOMB_X35_Y28_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[9].m_ram|ram~143                                                                                                                                                                                                 ; LCCOMB_X36_Y25_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[9].m_ram|ram~128                                                                                                                                                                                                 ; LCCOMB_X41_Y27_N16 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[9].m_ram|ram~129                                                                                                                                                                                                 ; LCCOMB_X40_Y27_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[9].m_ram|ram~130                                                                                                                                                                                                 ; LCCOMB_X40_Y27_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[9].m_ram|ram~131                                                                                                                                                                                                 ; LCCOMB_X41_Y27_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[9].m_ram|ram~132                                                                                                                                                                                                 ; LCCOMB_X39_Y32_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[9].m_ram|ram~133                                                                                                                                                                                                 ; LCCOMB_X40_Y32_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[9].m_ram|ram~134                                                                                                                                                                                                 ; LCCOMB_X40_Y32_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[9].m_ram|ram~135                                                                                                                                                                                                 ; LCCOMB_X39_Y32_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[9].m_ram|ram~136                                                                                                                                                                                                 ; LCCOMB_X35_Y29_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[9].m_ram|ram~137                                                                                                                                                                                                 ; LCCOMB_X34_Y29_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[9].m_ram|ram~138                                                                                                                                                                                                 ; LCCOMB_X34_Y29_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[9].m_ram|ram~139                                                                                                                                                                                                 ; LCCOMB_X35_Y29_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[9].m_ram|ram~140                                                                                                                                                                                                 ; LCCOMB_X36_Y28_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[9].m_ram|ram~141                                                                                                                                                                                                 ; LCCOMB_X36_Y30_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[9].m_ram|ram~142                                                                                                                                                                                                 ; LCCOMB_X36_Y30_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[9].m_ram|ram~143                                                                                                                                                                                                 ; LCCOMB_X36_Y27_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[9].m_ram|ram~128                                                                                                                                                                                                 ; LCCOMB_X40_Y29_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[9].m_ram|ram~129                                                                                                                                                                                                 ; LCCOMB_X39_Y29_N10 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[9].m_ram|ram~130                                                                                                                                                                                                 ; LCCOMB_X39_Y29_N16 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[9].m_ram|ram~131                                                                                                                                                                                                 ; LCCOMB_X40_Y29_N10 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[9].m_ram|ram~132                                                                                                                                                                                                 ; LCCOMB_X35_Y26_N24 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[9].m_ram|ram~133                                                                                                                                                                                                 ; LCCOMB_X34_Y26_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[9].m_ram|ram~134                                                                                                                                                                                                 ; LCCOMB_X34_Y26_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[9].m_ram|ram~135                                                                                                                                                                                                 ; LCCOMB_X35_Y26_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[9].m_ram|ram~136                                                                                                                                                                                                 ; LCCOMB_X39_Y31_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[9].m_ram|ram~137                                                                                                                                                                                                 ; LCCOMB_X40_Y31_N6  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[9].m_ram|ram~138                                                                                                                                                                                                 ; LCCOMB_X40_Y31_N12 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[9].m_ram|ram~139                                                                                                                                                                                                 ; LCCOMB_X39_Y31_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[9].m_ram|ram~140                                                                                                                                                                                                 ; LCCOMB_X38_Y26_N16 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[9].m_ram|ram~141                                                                                                                                                                                                 ; LCCOMB_X40_Y26_N24 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[9].m_ram|ram~142                                                                                                                                                                                                 ; LCCOMB_X38_Y26_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[9].m_ram|ram~143                                                                                                                                                                                                 ; LCCOMB_X40_Y26_N16 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|row_pointer[4]~33                                                                                                                                                                                                                                       ; LCCOMB_X38_Y22_N20 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|row_pointer~32                                                                                                                                                                                                                                          ; LCCOMB_X38_Y18_N28 ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|WideOr1~0                                                                                                                                                                                                                                               ; LCCOMB_X28_Y14_N14 ; 16      ; Latch enable               ; yes    ; Global Clock         ; GCLK17           ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|buffer0_dim_x~10                                                                                                                                                                                                                                        ; LCCOMB_X29_Y14_N28 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|buffer0_write[1]~6                                                                                                                                                                                                                                      ; LCCOMB_X31_Y16_N12 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|buffer0_write[2]~5                                                                                                                                                                                                                                      ; LCCOMB_X31_Y16_N30 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|buffer0_write[3]~4                                                                                                                                                                                                                                      ; LCCOMB_X31_Y16_N8  ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|buffer0_write[4]~3                                                                                                                                                                                                                                      ; LCCOMB_X29_Y19_N30 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|buffer0_write[5]~2                                                                                                                                                                                                                                      ; LCCOMB_X31_Y16_N4  ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|buffer0_write[6]~8                                                                                                                                                                                                                                      ; LCCOMB_X30_Y22_N4  ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|buffer0_write[7]~7                                                                                                                                                                                                                                      ; LCCOMB_X32_Y21_N10 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|buffer0_write[8]~1                                                                                                                                                                                                                                      ; LCCOMB_X32_Y25_N28 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|buffer0_write[9]~0                                                                                                                                                                                                                                      ; LCCOMB_X32_Y25_N16 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|buffer1_dim_y~8                                                                                                                                                                                                                                         ; LCCOMB_X29_Y14_N16 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|buffer1_write[1]~6                                                                                                                                                                                                                                      ; LCCOMB_X31_Y16_N20 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|buffer1_write[2]~5                                                                                                                                                                                                                                      ; LCCOMB_X31_Y16_N26 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|buffer1_write[3]~4                                                                                                                                                                                                                                      ; LCCOMB_X31_Y16_N6  ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|buffer1_write[4]~3                                                                                                                                                                                                                                      ; LCCOMB_X29_Y19_N6  ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|buffer1_write[5]~2                                                                                                                                                                                                                                      ; LCCOMB_X31_Y16_N22 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|buffer1_write[6]~8                                                                                                                                                                                                                                      ; LCCOMB_X30_Y22_N20 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|buffer1_write[7]~7                                                                                                                                                                                                                                      ; LCCOMB_X29_Y19_N8  ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|buffer1_write[8]~1                                                                                                                                                                                                                                      ; LCCOMB_X32_Y25_N18 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|buffer1_write[9]~0                                                                                                                                                                                                                                      ; LCCOMB_X32_Y25_N0  ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|buffer2_dim_y~8                                                                                                                                                                                                                                         ; LCCOMB_X28_Y14_N4  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|buffer2_write[1]~6                                                                                                                                                                                                                                      ; LCCOMB_X31_Y16_N10 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|buffer2_write[2]~5                                                                                                                                                                                                                                      ; LCCOMB_X31_Y16_N16 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|buffer2_write[3]~4                                                                                                                                                                                                                                      ; LCCOMB_X31_Y16_N24 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|buffer2_write[4]~3                                                                                                                                                                                                                                      ; LCCOMB_X29_Y19_N0  ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|buffer2_write[5]~2                                                                                                                                                                                                                                      ; LCCOMB_X29_Y19_N24 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|buffer2_write[6]~8                                                                                                                                                                                                                                      ; LCCOMB_X30_Y22_N2  ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|buffer2_write[7]~7                                                                                                                                                                                                                                      ; LCCOMB_X32_Y21_N6  ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|buffer2_write[8]~1                                                                                                                                                                                                                                      ; LCCOMB_X32_Y25_N10 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|buffer2_write[9]~0                                                                                                                                                                                                                                      ; LCCOMB_X32_Y25_N26 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|buffer3_dim_x~8                                                                                                                                                                                                                                         ; LCCOMB_X28_Y14_N30 ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|buffer3_write[1]~6                                                                                                                                                                                                                                      ; LCCOMB_X31_Y16_N18 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|buffer3_write[2]~5                                                                                                                                                                                                                                      ; LCCOMB_X31_Y16_N28 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|buffer3_write[3]~4                                                                                                                                                                                                                                      ; LCCOMB_X31_Y16_N14 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|buffer3_write[4]~3                                                                                                                                                                                                                                      ; LCCOMB_X29_Y19_N10 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|buffer3_write[5]~2                                                                                                                                                                                                                                      ; LCCOMB_X29_Y15_N4  ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|buffer3_write[6]~8                                                                                                                                                                                                                                      ; LCCOMB_X30_Y22_N30 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|buffer3_write[7]~7                                                                                                                                                                                                                                      ; LCCOMB_X32_Y21_N28 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|buffer3_write[8]~1                                                                                                                                                                                                                                      ; LCCOMB_X32_Y25_N14 ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|buffer3_write[9]~0                                                                                                                                                                                                                                      ; LCCOMB_X32_Y25_N8  ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|buffer_pointer~6                                                                                                                                                                                                                                        ; LCCOMB_X30_Y16_N28 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|column_pointer~9                                                                                                                                                                                                                                        ; LCCOMB_X28_Y16_N20 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[0].m_ram|ram~144                                                                                                                                                                                                 ; LCCOMB_X29_Y23_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[0].m_ram|ram~147                                                                                                                                                                                                 ; LCCOMB_X29_Y23_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[0].m_ram|ram~148                                                                                                                                                                                                 ; LCCOMB_X28_Y20_N18 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[0].m_ram|ram~151                                                                                                                                                                                                 ; LCCOMB_X29_Y20_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[0].m_ram|ram~152                                                                                                                                                                                                 ; LCCOMB_X29_Y20_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[0].m_ram|ram~155                                                                                                                                                                                                 ; LCCOMB_X29_Y20_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[0].m_ram|ram~156                                                                                                                                                                                                 ; LCCOMB_X30_Y21_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[0].m_ram|ram~159                                                                                                                                                                                                 ; LCCOMB_X30_Y21_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[0].m_ram|ram~128                                                                                                                                                                                                 ; LCCOMB_X30_Y23_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[0].m_ram|ram~129                                                                                                                                                                                                 ; LCCOMB_X30_Y22_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[0].m_ram|ram~130                                                                                                                                                                                                 ; LCCOMB_X30_Y22_N24 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[0].m_ram|ram~131                                                                                                                                                                                                 ; LCCOMB_X30_Y23_N6  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[0].m_ram|ram~132                                                                                                                                                                                                 ; LCCOMB_X32_Y23_N16 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[0].m_ram|ram~135                                                                                                                                                                                                 ; LCCOMB_X32_Y23_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[0].m_ram|ram~136                                                                                                                                                                                                 ; LCCOMB_X32_Y21_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[0].m_ram|ram~139                                                                                                                                                                                                 ; LCCOMB_X32_Y21_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[0].m_ram|ram~140                                                                                                                                                                                                 ; LCCOMB_X32_Y19_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[0].m_ram|ram~141                                                                                                                                                                                                 ; LCCOMB_X34_Y19_N12 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[0].m_ram|ram~142                                                                                                                                                                                                 ; LCCOMB_X34_Y19_N10 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[0].m_ram|ram~143                                                                                                                                                                                                 ; LCCOMB_X32_Y19_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[0].m_ram|ram~128                                                                                                                                                                                                 ; LCCOMB_X29_Y18_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[0].m_ram|ram~129                                                                                                                                                                                                 ; LCCOMB_X28_Y18_N6  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[0].m_ram|ram~130                                                                                                                                                                                                 ; LCCOMB_X28_Y18_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[0].m_ram|ram~131                                                                                                                                                                                                 ; LCCOMB_X29_Y18_N6  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[0].m_ram|ram~132                                                                                                                                                                                                 ; LCCOMB_X30_Y19_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[0].m_ram|ram~135                                                                                                                                                                                                 ; LCCOMB_X30_Y19_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[0].m_ram|ram~136                                                                                                                                                                                                 ; LCCOMB_X31_Y18_N28 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[0].m_ram|ram~139                                                                                                                                                                                                 ; LCCOMB_X31_Y18_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[0].m_ram|ram~140                                                                                                                                                                                                 ; LCCOMB_X31_Y20_N4  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[0].m_ram|ram~141                                                                                                                                                                                                 ; LCCOMB_X27_Y18_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[0].m_ram|ram~142                                                                                                                                                                                                 ; LCCOMB_X31_Y20_N8  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[0].m_ram|ram~143                                                                                                                                                                                                 ; LCCOMB_X31_Y20_N20 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[0].m_ram|ram~128                                                                                                                                                                                                 ; LCCOMB_X35_Y18_N30 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[0].m_ram|ram~129                                                                                                                                                                                                 ; LCCOMB_X36_Y18_N22 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[0].m_ram|ram~130                                                                                                                                                                                                 ; LCCOMB_X36_Y18_N12 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[0].m_ram|ram~131                                                                                                                                                                                                 ; LCCOMB_X35_Y18_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[0].m_ram|ram~132                                                                                                                                                                                                 ; LCCOMB_X35_Y23_N24 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[0].m_ram|ram~135                                                                                                                                                                                                 ; LCCOMB_X35_Y23_N12 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[0].m_ram|ram~136                                                                                                                                                                                                 ; LCCOMB_X35_Y21_N2  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[0].m_ram|ram~139                                                                                                                                                                                                 ; LCCOMB_X35_Y21_N14 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[0].m_ram|ram~140                                                                                                                                                                                                 ; LCCOMB_X35_Y19_N16 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[0].m_ram|ram~141                                                                                                                                                                                                 ; LCCOMB_X36_Y20_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[0].m_ram|ram~142                                                                                                                                                                                                 ; LCCOMB_X35_Y19_N10 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[0].m_ram|ram~143                                                                                                                                                                                                 ; LCCOMB_X35_Y19_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|buffer0_dim_x[5]~9                                                                                                                                                                                                                                                             ; LCCOMB_X18_Y4_N14  ; 17      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|row_pointer[1]~23                                                                                                                                                                                                                                                              ; LCCOMB_X25_Y4_N8   ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|row_pointer[1]~24                                                                                                                                                                                                                                                              ; LCCOMB_X25_Y4_N30  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|state[0]                                                                                                                                                                                                                                                                       ; FF_X18_Y4_N31      ; 272     ; Write enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|state[1]                                                                                                                                                                                                                                                                       ; FF_X18_Y4_N25      ; 258     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_controller:m_mmu_controller|cycle_counter[7]~53                                                                                                                                                                                                                                                ; LCCOMB_X31_Y11_N8  ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_controller:m_mmu_controller|cycle_counter[7]~54                                                                                                                                                                                                                                                ; LCCOMB_X31_Y11_N6  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_controller:m_mmu_controller|delay:m_delay_pooling|register[34].b[0]                                                                                                                                                                                                                            ; FF_X51_Y4_N1       ; 240     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_controller:m_mmu_controller|dim_x_gen~8                                                                                                                                                                                                                                                        ; LCCOMB_X34_Y10_N10 ; 56      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|c_out[12]~72                                                                                                                                                                                                                                           ; LCCOMB_X48_Y25_N30 ; 40      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|clear_out                                                                                                                                                                                                                                              ; FF_X48_Y25_N5      ; 40      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|c_out[17]~72                                                                                                                                                                                                                                           ; LCCOMB_X48_Y23_N6  ; 40      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|c_out[21]~72                                                                                                                                                                                                                                           ; LCCOMB_X16_Y24_N14 ; 40      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|clear_out                                                                                                                                                                                                                                              ; FF_X47_Y21_N31     ; 116     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|c_out[6]~72                                                                                                                                                                                                                                            ; LCCOMB_X39_Y25_N24 ; 40      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|c_out[19]~72                                                                                                                                                                                                                                           ; LCCOMB_X11_Y21_N24 ; 40      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|clear_out                                                                                                                                                                                                                                              ; FF_X40_Y22_N9      ; 192     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|c_out[11]~72                                                                                                                                                                                                                                           ; LCCOMB_X10_Y17_N8  ; 40      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|c_out[11]~72                                                                                                                                                                                                                                           ; LCCOMB_X40_Y23_N16 ; 40      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|clear_out                                                                                                                                                                                                                                              ; FF_X49_Y15_N27     ; 268     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|c_out[11]~72                                                                                                                                                                                                                                           ; LCCOMB_X8_Y23_N28  ; 40      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[8].m_cell|c_out[21]~72                                                                                                                                                                                                                                           ; LCCOMB_X47_Y23_N26 ; 40      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[8].m_cell|clear_out                                                                                                                                                                                                                                              ; FF_X39_Y14_N19     ; 344     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[9].m_cell|c_out[11]~72                                                                                                                                                                                                                                           ; LCCOMB_X46_Y26_N4  ; 40      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|clear_out                                                                                                                                                                                                                                              ; FF_X48_Y24_N15     ; 78      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|clear_out                                                                                                                                                                                                                                              ; FF_X51_Y19_N1      ; 154     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|clear_out                                                                                                                                                                                                                                              ; FF_X50_Y17_N7      ; 230     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|clear_out                                                                                                                                                                                                                                              ; FF_X46_Y19_N19     ; 306     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|clear_out                                                                                                                                                                                                                                              ; FF_X5_Y12_N31      ; 343     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|clear_out                                                                                                                                                                                                                                              ; FF_X6_Y11_N1       ; 305     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|clear_out                                                                                                                                                                                                                                              ; FF_X40_Y16_N19     ; 267     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|clear_out                                                                                                                                                                                                                                              ; FF_X47_Y11_N21     ; 229     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|clear_out                                                                                                                                                                                                                                              ; FF_X47_Y11_N1      ; 191     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|clear_out                                                                                                                                                                                                                                              ; FF_X47_Y11_N25     ; 153     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[8].m_cell|clear_out                                                                                                                                                                                                                                              ; FF_X47_Y11_N15     ; 115     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[8].m_cell|clear_out                                                                                                                                                                                                                                              ; FF_X47_Y11_N7      ; 77      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[8].m_cell|clear_out                                                                                                                                                                                                                                              ; FF_X47_Y11_N31     ; 38      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|pooling_max:x[0].m_pooling_max|LessThan0~0                                                                                                                                                                                                                     ; LCCOMB_X47_Y3_N24  ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|pooling_max:x[0].m_pooling_max|LessThan1~0                                                                                                                                                                                                                     ; LCCOMB_X49_Y3_N24  ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|pooling_max:x[1].m_pooling_max|LessThan0~0                                                                                                                                                                                                                     ; LCCOMB_X46_Y5_N24  ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|pooling_max:x[1].m_pooling_max|LessThan1~0                                                                                                                                                                                                                     ; LCCOMB_X44_Y5_N24  ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|pooling_max:x[2].m_pooling_max|LessThan0~0                                                                                                                                                                                                                     ; LCCOMB_X43_Y1_N24  ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|pooling_max:x[2].m_pooling_max|LessThan1~0                                                                                                                                                                                                                     ; LCCOMB_X45_Y1_N24  ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|pooling_max:x[3].m_pooling_max|LessThan0~0                                                                                                                                                                                                                     ; LCCOMB_X34_Y5_N24  ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|pooling_max:x[3].m_pooling_max|LessThan1~0                                                                                                                                                                                                                     ; LCCOMB_X36_Y5_N24  ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|pooling_max:x[4].m_pooling_max|LessThan0~0                                                                                                                                                                                                                     ; LCCOMB_X39_Y2_N24  ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|pooling_max:x[4].m_pooling_max|LessThan1~0                                                                                                                                                                                                                     ; LCCOMB_X41_Y2_N24  ; 24      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                    ; FF_X50_Y33_N11     ; 24      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0                         ; LCCOMB_X48_Y32_N30 ; 4       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena                           ; LCCOMB_X48_Y32_N16 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                         ; LCCOMB_X48_Y32_N0  ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~2            ; LCCOMB_X46_Y32_N20 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~3                            ; LCCOMB_X50_Y31_N20 ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[2][0]~8                            ; LCCOMB_X50_Y31_N0  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~9                              ; LCCOMB_X50_Y31_N12 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13              ; LCCOMB_X48_Y32_N20 ; 5       ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14              ; LCCOMB_X48_Y32_N26 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|node_ena~4                                 ; LCCOMB_X50_Y33_N26 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                       ; LCCOMB_X50_Y33_N6  ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[1][0]~3                     ; LCCOMB_X51_Y33_N8  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|shadow_irf_reg[2][0]~8                     ; LCCOMB_X51_Y32_N12 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~8       ; LCCOMB_X48_Y33_N6  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~13 ; LCCOMB_X45_Y33_N24 ; 5       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0]~14 ; LCCOMB_X48_Y33_N24 ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]         ; FF_X49_Y33_N31     ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]        ; FF_X51_Y31_N25     ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]         ; FF_X49_Y33_N29     ; 38      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]         ; FF_X49_Y33_N23     ; 64      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                  ; LCCOMB_X51_Y31_N8  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                        ; FF_X52_Y32_N5      ; 60      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                      ; LCCOMB_X46_Y32_N12 ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; tx_clk                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X21_Y25_N28 ; 1003    ; Clock                      ; no     ; --                   ; --               ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                          ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                     ; Location           ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; RESET_N                                                                                                                                                                  ; PIN_E15            ; 2       ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
; RX_CLK                                                                                                                                                                   ; PIN_B8             ; 1547    ; 159                                  ; Global Clock         ; GCLK13           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                             ; JTAG_X1_Y17_N0     ; 334     ; 11                                   ; Global Clock         ; GCLK1            ; --                        ;
; pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated|locked                                                                                                       ; LCCOMB_X6_Y1_N26   ; 10      ; 0                                    ; Global Clock         ; GCLK7            ; --                        ;
; pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0]                                                                                             ; PLL_1              ; 14198   ; 498                                  ; Global Clock         ; GCLK3            ; --                        ;
; pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1]                                                                                             ; PLL_1              ; 1       ; 0                                    ; Global Clock         ; GCLK4            ; --                        ;
; pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2]                                                                                             ; PLL_1              ; 1       ; 0                                    ; Global Clock         ; GCLK2            ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0                                                      ; LCCOMB_X24_Y1_N16  ; 17      ; 0                                    ; Global Clock         ; GCLK15           ; --                        ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7                                                      ; FF_X52_Y23_N5      ; 20      ; 0                                    ; Global Clock         ; GCLK8            ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out         ; FF_X1_Y11_N1       ; 1398    ; 0                                    ; Global Clock         ; GCLK0            ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out         ; FF_X25_Y21_N23     ; 996     ; 0                                    ; Global Clock         ; GCLK14           ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out         ; FF_X25_Y21_N27     ; 150     ; 0                                    ; Global Clock         ; GCLK11           ; --                        ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out         ; FF_X25_Y21_N1      ; 958     ; 0                                    ; Global Clock         ; GCLK12           ; --                        ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X52_Y26_N31     ; 204     ; 0                                    ; Global Clock         ; GCLK6            ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|WideOr1~0                                                            ; LCCOMB_X35_Y17_N2  ; 16      ; 0                                    ; Global Clock         ; GCLK5            ; --                        ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|WideOr1~0                                                            ; LCCOMB_X28_Y14_N14 ; 16      ; 0                                    ; Global Clock         ; GCLK17           ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                    ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                     ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 5475    ;
; tx_clk                                                                                                                                                                   ; 1016    ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_clk_cntl:U_CLKCT|rxclk_ena          ; 582     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; Name                                                                                                                                                                                                                                                                                                                                ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M9Ks ; MIF  ; Location                                                                                                ; Mixed Width RDW Mode ; Port A RDW Mode        ; Port B RDW Mode        ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
; qsys_top:qsys_top_0|qsys_top_avalon_st_adapter:avalon_st_adapter|qsys_top_avalon_st_adapter_timing_adapter_0:timing_adapter_0|qsys_top_avalon_st_adapter_timing_adapter_0_fifo:qsys_top_avalon_st_adapter_timing_adapter_0_fifo|altsyncram:mem_rtl_0|altsyncram_bsg1:auto_generated|ALTSYNCRAM                                      ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 42           ; 16           ; 42           ; yes                    ; no                      ; yes                    ; no                      ; 672   ; 16                          ; 42                          ; 16                          ; 42                          ; 672                 ; 2    ; None ; M9K_X22_Y10_N0, M9K_X22_Y8_N0                                                                           ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_1|altsyncram:altsyncram_component|altsyncram_dpl1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 1    ; None ; M9K_X22_Y32_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_rx_counter_cntl:U_RXCNT|altera_tse_dpram_16x32:CNT_ARRAY_2|altsyncram:altsyncram_component|altsyncram_dpl1:auto_generated|ALTSYNCRAM                                    ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 1    ; None ; M9K_X22_Y31_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_1|altsyncram:altsyncram_component|altsyncram_dml1:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 256   ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1    ; None ; M9K_X22_Y26_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|altera_tse_dpram_8x32:U_ARRAY_2|altsyncram:altsyncram_component|altsyncram_dml1:auto_generated|ALTSYNCRAM                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 256   ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1    ; None ; M9K_X22_Y29_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_ooh1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 23           ; 32           ; 23           ; yes                    ; no                      ; yes                    ; no                      ; 736   ; 32                          ; 5                           ; 32                          ; 5                           ; 160                 ; 1    ; None ; M9K_X22_Y9_N0                                                                                           ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_6sh1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 40           ; 128          ; 40           ; yes                    ; no                      ; yes                    ; no                      ; 5120  ; 128                         ; 36                          ; 128                         ; 36                          ; 4608                ; 1    ; None ; M9K_X22_Y11_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_ilh1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 2            ; 32           ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 64    ; 32                          ; 2                           ; 32                          ; 2                           ; 64                  ; 1    ; None ; M9K_X22_Y23_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_gsh1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 36           ; 128          ; 36           ; yes                    ; no                      ; yes                    ; no                      ; 4608  ; 128                         ; 36                          ; 128                         ; 36                          ; 4608                ; 1    ; None ; M9K_X22_Y14_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_altsyncram_dpm_fifo:U_RTSM|altsyncram:altsyncram_component|altsyncram_0sh1:auto_generated|ALTSYNCRAM                                   ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 10           ; 128          ; 10           ; yes                    ; no                      ; yes                    ; no                      ; 1280  ; 128                         ; 10                          ; 128                         ; 10                          ; 1280                ; 1    ; None ; M9K_X22_Y21_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_ppg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512   ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None ; M9K_X33_Y33_N0                                                                                          ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_v|altsyncram:mem_array_rtl_0|altsyncram_lvg1:auto_generated|ALTSYNCRAM                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 240          ; 64           ; 240          ; yes                    ; no                      ; yes                    ; no                      ; 15360 ; 64                          ; 240                         ; 64                          ; 240                         ; 15360               ; 7    ; None ; M9K_X33_Y4_N0, M9K_X33_Y1_N0, M9K_X33_Y7_N0, M9K_X33_Y5_N0, M9K_X33_Y2_N0, M9K_X33_Y6_N0, M9K_X33_Y3_N0 ; Old data             ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[0].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y30_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[1].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X22_Y30_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[2].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X22_Y27_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[3].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y17_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[4].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y16_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[5].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X22_Y15_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[6].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y15_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[7].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X22_Y18_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[8].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X22_Y16_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[0].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y28_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[1].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y29_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[2].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y24_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[3].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y13_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[4].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y10_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[5].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y9_N0                                                                                           ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[6].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y11_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[7].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y22_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer1|single_port_ram:ram[8].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y8_N0                                                                                           ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[0].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y32_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[1].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X22_Y33_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[2].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X22_Y25_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[3].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y20_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[4].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y18_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[5].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X22_Y17_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[6].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y19_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[7].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X22_Y20_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer2|single_port_ram:ram[8].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X22_Y19_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[0].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y31_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[1].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X22_Y28_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[2].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X22_Y24_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[3].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y21_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[4].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y14_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[5].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X22_Y13_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[6].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y12_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[7].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X22_Y22_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer3|single_port_ram:ram[8].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X22_Y12_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[1].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y16_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[2].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X22_Y15_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[3].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y15_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[4].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X22_Y18_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[5].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X22_Y16_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[6].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X22_Y27_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[7].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y17_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[8].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y27_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[9].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y27_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[1].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y10_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[2].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y9_N0                                                                                           ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[3].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y11_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[4].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y22_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[5].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y8_N0                                                                                           ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[6].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y24_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[7].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y13_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[8].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y26_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer1|single_port_ram:ram[9].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y26_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[1].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y18_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[2].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X22_Y17_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[3].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y19_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[4].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X22_Y20_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[5].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X22_Y19_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[6].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X22_Y25_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[7].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y20_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[8].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y25_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer2|single_port_ram:ram[9].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y25_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[1].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y14_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[2].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X22_Y13_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[3].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y12_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[4].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X22_Y22_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[5].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X22_Y12_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[6].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X22_Y24_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[7].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y21_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[8].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y23_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer3|single_port_ram:ram[9].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ALTSYNCRAM                                                                                                                  ; AUTO ; Single Port      ; Single Clock ; 16           ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 128   ; 16                          ; 8                           ; --                          ; --                          ; 128                 ; 1    ; None ; M9K_X33_Y23_N0                                                                                          ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[0].m_ram|altsyncram:ram_rtl_0|altsyncram_cd41:auto_generated|ALTSYNCRAM                                                                                                                                         ; AUTO ; Single Port      ; Single Clock ; 16           ; 24           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 384   ; 16                          ; 24                          ; --                          ; --                          ; 384                 ; 7    ; None ; M9K_X22_Y4_N0, M9K_X22_Y1_N0, M9K_X22_Y7_N0, M9K_X22_Y5_N0, M9K_X22_Y2_N0, M9K_X22_Y6_N0, M9K_X22_Y3_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[1].m_ram|altsyncram:ram_rtl_0|altsyncram_cd41:auto_generated|ALTSYNCRAM                                                                                                                                         ; AUTO ; Single Port      ; Single Clock ; 16           ; 24           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 384   ; 16                          ; 24                          ; --                          ; --                          ; 384                 ; 7    ; None ; M9K_X22_Y4_N0, M9K_X22_Y1_N0, M9K_X22_Y7_N0, M9K_X22_Y5_N0, M9K_X22_Y2_N0, M9K_X22_Y6_N0, M9K_X22_Y3_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[2].m_ram|altsyncram:ram_rtl_0|altsyncram_cd41:auto_generated|ALTSYNCRAM                                                                                                                                         ; AUTO ; Single Port      ; Single Clock ; 16           ; 24           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 384   ; 16                          ; 24                          ; --                          ; --                          ; 384                 ; 7    ; None ; M9K_X22_Y4_N0, M9K_X22_Y1_N0, M9K_X22_Y7_N0, M9K_X22_Y5_N0, M9K_X22_Y2_N0, M9K_X22_Y6_N0, M9K_X22_Y3_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[3].m_ram|altsyncram:ram_rtl_0|altsyncram_cd41:auto_generated|ALTSYNCRAM                                                                                                                                         ; AUTO ; Single Port      ; Single Clock ; 16           ; 24           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 384   ; 16                          ; 24                          ; --                          ; --                          ; 384                 ; 7    ; None ; M9K_X22_Y4_N0, M9K_X22_Y1_N0, M9K_X22_Y7_N0, M9K_X22_Y5_N0, M9K_X22_Y2_N0, M9K_X22_Y6_N0, M9K_X22_Y3_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[4].m_ram|altsyncram:ram_rtl_0|altsyncram_cd41:auto_generated|ALTSYNCRAM                                                                                                                                         ; AUTO ; Single Port      ; Single Clock ; 16           ; 24           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 384   ; 16                          ; 24                          ; --                          ; --                          ; 384                 ; 7    ; None ; M9K_X22_Y4_N0, M9K_X22_Y1_N0, M9K_X22_Y7_N0, M9K_X22_Y5_N0, M9K_X22_Y2_N0, M9K_X22_Y6_N0, M9K_X22_Y3_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[5].m_ram|altsyncram:ram_rtl_0|altsyncram_cd41:auto_generated|ALTSYNCRAM                                                                                                                                         ; AUTO ; Single Port      ; Single Clock ; 16           ; 24           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 384   ; 16                          ; 24                          ; --                          ; --                          ; 384                 ; 7    ; None ; M9K_X22_Y4_N0, M9K_X22_Y1_N0, M9K_X22_Y7_N0, M9K_X22_Y5_N0, M9K_X22_Y2_N0, M9K_X22_Y6_N0, M9K_X22_Y3_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[6].m_ram|altsyncram:ram_rtl_0|altsyncram_cd41:auto_generated|ALTSYNCRAM                                                                                                                                         ; AUTO ; Single Port      ; Single Clock ; 16           ; 24           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 384   ; 16                          ; 24                          ; --                          ; --                          ; 384                 ; 7    ; None ; M9K_X22_Y4_N0, M9K_X22_Y1_N0, M9K_X22_Y7_N0, M9K_X22_Y5_N0, M9K_X22_Y2_N0, M9K_X22_Y6_N0, M9K_X22_Y3_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[7].m_ram|altsyncram:ram_rtl_0|altsyncram_cd41:auto_generated|ALTSYNCRAM                                                                                                                                         ; AUTO ; Single Port      ; Single Clock ; 16           ; 24           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 384   ; 16                          ; 24                          ; --                          ; --                          ; 384                 ; 7    ; None ; M9K_X22_Y4_N0, M9K_X22_Y1_N0, M9K_X22_Y7_N0, M9K_X22_Y5_N0, M9K_X22_Y2_N0, M9K_X22_Y6_N0, M9K_X22_Y3_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[8].m_ram|altsyncram:ram_rtl_0|altsyncram_cd41:auto_generated|ALTSYNCRAM                                                                                                                                         ; AUTO ; Single Port      ; Single Clock ; 16           ; 24           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 384   ; 16                          ; 24                          ; --                          ; --                          ; 384                 ; 7    ; None ; M9K_X22_Y4_N0, M9K_X22_Y1_N0, M9K_X22_Y7_N0, M9K_X22_Y5_N0, M9K_X22_Y2_N0, M9K_X22_Y6_N0, M9K_X22_Y3_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[9].m_ram|altsyncram:ram_rtl_0|altsyncram_cd41:auto_generated|ALTSYNCRAM                                                                                                                                         ; AUTO ; Single Port      ; Single Clock ; 16           ; 24           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 384   ; 16                          ; 24                          ; --                          ; --                          ; 384                 ; 7    ; None ; M9K_X22_Y4_N0, M9K_X22_Y1_N0, M9K_X22_Y7_N0, M9K_X22_Y5_N0, M9K_X22_Y2_N0, M9K_X22_Y6_N0, M9K_X22_Y3_N0 ; Don't care           ; New data with NBE Read ; New data with NBE Read ; Off      ; No                     ; No - Unknown  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+---------------------------------------------------------------------------------------------------------+----------------------+------------------------+------------------------+----------+------------------------+---------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 102         ; 2                   ; 132               ;
; Simple Multipliers (18-bit)           ; 0           ; 1                   ; 66                ;
; Embedded Multiplier Blocks            ; 52          ; --                  ; 66                ;
; Embedded Multiplier 9-bit elements    ; 102         ; 2                   ; 132               ;
; Signed Embedded Multipliers           ; 100         ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 2           ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                      ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                     ; Mode                      ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|lpm_mult:Mult0|mult_3at:auto_generated|mac_out2                                           ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y3_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_tx:eth_tx_0|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1                                       ;                           ; DSPMULT_X13_Y3_N0  ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|out_controller:m_out_controller|lpm_mult:Mult0|mult_3at:auto_generated|mac_out2                 ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y2_N2   ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|out_controller:m_out_controller|lpm_mult:Mult0|mult_3at:auto_generated|mac_mult1             ;                           ; DSPMULT_X13_Y2_N0  ; Unsigned            ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y10_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y10_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y10_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y8_N3   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y8_N1  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y14_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y8_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y8_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y10_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y10_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y13_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y14_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y14_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y10_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y6_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y6_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y19_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y19_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y13_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y13_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y4_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y4_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y25_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y25_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y6_N3   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y6_N1  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y20_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y19_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y4_N3   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y4_N1  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y1_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y1_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y14_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y14_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y7_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y7_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y21_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y20_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y20_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y7_N3   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y7_N1  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y1_N3   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y1_N1  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y11_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y18_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y18_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y14_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y26_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y26_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y21_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y21_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y19_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y19_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y5_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y5_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y12_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y12_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y9_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y20_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y20_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y18_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y29_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y29_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y26_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y26_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y17_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y17_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y15_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y15_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y11_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y11_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y9_N3   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y9_N1  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y11_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y11_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y25_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y25_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y16_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y29_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y29_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y27_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y27_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y16_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y16_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y13_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y13_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y15_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y8_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y8_N0  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y9_N3   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y9_N1  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y11_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[9].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y11_N1 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y26_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y26_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y22_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y22_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y27_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[8].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y27_N1 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y19_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y5_N3   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y5_N1  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y17_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y8_N3   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y8_N1  ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y12_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y12_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[8].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y9_N0  ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y27_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y27_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y24_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y24_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y23_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y23_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y13_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y12_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y20_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y15_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y15_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[7].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y12_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y27_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[7].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y27_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y25_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y25_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y30_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y30_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y23_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y23_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y22_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y21_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y16_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y16_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[6].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y15_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y25_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[6].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y25_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y30_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y30_N1 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y28_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y28_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y24_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y24_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y21_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y21_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y18_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y18_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y16_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[5].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y16_N1 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y28_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[4].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y28_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y28_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y28_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y26_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y26_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y17_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[4].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y18_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y28_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[3].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y28_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y29_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y29_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y22_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y17_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[3].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y17_N1 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X13_Y29_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[2].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X13_Y29_N0 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y23_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y23_N0 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y22_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[2].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y22_N1 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y23_N3  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y23_N1 ; Signed              ;                                ; yes                   ; no                    ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y24_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[1].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y24_N0 ; Signed              ;                                ; no                    ; yes                   ; no                ;                 ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2     ; Simple Multiplier (9-bit) ; DSPOUT_X42_Y24_N3  ;                     ; No                             ;                       ;                       ;                   ; no              ;
;    qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[0].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_mult1 ;                           ; DSPMULT_X42_Y24_N1 ; Signed              ;                                ; yes                   ; yes                   ; no                ;                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+--------------------------------------------------+
; Routing Usage Summary                            ;
+-----------------------+--------------------------+
; Routing Resource Type ; Usage                    ;
+-----------------------+--------------------------+
; Block interconnects   ; 31,568 / 71,559 ( 44 % ) ;
; C16 interconnects     ; 332 / 2,597 ( 13 % )     ;
; C4 interconnects      ; 14,353 / 46,848 ( 31 % ) ;
; Direct links          ; 7,976 / 71,559 ( 11 % )  ;
; Global clocks         ; 16 / 20 ( 80 % )         ;
; Local interconnects   ; 9,375 / 24,624 ( 38 % )  ;
; R24 interconnects     ; 668 / 2,496 ( 27 % )     ;
; R4 interconnects      ; 19,976 / 62,424 ( 32 % ) ;
+-----------------------+--------------------------+


+------------------------------------------------------------------------------+
; LAB Logic Elements                                                           ;
+---------------------------------------------+--------------------------------+
; Number of Logic Elements  (Average = 14.80) ; Number of LABs  (Total = 1523) ;
+---------------------------------------------+--------------------------------+
; 1                                           ; 0                              ;
; 2                                           ; 4                              ;
; 3                                           ; 12                             ;
; 4                                           ; 11                             ;
; 5                                           ; 5                              ;
; 6                                           ; 15                             ;
; 7                                           ; 15                             ;
; 8                                           ; 16                             ;
; 9                                           ; 18                             ;
; 10                                          ; 31                             ;
; 11                                          ; 30                             ;
; 12                                          ; 37                             ;
; 13                                          ; 51                             ;
; 14                                          ; 74                             ;
; 15                                          ; 105                            ;
; 16                                          ; 1099                           ;
+---------------------------------------------+--------------------------------+


+---------------------------------------------------------------------+
; LAB-wide Signals                                                    ;
+------------------------------------+--------------------------------+
; LAB-wide Signals  (Average = 1.91) ; Number of LABs  (Total = 1523) ;
+------------------------------------+--------------------------------+
; 1 Async. clear                     ; 307                            ;
; 1 Clock                            ; 1398                           ;
; 1 Clock enable                     ; 342                            ;
; 1 Sync. clear                      ; 526                            ;
; 1 Sync. load                       ; 69                             ;
; 2 Async. clears                    ; 71                             ;
; 2 Clock enables                    ; 115                            ;
; 2 Clocks                           ; 86                             ;
+------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Signals Sourced                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Signals Sourced  (Average = 25.19) ; Number of LABs  (Total = 1523) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 0                              ;
; 1                                            ; 1                              ;
; 2                                            ; 1                              ;
; 3                                            ; 3                              ;
; 4                                            ; 2                              ;
; 5                                            ; 10                             ;
; 6                                            ; 9                              ;
; 7                                            ; 4                              ;
; 8                                            ; 13                             ;
; 9                                            ; 11                             ;
; 10                                           ; 5                              ;
; 11                                           ; 4                              ;
; 12                                           ; 17                             ;
; 13                                           ; 11                             ;
; 14                                           ; 16                             ;
; 15                                           ; 21                             ;
; 16                                           ; 39                             ;
; 17                                           ; 24                             ;
; 18                                           ; 30                             ;
; 19                                           ; 46                             ;
; 20                                           ; 160                            ;
; 21                                           ; 50                             ;
; 22                                           ; 40                             ;
; 23                                           ; 47                             ;
; 24                                           ; 51                             ;
; 25                                           ; 41                             ;
; 26                                           ; 94                             ;
; 27                                           ; 65                             ;
; 28                                           ; 82                             ;
; 29                                           ; 61                             ;
; 30                                           ; 83                             ;
; 31                                           ; 56                             ;
; 32                                           ; 426                            ;
+----------------------------------------------+--------------------------------+


+-----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                           ;
+--------------------------------------------------+--------------------------------+
; Number of Signals Sourced Out  (Average = 10.69) ; Number of LABs  (Total = 1523) ;
+--------------------------------------------------+--------------------------------+
; 0                                                ; 0                              ;
; 1                                                ; 36                             ;
; 2                                                ; 64                             ;
; 3                                                ; 67                             ;
; 4                                                ; 104                            ;
; 5                                                ; 67                             ;
; 6                                                ; 76                             ;
; 7                                                ; 81                             ;
; 8                                                ; 102                            ;
; 9                                                ; 84                             ;
; 10                                               ; 65                             ;
; 11                                               ; 131                            ;
; 12                                               ; 128                            ;
; 13                                               ; 78                             ;
; 14                                               ; 57                             ;
; 15                                               ; 52                             ;
; 16                                               ; 196                            ;
; 17                                               ; 20                             ;
; 18                                               ; 14                             ;
; 19                                               ; 8                              ;
; 20                                               ; 4                              ;
; 21                                               ; 3                              ;
; 22                                               ; 6                              ;
; 23                                               ; 1                              ;
; 24                                               ; 6                              ;
; 25                                               ; 1                              ;
; 26                                               ; 12                             ;
; 27                                               ; 12                             ;
; 28                                               ; 21                             ;
; 29                                               ; 26                             ;
; 30                                               ; 0                              ;
; 31                                               ; 0                              ;
; 32                                               ; 1                              ;
+--------------------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Distinct Inputs  (Average = 17.72) ; Number of LABs  (Total = 1523) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 0                              ;
; 1                                            ; 4                              ;
; 2                                            ; 8                              ;
; 3                                            ; 33                             ;
; 4                                            ; 52                             ;
; 5                                            ; 44                             ;
; 6                                            ; 43                             ;
; 7                                            ; 57                             ;
; 8                                            ; 38                             ;
; 9                                            ; 41                             ;
; 10                                           ; 52                             ;
; 11                                           ; 34                             ;
; 12                                           ; 56                             ;
; 13                                           ; 60                             ;
; 14                                           ; 62                             ;
; 15                                           ; 75                             ;
; 16                                           ; 53                             ;
; 17                                           ; 58                             ;
; 18                                           ; 57                             ;
; 19                                           ; 60                             ;
; 20                                           ; 58                             ;
; 21                                           ; 59                             ;
; 22                                           ; 61                             ;
; 23                                           ; 33                             ;
; 24                                           ; 23                             ;
; 25                                           ; 23                             ;
; 26                                           ; 26                             ;
; 27                                           ; 120                            ;
; 28                                           ; 68                             ;
; 29                                           ; 32                             ;
; 30                                           ; 23                             ;
; 31                                           ; 17                             ;
; 32                                           ; 24                             ;
; 33                                           ; 12                             ;
; 34                                           ; 23                             ;
; 35                                           ; 7                              ;
; 36                                           ; 18                             ;
; 37                                           ; 6                              ;
; 38                                           ; 3                              ;
+----------------------------------------------+--------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 10    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 20    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O  ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O  ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O  ;                   ;
; Inapplicable ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O  ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O  ;                   ;
; Inapplicable ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; No Termination assignments found.                                        ; I/O  ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength or Termination assignments found.                    ; I/O  ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O  ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O  ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O  ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O  ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O  ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------+-------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass          ; 23           ; 6            ; 23           ; 0            ; 0            ; 27        ; 23           ; 0            ; 27        ; 27        ; 0            ; 0            ; 0            ; 0            ; 11           ; 0            ; 0            ; 11           ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 27        ; 0            ; 0            ;
; Total Unchecked     ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable  ; 4            ; 21           ; 4            ; 27           ; 27           ; 0         ; 4            ; 27           ; 0         ; 0         ; 27           ; 27           ; 27           ; 27           ; 16           ; 27           ; 27           ; 16           ; 27           ; 27           ; 27           ; 27           ; 27           ; 27           ; 27           ; 27           ; 27           ; 0         ; 27           ; 27           ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; GTX_CLK             ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; PHY_RESET_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED_RESET_N         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LED_CORE_RESET_N    ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MDC                 ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RGMII_OUT[0]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RGMII_OUT[1]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RGMII_OUT[2]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RGMII_OUT[3]        ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; TX_CONTROL          ; Pass         ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ENA_10_N            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; ETH_MODE_N          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; MDIO                ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RESET_N             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; c10_clk50m          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SET_10              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SET_1000            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RX_CLK              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RX_CONTROL          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RGMII_IN[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RGMII_IN[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RGMII_IN[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RGMII_IN[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                                                                                                                                                                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Clock(s)                                                                                                                                       ; Destination Clock(s)                                                                                                                                  ; Delay Added in ns ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; pll_0|altpll_component|auto_generated|pll1|clk[0]                                                                                                     ; pll_0|altpll_component|auto_generated|pll1|clk[0]                                                                                                     ; 330.2             ;
; pll_0|altpll_component|auto_generated|pll1|clk[0],I/O                                                                                                 ; pll_0|altpll_component|auto_generated|pll1|clk[0],pll_0|altpll_component|auto_generated|pll1|clk[1],pll_0|altpll_component|auto_generated|pll1|clk[2] ; 28.3              ;
; pll_0|altpll_component|auto_generated|pll1|clk[0],pll_0|altpll_component|auto_generated|pll1|clk[1],pll_0|altpll_component|auto_generated|pll1|clk[2] ; pll_0|altpll_component|auto_generated|pll1|clk[0],pll_0|altpll_component|auto_generated|pll1|clk[1],pll_0|altpll_component|auto_generated|pll1|clk[2] ; 17.0              ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                      ; Destination Register                                                                                                                                                                                                                                                                                                                                      ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|ena_10                                                                                                                                                                                                              ; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[0]                                                                                                                                       ; 1.059             ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|eth_mode                                                                                                                                                                                                            ; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[0]                                                                                                                                       ; 1.059             ;
; c10_clk50m                                                                                                                                                                                                                                                                                                                                                           ; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|frm_cnt[0]                                                                                                                                       ; 1.059             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|row_pointer[0]                                                                                                                                                                                                                                                                          ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[8].m_ram|altsyncram:ram_rtl_0|altsyncram_cd41:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                                         ; 0.216             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_controller:m_mmu_controller|bias_gen[20]                                                                                                                                                                                                                                                                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_controller:m_mmu_controller|delay:m_delay_bias|register[0].b[20]                                                                                                                                                                                                                             ; 0.209             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_controller:m_mmu_controller|bias_gen[4]                                                                                                                                                                                                                                                                 ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_controller:m_mmu_controller|delay:m_delay_bias|register[0].b[4]                                                                                                                                                                                                                              ; 0.209             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_controller:m_mmu_controller|dim_x_gen[7]                                                                                                                                                                                                                                                                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_controller:m_mmu_controller|delay:m_delay_dim_x|register[0].b[7]                                                                                                                                                                                                                             ; 0.209             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_controller:m_mmu_controller|dim_x_gen[4]                                                                                                                                                                                                                                                                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_controller:m_mmu_controller|delay:m_delay_dim_x|register[0].b[4]                                                                                                                                                                                                                             ; 0.209             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|row_pointer[3]                                                                                                                                                                                                                                                                          ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_c:m_buffer_c|mem_2to2:m_buffer0|single_port_ram:ram[8].m_ram|altsyncram:ram_rtl_0|altsyncram_cd41:auto_generated|ram_block1a23~porta_address_reg0                                                                                                                                         ; 0.207             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|mac_src[13]                                                                                                                                                                                                                                                                                           ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|host_mac[13]                                                                                                                                                                                                                                                                               ; 0.206             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|mac_src[6]                                                                                                                                                                                                                                                                                            ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|host_mac[6]                                                                                                                                                                                                                                                                                ; 0.206             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|mac_src[38]                                                                                                                                                                                                                                                                                           ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|host_mac[38]                                                                                                                                                                                                                                                                               ; 0.206             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|mac_src[39]                                                                                                                                                                                                                                                                                           ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|host_mac[39]                                                                                                                                                                                                                                                                               ; 0.206             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|mac_src[40]                                                                                                                                                                                                                                                                                           ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|host_mac[40]                                                                                                                                                                                                                                                                               ; 0.206             ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data_rd[6]                                                                                                                                                                                                                       ; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|mdio_data_in2[6]                                                                                                                                                                                                                                 ; 0.204             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|mac_src[5]                                                                                                                                                                                                                                                                                            ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|host_mac[5]                                                                                                                                                                                                                                                                                ; 0.204             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|mac_src[10]                                                                                                                                                                                                                                                                                           ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|host_mac[10]                                                                                                                                                                                                                                                                               ; 0.204             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|mac_src[34]                                                                                                                                                                                                                                                                                           ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|host_mac[34]                                                                                                                                                                                                                                                                               ; 0.204             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|mac_src[46]                                                                                                                                                                                                                                                                                           ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|host_mac[46]                                                                                                                                                                                                                                                                               ; 0.204             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|mac_src[44]                                                                                                                                                                                                                                                                                           ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|host_mac[44]                                                                                                                                                                                                                                                                               ; 0.204             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|mac_src[4]                                                                                                                                                                                                                                                                                            ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|host_mac[4]                                                                                                                                                                                                                                                                                ; 0.204             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|mac_src[9]                                                                                                                                                                                                                                                                                            ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|host_mac[9]                                                                                                                                                                                                                                                                                ; 0.204             ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data_rd[2]                                                                                                                                                                                                                       ; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|mdio_data_in2[2]                                                                                                                                                                                                                                 ; 0.204             ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data_rd[3]                                                                                                                                                                                                                       ; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|mdio_data_in2[3]                                                                                                                                                                                                                                 ; 0.204             ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data_rd[4]                                                                                                                                                                                                                       ; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|mdio_data_in2[4]                                                                                                                                                                                                                                 ; 0.204             ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data_rd[5]                                                                                                                                                                                                                       ; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|mdio_data_in2[5]                                                                                                                                                                                                                                 ; 0.204             ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|mux_out                                                                                                                                                                                                                              ; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|mdio_out_int_reg1                                                                                                                                                                                                                                ; 0.183             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|row_pointer[0]                                                                                                                                                                                                                                                   ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|mem_1to2:m_buffer0|single_port_ram:ram[1].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                   ; 0.179             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|column_pointer[0]                                                                                                                                                                                                                                                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[4].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                   ; 0.178             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_controller:m_mmu_controller|bias_gen[5]                                                                                                                                                                                                                                                                 ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_controller:m_mmu_controller|delay:m_delay_bias|register[0].b[5]                                                                                                                                                                                                                              ; 0.174             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_controller:m_mmu_controller|dim_x_gen[5]                                                                                                                                                                                                                                                                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_controller:m_mmu_controller|delay:m_delay_dim_x|register[0].b[5]                                                                                                                                                                                                                             ; 0.174             ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[2]                                                                                                              ; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_gsh1:auto_generated|ram_block1a33~porta_address_reg0 ; 0.158             ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_gray_cnt:U_WRT|b_out[1]                                                                                                              ; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_gsh1:auto_generated|ram_block1a33~porta_address_reg0 ; 0.158             ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data[0]                                                                                                                                                                                                                          ; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_mdio:U_MDIO|altera_tse_mdio:U_MDIO|reg_data[1]                                                                                                                                                                                                               ; 0.158             ;
; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|command[4]                                                                                                                                                                                                                                            ; qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[4]                                                                                                                                                                                                                                 ; 0.158             ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|reg_cnt[0]                                                                                                                                                                       ; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|frm_pause_reg                                                                                                                                                         ; 0.123             ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|reg_cnt[2]                                                                                                                                                                       ; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_mac_control:U_MAC_CONTROL|altera_tse_register_map:U_REG|altera_tse_tx_counter_cntl:U_TXCNT|frm_pause_reg                                                                                                                                                         ; 0.120             ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|jam_reg[2]                                                                                                                                                  ; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_14[0]                                                                                                                                         ; 0.120             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|column_pointer[3]                                                                                                                                                                                                                                                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[3].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                   ; 0.118             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|column_pointer[2]                                                                                                                                                                                                                                                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[3].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                   ; 0.118             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|column_pointer[1]                                                                                                                                                                                                                                                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|mem_1to2:m_buffer0|single_port_ram:ram[3].m_ram|altsyncram:ram_rtl_0|altsyncram_ub41:auto_generated|ram_block1a7~porta_address_reg0                                                                                                                   ; 0.118             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|B[6][5]                                                                                                                                                                                                                                                                 ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_v|mem_array_rtl_0_bypass[162]                                                                                                                                                                                                                                                      ; 0.118             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|B[6][18]                                                                                                                                                                                                                                                                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_v|mem_array_rtl_0_bypass[175]                                                                                                                                                                                                                                                      ; 0.118             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|B[6][10]                                                                                                                                                                                                                                                                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_v|mem_array_rtl_0_bypass[167]                                                                                                                                                                                                                                                      ; 0.118             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|B[8][14]                                                                                                                                                                                                                                                                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_v|mem_array_rtl_0_bypass[219]                                                                                                                                                                                                                                                      ; 0.118             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|B[5][6]                                                                                                                                                                                                                                                                 ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_v|mem_array_rtl_0_bypass[139]                                                                                                                                                                                                                                                      ; 0.118             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|B[7][20]                                                                                                                                                                                                                                                                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_v|mem_array_rtl_0_bypass[201]                                                                                                                                                                                                                                                      ; 0.118             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|B[9][19]                                                                                                                                                                                                                                                                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_v|mem_array_rtl_0_bypass[248]                                                                                                                                                                                                                                                      ; 0.118             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|B[2][3]                                                                                                                                                                                                                                                                 ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_v|mem_array_rtl_0_bypass[64]                                                                                                                                                                                                                                                       ; 0.118             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|B[9][1]                                                                                                                                                                                                                                                                 ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_v|mem_array_rtl_0_bypass[230]                                                                                                                                                                                                                                                      ; 0.118             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|B[7][8]                                                                                                                                                                                                                                                                 ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_v|mem_array_rtl_0_bypass[189]                                                                                                                                                                                                                                                      ; 0.118             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[9].y[8].out[6]                                                                                                                                                                                                                                                                    ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[9].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2~DATAOUT15                                                                                                                                                                                            ; 0.118             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[5].y[4].out[3]                                                                                                                                                                                                                                                                    ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[5].y[5].out[3]                                                                                                                                                                                                                                                         ; 0.118             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|B[8][21]                                                                                                                                                                                                                                                                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_v|mem_array_rtl_0_bypass[226]                                                                                                                                                                                                                                                      ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|B[9][21]                                                                                                                                                                                                                                                                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_v|mem_array_rtl_0_bypass[250]                                                                                                                                                                                                                                                      ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|B[8][13]                                                                                                                                                                                                                                                                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_v|mem_array_rtl_0_bypass[218]                                                                                                                                                                                                                                                      ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|B[5][5]                                                                                                                                                                                                                                                                 ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_v|mem_array_rtl_0_bypass[138]                                                                                                                                                                                                                                                      ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|B[8][5]                                                                                                                                                                                                                                                                 ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_v|mem_array_rtl_0_bypass[210]                                                                                                                                                                                                                                                      ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|B[5][18]                                                                                                                                                                                                                                                                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_v|mem_array_rtl_0_bypass[151]                                                                                                                                                                                                                                                      ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|B[8][10]                                                                                                                                                                                                                                                                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_v|mem_array_rtl_0_bypass[215]                                                                                                                                                                                                                                                      ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|B[6][22]                                                                                                                                                                                                                                                                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_v|mem_array_rtl_0_bypass[179]                                                                                                                                                                                                                                                      ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|B[7][6]                                                                                                                                                                                                                                                                 ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_v|mem_array_rtl_0_bypass[187]                                                                                                                                                                                                                                                      ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|B[3][6]                                                                                                                                                                                                                                                                 ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_v|mem_array_rtl_0_bypass[91]                                                                                                                                                                                                                                                       ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|B[8][12]                                                                                                                                                                                                                                                                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_v|mem_array_rtl_0_bypass[217]                                                                                                                                                                                                                                                      ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|B[7][11]                                                                                                                                                                                                                                                                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_v|mem_array_rtl_0_bypass[192]                                                                                                                                                                                                                                                      ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[3]                                                                                  ; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[22]                                                                      ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|B[9][9]                                                                                                                                                                                                                                                                 ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_v|mem_array_rtl_0_bypass[238]                                                                                                                                                                                                                                                      ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|B[7][1]                                                                                                                                                                                                                                                                 ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_v|mem_array_rtl_0_bypass[182]                                                                                                                                                                                                                                                      ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|B[6][15]                                                                                                                                                                                                                                                                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_v|mem_array_rtl_0_bypass[172]                                                                                                                                                                                                                                                      ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|B[6][7]                                                                                                                                                                                                                                                                 ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_v|mem_array_rtl_0_bypass[164]                                                                                                                                                                                                                                                      ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[7]                                                                                  ; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[29]                                                                      ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|B[7][23]                                                                                                                                                                                                                                                                ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_v|mem_array_rtl_0_bypass[204]                                                                                                                                                                                                                                                      ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[1].y[0].out[2]                                                                                                                                                                                                                                                                    ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2~DATAOUT15                                                                                                                                                                                            ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[1].y[0].out[3]                                                                                                                                                                                                                                                                    ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2~DATAOUT15                                                                                                                                                                                            ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[1].y[0].out[4]                                                                                                                                                                                                                                                                    ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2~DATAOUT15                                                                                                                                                                                            ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[1].y[0].out[5]                                                                                                                                                                                                                                                                    ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[1].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2~DATAOUT15                                                                                                                                                                                            ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[5].y[4].out[0]                                                                                                                                                                                                                                                                    ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2~DATAOUT15                                                                                                                                                                                            ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[5].y[4].out[4]                                                                                                                                                                                                                                                                    ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2~DATAOUT15                                                                                                                                                                                            ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_b_setup|x[5].y[4].out[5]                                                                                                                                                                                                                                                                    ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_str:m_mmu_str|mac_cell:x[0].y[5].m_cell|lpm_mult:Mult0|mult_03t:auto_generated|mac_out2~DATAOUT15                                                                                                                                                                                            ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[5].y[4].out[1]                                                                                                                                                                                                                                                                    ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[5].y[5].out[1]                                                                                                                                                                                                                                                         ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[5].y[4].out[2]                                                                                                                                                                                                                                                                    ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[5].y[5].out[2]                                                                                                                                                                                                                                                         ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[5].y[4].out[4]                                                                                                                                                                                                                                                                    ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[5].y[5].out[4]                                                                                                                                                                                                                                                         ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[5].y[4].out[5]                                                                                                                                                                                                                                                                    ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[5].y[5].out[5]                                                                                                                                                                                                                                                         ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[4].y[3].out[0]                                                                                                                                                                                                                                                                    ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[4].y[4].out[0]                                                                                                                                                                                                                                                         ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[4].y[3].out[3]                                                                                                                                                                                                                                                                    ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[4].y[4].out[3]                                                                                                                                                                                                                                                         ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[3].y[2].out[1]                                                                                                                                                                                                                                                                    ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[3].y[3].out[1]                                                                                                                                                                                                                                                         ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[2].y[1].out[1]                                                                                                                                                                                                                                                                    ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[2].y[2].out[1]                                                                                                                                                                                                                                                         ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[2].y[1].out[5]                                                                                                                                                                                                                                                                    ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[2].y[2].out[5]                                                                                                                                                                                                                                                         ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[2].y[1].out[6]                                                                                                                                                                                                                                                                    ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[2].y[2].out[6]                                                                                                                                                                                                                                                         ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[2].y[1].out[7]                                                                                                                                                                                                                                                                    ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[2].y[2].out[7]                                                                                                                                                                                                                                                         ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[1].y[0].out[7]                                                                                                                                                                                                                                                                    ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|mmu_setup:m_mmu_a_setup|x[1].y[1].out[7]                                                                                                                                                                                                                                                         ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|pooling_pipeline:m_pooling_pipeline|B[7][0]                                                                                                                                                                                                                                                                 ; qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|FIFO_v:m_fifo_v|mem_array_rtl_0_bypass[181]                                                                                                                                                                                                                                                      ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[0]                                                                                  ; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|altera_tse_crc328generator:U_CRC|altera_tse_crc32galois8:U_GALS|reg_out[2]                                                                       ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|sop_reg[1]                                                                                                                                     ; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_tx_stat_extract:U_TXSTAT|frm_cnt[0]                                                                                                                          ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[1].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]     ; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|wr_b_rptr[0]                                                                                                                             ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1]     ; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_13:TX_STATUS|wr_b_rptr[1]                                                                                                                             ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gen_pause_cnt_a[0]                                                                                                                                          ; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|gen_pause_muxa[0]                                                                                                                                ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1|altera_eth_tse_std_synchronizer:sync[2].u|altera_std_synchronizer_nocut:std_sync_no_cut|dreg[1] ; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_tx_min_ff:U_TXFF|altera_tse_a_fifo_opt_1246:TX_DATA|rd_b_wptr[0]                                                                                                                         ; 0.117             ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|tx_err                                                                                                                                                      ; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_gmii_io:U_GMIF|gm_tx_err_reg                                                                                                                                                                                         ; 0.116             ;
; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_13[3]                                                                                                                                                    ; qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_top_1geth:U_GETH|altera_tse_mac_tx:U_TX|rd_14[3]                                                                                                                                         ; 0.116             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 10CL025YU256I7G for design "mpu"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (15535): Implemented PLL "pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated|pll1" as Cyclone 10 LP PLL type File: C:/Users/Lukasz/workspace/mpu-fork/quartus/db/pll_altpll.v Line: 50
    Info (15099): Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] port File: C:/Users/Lukasz/workspace/mpu-fork/quartus/db/pll_altpll.v Line: 50
    Info (15099): Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] port File: C:/Users/Lukasz/workspace/mpu-fork/quartus/db/pll_altpll.v Line: 50
    Info (15099): Implementing clock multiplication of 1, clock division of 20, and phase shift of 0 degrees (0 ps) for pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] port File: C:/Users/Lukasz/workspace/mpu-fork/quartus/db/pll_altpll.v Line: 50
Info (171004): Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device 10CL006YU256A7G is compatible
    Info (176445): Device 10CL006YU256I7G is compatible
    Info (176445): Device 10CL010YU256A7G is compatible
    Info (176445): Device 10CL010YU256I7G is compatible
    Info (176445): Device 10CL016YU256A7G is compatible
    Info (176445): Device 10CL016YU256I7G is compatible
    Info (176445): Device 10CL025YU256A7G is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location H1
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location H2
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location F16
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (335093): The Timing Analyzer is analyzing 32 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'top.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info: Output Max Delay = -1.0
Info: Output Min Delay = -3.0
Info: Input Max Delay for 125MHz domain= 0.5
Info: Input Min Delay for 125MHz domain= -0.5
Info: Input Max Delay for 25MHz domain = 8.5
Info: Input Min Delay for 25MHz domain = -8.5
Info: Input Max Delay for 2.5MHz domain = 98.5
Info: Input Min Delay for 2.5MHz domain = -98.5
Info (332104): Reading SDC File: 'src/qsys_top/qsys_top/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'src/qsys_top/qsys_top/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'src/qsys_top/qsys_top/synthesis/submodules/altera_eth_tse_mac.sdc'
Warning (332060): Node: qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|buffer_b_idx[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|dim_x[3] is being clocked by qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|buffer_b_idx[2]
Warning (332060): Node: qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|buffer_a_idx[2] was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Latch qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|dim_y[5] is being clocked by qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|eth_rx:eth_rx_0|buffer_a_idx[2]
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 14 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):  100.000 altera_reserved_tck
    Info (332111):   20.000     CLKIN_50
    Info (332111):    8.000 pll_0|altpll_component|auto_generated|pll1|clk[0]
    Info (332111):   40.000 pll_0|altpll_component|auto_generated|pll1|clk[1]
    Info (332111):  400.000 pll_0|altpll_component|auto_generated|pll1|clk[2]
    Info (332111):  400.000 rgmii_2_5_tx_clk
    Info (332111):   40.000 rgmii_25_tx_clk
    Info (332111):    8.000 rgmii_125_tx_clk
    Info (332111):  400.000 rgmii_rx_clk_2p5
    Info (332111):   40.000 rgmii_rx_clk_25
    Info (332111):    8.000 rgmii_rx_clk_125
    Info (332111):  400.000 rx_virtual_clk_2p5
    Info (332111):   40.000 rx_virtual_clk_25
    Info (332111):    8.000 rx_virtual_clk_125
Info (176353): Automatically promoted node pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] (placed in counter C0 of PLL_1) File: C:/Users/Lukasz/workspace/mpu-fork/quartus/db/pll_altpll.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176353): Automatically promoted node pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[1] (placed in counter C1 of PLL_1) File: C:/Users/Lukasz/workspace/mpu-fork/quartus/db/pll_altpll.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[2] (placed in counter C2 of PLL_1) File: C:/Users/Lukasz/workspace/mpu-fork/quartus/db/pll_altpll.v Line: 92
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176352): Promoted node RX_CLK~input (placed in PIN B8 (CLK11, DIFFCLK_4p)) File: C:/Users/Lukasz/workspace/mpu-fork/quartus/top.v Line: 35
    Info (176354): Promoted destinations to use location or clock signal Global Clock CLKCTRL_G13
Info (176353): Automatically promoted node qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_1|altera_tse_reset_synchronizer_chain_out  File: C:/Users/Lukasz/workspace/mpu-fork/quartus/src/qsys_top/qsys_top/synthesis/submodules/altera_tse_reset_synchronizer.v Line: 76
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7  File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd Line: 730
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|JEQQ5299_7~0 File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd Line: 730
Info (176353): Automatically promoted node pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|GHVD5181:\cycloneiii_BITP7563_gen_0:cycloneiii_BITP7563_gen_1|BITP7563_0  File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/pzdyqx.vhd Line: 829
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|WideOr1~0  File: C:/Users/Lukasz/workspace/mpu-fork/quartus/src/qsys_top/qsys_top/synthesis/submodules/buffer_a_4x.v Line: 303
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_a:m_buffer_a|buffer_a_4x:m_buffer_a|Decoder1~0 File: C:/Users/Lukasz/workspace/mpu-fork/quartus/src/qsys_top/qsys_top/synthesis/submodules/buffer_a_4x.v Line: 269
Info (176353): Automatically promoted node qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|WideOr1~0  File: C:/Users/Lukasz/workspace/mpu-fork/quartus/src/qsys_top/qsys_top/synthesis/submodules/buffer_b_4x.v Line: 303
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node qsys_top:qsys_top_0|qsys_top_mpu_ss_0:mpu_ss_0|mpu:mpu_0|buffer_b:m_buffer_b|buffer_b_4x:m_buffer_b|Decoder1~0 File: C:/Users/Lukasz/workspace/mpu-fork/quartus/src/qsys_top/qsys_top/synthesis/submodules/buffer_b_4x.v Line: 269
Info (176353): Automatically promoted node RESET_N~input (placed in PIN E15 (CLK4, DIFFCLK_2p)) File: C:/Users/Lukasz/workspace/mpu-fork/quartus/top.v Line: 36
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node LED_RESET_N~output File: C:/Users/Lukasz/workspace/mpu-fork/quartus/top.v Line: 39
Info (176353): Automatically promoted node qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_0|altera_tse_reset_synchronizer_chain_out  File: C:/Users/Lukasz/workspace/mpu-fork/quartus/src/qsys_top/qsys_top/synthesis/submodules/altera_tse_reset_synchronizer.v Line: 76
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_4|altera_tse_reset_synchronizer_chain_out  File: C:/Users/Lukasz/workspace/mpu-fork/quartus/src/qsys_top/qsys_top/synthesis/submodules/altera_tse_reset_synchronizer.v Line: 76
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out  File: C:/Users/Lukasz/workspace/mpu-fork/quartus/src/qsys_top/qsys_top/synthesis/submodules/altera_reset_synchronizer.v Line: 62
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node qsys_top:qsys_top_0|qsys_top_master_0:master_0|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|din_s1 File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_std_synchronizer.v Line: 45
Info (176353): Automatically promoted node qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_reset_synchronizer:reset_sync_2|altera_tse_reset_synchronizer_chain_out  File: C:/Users/Lukasz/workspace/mpu-fork/quartus/src/qsys_top/qsys_top/synthesis/submodules/altera_tse_reset_synchronizer.v Line: 76
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
Info (176353): Automatically promoted node pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated|locked  File: C:/Users/Lukasz/workspace/mpu-fork/quartus/db/pll_altpll.v Line: 39
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node LED_CORE_RESET_N~output File: C:/Users/Lukasz/workspace/mpu-fork/quartus/top.v Line: 40
        Info (176357): Destination node PHY_RESET_N~output File: C:/Users/Lukasz/workspace/mpu-fork/quartus/top.v Line: 37
Info (176466): Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing
    Info (176467): Node "qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_n2e:auto_generated|input_cell_h[0]" is constrained to location LAB_X14_Y33_N0 to improve DDIO timing File: C:/Users/Lukasz/workspace/mpu-fork/quartus/db/ddio_in_n2e.tdf Line: 33
    Info (176467): Node "qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_n2e:auto_generated|input_cell_l[0]" is constrained to location LAB_X14_Y33_N0 to improve DDIO timing File: C:/Users/Lukasz/workspace/mpu-fork/quartus/db/ddio_in_n2e.tdf Line: 34
    Info (176467): Node "qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in1:the_rgmii_in1|altddio_in:altddio_in_component|ddio_in_n2e:auto_generated|input_latch_l[0]" is constrained to location LAB_X14_Y33_N0 to improve DDIO timing File: C:/Users/Lukasz/workspace/mpu-fork/quartus/db/ddio_in_n2e.tdf Line: 35
    Info (176467): Node "RX_CONTROL~input" is constrained to location IOIBUF_X14_Y34_N22 to improve DDIO timing File: C:/Users/Lukasz/workspace/mpu-fork/quartus/top.v Line: 47
    Info (176467): Node "RX_CONTROL" is constrained to location PIN A5 to improve DDIO timing File: C:/Users/Lukasz/workspace/mpu-fork/quartus/top.v Line: 47
    Info (176467): Node "qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_q2e:auto_generated|input_cell_h[2]" is constrained to location LAB_X16_Y33_N0 to improve DDIO timing File: C:/Users/Lukasz/workspace/mpu-fork/quartus/db/ddio_in_q2e.tdf Line: 33
    Info (176467): Node "qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_q2e:auto_generated|input_cell_l[2]" is constrained to location LAB_X16_Y33_N0 to improve DDIO timing File: C:/Users/Lukasz/workspace/mpu-fork/quartus/db/ddio_in_q2e.tdf Line: 34
    Info (176467): Node "qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_q2e:auto_generated|input_latch_l[2]" is constrained to location LAB_X16_Y33_N0 to improve DDIO timing File: C:/Users/Lukasz/workspace/mpu-fork/quartus/db/ddio_in_q2e.tdf Line: 35
    Info (176467): Node "RGMII_IN[2]~input" is constrained to location IOIBUF_X16_Y34_N1 to improve DDIO timing File: C:/Users/Lukasz/workspace/mpu-fork/quartus/top.v Line: 45
    Info (176467): Node "RGMII_IN[2]" is constrained to location PIN A6 to improve DDIO timing File: C:/Users/Lukasz/workspace/mpu-fork/quartus/top.v Line: 45
    Info (176467): Node "qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_q2e:auto_generated|input_cell_h[1]" is constrained to location LAB_X18_Y33_N0 to improve DDIO timing File: C:/Users/Lukasz/workspace/mpu-fork/quartus/db/ddio_in_q2e.tdf Line: 33
    Info (176467): Node "qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_q2e:auto_generated|input_cell_l[1]" is constrained to location LAB_X18_Y33_N0 to improve DDIO timing File: C:/Users/Lukasz/workspace/mpu-fork/quartus/db/ddio_in_q2e.tdf Line: 34
    Info (176467): Node "qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_q2e:auto_generated|input_latch_l[1]" is constrained to location LAB_X18_Y33_N0 to improve DDIO timing File: C:/Users/Lukasz/workspace/mpu-fork/quartus/db/ddio_in_q2e.tdf Line: 35
    Info (176467): Node "RGMII_IN[1]~input" is constrained to location IOIBUF_X18_Y34_N1 to improve DDIO timing File: C:/Users/Lukasz/workspace/mpu-fork/quartus/top.v Line: 45
    Info (176467): Node "RGMII_IN[1]" is constrained to location PIN B7 to improve DDIO timing File: C:/Users/Lukasz/workspace/mpu-fork/quartus/top.v Line: 45
    Info (176467): Node "qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_q2e:auto_generated|input_cell_h[3]" is constrained to location LAB_X16_Y33_N0 to improve DDIO timing File: C:/Users/Lukasz/workspace/mpu-fork/quartus/db/ddio_in_q2e.tdf Line: 33
    Info (176467): Node "qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_q2e:auto_generated|input_cell_l[3]" is constrained to location LAB_X16_Y33_N0 to improve DDIO timing File: C:/Users/Lukasz/workspace/mpu-fork/quartus/db/ddio_in_q2e.tdf Line: 34
    Info (176467): Node "qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_q2e:auto_generated|input_latch_l[3]" is constrained to location LAB_X16_Y33_N0 to improve DDIO timing File: C:/Users/Lukasz/workspace/mpu-fork/quartus/db/ddio_in_q2e.tdf Line: 35
    Info (176467): Node "RGMII_IN[3]~input" is constrained to location IOIBUF_X16_Y34_N8 to improve DDIO timing File: C:/Users/Lukasz/workspace/mpu-fork/quartus/top.v Line: 45
    Info (176467): Node "RGMII_IN[3]" is constrained to location PIN B6 to improve DDIO timing File: C:/Users/Lukasz/workspace/mpu-fork/quartus/top.v Line: 45
    Info (176467): Node "qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_q2e:auto_generated|input_cell_h[0]" is constrained to location LAB_X20_Y33_N0 to improve DDIO timing File: C:/Users/Lukasz/workspace/mpu-fork/quartus/db/ddio_in_q2e.tdf Line: 33
    Info (176467): Node "qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_q2e:auto_generated|input_cell_l[0]" is constrained to location LAB_X20_Y33_N0 to improve DDIO timing File: C:/Users/Lukasz/workspace/mpu-fork/quartus/db/ddio_in_q2e.tdf Line: 34
    Info (176467): Node "qsys_top:qsys_top_0|qsys_top_eth_tse_0:eth_tse_0|altera_eth_tse_mac:i_tse_mac|altera_tse_rgmii_module:U_RGMII|altera_tse_rgmii_in4:the_rgmii_in4|altddio_in:altddio_in_component|ddio_in_q2e:auto_generated|input_latch_l[0]" is constrained to location LAB_X20_Y33_N0 to improve DDIO timing File: C:/Users/Lukasz/workspace/mpu-fork/quartus/db/ddio_in_q2e.tdf Line: 35
    Info (176467): Node "RGMII_IN[0]~input" is constrained to location IOIBUF_X20_Y34_N22 to improve DDIO timing File: C:/Users/Lukasz/workspace/mpu-fork/quartus/top.v Line: 45
    Info (176467): Node "RGMII_IN[0]" is constrained to location PIN A7 to improve DDIO timing File: C:/Users/Lukasz/workspace/mpu-fork/quartus/top.v Line: 45
Info: Output Max Delay = -1.0
Info: Output Min Delay = -3.0
Info: Input Max Delay for 125MHz domain= 0.5
Info: Input Min Delay for 125MHz domain= -0.5
Info: Input Max Delay for 25MHz domain = 8.5
Info: Input Min Delay for 25MHz domain = -8.5
Info: Input Max Delay for 2.5MHz domain = 98.5
Info: Input Min Delay for 2.5MHz domain = -98.5
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 10 registers into blocks of type Block RAM
    Extra Info (176218): Packed 1488 registers into blocks of type Embedded multiplier block
    Extra Info (176220): Created 1312 register duplicates
Info (128000): Starting physical synthesis optimizations for speed
Info: Output Max Delay = -1.0
Info: Output Min Delay = -3.0
Info: Input Max Delay for 125MHz domain= 0.5
Info: Input Min Delay for 125MHz domain= -0.5
Info: Input Max Delay for 25MHz domain = 8.5
Info: Input Min Delay for 25MHz domain = -8.5
Info: Input Max Delay for 2.5MHz domain = 98.5
Info: Input Min Delay for 2.5MHz domain = -98.5
Info: Output Max Delay = -1.0
Info: Output Min Delay = -3.0
Info: Input Max Delay for 125MHz domain= 0.5
Info: Input Min Delay for 125MHz domain= -0.5
Info: Input Max Delay for 25MHz domain = 8.5
Info: Input Min Delay for 25MHz domain = -8.5
Info: Input Max Delay for 2.5MHz domain = 98.5
Info: Input Min Delay for 2.5MHz domain = -98.5
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:12
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:35
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info: Output Max Delay = -1.0
Info: Output Min Delay = -3.0
Info: Input Max Delay for 125MHz domain= 0.5
Info: Input Min Delay for 125MHz domain= -0.5
Info: Input Max Delay for 25MHz domain = 8.5
Info: Input Min Delay for 25MHz domain = -8.5
Info: Input Max Delay for 2.5MHz domain = 98.5
Info: Input Min Delay for 2.5MHz domain = -98.5
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:13
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:01:42
Info: Output Max Delay = -1.0
Info: Output Min Delay = -3.0
Info: Input Max Delay for 125MHz domain= 0.5
Info: Input Min Delay for 125MHz domain= -0.5
Info: Input Max Delay for 25MHz domain = 8.5
Info: Input Min Delay for 25MHz domain = -8.5
Info: Input Max Delay for 2.5MHz domain = 98.5
Info: Input Min Delay for 2.5MHz domain = -98.5
Info (170193): Fitter routing operations beginning
Info (170239): Router is attempting to preserve 0.02 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements.
Info (170195): Router estimated average interconnect usage is 28% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 40% of the available device resources in the region that extends from location X10_Y23 to location X20_Y34
Info (170194): Fitter routing operations ending: elapsed time is 00:01:36
Info (11888): Total time spent on timing analysis during the Fitter is 39.95 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info: Output Max Delay = -1.0
Info: Output Min Delay = -3.0
Info: Input Max Delay for 125MHz domain= 0.5
Info: Input Min Delay for 125MHz domain= -0.5
Info: Input Max Delay for 25MHz domain = 8.5
Info: Input Min Delay for 25MHz domain = -8.5
Info: Input Max Delay for 2.5MHz domain = 98.5
Info: Input Min Delay for 2.5MHz domain = -98.5
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:18
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 11 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone 10 LP Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin MDIO uses I/O standard 3.3-V LVTTL at A4 File: C:/Users/Lukasz/workspace/mpu-fork/quartus/top.v Line: 43
    Info (169178): Pin RESET_N uses I/O standard 3.3-V LVTTL at E15 File: C:/Users/Lukasz/workspace/mpu-fork/quartus/top.v Line: 36
    Info (169178): Pin c10_clk50m uses I/O standard 3.3-V LVCMOS at E1 File: C:/Users/Lukasz/workspace/mpu-fork/quartus/top.v Line: 33
    Info (169178): Pin SET_10 uses I/O standard 3.3-V LVTTL at A8 File: C:/Users/Lukasz/workspace/mpu-fork/quartus/top.v Line: 51
    Info (169178): Pin SET_1000 uses I/O standard 3.3-V LVTTL at M16 File: C:/Users/Lukasz/workspace/mpu-fork/quartus/top.v Line: 50
    Info (169178): Pin RX_CLK uses I/O standard 3.3-V LVTTL at B8 File: C:/Users/Lukasz/workspace/mpu-fork/quartus/top.v Line: 35
    Info (169178): Pin RX_CONTROL uses I/O standard 3.3-V LVTTL at A5 File: C:/Users/Lukasz/workspace/mpu-fork/quartus/top.v Line: 47
    Info (169178): Pin RGMII_IN[2] uses I/O standard 3.3-V LVTTL at A6 File: C:/Users/Lukasz/workspace/mpu-fork/quartus/top.v Line: 45
    Info (169178): Pin RGMII_IN[1] uses I/O standard 3.3-V LVTTL at B7 File: C:/Users/Lukasz/workspace/mpu-fork/quartus/top.v Line: 45
    Info (169178): Pin RGMII_IN[3] uses I/O standard 3.3-V LVTTL at B6 File: C:/Users/Lukasz/workspace/mpu-fork/quartus/top.v Line: 45
    Info (169178): Pin RGMII_IN[0] uses I/O standard 3.3-V LVTTL at A7 File: C:/Users/Lukasz/workspace/mpu-fork/quartus/top.v Line: 45
Info (144001): Generated suppressed messages file C:/Users/Lukasz/workspace/mpu-fork/quartus/output_files/mpu.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 1729 megabytes
    Info: Processing ended: Sat May 09 16:38:20 2020
    Info: Elapsed time: 00:04:57
    Info: Total CPU time (on all processors): 00:10:26


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Lukasz/workspace/mpu-fork/quartus/output_files/mpu.fit.smsg.


