# 👋 Hi, I’m Manthan Gupta

- 🎓 B.Tech student at IIT Indore  
- 💡 Passionate about VLSI, digital design, and microarchitecture 
- 💻 Comfortable with C++ and Data Structures & Algorithms  
- 🏁 Interested in Competitive Programming and low-level system optimization  
- 🐍 Learning Python to automate and enhance my workflow

## 🛠️ Skills
- **Languages:** Verilog, C++, Python (beginner)  
- **Domains:** Digital Logic, Pipelining, FPGA, DSA, CP  
- **Tools:** Vivado, LTSpice, GitHub

## 🚧 Current Projects
- 🧮 8-bit Pipelined Microprocessor with Custom ISA  
- ❤️ ECG Signal Processing (Analog + Digital Filtering)  


## 🚀 Interests
- VLSI & ASIC Design  
- CPU Microarchitecture  
- Competitive Programming  
- Hardware-Software Co-Design

## 📫 Contact
- 📧 Email: ee240002036@iiti.ac.in
- 🌐 GitHub: https://github.com/Manthan-cpu
- 💼 LinkedIn: https://www.linkedin.com/in/manthan-gupta-88164a32a/

---

*“From gates to graphs — building systems and solving problems.”*
