M:main
F:G$main$0_0$0({2}DF,SV:S),C,0,42,0,0,0
S:Lmain.main$i$1_0$355({1}SC:U),B,1,-1
S:Lmain.main$pbr$1_0$355({2}SI:U),B,1,-50
S:Lmain.main$fid$1_0$355({42}ST__00000012:S),B,1,-48
S:Lmain.main$res$1_0$355({1}SC:U),B,1,-1
S:Lmain.main$fsm$1_0$355({2}ST__00000015:S),B,1,-6
S:Lmain.main$sloc0$0_1$0({1}SC:U),B,1,-1
S:Lmain.main$sloc1$0_1$0({1}SC:U),B,1,-1
S:Lmain.main$sloc2$0_1$0({1}SC:U),B,1,-1
S:Lmain.main$sloc3$0_1$0({1}SC:U),B,1,-1
S:Lmain.main$sloc4$0_1$0({2}DD,SC:U),B,1,-4
S:Lmain.main$sloc5$0_1$0({2}DD,SC:U),B,1,-2
F:Fmain$Wr2SD$0_0$0({2}DF,SV:S),Z,0,2,0,0,0
S:Lmain.Wr2SD$pfsm$1_0$369({2}DG,ST__00000015:S),B,1,2
S:Lmain.Wr2SD$res$1_0$370({1}SC:U),R,0,0,[a]
S:Lmain.Wr2SD$pbr$1_0$370({2}SI:U),B,1,-6
S:Lmain.Wr2SD$pBuf$1_0$370({2}DG,SI:U),R,0,0,[yl,yh]
S:Lmain.Wr2SD$bufNo$1_0$370({1}SC:U),R,0,0,[xl]
S:Lmain.Wr2SD$sloc0$0_1$0({2}DG,SC:U),B,1,-4
S:Lmain.Wr2SD$sloc1$0_1$0({2}DG,SC:U),B,1,-2
F:Fmain$GetNxtFileName$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lmain.GetNxtFileName$fname$1_0$377({2}DG,SC:U),B,1,2
S:Lmain.GetNxtFileName$val$1_0$378({1}SC:U),R,0,0,[xh]
S:Lmain.GetNxtFileName$sloc0$0_1$0({2}DG,SC:U),B,1,-8
S:Lmain.GetNxtFileName$sloc1$0_1$0({2}DG,SC:U),B,1,-6
S:Lmain.GetNxtFileName$sloc2$0_1$0({2}DG,SC:U),B,1,-4
S:Lmain.GetNxtFileName$sloc3$0_1$0({2}DG,SC:U),B,1,-2
F:Fmain$ConvertFileName$0_0$0({2}DF,SV:S),Z,0,-4,0,0,0
S:Lmain.ConvertFileName$firstFileName$1_0$384({2}SI:U),B,1,2
S:Lmain.ConvertFileName$fname$1_0$384({2}DG,SC:U),B,1,4
S:Lmain.ConvertFileName$val$1_0$385({2}SI:U),R,0,0,[xl,xh]
S:Lmain.ConvertFileName$sloc0$0_1$0({2}SI:U),B,1,-2
S:Lmain.ConvertFileName$sloc1$0_1$0({2}DG,SC:U),B,1,-4
S:Lmain.ConvertFileName$sloc2$0_1$0({2}SI:U),B,1,-2
S:Lmain.ConvertFileName$sloc3$0_1$0({2}SI:U),B,1,-2
F:Fmain$GetCfg$0_0$0({2}DF,SI:U),Z,0,-37,0,0,0
S:Lmain.GetCfg$pCfgBuf$1_0$386({2}DG,SC:U),B,1,2
S:Lmain.GetCfg$pcfg$1_0$386({2}DG,ST__00000016:S),B,1,4
S:Lmain.GetCfg$fID$1_0$387({2}SI:U),R,0,0,[xl,xh]
S:Lmain.GetCfg$sloc0$0_1$0({1}SC:U),B,1,-1
S:Lmain.GetCfg$sloc1$0_1$0({2}DG,SI:U),B,1,-18
S:Lmain.GetCfg$sloc2$0_1$0({2}DG,SC:U),B,1,-16
S:Lmain.GetCfg$sloc3$0_1$0({2}SI:U),B,1,-2
S:Lmain.GetCfg$sloc4$0_1$0({2}SI:U),B,1,-2
S:Lmain.GetCfg$sloc5$0_1$0({2}SI:S),B,1,-4
S:Lmain.GetCfg$sloc6$0_1$0({2}SI:U),B,1,-2
S:Lmain.GetCfg$sloc7$0_1$0({2}DG,SL:U),B,1,-14
S:Lmain.GetCfg$sloc8$0_1$0({4}SL:U),B,1,-4
S:Lmain.GetCfg$sloc9$0_1$0({4}SL:U),B,1,-12
S:Lmain.GetCfg$sloc10$0_1$0({4}SL:U),B,1,-4
S:Lmain.GetCfg$sloc11$0_1$0({4}SL:U),B,1,-8
S:Lmain.GetCfg$sloc12$0_1$0({4}SL:U),B,1,-4
S:Lmain.GetCfg$sloc13$0_1$0({4}SL:U),B,1,-4
S:Lmain.GetCfg$sloc14$0_1$0({4}SL:U),B,1,-12
S:Lmain.GetCfg$sloc15$0_1$0({4}SL:U),B,1,-4
S:Lmain.GetCfg$sloc16$0_1$0({4}SL:U),B,1,-8
S:Lmain.GetCfg$sloc17$0_1$0({4}SL:U),B,1,-4
F:Fmain$IsValidCfgBuf$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
S:Lmain.IsValidCfgBuf$pCfgBuf$1_0$390({2}DG,SC:U),B,1,2
S:Lmain.IsValidCfgBuf$crc$1_0$391({1}SC:U),B,1,-1
S:Lmain.IsValidCfgBuf$i$1_0$391({2}SI:S),R,0,0,[xl,xh]
S:Lmain.IsValidCfgBuf$sloc0$0_1$0({1}SC:U),B,1,-1
F:Fmain$clkInit$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$assert_failed$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lmain.assert_failed$file$1_0$396({2}DG,SC:U),B,1,2
S:Lmain.assert_failed$line$1_0$396({4}SL:U),B,1,4
T:Fmain$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({14}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({16}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({18}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({29}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({30}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({31}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$TIM2_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$BEEP_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$TIM3_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({11}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({12}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$TIM5_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$TIM6_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$__00000000[({0}S:S$MCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MSR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TSR$0_0$0({1}SC:U),Z,0,0)({3}S:S$TPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$RFR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$DGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$Page$0_0$0({16}ST__00000001:S),Z,0,0)]
T:Fmain$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$__00000010[({0}S:S$ManufacturerID$0_0$0({1}SC:U),Z,0,0)({1}S:S$OEM_AppliID$0_0$0({2}SI:U),Z,0,0)({3}S:S$ProdName1$0_0$0({4}SL:U),Z,0,0)({7}S:S$ProdName2$0_0$0({1}SC:U),Z,0,0)({8}S:S$ProdRev$0_0$0({1}SC:U),Z,0,0)({9}S:S$ProdSN$0_0$0({4}SL:U),Z,0,0)({13}S:S$Reserved1$0_0$0({1}SC:U),Z,0,0)({14}S:S$ManufactDate$0_0$0({2}SI:U),Z,0,0)({16}S:S$CID_CRC$0_0$0({1}SC:U),Z,0,0)({17}S:S$Reserved2$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$__00000001[({0}S:S$TxMailbox$0_0$0({16}ST__00000002:S),Z,0,0)({0}S:S$Filter$0_0$0({16}ST__00000003:S),Z,0,0)({0}S:S$Filter01$0_0$0({16}ST__00000004:S),Z,0,0)({0}S:S$Filter23$0_0$0({16}ST__00000005:S),Z,0,0)({0}S:S$Filter45$0_0$0({16}ST__00000006:S),Z,0,0)({0}S:S$Config$0_0$0({16}ST__00000007:S),Z,0,0)({0}S:S$RxFIFO$0_0$0({16}ST__00000008:S),Z,0,0)]
T:Fmain$__00000011[({0}S:S$SD_csd$0_0$0({41}ST__00000009:S),Z,0,0)({41}S:S$SD_cid$0_0$0({18}ST__00000010:S),Z,0,0)({59}S:S$CardCapacity$0_0$0({4}SL:U),Z,0,0)({63}S:S$CardBlockSize$0_0$0({4}SL:U),Z,0,0)]
T:Fmain$__00000002[({0}S:S$MCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$__00000012[({0}S:S$fs_type$0_0$0({1}SC:U),Z,0,0)({1}S:S$flag$0_0$0({1}SC:U),Z,0,0)({2}S:S$csize$0_0$0({1}SC:U),Z,0,0)({3}S:S$pad1$0_0$0({1}SC:U),Z,0,0)({4}S:S$n_rootdir$0_0$0({2}SI:U),Z,0,0)({6}S:S$n_fatent$0_0$0({4}SL:U),Z,0,0)({10}S:S$fatbase$0_0$0({4}SL:U),Z,0,0)({14}S:S$dirbase$0_0$0({4}SL:U),Z,0,0)({18}S:S$database$0_0$0({4}SL:U),Z,0,0)({22}S:S$fptr$0_0$0({4}SL:U),Z,0,0)({26}S:S$fsize$0_0$0({4}SL:U),Z,0,0)({30}S:S$org_clust$0_0$0({4}SL:U),Z,0,0)({34}S:S$curr_clust$0_0$0({4}SL:U),Z,0,0)({38}S:S$dsect$0_0$0({4}SL:U),Z,0,0)]
T:Fmain$__00000003[({0}S:S$FR01$0_0$0({1}SC:U),Z,0,0)({1}S:S$FR02$0_0$0({1}SC:U),Z,0,0)({2}S:S$FR03$0_0$0({1}SC:U),Z,0,0)({3}S:S$FR04$0_0$0({1}SC:U),Z,0,0)({4}S:S$FR05$0_0$0({1}SC:U),Z,0,0)({5}S:S$FR06$0_0$0({1}SC:U),Z,0,0)({6}S:S$FR07$0_0$0({1}SC:U),Z,0,0)({7}S:S$FR08$0_0$0({1}SC:U),Z,0,0)({8}S:S$FR09$0_0$0({1}SC:U),Z,0,0)({9}S:S$FR10$0_0$0({1}SC:U),Z,0,0)({10}S:S$FR11$0_0$0({1}SC:U),Z,0,0)({11}S:S$FR12$0_0$0({1}SC:U),Z,0,0)({12}S:S$FR13$0_0$0({1}SC:U),Z,0,0)({13}S:S$FR14$0_0$0({1}SC:U),Z,0,0)({14}S:S$FR15$0_0$0({1}SC:U),Z,0,0)({15}S:S$FR16$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$__00000013[({0}S:S$index$0_0$0({2}SI:U),Z,0,0)({2}S:S$fn$0_0$0({2}DG,SC:U),Z,0,0)({4}S:S$sclust$0_0$0({4}SL:U),Z,0,0)({8}S:S$clust$0_0$0({4}SL:U),Z,0,0)({12}S:S$sect$0_0$0({4}SL:U),Z,0,0)]
T:Fmain$__00000004[({0}S:S$F0R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F0R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F0R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F0R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F0R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F0R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F0R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F0R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F1R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F1R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F1R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F1R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F1R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F1R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F1R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F1R8$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$__00000014[({0}S:S$fsize$0_0$0({4}SL:U),Z,0,0)({4}S:S$fdate$0_0$0({2}SI:U),Z,0,0)({6}S:S$ftime$0_0$0({2}SI:U),Z,0,0)({8}S:S$fattrib$0_0$0({1}SC:U),Z,0,0)({9}S:S$fname$0_0$0({13}DA13d,SC:U),Z,0,0)]
T:Fmain$__00000005[({0}S:S$F2R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F2R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F2R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F2R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F2R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F2R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F2R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F2R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F3R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F3R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F3R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F3R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F3R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F3R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F3R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F3R8$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$__00000015[({0}S:S$state$0_0$0({1}SC:U),Z,0,0)({1}S:S$error$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$__00000006[({0}S:S$F4R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F4R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F4R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F4R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F4R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F4R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F4R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F4R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F5R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F5R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F5R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F5R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F5R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F5R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F5R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F5R8$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$__00000016[({0}S:S$sampFreq$0_0$0({2}SI:U),Z,0,0)({2}S:S$firstFileName$0_0$0({5}DA5d,SC:U),Z,0,0)({7}S:S$fileSzInBlock$0_0$0({4}SL:U),Z,0,0)({11}S:S$fileNo$0_0$0({2}SI:U),Z,0,0)({13}S:S$channel$0_0$0({1}SC:U),Z,0,0)({14}S:S$isFullResultion$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$__00000007[({0}S:S$ESR$0_0$0({1}SC:U),Z,0,0)({1}S:S$EIER$0_0$0({1}SC:U),Z,0,0)({2}S:S$TECR$0_0$0({1}SC:U),Z,0,0)({3}S:S$RECR$0_0$0({1}SC:U),Z,0,0)({4}S:S$BTR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$BTR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$Reserved1$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$FMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$FMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$FCR1$0_0$0({1}SC:U),Z,0,0)({11}S:S$FCR2$0_0$0({1}SC:U),Z,0,0)({12}S:S$FCR3$0_0$0({1}SC:U),Z,0,0)({13}S:S$Reserved2$0_0$0({3}DA3d,SC:U),Z,0,0)]
T:Fmain$__00000008[({0}S:S$MFMI$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$__00000009[({0}S:S$CSDStruct$0_0$0({1}SC:U),Z,0,0)({1}S:S$SysSpecVersion$0_0$0({1}SC:U),Z,0,0)({2}S:S$Reserved1$0_0$0({1}SC:U),Z,0,0)({3}S:S$TAAC$0_0$0({1}SC:U),Z,0,0)({4}S:S$NSAC$0_0$0({1}SC:U),Z,0,0)({5}S:S$MaxBusClkFrec$0_0$0({1}SC:U),Z,0,0)({6}S:S$CardComdClasses$0_0$0({2}SI:U),Z,0,0)({8}S:S$RdBlockLen$0_0$0({1}SC:U),Z,0,0)({9}S:S$PartBlockRead$0_0$0({1}SC:U),Z,0,0)({10}S:S$WrBlockMisalign$0_0$0({1}SC:U),Z,0,0)({11}S:S$RdBlockMisalign$0_0$0({1}SC:U),Z,0,0)({12}S:S$DSRImpl$0_0$0({1}SC:U),Z,0,0)({13}S:S$Reserved2$0_0$0({1}SC:U),Z,0,0)({14}S:S$DeviceSize$0_0$0({4}SL:U),Z,0,0)({18}S:S$MaxRdCurrentVDDMin$0_0$0({1}SC:U),Z,0,0)({19}S:S$MaxRdCurrentVDDMax$0_0$0({1}SC:U),Z,0,0)({20}S:S$MaxWrCurrentVDDMin$0_0$0({1}SC:U),Z,0,0)({21}S:S$MaxWrCurrentVDDMax$0_0$0({1}SC:U),Z,0,0)({22}S:S$DeviceSizeMul$0_0$0({1}SC:U),Z,0,0)({23}S:S$EraseGrSize$0_0$0({1}SC:U),Z,0,0)({24}S:S$EraseGrMul$0_0$0({1}SC:U),Z,0,0)({25}S:S$WrProtectGrSize$0_0$0({1}SC:U),Z,0,0)({26}S:S$WrProtectGrEnable$0_0$0({1}SC:U),Z,0,0)({27}S:S$ManDeflECC$0_0$0({1}SC:U),Z,0,0)({28}S:S$WrSpeedFact$0_0$0({1}SC:U),Z,0,0)({29}S:S$MaxWrBlockLen$0_0$0({1}SC:U),Z,0,0)({30}S:S$WriteBlockPaPartial$0_0$0({1}SC:U),Z,0,0)({31}S:S$Reserved3$0_0$0({1}SC:U),Z,0,0)({32}S:S$ContentProtectAppli$0_0$0({1}SC:U),Z,0,0)({33}S:S$FileFormatGrouop$0_0$0({1}SC:U),Z,0,0)({34}S:S$CopyFlag$0_0$0({1}SC:U),Z,0,0)({35}S:S$PermWrProtect$0_0$0({1}SC:U),Z,0,0)({36}S:S$TempWrProtect$0_0$0({1}SC:U),Z,0,0)({37}S:S$FileFormat$0_0$0({1}SC:U),Z,0,0)({38}S:S$ECC$0_0$0({1}SC:U),Z,0,0)({39}S:S$CSD_CRC$0_0$0({1}SC:U),Z,0,0)({40}S:S$Reserved4$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$UART1_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$UART2_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)({10}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({11}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$NCR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$FPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$NFPR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({8}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({9}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({10}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$UART3_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$CLK_struct[({0}S:S$ICKR$0_0$0({1}SC:U),Z,0,0)({1}S:S$ECKR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({3}S:S$CMSR$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({13}S:S$SWIMCCR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$AWU_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$APR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TBR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$OPT_struct[({0}S:S$OPT0$0_0$0({1}SC:U),Z,0,0)({1}S:S$OPT1$0_0$0({1}SC:U),Z,0,0)({2}S:S$NOPT1$0_0$0({1}SC:U),Z,0,0)({3}S:S$OPT2$0_0$0({1}SC:U),Z,0,0)({4}S:S$NOPT2$0_0$0({1}SC:U),Z,0,0)({5}S:S$OPT3$0_0$0({1}SC:U),Z,0,0)({6}S:S$NOPT3$0_0$0({1}SC:U),Z,0,0)({7}S:S$OPT4$0_0$0({1}SC:U),Z,0,0)({8}S:S$NOPT4$0_0$0({1}SC:U),Z,0,0)({9}S:S$OPT5$0_0$0({1}SC:U),Z,0,0)({10}S:S$NOPT5$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({13}S:S$OPT7$0_0$0({1}SC:U),Z,0,0)({14}S:S$NOPT7$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$RST_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
T:Fmain$ADC1_struct[({0}S:S$DB0RH$0_0$0({1}SC:U),Z,0,0)({1}S:S$DB0RL$0_0$0({1}SC:U),Z,0,0)({2}S:S$DB1RH$0_0$0({1}SC:U),Z,0,0)({3}S:S$DB1RL$0_0$0({1}SC:U),Z,0,0)({4}S:S$DB2RH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DB2RL$0_0$0({1}SC:U),Z,0,0)({6}S:S$DB3RH$0_0$0({1}SC:U),Z,0,0)({7}S:S$DB3RL$0_0$0({1}SC:U),Z,0,0)({8}S:S$DB4RH$0_0$0({1}SC:U),Z,0,0)({9}S:S$DB4RL$0_0$0({1}SC:U),Z,0,0)({10}S:S$DB5RH$0_0$0({1}SC:U),Z,0,0)({11}S:S$DB5RL$0_0$0({1}SC:U),Z,0,0)({12}S:S$DB6RH$0_0$0({1}SC:U),Z,0,0)({13}S:S$DB6RL$0_0$0({1}SC:U),Z,0,0)({14}S:S$DB7RH$0_0$0({1}SC:U),Z,0,0)({15}S:S$DB7RL$0_0$0({1}SC:U),Z,0,0)({16}S:S$DB8RH$0_0$0({1}SC:U),Z,0,0)({17}S:S$DB8RL$0_0$0({1}SC:U),Z,0,0)({18}S:S$DB9RH$0_0$0({1}SC:U),Z,0,0)({19}S:S$DB9RL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RESERVED$0_0$0({12}DA12d,SC:U),Z,0,0)({32}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({33}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$TDRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$TDRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({41}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({42}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$AWSRH$0_0$0({1}SC:U),Z,0,0)({45}S:S$AWSRL$0_0$0({1}SC:U),Z,0,0)({46}S:S$AWCRH$0_0$0({1}SC:U),Z,0,0)({47}S:S$AWCRL$0_0$0({1}SC:U),Z,0,0)]
S:Fmain$blkCnt$0_0$0({1}SC:U),E,0,0
S:Fmain$fileBlkCnt$0_0$0({4}SL:U),E,0,0
S:Fmain$fileNoCnt$0_0$0({2}SI:U),E,0,0
S:G$adcBuffer0$0_0$0({0}DA0d,SI:U),E,0,0
S:G$adcBuffer1$0_0$0({0}DA0d,SI:U),E,0,0
S:Fmain$cfg$0_0$0({13}DA13d,SC:U),E,0,0
S:G$buffer_rdy$0_0$0({1}SC:U),E,0,0
S:G$loggerCfg$0_0$0({15}ST__00000016:S),E,0,0
S:G$sysTickInit$0_0$0({2}DF,SV:S),C,0,0
S:G$dly$0_0$0({2}DF,SV:S),C,0,0
S:G$systemTickIsr$0_0$0({2}DF,SV:S),C,0,0
S:G$adcInit$0_0$0({2}DF,SV:S),C,0,0
S:G$adcIsr$0_0$0({2}DF,SV:S),C,0,0
S:G$TRAP_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TLI_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTA_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTB_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTC_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTD_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTE_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UPD_OVF_TRG_BRK_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CAP_COM_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UPD_OVF_BRK_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CAP_COM_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_TX_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_RX_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UPD_OVF_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EEPROM_EEC_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ScanModeCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_DataBufferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ConversionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ExternalTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_AWDChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_StartConversion$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_SetHighThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SetLowThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetBufferValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_GetAWDChannelStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IdleModeEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSECmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_FastHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SlowActiveHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_HSIPrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SWIMConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKEmergencyClear$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetExtIntSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetTLISensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetExtIntSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetTLISensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadOptionByte$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetLowPowerMode$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetLowPowerMode$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SL:U),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteHigh$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteLow$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteReverse$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputPin$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC4Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_LINBreakDetectionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_LINCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$UART1_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$UART1_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
S:G$SD_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SD_Init$0_0$0({2}DF,SC:U),C,0,0
S:G$SD_Detect$0_0$0({2}DF,SC:U),C,0,0
S:G$SD_GetCardInfo$0_0$0({2}DF,SC:U),C,0,0
S:G$SD_ReadBlock$0_0$0({2}DF,SC:U),C,0,0
S:G$SD_ReadBuffer$0_0$0({2}DF,SC:U),C,0,0
S:G$SD_WriteBlock$0_0$0({2}DF,SC:U),C,0,0
S:G$SD_WriteBuffer$0_0$0({2}DF,SC:U),C,0,0
S:G$SD_GetCSDRegister$0_0$0({2}DF,SC:U),C,0,0
S:G$SD_GetCIDRegister$0_0$0({2}DF,SC:U),C,0,0
S:G$SD_SendCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SD_GetResponse$0_0$0({2}DF,SC:U),C,0,0
S:G$SD_GetDataResponse$0_0$0({2}DF,SC:U),C,0,0
S:G$SD_GoIdleState$0_0$0({2}DF,SC:U),C,0,0
S:G$SD_GetStatus$0_0$0({2}DF,SI:U),C,0,0
S:G$SD_WriteByte$0_0$0({2}DF,SC:U),C,0,0
S:G$SD_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$SD_LowLevel_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SD_LowLevel_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$pf_mount$0_0$0({2}DF,SC:U),C,0,0
S:G$pf_open$0_0$0({2}DF,SC:U),C,0,0
S:G$pf_read$0_0$0({2}DF,SC:U),C,0,0
S:G$pf_write$0_0$0({2}DF,SC:U),C,0,0
S:G$pf_lseek$0_0$0({2}DF,SC:U),C,0,0
S:G$pf_opendir$0_0$0({2}DF,SC:U),C,0,0
S:G$pf_readdir$0_0$0({2}DF,SC:U),C,0,0
S:G$disk_initialize$0_0$0({2}DF,SC:U),C,0,0
S:G$disk_readp$0_0$0({2}DF,SC:U),C,0,0
S:G$disk_writep$0_0$0({2}DF,SC:U),C,0,0
S:G$LedsInit$0_0$0({2}DF,SV:S),C,0,0
S:G$UpdateLedState$0_0$0({2}DF,SV:S),C,0,0
S:G$SetLedRaw$0_0$0({2}DF,SV:S),C,0,0
S:G$GetLedState$0_0$0({2}DF,SC:U),C,0,0
S:G$SetLedState$0_0$0({2}DF,SV:S),C,0,0
S:G$LedMatrixInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SetLedMode$0_0$0({2}DF,SV:S),C,0,0
S:G$UpdateLeds$0_0$0({2}DF,SV:S),C,0,0
S:G$main$0_0$0({2}DF,SV:S),C,0,42
S:Fmain$__str_0$0_0$0({4}DA4d,SC:U),D,0,0
M:button
M:diskio
F:G$disk_initialize$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
F:G$disk_readp$0_0$0({2}DF,SC:U),Z,0,-14,0,0,0
S:Ldiskio.disk_readp$buff$1_0$344({2}DG,SC:U),B,1,2
S:Ldiskio.disk_readp$sector$1_0$344({4}SL:U),B,1,4
S:Ldiskio.disk_readp$offset$1_0$344({2}SI:U),B,1,8
S:Ldiskio.disk_readp$count$1_0$344({2}SI:U),B,1,10
S:Ldiskio.disk_readp$res$1_0$345({1}SC:U),B,1,-2
S:Ldiskio.disk_readp$i$1_0$345({4}SL:U),B,1,-4
S:Ldiskio.disk_readp$sloc0$0_1$0({1}SC:U),B,1,-2
S:Ldiskio.disk_readp$sloc1$0_1$0({1}SC:U),B,1,-1
S:Ldiskio.disk_readp$sloc2$0_1$0({4}SL:U),B,1,-4
S:Ldiskio.disk_readp$sloc3$0_1$0({4}SL:U),B,1,-8
S:Ldiskio.disk_readp$sloc4$0_1$0({4}SL:U),B,1,-4
S:Ldiskio.disk_readp$sloc5$0_1$0({2}SI:U),B,1,-12
S:Ldiskio.disk_readp$sloc6$0_1$0({2}DG,SC:U),B,1,-6
S:Ldiskio.disk_readp$sloc7$0_1$0({4}SL:U),B,1,-4
S:Ldiskio.disk_readp$sloc8$0_1$0({4}SL:U),B,1,-10
F:G$disk_writep$0_0$0({2}DF,SC:U),Z,0,-5,0,0,0
F:G$disk_writep$0_0$0({2}DF,SC:U),Z,0,-17,0,0,0
S:Ldiskio.disk_writep$buff$1_0$354({2}DG,SC:U),B,1,2
S:Ldiskio.disk_writep$sc$1_0$354({4}SL:U),B,1,4
S:Ldiskio.disk_writep$res$1_0$355({1}SC:U),B,1,-5
S:Ldiskio.disk_writep$sloc0$0_1$0({1}SC:U),B,1,-5
S:Ldiskio.disk_writep$sloc1$0_1$0({4}SL:U),B,1,-4
S:Ldiskio.disk_writep$sloc2$0_1$0({2}DG,SC:U),B,1,-6
S:Ldiskio.disk_writep$sloc3$0_1$0({4}SL:U),B,1,-4
T:Fdiskio$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({14}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({16}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({18}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({29}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({30}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({31}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Fdiskio$TIM2_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fdiskio$BEEP_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Fdiskio$TIM3_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({11}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({12}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)]
T:Fdiskio$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fdiskio$TIM5_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fdiskio$TIM6_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fdiskio$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Fdiskio$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fdiskio$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Fdiskio$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fdiskio$__00000000[({0}S:S$fs_type$0_0$0({1}SC:U),Z,0,0)({1}S:S$flag$0_0$0({1}SC:U),Z,0,0)({2}S:S$csize$0_0$0({1}SC:U),Z,0,0)({3}S:S$pad1$0_0$0({1}SC:U),Z,0,0)({4}S:S$n_rootdir$0_0$0({2}SI:U),Z,0,0)({6}S:S$n_fatent$0_0$0({4}SL:U),Z,0,0)({10}S:S$fatbase$0_0$0({4}SL:U),Z,0,0)({14}S:S$dirbase$0_0$0({4}SL:U),Z,0,0)({18}S:S$database$0_0$0({4}SL:U),Z,0,0)({22}S:S$fptr$0_0$0({4}SL:U),Z,0,0)({26}S:S$fsize$0_0$0({4}SL:U),Z,0,0)({30}S:S$org_clust$0_0$0({4}SL:U),Z,0,0)({34}S:S$curr_clust$0_0$0({4}SL:U),Z,0,0)({38}S:S$dsect$0_0$0({4}SL:U),Z,0,0)]
T:Fdiskio$__00000010[({0}S:S$ESR$0_0$0({1}SC:U),Z,0,0)({1}S:S$EIER$0_0$0({1}SC:U),Z,0,0)({2}S:S$TECR$0_0$0({1}SC:U),Z,0,0)({3}S:S$RECR$0_0$0({1}SC:U),Z,0,0)({4}S:S$BTR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$BTR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$Reserved1$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$FMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$FMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$FCR1$0_0$0({1}SC:U),Z,0,0)({11}S:S$FCR2$0_0$0({1}SC:U),Z,0,0)({12}S:S$FCR3$0_0$0({1}SC:U),Z,0,0)({13}S:S$Reserved2$0_0$0({3}DA3d,SC:U),Z,0,0)]
T:Fdiskio$__00000001[({0}S:S$index$0_0$0({2}SI:U),Z,0,0)({2}S:S$fn$0_0$0({2}DG,SC:U),Z,0,0)({4}S:S$sclust$0_0$0({4}SL:U),Z,0,0)({8}S:S$clust$0_0$0({4}SL:U),Z,0,0)({12}S:S$sect$0_0$0({4}SL:U),Z,0,0)]
T:Fdiskio$__00000011[({0}S:S$MFMI$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fdiskio$__00000002[({0}S:S$fsize$0_0$0({4}SL:U),Z,0,0)({4}S:S$fdate$0_0$0({2}SI:U),Z,0,0)({6}S:S$ftime$0_0$0({2}SI:U),Z,0,0)({8}S:S$fattrib$0_0$0({1}SC:U),Z,0,0)({9}S:S$fname$0_0$0({13}DA13d,SC:U),Z,0,0)]
T:Fdiskio$__00000012[({0}S:S$CSDStruct$0_0$0({1}SC:U),Z,0,0)({1}S:S$SysSpecVersion$0_0$0({1}SC:U),Z,0,0)({2}S:S$Reserved1$0_0$0({1}SC:U),Z,0,0)({3}S:S$TAAC$0_0$0({1}SC:U),Z,0,0)({4}S:S$NSAC$0_0$0({1}SC:U),Z,0,0)({5}S:S$MaxBusClkFrec$0_0$0({1}SC:U),Z,0,0)({6}S:S$CardComdClasses$0_0$0({2}SI:U),Z,0,0)({8}S:S$RdBlockLen$0_0$0({1}SC:U),Z,0,0)({9}S:S$PartBlockRead$0_0$0({1}SC:U),Z,0,0)({10}S:S$WrBlockMisalign$0_0$0({1}SC:U),Z,0,0)({11}S:S$RdBlockMisalign$0_0$0({1}SC:U),Z,0,0)({12}S:S$DSRImpl$0_0$0({1}SC:U),Z,0,0)({13}S:S$Reserved2$0_0$0({1}SC:U),Z,0,0)({14}S:S$DeviceSize$0_0$0({4}SL:U),Z,0,0)({18}S:S$MaxRdCurrentVDDMin$0_0$0({1}SC:U),Z,0,0)({19}S:S$MaxRdCurrentVDDMax$0_0$0({1}SC:U),Z,0,0)({20}S:S$MaxWrCurrentVDDMin$0_0$0({1}SC:U),Z,0,0)({21}S:S$MaxWrCurrentVDDMax$0_0$0({1}SC:U),Z,0,0)({22}S:S$DeviceSizeMul$0_0$0({1}SC:U),Z,0,0)({23}S:S$EraseGrSize$0_0$0({1}SC:U),Z,0,0)({24}S:S$EraseGrMul$0_0$0({1}SC:U),Z,0,0)({25}S:S$WrProtectGrSize$0_0$0({1}SC:U),Z,0,0)({26}S:S$WrProtectGrEnable$0_0$0({1}SC:U),Z,0,0)({27}S:S$ManDeflECC$0_0$0({1}SC:U),Z,0,0)({28}S:S$WrSpeedFact$0_0$0({1}SC:U),Z,0,0)({29}S:S$MaxWrBlockLen$0_0$0({1}SC:U),Z,0,0)({30}S:S$WriteBlockPaPartial$0_0$0({1}SC:U),Z,0,0)({31}S:S$Reserved3$0_0$0({1}SC:U),Z,0,0)({32}S:S$ContentProtectAppli$0_0$0({1}SC:U),Z,0,0)({33}S:S$FileFormatGrouop$0_0$0({1}SC:U),Z,0,0)({34}S:S$CopyFlag$0_0$0({1}SC:U),Z,0,0)({35}S:S$PermWrProtect$0_0$0({1}SC:U),Z,0,0)({36}S:S$TempWrProtect$0_0$0({1}SC:U),Z,0,0)({37}S:S$FileFormat$0_0$0({1}SC:U),Z,0,0)({38}S:S$ECC$0_0$0({1}SC:U),Z,0,0)({39}S:S$CSD_CRC$0_0$0({1}SC:U),Z,0,0)({40}S:S$Reserved4$0_0$0({1}SC:U),Z,0,0)]
T:Fdiskio$__00000003[({0}S:S$MCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MSR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TSR$0_0$0({1}SC:U),Z,0,0)({3}S:S$TPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$RFR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$DGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$Page$0_0$0({16}ST__00000004:S),Z,0,0)]
T:Fdiskio$__00000013[({0}S:S$ManufacturerID$0_0$0({1}SC:U),Z,0,0)({1}S:S$OEM_AppliID$0_0$0({2}SI:U),Z,0,0)({3}S:S$ProdName1$0_0$0({4}SL:U),Z,0,0)({7}S:S$ProdName2$0_0$0({1}SC:U),Z,0,0)({8}S:S$ProdRev$0_0$0({1}SC:U),Z,0,0)({9}S:S$ProdSN$0_0$0({4}SL:U),Z,0,0)({13}S:S$Reserved1$0_0$0({1}SC:U),Z,0,0)({14}S:S$ManufactDate$0_0$0({2}SI:U),Z,0,0)({16}S:S$CID_CRC$0_0$0({1}SC:U),Z,0,0)({17}S:S$Reserved2$0_0$0({1}SC:U),Z,0,0)]
T:Fdiskio$__00000004[({0}S:S$TxMailbox$0_0$0({16}ST__00000005:S),Z,0,0)({0}S:S$Filter$0_0$0({16}ST__00000006:S),Z,0,0)({0}S:S$Filter01$0_0$0({16}ST__00000007:S),Z,0,0)({0}S:S$Filter23$0_0$0({16}ST__00000008:S),Z,0,0)({0}S:S$Filter45$0_0$0({16}ST__00000009:S),Z,0,0)({0}S:S$Config$0_0$0({16}ST__00000010:S),Z,0,0)({0}S:S$RxFIFO$0_0$0({16}ST__00000011:S),Z,0,0)]
T:Fdiskio$__00000014[({0}S:S$SD_csd$0_0$0({41}ST__00000012:S),Z,0,0)({41}S:S$SD_cid$0_0$0({18}ST__00000013:S),Z,0,0)({59}S:S$CardCapacity$0_0$0({4}SL:U),Z,0,0)({63}S:S$CardBlockSize$0_0$0({4}SL:U),Z,0,0)]
T:Fdiskio$__00000005[({0}S:S$MCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fdiskio$__00000006[({0}S:S$FR01$0_0$0({1}SC:U),Z,0,0)({1}S:S$FR02$0_0$0({1}SC:U),Z,0,0)({2}S:S$FR03$0_0$0({1}SC:U),Z,0,0)({3}S:S$FR04$0_0$0({1}SC:U),Z,0,0)({4}S:S$FR05$0_0$0({1}SC:U),Z,0,0)({5}S:S$FR06$0_0$0({1}SC:U),Z,0,0)({6}S:S$FR07$0_0$0({1}SC:U),Z,0,0)({7}S:S$FR08$0_0$0({1}SC:U),Z,0,0)({8}S:S$FR09$0_0$0({1}SC:U),Z,0,0)({9}S:S$FR10$0_0$0({1}SC:U),Z,0,0)({10}S:S$FR11$0_0$0({1}SC:U),Z,0,0)({11}S:S$FR12$0_0$0({1}SC:U),Z,0,0)({12}S:S$FR13$0_0$0({1}SC:U),Z,0,0)({13}S:S$FR14$0_0$0({1}SC:U),Z,0,0)({14}S:S$FR15$0_0$0({1}SC:U),Z,0,0)({15}S:S$FR16$0_0$0({1}SC:U),Z,0,0)]
T:Fdiskio$__00000007[({0}S:S$F0R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F0R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F0R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F0R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F0R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F0R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F0R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F0R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F1R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F1R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F1R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F1R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F1R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F1R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F1R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F1R8$0_0$0({1}SC:U),Z,0,0)]
T:Fdiskio$__00000008[({0}S:S$F2R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F2R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F2R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F2R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F2R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F2R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F2R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F2R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F3R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F3R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F3R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F3R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F3R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F3R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F3R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F3R8$0_0$0({1}SC:U),Z,0,0)]
T:Fdiskio$__00000009[({0}S:S$F4R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F4R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F4R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F4R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F4R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F4R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F4R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F4R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F5R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F5R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F5R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F5R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F5R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F5R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F5R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F5R8$0_0$0({1}SC:U),Z,0,0)]
T:Fdiskio$UART1_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fdiskio$UART2_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)({10}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({11}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fdiskio$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$NCR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$FPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$NFPR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({8}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({9}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({10}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)]
T:Fdiskio$UART3_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)]
T:Fdiskio$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)]
T:Fdiskio$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Fdiskio$CLK_struct[({0}S:S$ICKR$0_0$0({1}SC:U),Z,0,0)({1}S:S$ECKR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({3}S:S$CMSR$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({13}S:S$SWIMCCR$0_0$0({1}SC:U),Z,0,0)]
T:Fdiskio$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Fdiskio$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Fdiskio$AWU_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$APR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TBR$0_0$0({1}SC:U),Z,0,0)]
T:Fdiskio$OPT_struct[({0}S:S$OPT0$0_0$0({1}SC:U),Z,0,0)({1}S:S$OPT1$0_0$0({1}SC:U),Z,0,0)({2}S:S$NOPT1$0_0$0({1}SC:U),Z,0,0)({3}S:S$OPT2$0_0$0({1}SC:U),Z,0,0)({4}S:S$NOPT2$0_0$0({1}SC:U),Z,0,0)({5}S:S$OPT3$0_0$0({1}SC:U),Z,0,0)({6}S:S$NOPT3$0_0$0({1}SC:U),Z,0,0)({7}S:S$OPT4$0_0$0({1}SC:U),Z,0,0)({8}S:S$NOPT4$0_0$0({1}SC:U),Z,0,0)({9}S:S$OPT5$0_0$0({1}SC:U),Z,0,0)({10}S:S$NOPT5$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({13}S:S$OPT7$0_0$0({1}SC:U),Z,0,0)({14}S:S$NOPT7$0_0$0({1}SC:U),Z,0,0)]
T:Fdiskio$RST_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
T:Fdiskio$ADC1_struct[({0}S:S$DB0RH$0_0$0({1}SC:U),Z,0,0)({1}S:S$DB0RL$0_0$0({1}SC:U),Z,0,0)({2}S:S$DB1RH$0_0$0({1}SC:U),Z,0,0)({3}S:S$DB1RL$0_0$0({1}SC:U),Z,0,0)({4}S:S$DB2RH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DB2RL$0_0$0({1}SC:U),Z,0,0)({6}S:S$DB3RH$0_0$0({1}SC:U),Z,0,0)({7}S:S$DB3RL$0_0$0({1}SC:U),Z,0,0)({8}S:S$DB4RH$0_0$0({1}SC:U),Z,0,0)({9}S:S$DB4RL$0_0$0({1}SC:U),Z,0,0)({10}S:S$DB5RH$0_0$0({1}SC:U),Z,0,0)({11}S:S$DB5RL$0_0$0({1}SC:U),Z,0,0)({12}S:S$DB6RH$0_0$0({1}SC:U),Z,0,0)({13}S:S$DB6RL$0_0$0({1}SC:U),Z,0,0)({14}S:S$DB7RH$0_0$0({1}SC:U),Z,0,0)({15}S:S$DB7RL$0_0$0({1}SC:U),Z,0,0)({16}S:S$DB8RH$0_0$0({1}SC:U),Z,0,0)({17}S:S$DB8RL$0_0$0({1}SC:U),Z,0,0)({18}S:S$DB9RH$0_0$0({1}SC:U),Z,0,0)({19}S:S$DB9RL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RESERVED$0_0$0({12}DA12d,SC:U),Z,0,0)({32}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({33}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$TDRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$TDRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({41}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({42}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$AWSRH$0_0$0({1}SC:U),Z,0,0)({45}S:S$AWSRL$0_0$0({1}SC:U),Z,0,0)({46}S:S$AWCRH$0_0$0({1}SC:U),Z,0,0)({47}S:S$AWCRL$0_0$0({1}SC:U),Z,0,0)]
S:G$adcBuffer0$0_0$0({0}DA0d,SI:U),E,0,0
S:G$adcBuffer1$0_0$0({0}DA0d,SI:U),E,0,0
S:Ldiskio.disk_writep$byteLeft$1_0$355({4}SL:U),E,0,0
S:G$pf_mount$0_0$0({2}DF,SC:U),C,0,0
S:G$pf_open$0_0$0({2}DF,SC:U),C,0,0
S:G$pf_read$0_0$0({2}DF,SC:U),C,0,0
S:G$pf_write$0_0$0({2}DF,SC:U),C,0,0
S:G$pf_lseek$0_0$0({2}DF,SC:U),C,0,0
S:G$pf_opendir$0_0$0({2}DF,SC:U),C,0,0
S:G$pf_readdir$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ScanModeCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_DataBufferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ConversionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ExternalTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_AWDChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_StartConversion$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_SetHighThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SetLowThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetBufferValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_GetAWDChannelStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IdleModeEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSECmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_FastHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SlowActiveHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_HSIPrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SWIMConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKEmergencyClear$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetExtIntSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetTLISensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetExtIntSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetTLISensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadOptionByte$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetLowPowerMode$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetLowPowerMode$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SL:U),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteHigh$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteLow$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteReverse$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputPin$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC4Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_LINBreakDetectionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_LINCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$UART1_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$UART1_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
S:G$assert_failed$0_0$0({2}DF,SV:S),C,0,0
S:G$sysTickInit$0_0$0({2}DF,SV:S),C,0,0
S:G$dly$0_0$0({2}DF,SV:S),C,0,0
S:G$systemTickIsr$0_0$0({2}DF,SV:S),C,0,0
S:G$adcInit$0_0$0({2}DF,SV:S),C,0,0
S:G$adcIsr$0_0$0({2}DF,SV:S),C,0,0
S:G$TRAP_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TLI_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTA_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTB_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTC_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTD_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTE_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UPD_OVF_TRG_BRK_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CAP_COM_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UPD_OVF_BRK_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CAP_COM_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_TX_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_RX_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UPD_OVF_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EEPROM_EEC_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$SD_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SD_Init$0_0$0({2}DF,SC:U),C,0,0
S:G$SD_Detect$0_0$0({2}DF,SC:U),C,0,0
S:G$SD_GetCardInfo$0_0$0({2}DF,SC:U),C,0,0
S:G$SD_ReadBlock$0_0$0({2}DF,SC:U),C,0,0
S:G$SD_ReadBuffer$0_0$0({2}DF,SC:U),C,0,0
S:G$SD_WriteBlock$0_0$0({2}DF,SC:U),C,0,0
S:G$SD_WriteBuffer$0_0$0({2}DF,SC:U),C,0,0
S:G$SD_GetCSDRegister$0_0$0({2}DF,SC:U),C,0,0
S:G$SD_GetCIDRegister$0_0$0({2}DF,SC:U),C,0,0
S:G$SD_SendCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SD_GetResponse$0_0$0({2}DF,SC:U),C,0,0
S:G$SD_GetDataResponse$0_0$0({2}DF,SC:U),C,0,0
S:G$SD_GoIdleState$0_0$0({2}DF,SC:U),C,0,0
S:G$SD_GetStatus$0_0$0({2}DF,SI:U),C,0,0
S:G$SD_WriteByte$0_0$0({2}DF,SC:U),C,0,0
S:G$SD_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$SD_LowLevel_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SD_LowLevel_Init$0_0$0({2}DF,SV:S),C,0,0
M:dly
F:G$sysTickInit$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:Fdly$tim4Init$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$dly$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Ldly.dly$dt$1_0$324({4}SL:U),B,1,2
S:Ldly.dly$destSysTick$1_0$325({4}SL:U),R,0,0,[yl,yh,xl,xh]
F:G$systemTickIsr$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
T:Fdly$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({14}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({16}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({18}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({29}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({30}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({31}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Fdly$TIM2_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fdly$BEEP_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Fdly$TIM3_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({11}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({12}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)]
T:Fdly$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fdly$TIM5_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fdly$TIM6_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fdly$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Fdly$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fdly$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Fdly$__00000000[({0}S:S$MCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MSR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TSR$0_0$0({1}SC:U),Z,0,0)({3}S:S$TPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$RFR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$DGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$Page$0_0$0({16}ST__00000001:S),Z,0,0)]
T:Fdly$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fdly$__00000001[({0}S:S$TxMailbox$0_0$0({16}ST__00000002:S),Z,0,0)({0}S:S$Filter$0_0$0({16}ST__00000003:S),Z,0,0)({0}S:S$Filter01$0_0$0({16}ST__00000004:S),Z,0,0)({0}S:S$Filter23$0_0$0({16}ST__00000005:S),Z,0,0)({0}S:S$Filter45$0_0$0({16}ST__00000006:S),Z,0,0)({0}S:S$Config$0_0$0({16}ST__00000007:S),Z,0,0)({0}S:S$RxFIFO$0_0$0({16}ST__00000008:S),Z,0,0)]
T:Fdly$__00000002[({0}S:S$MCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fdly$__00000003[({0}S:S$FR01$0_0$0({1}SC:U),Z,0,0)({1}S:S$FR02$0_0$0({1}SC:U),Z,0,0)({2}S:S$FR03$0_0$0({1}SC:U),Z,0,0)({3}S:S$FR04$0_0$0({1}SC:U),Z,0,0)({4}S:S$FR05$0_0$0({1}SC:U),Z,0,0)({5}S:S$FR06$0_0$0({1}SC:U),Z,0,0)({6}S:S$FR07$0_0$0({1}SC:U),Z,0,0)({7}S:S$FR08$0_0$0({1}SC:U),Z,0,0)({8}S:S$FR09$0_0$0({1}SC:U),Z,0,0)({9}S:S$FR10$0_0$0({1}SC:U),Z,0,0)({10}S:S$FR11$0_0$0({1}SC:U),Z,0,0)({11}S:S$FR12$0_0$0({1}SC:U),Z,0,0)({12}S:S$FR13$0_0$0({1}SC:U),Z,0,0)({13}S:S$FR14$0_0$0({1}SC:U),Z,0,0)({14}S:S$FR15$0_0$0({1}SC:U),Z,0,0)({15}S:S$FR16$0_0$0({1}SC:U),Z,0,0)]
T:Fdly$__00000004[({0}S:S$F0R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F0R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F0R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F0R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F0R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F0R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F0R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F0R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F1R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F1R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F1R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F1R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F1R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F1R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F1R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F1R8$0_0$0({1}SC:U),Z,0,0)]
T:Fdly$__00000005[({0}S:S$F2R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F2R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F2R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F2R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F2R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F2R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F2R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F2R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F3R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F3R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F3R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F3R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F3R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F3R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F3R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F3R8$0_0$0({1}SC:U),Z,0,0)]
T:Fdly$__00000006[({0}S:S$F4R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F4R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F4R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F4R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F4R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F4R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F4R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F4R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F5R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F5R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F5R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F5R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F5R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F5R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F5R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F5R8$0_0$0({1}SC:U),Z,0,0)]
T:Fdly$__00000007[({0}S:S$ESR$0_0$0({1}SC:U),Z,0,0)({1}S:S$EIER$0_0$0({1}SC:U),Z,0,0)({2}S:S$TECR$0_0$0({1}SC:U),Z,0,0)({3}S:S$RECR$0_0$0({1}SC:U),Z,0,0)({4}S:S$BTR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$BTR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$Reserved1$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$FMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$FMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$FCR1$0_0$0({1}SC:U),Z,0,0)({11}S:S$FCR2$0_0$0({1}SC:U),Z,0,0)({12}S:S$FCR3$0_0$0({1}SC:U),Z,0,0)({13}S:S$Reserved2$0_0$0({3}DA3d,SC:U),Z,0,0)]
T:Fdly$__00000008[({0}S:S$MFMI$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fdly$UART1_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fdly$UART2_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)({10}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({11}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fdly$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$NCR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$FPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$NFPR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({8}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({9}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({10}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)]
T:Fdly$UART3_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)]
T:Fdly$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)]
T:Fdly$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Fdly$CLK_struct[({0}S:S$ICKR$0_0$0({1}SC:U),Z,0,0)({1}S:S$ECKR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({3}S:S$CMSR$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({13}S:S$SWIMCCR$0_0$0({1}SC:U),Z,0,0)]
T:Fdly$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Fdly$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Fdly$AWU_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$APR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TBR$0_0$0({1}SC:U),Z,0,0)]
T:Fdly$OPT_struct[({0}S:S$OPT0$0_0$0({1}SC:U),Z,0,0)({1}S:S$OPT1$0_0$0({1}SC:U),Z,0,0)({2}S:S$NOPT1$0_0$0({1}SC:U),Z,0,0)({3}S:S$OPT2$0_0$0({1}SC:U),Z,0,0)({4}S:S$NOPT2$0_0$0({1}SC:U),Z,0,0)({5}S:S$OPT3$0_0$0({1}SC:U),Z,0,0)({6}S:S$NOPT3$0_0$0({1}SC:U),Z,0,0)({7}S:S$OPT4$0_0$0({1}SC:U),Z,0,0)({8}S:S$NOPT4$0_0$0({1}SC:U),Z,0,0)({9}S:S$OPT5$0_0$0({1}SC:U),Z,0,0)({10}S:S$NOPT5$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({13}S:S$OPT7$0_0$0({1}SC:U),Z,0,0)({14}S:S$NOPT7$0_0$0({1}SC:U),Z,0,0)]
T:Fdly$RST_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
T:Fdly$ADC1_struct[({0}S:S$DB0RH$0_0$0({1}SC:U),Z,0,0)({1}S:S$DB0RL$0_0$0({1}SC:U),Z,0,0)({2}S:S$DB1RH$0_0$0({1}SC:U),Z,0,0)({3}S:S$DB1RL$0_0$0({1}SC:U),Z,0,0)({4}S:S$DB2RH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DB2RL$0_0$0({1}SC:U),Z,0,0)({6}S:S$DB3RH$0_0$0({1}SC:U),Z,0,0)({7}S:S$DB3RL$0_0$0({1}SC:U),Z,0,0)({8}S:S$DB4RH$0_0$0({1}SC:U),Z,0,0)({9}S:S$DB4RL$0_0$0({1}SC:U),Z,0,0)({10}S:S$DB5RH$0_0$0({1}SC:U),Z,0,0)({11}S:S$DB5RL$0_0$0({1}SC:U),Z,0,0)({12}S:S$DB6RH$0_0$0({1}SC:U),Z,0,0)({13}S:S$DB6RL$0_0$0({1}SC:U),Z,0,0)({14}S:S$DB7RH$0_0$0({1}SC:U),Z,0,0)({15}S:S$DB7RL$0_0$0({1}SC:U),Z,0,0)({16}S:S$DB8RH$0_0$0({1}SC:U),Z,0,0)({17}S:S$DB8RL$0_0$0({1}SC:U),Z,0,0)({18}S:S$DB9RH$0_0$0({1}SC:U),Z,0,0)({19}S:S$DB9RL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RESERVED$0_0$0({12}DA12d,SC:U),Z,0,0)({32}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({33}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$TDRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$TDRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({41}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({42}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$AWSRH$0_0$0({1}SC:U),Z,0,0)({45}S:S$AWSRL$0_0$0({1}SC:U),Z,0,0)({46}S:S$AWCRH$0_0$0({1}SC:U),Z,0,0)({47}S:S$AWCRL$0_0$0({1}SC:U),Z,0,0)]
S:G$adcBuffer0$0_0$0({0}DA0d,SI:U),E,0,0
S:G$adcBuffer1$0_0$0({0}DA0d,SI:U),E,0,0
S:G$sysTick$0_0$0({4}SL:U),E,0,0
S:G$ADC1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ScanModeCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_DataBufferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ConversionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ExternalTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_AWDChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_StartConversion$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_SetHighThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SetLowThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetBufferValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_GetAWDChannelStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IdleModeEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSECmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_FastHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SlowActiveHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_HSIPrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SWIMConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKEmergencyClear$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetExtIntSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetTLISensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetExtIntSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetTLISensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadOptionByte$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetLowPowerMode$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetLowPowerMode$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SL:U),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteHigh$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteLow$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteReverse$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputPin$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC4Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_LINBreakDetectionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_LINCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$UART1_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$UART1_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
S:G$assert_failed$0_0$0({2}DF,SV:S),C,0,0
S:G$adcInit$0_0$0({2}DF,SV:S),C,0,0
S:G$adcIsr$0_0$0({2}DF,SV:S),C,0,0
S:G$TRAP_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TLI_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTA_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTB_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTC_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTD_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTE_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UPD_OVF_TRG_BRK_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CAP_COM_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UPD_OVF_BRK_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CAP_COM_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_TX_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_RX_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UPD_OVF_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EEPROM_EEC_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$LedsInit$0_0$0({2}DF,SV:S),C,0,0
S:G$UpdateLedState$0_0$0({2}DF,SV:S),C,0,0
S:G$SetLedRaw$0_0$0({2}DF,SV:S),C,0,0
S:G$GetLedState$0_0$0({2}DF,SC:U),C,0,0
S:G$SetLedState$0_0$0({2}DF,SV:S),C,0,0
S:G$LedMatrixInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SetLedMode$0_0$0({2}DF,SV:S),C,0,0
S:G$UpdateLeds$0_0$0({2}DF,SV:S),C,0,0
M:led_matrix
F:G$LedMatrixInit$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$SetLedMode$0_0$0({2}DF,SV:S),Z,0,-15,0,0,0
S:Lled_matrix.SetLedMode$ledID$1_0$321({1}SC:U),B,1,2
S:Lled_matrix.SetLedMode$mode$1_0$321({1}SC:U),B,1,3
S:Lled_matrix.SetLedMode$nxtTick$1_0$322({4}SL:U),B,1,-9
S:Lled_matrix.SetLedMode$sloc0$0_1$0({4}SL:U),B,1,-4
S:Lled_matrix.SetLedMode$sloc1$0_1$0({4}SL:U),B,1,-4
S:Lled_matrix.SetLedMode$sloc2$0_1$0({4}SL:U),B,1,-9
S:Lled_matrix.SetLedMode$sloc3$0_1$0({4}SL:U),B,1,-4
S:Lled_matrix.SetLedMode$sloc4$0_1$0({4}SL:U),B,1,-4
S:Lled_matrix.SetLedMode$sloc5$0_1$0({4}SL:U),B,1,-4
F:G$UpdateLeds$0_0$0({2}DF,SV:S),Z,0,-6,0,0,0
S:Lled_matrix.UpdateLeds$idx$1_0$324({1}SC:U),R,0,0,[]
S:Lled_matrix.UpdateLeds$tick$1_0$324({4}SL:U),B,1,-5
S:Lled_matrix.UpdateLeds$sloc0$0_1$0({1}SC:U),B,1,-1
S:Lled_matrix.UpdateLeds$sloc1$0_1$0({4}SL:U),B,1,-5
S:Lled_matrix.UpdateLeds$sloc2$0_1$0({2}DD,SL:U),B,1,-15
S:Lled_matrix.UpdateLeds$sloc3$0_1$0({4}SL:U),B,1,-13
S:Lled_matrix.UpdateLeds$sloc4$0_1$0({2}SI:S),B,1,-3
S:Lled_matrix.UpdateLeds$sloc5$0_1$0({4}SL:U),B,1,-9
S:Lled_matrix.UpdateLeds$sloc6$0_1$0({4}SL:U),B,1,-5
T:Fled_matrix$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({14}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({16}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({18}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({29}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({30}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({31}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Fled_matrix$TIM2_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fled_matrix$BEEP_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Fled_matrix$TIM3_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({11}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({12}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)]
T:Fled_matrix$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fled_matrix$TIM5_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fled_matrix$TIM6_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fled_matrix$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Fled_matrix$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fled_matrix$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Fled_matrix$__00000000[({0}S:S$MCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MSR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TSR$0_0$0({1}SC:U),Z,0,0)({3}S:S$TPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$RFR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$DGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$Page$0_0$0({16}ST__00000001:S),Z,0,0)]
T:Fled_matrix$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fled_matrix$__00000001[({0}S:S$TxMailbox$0_0$0({16}ST__00000002:S),Z,0,0)({0}S:S$Filter$0_0$0({16}ST__00000003:S),Z,0,0)({0}S:S$Filter01$0_0$0({16}ST__00000004:S),Z,0,0)({0}S:S$Filter23$0_0$0({16}ST__00000005:S),Z,0,0)({0}S:S$Filter45$0_0$0({16}ST__00000006:S),Z,0,0)({0}S:S$Config$0_0$0({16}ST__00000007:S),Z,0,0)({0}S:S$RxFIFO$0_0$0({16}ST__00000008:S),Z,0,0)]
T:Fled_matrix$__00000002[({0}S:S$MCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fled_matrix$__00000003[({0}S:S$FR01$0_0$0({1}SC:U),Z,0,0)({1}S:S$FR02$0_0$0({1}SC:U),Z,0,0)({2}S:S$FR03$0_0$0({1}SC:U),Z,0,0)({3}S:S$FR04$0_0$0({1}SC:U),Z,0,0)({4}S:S$FR05$0_0$0({1}SC:U),Z,0,0)({5}S:S$FR06$0_0$0({1}SC:U),Z,0,0)({6}S:S$FR07$0_0$0({1}SC:U),Z,0,0)({7}S:S$FR08$0_0$0({1}SC:U),Z,0,0)({8}S:S$FR09$0_0$0({1}SC:U),Z,0,0)({9}S:S$FR10$0_0$0({1}SC:U),Z,0,0)({10}S:S$FR11$0_0$0({1}SC:U),Z,0,0)({11}S:S$FR12$0_0$0({1}SC:U),Z,0,0)({12}S:S$FR13$0_0$0({1}SC:U),Z,0,0)({13}S:S$FR14$0_0$0({1}SC:U),Z,0,0)({14}S:S$FR15$0_0$0({1}SC:U),Z,0,0)({15}S:S$FR16$0_0$0({1}SC:U),Z,0,0)]
T:Fled_matrix$__00000004[({0}S:S$F0R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F0R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F0R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F0R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F0R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F0R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F0R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F0R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F1R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F1R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F1R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F1R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F1R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F1R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F1R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F1R8$0_0$0({1}SC:U),Z,0,0)]
T:Fled_matrix$__00000005[({0}S:S$F2R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F2R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F2R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F2R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F2R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F2R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F2R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F2R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F3R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F3R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F3R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F3R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F3R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F3R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F3R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F3R8$0_0$0({1}SC:U),Z,0,0)]
T:Fled_matrix$__00000006[({0}S:S$F4R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F4R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F4R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F4R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F4R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F4R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F4R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F4R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F5R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F5R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F5R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F5R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F5R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F5R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F5R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F5R8$0_0$0({1}SC:U),Z,0,0)]
T:Fled_matrix$__00000007[({0}S:S$ESR$0_0$0({1}SC:U),Z,0,0)({1}S:S$EIER$0_0$0({1}SC:U),Z,0,0)({2}S:S$TECR$0_0$0({1}SC:U),Z,0,0)({3}S:S$RECR$0_0$0({1}SC:U),Z,0,0)({4}S:S$BTR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$BTR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$Reserved1$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$FMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$FMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$FCR1$0_0$0({1}SC:U),Z,0,0)({11}S:S$FCR2$0_0$0({1}SC:U),Z,0,0)({12}S:S$FCR3$0_0$0({1}SC:U),Z,0,0)({13}S:S$Reserved2$0_0$0({3}DA3d,SC:U),Z,0,0)]
T:Fled_matrix$__00000008[({0}S:S$MFMI$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fled_matrix$UART1_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fled_matrix$UART2_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)({10}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({11}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fled_matrix$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$NCR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$FPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$NFPR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({8}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({9}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({10}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)]
T:Fled_matrix$UART3_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)]
T:Fled_matrix$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)]
T:Fled_matrix$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Fled_matrix$CLK_struct[({0}S:S$ICKR$0_0$0({1}SC:U),Z,0,0)({1}S:S$ECKR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({3}S:S$CMSR$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({13}S:S$SWIMCCR$0_0$0({1}SC:U),Z,0,0)]
T:Fled_matrix$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Fled_matrix$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Fled_matrix$AWU_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$APR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TBR$0_0$0({1}SC:U),Z,0,0)]
T:Fled_matrix$OPT_struct[({0}S:S$OPT0$0_0$0({1}SC:U),Z,0,0)({1}S:S$OPT1$0_0$0({1}SC:U),Z,0,0)({2}S:S$NOPT1$0_0$0({1}SC:U),Z,0,0)({3}S:S$OPT2$0_0$0({1}SC:U),Z,0,0)({4}S:S$NOPT2$0_0$0({1}SC:U),Z,0,0)({5}S:S$OPT3$0_0$0({1}SC:U),Z,0,0)({6}S:S$NOPT3$0_0$0({1}SC:U),Z,0,0)({7}S:S$OPT4$0_0$0({1}SC:U),Z,0,0)({8}S:S$NOPT4$0_0$0({1}SC:U),Z,0,0)({9}S:S$OPT5$0_0$0({1}SC:U),Z,0,0)({10}S:S$NOPT5$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({13}S:S$OPT7$0_0$0({1}SC:U),Z,0,0)({14}S:S$NOPT7$0_0$0({1}SC:U),Z,0,0)]
T:Fled_matrix$RST_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
T:Fled_matrix$ADC1_struct[({0}S:S$DB0RH$0_0$0({1}SC:U),Z,0,0)({1}S:S$DB0RL$0_0$0({1}SC:U),Z,0,0)({2}S:S$DB1RH$0_0$0({1}SC:U),Z,0,0)({3}S:S$DB1RL$0_0$0({1}SC:U),Z,0,0)({4}S:S$DB2RH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DB2RL$0_0$0({1}SC:U),Z,0,0)({6}S:S$DB3RH$0_0$0({1}SC:U),Z,0,0)({7}S:S$DB3RL$0_0$0({1}SC:U),Z,0,0)({8}S:S$DB4RH$0_0$0({1}SC:U),Z,0,0)({9}S:S$DB4RL$0_0$0({1}SC:U),Z,0,0)({10}S:S$DB5RH$0_0$0({1}SC:U),Z,0,0)({11}S:S$DB5RL$0_0$0({1}SC:U),Z,0,0)({12}S:S$DB6RH$0_0$0({1}SC:U),Z,0,0)({13}S:S$DB6RL$0_0$0({1}SC:U),Z,0,0)({14}S:S$DB7RH$0_0$0({1}SC:U),Z,0,0)({15}S:S$DB7RL$0_0$0({1}SC:U),Z,0,0)({16}S:S$DB8RH$0_0$0({1}SC:U),Z,0,0)({17}S:S$DB8RL$0_0$0({1}SC:U),Z,0,0)({18}S:S$DB9RH$0_0$0({1}SC:U),Z,0,0)({19}S:S$DB9RL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RESERVED$0_0$0({12}DA12d,SC:U),Z,0,0)({32}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({33}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$TDRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$TDRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({41}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({42}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$AWSRH$0_0$0({1}SC:U),Z,0,0)({45}S:S$AWSRL$0_0$0({1}SC:U),Z,0,0)({46}S:S$AWCRH$0_0$0({1}SC:U),Z,0,0)({47}S:S$AWCRL$0_0$0({1}SC:U),Z,0,0)]
S:G$adcBuffer0$0_0$0({0}DA0d,SI:U),E,0,0
S:G$adcBuffer1$0_0$0({0}DA0d,SI:U),E,0,0
S:G$led_ticks$0_0$0({48}DA12d,SL:U),E,0,0
S:G$sysTick$0_0$0({4}SL:U),E,0,0
S:G$ADC1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ScanModeCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_DataBufferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ConversionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ExternalTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_AWDChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_StartConversion$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_SetHighThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SetLowThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetBufferValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_GetAWDChannelStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IdleModeEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSECmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_FastHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SlowActiveHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_HSIPrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SWIMConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKEmergencyClear$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetExtIntSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetTLISensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetExtIntSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetTLISensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadOptionByte$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetLowPowerMode$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetLowPowerMode$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SL:U),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteHigh$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteLow$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteReverse$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputPin$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC4Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_LINBreakDetectionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_LINCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$UART1_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$UART1_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
S:G$assert_failed$0_0$0({2}DF,SV:S),C,0,0
S:G$sysTickInit$0_0$0({2}DF,SV:S),C,0,0
S:G$dly$0_0$0({2}DF,SV:S),C,0,0
S:G$systemTickIsr$0_0$0({2}DF,SV:S),C,0,0
S:G$adcInit$0_0$0({2}DF,SV:S),C,0,0
S:G$adcIsr$0_0$0({2}DF,SV:S),C,0,0
S:G$TRAP_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TLI_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTA_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTB_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTC_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTD_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTE_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UPD_OVF_TRG_BRK_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CAP_COM_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UPD_OVF_BRK_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CAP_COM_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_TX_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_RX_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UPD_OVF_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EEPROM_EEC_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$LedsInit$0_0$0({2}DF,SV:S),C,0,0
S:G$UpdateLedState$0_0$0({2}DF,SV:S),C,0,0
S:G$SetLedRaw$0_0$0({2}DF,SV:S),C,0,0
S:G$GetLedState$0_0$0({2}DF,SC:U),C,0,0
S:G$SetLedState$0_0$0({2}DF,SV:S),C,0,0
M:leds
F:G$LedsInit$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:Fleds$GpioInit$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lleds.GpioInit$idx$1_0$321({1}SC:U),R,0,0,[]
F:G$UpdateLedState$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$UpdateLedState$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:G$SetLedRaw$0_0$0({2}DF,SV:S),Z,0,-1,0,0,0
S:Lleds.SetLedRaw$ledId$1_0$326({1}SC:U),B,1,2
S:Lleds.SetLedRaw$state$1_0$326({1}SC:U),B,1,3
S:Lleds.SetLedRaw$gpioPortPos$1_1$328({2}DG,STGPIO_struct:S),B,1,-13
S:Lleds.SetLedRaw$gpioPortNeg$1_1$328({2}DG,STGPIO_struct:S),B,1,-11
S:Lleds.SetLedRaw$gpioPinPos$1_1$328({1}SC:U),B,1,-1
S:Lleds.SetLedRaw$gpioPinNeg$1_1$328({1}SC:U),B,1,-14
S:Lleds.SetLedRaw$sloc0$0_1$0({2}DG,STGPIO_struct:S),B,1,-13
S:Lleds.SetLedRaw$sloc1$0_1$0({2}DG,STGPIO_struct:S),B,1,-11
S:Lleds.SetLedRaw$sloc2$0_1$0({1}SC:U),B,1,-1
S:Lleds.SetLedRaw$sloc3$0_1$0({1}SC:U),B,1,-14
S:Lleds.SetLedRaw$sloc4$0_1$0({1}SC:U),B,1,-9
S:Lleds.SetLedRaw$sloc5$0_1$0({1}SC:U),B,1,-8
S:Lleds.SetLedRaw$sloc6$0_1$0({2}DG,SC:U),B,1,-7
S:Lleds.SetLedRaw$sloc7$0_1$0({2}DG,SC:U),B,1,-5
S:Lleds.SetLedRaw$sloc8$0_1$0({2}DG,SC:U),B,1,-3
S:Lleds.SetLedRaw$sloc9$0_1$0({1}SC:U),B,1,-1
F:G$GetLedState$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
S:Lleds.GetLedState$ledID$1_0$331({1}SC:U),B,1,2
S:Lleds.GetLedState$v$1_0$332({2}SI:U),R,0,0,[]
F:G$SetLedState$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Lleds.SetLedState$ledID$1_0$333({1}SC:U),B,1,2
S:Lleds.SetLedState$state$1_0$333({1}SC:U),B,1,3
S:Lleds.SetLedState$v$1_0$334({2}SI:U),R,0,0,[xl,xh]
T:Fleds$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({14}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({16}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({18}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({29}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({30}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({31}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Fleds$TIM2_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fleds$BEEP_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Fleds$TIM3_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({11}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({12}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)]
T:Fleds$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fleds$TIM5_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fleds$TIM6_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fleds$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Fleds$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fleds$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Fleds$__00000000[({0}S:S$MCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MSR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TSR$0_0$0({1}SC:U),Z,0,0)({3}S:S$TPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$RFR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$DGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$Page$0_0$0({16}ST__00000001:S),Z,0,0)]
T:Fleds$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fleds$__00000001[({0}S:S$TxMailbox$0_0$0({16}ST__00000002:S),Z,0,0)({0}S:S$Filter$0_0$0({16}ST__00000003:S),Z,0,0)({0}S:S$Filter01$0_0$0({16}ST__00000004:S),Z,0,0)({0}S:S$Filter23$0_0$0({16}ST__00000005:S),Z,0,0)({0}S:S$Filter45$0_0$0({16}ST__00000006:S),Z,0,0)({0}S:S$Config$0_0$0({16}ST__00000007:S),Z,0,0)({0}S:S$RxFIFO$0_0$0({16}ST__00000008:S),Z,0,0)]
T:Fleds$__00000002[({0}S:S$MCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fleds$__00000003[({0}S:S$FR01$0_0$0({1}SC:U),Z,0,0)({1}S:S$FR02$0_0$0({1}SC:U),Z,0,0)({2}S:S$FR03$0_0$0({1}SC:U),Z,0,0)({3}S:S$FR04$0_0$0({1}SC:U),Z,0,0)({4}S:S$FR05$0_0$0({1}SC:U),Z,0,0)({5}S:S$FR06$0_0$0({1}SC:U),Z,0,0)({6}S:S$FR07$0_0$0({1}SC:U),Z,0,0)({7}S:S$FR08$0_0$0({1}SC:U),Z,0,0)({8}S:S$FR09$0_0$0({1}SC:U),Z,0,0)({9}S:S$FR10$0_0$0({1}SC:U),Z,0,0)({10}S:S$FR11$0_0$0({1}SC:U),Z,0,0)({11}S:S$FR12$0_0$0({1}SC:U),Z,0,0)({12}S:S$FR13$0_0$0({1}SC:U),Z,0,0)({13}S:S$FR14$0_0$0({1}SC:U),Z,0,0)({14}S:S$FR15$0_0$0({1}SC:U),Z,0,0)({15}S:S$FR16$0_0$0({1}SC:U),Z,0,0)]
T:Fleds$__00000004[({0}S:S$F0R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F0R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F0R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F0R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F0R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F0R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F0R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F0R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F1R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F1R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F1R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F1R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F1R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F1R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F1R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F1R8$0_0$0({1}SC:U),Z,0,0)]
T:Fleds$__00000005[({0}S:S$F2R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F2R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F2R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F2R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F2R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F2R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F2R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F2R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F3R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F3R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F3R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F3R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F3R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F3R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F3R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F3R8$0_0$0({1}SC:U),Z,0,0)]
T:Fleds$__00000006[({0}S:S$F4R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F4R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F4R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F4R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F4R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F4R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F4R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F4R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F5R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F5R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F5R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F5R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F5R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F5R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F5R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F5R8$0_0$0({1}SC:U),Z,0,0)]
T:Fleds$__00000007[({0}S:S$ESR$0_0$0({1}SC:U),Z,0,0)({1}S:S$EIER$0_0$0({1}SC:U),Z,0,0)({2}S:S$TECR$0_0$0({1}SC:U),Z,0,0)({3}S:S$RECR$0_0$0({1}SC:U),Z,0,0)({4}S:S$BTR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$BTR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$Reserved1$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$FMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$FMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$FCR1$0_0$0({1}SC:U),Z,0,0)({11}S:S$FCR2$0_0$0({1}SC:U),Z,0,0)({12}S:S$FCR3$0_0$0({1}SC:U),Z,0,0)({13}S:S$Reserved2$0_0$0({3}DA3d,SC:U),Z,0,0)]
T:Fleds$__00000008[({0}S:S$MFMI$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fleds$UART1_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fleds$UART2_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)({10}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({11}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fleds$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$NCR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$FPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$NFPR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({8}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({9}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({10}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)]
T:Fleds$UART3_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)]
T:Fleds$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)]
T:Fleds$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Fleds$CLK_struct[({0}S:S$ICKR$0_0$0({1}SC:U),Z,0,0)({1}S:S$ECKR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({3}S:S$CMSR$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({13}S:S$SWIMCCR$0_0$0({1}SC:U),Z,0,0)]
T:Fleds$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Fleds$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Fleds$AWU_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$APR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TBR$0_0$0({1}SC:U),Z,0,0)]
T:Fleds$OPT_struct[({0}S:S$OPT0$0_0$0({1}SC:U),Z,0,0)({1}S:S$OPT1$0_0$0({1}SC:U),Z,0,0)({2}S:S$NOPT1$0_0$0({1}SC:U),Z,0,0)({3}S:S$OPT2$0_0$0({1}SC:U),Z,0,0)({4}S:S$NOPT2$0_0$0({1}SC:U),Z,0,0)({5}S:S$OPT3$0_0$0({1}SC:U),Z,0,0)({6}S:S$NOPT3$0_0$0({1}SC:U),Z,0,0)({7}S:S$OPT4$0_0$0({1}SC:U),Z,0,0)({8}S:S$NOPT4$0_0$0({1}SC:U),Z,0,0)({9}S:S$OPT5$0_0$0({1}SC:U),Z,0,0)({10}S:S$NOPT5$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({13}S:S$OPT7$0_0$0({1}SC:U),Z,0,0)({14}S:S$NOPT7$0_0$0({1}SC:U),Z,0,0)]
T:Fleds$RST_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
T:Fleds$ADC1_struct[({0}S:S$DB0RH$0_0$0({1}SC:U),Z,0,0)({1}S:S$DB0RL$0_0$0({1}SC:U),Z,0,0)({2}S:S$DB1RH$0_0$0({1}SC:U),Z,0,0)({3}S:S$DB1RL$0_0$0({1}SC:U),Z,0,0)({4}S:S$DB2RH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DB2RL$0_0$0({1}SC:U),Z,0,0)({6}S:S$DB3RH$0_0$0({1}SC:U),Z,0,0)({7}S:S$DB3RL$0_0$0({1}SC:U),Z,0,0)({8}S:S$DB4RH$0_0$0({1}SC:U),Z,0,0)({9}S:S$DB4RL$0_0$0({1}SC:U),Z,0,0)({10}S:S$DB5RH$0_0$0({1}SC:U),Z,0,0)({11}S:S$DB5RL$0_0$0({1}SC:U),Z,0,0)({12}S:S$DB6RH$0_0$0({1}SC:U),Z,0,0)({13}S:S$DB6RL$0_0$0({1}SC:U),Z,0,0)({14}S:S$DB7RH$0_0$0({1}SC:U),Z,0,0)({15}S:S$DB7RL$0_0$0({1}SC:U),Z,0,0)({16}S:S$DB8RH$0_0$0({1}SC:U),Z,0,0)({17}S:S$DB8RL$0_0$0({1}SC:U),Z,0,0)({18}S:S$DB9RH$0_0$0({1}SC:U),Z,0,0)({19}S:S$DB9RL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RESERVED$0_0$0({12}DA12d,SC:U),Z,0,0)({32}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({33}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$TDRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$TDRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({41}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({42}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$AWSRH$0_0$0({1}SC:U),Z,0,0)({45}S:S$AWSRL$0_0$0({1}SC:U),Z,0,0)({46}S:S$AWCRH$0_0$0({1}SC:U),Z,0,0)({47}S:S$AWCRL$0_0$0({1}SC:U),Z,0,0)]
S:G$adcBuffer0$0_0$0({0}DA0d,SI:U),E,0,0
S:G$adcBuffer1$0_0$0({0}DA0d,SI:U),E,0,0
S:Fleds$ledsState$0_0$0({2}SI:U),E,0,0
S:Lleds.UpdateLedState$ledId$1_0$325({1}SC:U),E,0,0
S:Lleds.UpdateLedState$ledIdPrev$1_0$325({1}SC:U),E,0,0
S:G$ADC1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ScanModeCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_DataBufferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ConversionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ExternalTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_AWDChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_StartConversion$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_SetHighThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SetLowThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetBufferValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_GetAWDChannelStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IdleModeEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSECmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_FastHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SlowActiveHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_HSIPrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SWIMConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKEmergencyClear$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetExtIntSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetTLISensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetExtIntSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetTLISensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadOptionByte$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetLowPowerMode$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetLowPowerMode$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SL:U),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteHigh$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteLow$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteReverse$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputPin$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC4Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_LINBreakDetectionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_LINCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$UART1_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$UART1_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
S:G$assert_failed$0_0$0({2}DF,SV:S),C,0,0
S:G$sysTickInit$0_0$0({2}DF,SV:S),C,0,0
S:G$dly$0_0$0({2}DF,SV:S),C,0,0
S:G$systemTickIsr$0_0$0({2}DF,SV:S),C,0,0
S:G$adcInit$0_0$0({2}DF,SV:S),C,0,0
S:G$adcIsr$0_0$0({2}DF,SV:S),C,0,0
S:G$TRAP_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TLI_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTA_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTB_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTC_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTD_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTE_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UPD_OVF_TRG_BRK_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CAP_COM_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UPD_OVF_BRK_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CAP_COM_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_TX_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_RX_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UPD_OVF_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EEPROM_EEC_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$leds_anode$0_0$0({48}DA24d,SI:U),D,0,0
S:G$leds_cathode$0_0$0({48}DA24d,SI:U),D,0,0
M:adc
F:Fadc$tim1Init$0_0$0({2}DF,SV:S),C,0,-4,0,0,0
S:Ladc.tim1Init$period$1_0$320({4}SL:U),B,1,-4
S:Ladc.tim1Init$sloc0$0_1$0({4}SL:U),B,1,-4
S:Ladc.tim1Init$sloc1$0_1$0({4}SL:U),B,1,-4
F:G$adcInit$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:Fadc$NextByte$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
F:Fadc$NextChannel$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
F:Fadc$NextChannel$0_0$0({2}DF,SC:U),Z,0,-2,0,0,0
S:Ladc.NextChannel$sloc0$0_1$0({2}SI:S),B,1,-2
F:Fadc$GetChannelNo$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
S:Ladc.GetChannelNo$cnt$1_0$334({1}SC:U),R,0,0,[]
S:Ladc.GetChannelNo$chNo$1_0$334({1}SC:U),R,0,0,[a]
S:Ladc.GetChannelNo$sloc0$0_1$0({1}SC:U),B,1,-2
S:Ladc.GetChannelNo$sloc1$0_1$0({1}SC:U),B,1,-1
S:Ladc.GetChannelNo$sloc2$0_1$0({2}SI:S),B,1,-4
F:G$adcIsr$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
S:Ladc.adcIsr$currChannel$1_0$339({1}SC:U),B,1,-1
S:Ladc.adcIsr$sloc0$0_1$0({1}SC:U),B,1,-1
T:Fadc$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({14}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({16}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({18}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({29}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({30}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({31}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$TIM2_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$BEEP_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$TIM3_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({11}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({12}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$TIM5_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$TIM6_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$__00000000[({0}S:S$MCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MSR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TSR$0_0$0({1}SC:U),Z,0,0)({3}S:S$TPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$RFR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$DGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$Page$0_0$0({16}ST__00000001:S),Z,0,0)]
T:Fadc$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$__00000010[({0}S:S$sampFreq$0_0$0({2}SI:U),Z,0,0)({2}S:S$firstFileName$0_0$0({5}DA5d,SC:U),Z,0,0)({7}S:S$fileSzInBlock$0_0$0({4}SL:U),Z,0,0)({11}S:S$fileNo$0_0$0({2}SI:U),Z,0,0)({13}S:S$channel$0_0$0({1}SC:U),Z,0,0)({14}S:S$isFullResultion$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$__00000001[({0}S:S$TxMailbox$0_0$0({16}ST__00000002:S),Z,0,0)({0}S:S$Filter$0_0$0({16}ST__00000003:S),Z,0,0)({0}S:S$Filter01$0_0$0({16}ST__00000004:S),Z,0,0)({0}S:S$Filter23$0_0$0({16}ST__00000005:S),Z,0,0)({0}S:S$Filter45$0_0$0({16}ST__00000006:S),Z,0,0)({0}S:S$Config$0_0$0({16}ST__00000007:S),Z,0,0)({0}S:S$RxFIFO$0_0$0({16}ST__00000008:S),Z,0,0)]
T:Fadc$__00000002[({0}S:S$MCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$__00000003[({0}S:S$FR01$0_0$0({1}SC:U),Z,0,0)({1}S:S$FR02$0_0$0({1}SC:U),Z,0,0)({2}S:S$FR03$0_0$0({1}SC:U),Z,0,0)({3}S:S$FR04$0_0$0({1}SC:U),Z,0,0)({4}S:S$FR05$0_0$0({1}SC:U),Z,0,0)({5}S:S$FR06$0_0$0({1}SC:U),Z,0,0)({6}S:S$FR07$0_0$0({1}SC:U),Z,0,0)({7}S:S$FR08$0_0$0({1}SC:U),Z,0,0)({8}S:S$FR09$0_0$0({1}SC:U),Z,0,0)({9}S:S$FR10$0_0$0({1}SC:U),Z,0,0)({10}S:S$FR11$0_0$0({1}SC:U),Z,0,0)({11}S:S$FR12$0_0$0({1}SC:U),Z,0,0)({12}S:S$FR13$0_0$0({1}SC:U),Z,0,0)({13}S:S$FR14$0_0$0({1}SC:U),Z,0,0)({14}S:S$FR15$0_0$0({1}SC:U),Z,0,0)({15}S:S$FR16$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$__00000004[({0}S:S$F0R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F0R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F0R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F0R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F0R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F0R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F0R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F0R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F1R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F1R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F1R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F1R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F1R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F1R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F1R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F1R8$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$__00000005[({0}S:S$F2R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F2R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F2R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F2R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F2R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F2R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F2R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F2R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F3R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F3R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F3R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F3R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F3R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F3R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F3R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F3R8$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$__00000006[({0}S:S$F4R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F4R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F4R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F4R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F4R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F4R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F4R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F4R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F5R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F5R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F5R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F5R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F5R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F5R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F5R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F5R8$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$__00000007[({0}S:S$ESR$0_0$0({1}SC:U),Z,0,0)({1}S:S$EIER$0_0$0({1}SC:U),Z,0,0)({2}S:S$TECR$0_0$0({1}SC:U),Z,0,0)({3}S:S$RECR$0_0$0({1}SC:U),Z,0,0)({4}S:S$BTR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$BTR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$Reserved1$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$FMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$FMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$FCR1$0_0$0({1}SC:U),Z,0,0)({11}S:S$FCR2$0_0$0({1}SC:U),Z,0,0)({12}S:S$FCR3$0_0$0({1}SC:U),Z,0,0)({13}S:S$Reserved2$0_0$0({3}DA3d,SC:U),Z,0,0)]
T:Fadc$__00000008[({0}S:S$MFMI$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$__00000009[({0}S:S$state$0_0$0({1}SC:U),Z,0,0)({1}S:S$error$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$UART1_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$UART2_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)({10}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({11}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$NCR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$FPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$NFPR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({8}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({9}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({10}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$UART3_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$CLK_struct[({0}S:S$ICKR$0_0$0({1}SC:U),Z,0,0)({1}S:S$ECKR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({3}S:S$CMSR$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({13}S:S$SWIMCCR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$AWU_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$APR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TBR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$OPT_struct[({0}S:S$OPT0$0_0$0({1}SC:U),Z,0,0)({1}S:S$OPT1$0_0$0({1}SC:U),Z,0,0)({2}S:S$NOPT1$0_0$0({1}SC:U),Z,0,0)({3}S:S$OPT2$0_0$0({1}SC:U),Z,0,0)({4}S:S$NOPT2$0_0$0({1}SC:U),Z,0,0)({5}S:S$OPT3$0_0$0({1}SC:U),Z,0,0)({6}S:S$NOPT3$0_0$0({1}SC:U),Z,0,0)({7}S:S$OPT4$0_0$0({1}SC:U),Z,0,0)({8}S:S$NOPT4$0_0$0({1}SC:U),Z,0,0)({9}S:S$OPT5$0_0$0({1}SC:U),Z,0,0)({10}S:S$NOPT5$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({13}S:S$OPT7$0_0$0({1}SC:U),Z,0,0)({14}S:S$NOPT7$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$RST_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
T:Fadc$ADC1_struct[({0}S:S$DB0RH$0_0$0({1}SC:U),Z,0,0)({1}S:S$DB0RL$0_0$0({1}SC:U),Z,0,0)({2}S:S$DB1RH$0_0$0({1}SC:U),Z,0,0)({3}S:S$DB1RL$0_0$0({1}SC:U),Z,0,0)({4}S:S$DB2RH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DB2RL$0_0$0({1}SC:U),Z,0,0)({6}S:S$DB3RH$0_0$0({1}SC:U),Z,0,0)({7}S:S$DB3RL$0_0$0({1}SC:U),Z,0,0)({8}S:S$DB4RH$0_0$0({1}SC:U),Z,0,0)({9}S:S$DB4RL$0_0$0({1}SC:U),Z,0,0)({10}S:S$DB5RH$0_0$0({1}SC:U),Z,0,0)({11}S:S$DB5RL$0_0$0({1}SC:U),Z,0,0)({12}S:S$DB6RH$0_0$0({1}SC:U),Z,0,0)({13}S:S$DB6RL$0_0$0({1}SC:U),Z,0,0)({14}S:S$DB7RH$0_0$0({1}SC:U),Z,0,0)({15}S:S$DB7RL$0_0$0({1}SC:U),Z,0,0)({16}S:S$DB8RH$0_0$0({1}SC:U),Z,0,0)({17}S:S$DB8RL$0_0$0({1}SC:U),Z,0,0)({18}S:S$DB9RH$0_0$0({1}SC:U),Z,0,0)({19}S:S$DB9RL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RESERVED$0_0$0({12}DA12d,SC:U),Z,0,0)({32}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({33}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$TDRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$TDRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({41}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({42}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$AWSRH$0_0$0({1}SC:U),Z,0,0)({45}S:S$AWSRL$0_0$0({1}SC:U),Z,0,0)({46}S:S$AWCRH$0_0$0({1}SC:U),Z,0,0)({47}S:S$AWCRL$0_0$0({1}SC:U),Z,0,0)]
S:G$buffer_rdy$0_0$0({1}SC:U),E,0,0
S:G$loggerCfg$0_0$0({15}ST__00000010:S),E,0,0
S:G$adcBuffer0$0_0$0({256}DA128d,SI:U),E,0,0
S:G$adcBuffer1$0_0$0({256}DA128d,SI:U),E,0,0
S:Fadc$cnter$0_0$0({2}SI:U),E,0,0
S:Fadc$pCurrBuffer$0_0$0({2}DG,SC:U),E,0,0
S:Fadc$pCurrByte$0_0$0({2}DG,SC:U),E,0,0
S:Ladc.NextChannel$cntForChannel$1_0$329({1}SC:U),E,0,0
S:G$ADC1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ScanModeCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_DataBufferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ConversionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ExternalTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_AWDChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_StartConversion$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_SetHighThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SetLowThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetBufferValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_GetAWDChannelStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IdleModeEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSECmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_FastHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SlowActiveHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_HSIPrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SWIMConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKEmergencyClear$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetExtIntSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetTLISensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetExtIntSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetTLISensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadOptionByte$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetLowPowerMode$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetLowPowerMode$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SL:U),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteHigh$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteLow$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteReverse$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputPin$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC4Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_LINBreakDetectionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_LINCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$UART1_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$UART1_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
S:G$assert_failed$0_0$0({2}DF,SV:S),C,0,0
S:G$sysTickInit$0_0$0({2}DF,SV:S),C,0,0
S:G$dly$0_0$0({2}DF,SV:S),C,0,0
S:G$systemTickIsr$0_0$0({2}DF,SV:S),C,0,0
S:G$TRAP_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TLI_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTA_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTB_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTC_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTD_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTE_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UPD_OVF_TRG_BRK_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CAP_COM_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UPD_OVF_BRK_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CAP_COM_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_TX_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_RX_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UPD_OVF_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EEPROM_EEC_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$LedsInit$0_0$0({2}DF,SV:S),C,0,0
S:G$UpdateLedState$0_0$0({2}DF,SV:S),C,0,0
S:G$SetLedRaw$0_0$0({2}DF,SV:S),C,0,0
S:G$GetLedState$0_0$0({2}DF,SC:U),C,0,0
S:G$SetLedState$0_0$0({2}DF,SV:S),C,0,0
S:Fadc$tim1Init$0_0$0({2}DF,SV:S),C,0,-4
M:mmcsd
F:G$SD_Init$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
S:Lmmcsd.SD_Init$i$1_0$332({4}SL:U),R,0,0,[xl,xh,yl,yh]
S:Lmmcsd.SD_Init$res$1_0$332({1}SC:U),R,0,0,[]
S:Lmmcsd.SD_Init$sloc0$0_1$0({4}SL:U),B,1,-4
F:G$SD_Detect$0_0$0({2}DF,SC:U),Z,0,1,0,0,0
S:Lmmcsd.SD_Detect$status$1_0$337({1}SC:U),B,1,-1
F:G$SD_SendCmd$0_0$0({2}DF,SV:S),Z,0,-2,0,0,0
S:Lmmcsd.SD_SendCmd$Cmd$1_0$338({1}SC:U),B,1,2
S:Lmmcsd.SD_SendCmd$Arg$1_0$338({4}SL:U),B,1,3
S:Lmmcsd.SD_SendCmd$Crc$1_0$338({1}SC:U),B,1,7
S:Lmmcsd.SD_SendCmd$i$1_0$339({4}SL:U),R,0,0,[xl,xh,yl,yh]
S:Lmmcsd.SD_SendCmd$Frame$1_0$339({6}DA6d,SC:U),B,1,-10
S:Lmmcsd.SD_SendCmd$sloc0$0_1$0({4}SL:U),B,1,-4
S:Lmmcsd.SD_SendCmd$sloc1$0_1$0({4}SL:U),B,1,-4
S:Lmmcsd.SD_SendCmd$sloc2$0_1$0({4}SL:U),B,1,-4
F:G$SD_GetDataResponse$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
S:Lmmcsd.SD_GetDataResponse$i$1_0$343({4}SL:U),R,0,0,[xl,xh,yl,yh]
S:Lmmcsd.SD_GetDataResponse$response$1_0$343({1}SC:U),R,0,0,[a]
S:Lmmcsd.SD_GetDataResponse$rvalue$1_0$343({1}SC:U),R,0,0,[a]
S:Lmmcsd.SD_GetDataResponse$sloc0$0_1$0({1}SC:U),B,1,-5
S:Lmmcsd.SD_GetDataResponse$sloc1$0_1$0({4}SL:U),B,1,-4
F:G$SD_GetResponse$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
S:Lmmcsd.SD_GetResponse$Response$1_0$348({1}SC:U),B,1,2
S:Lmmcsd.SD_GetResponse$Count$1_0$349({4}SL:U),R,0,0,[yl,yh,xl,xh]
S:Lmmcsd.SD_GetResponse$sloc0$0_1$0({4}SL:U),B,1,-4
F:G$SD_GetResponseVal$0_0$0({2}DF,SV:S),C,0,0,0,0,0
S:Lmmcsd.SD_GetResponseVal$pResp$1_0$353({2}DG,SC:U),B,1,2
S:Lmmcsd.SD_GetResponseVal$response$1_0$353({1}SC:U),B,1,4
F:G$SD_GoIdleState$0_0$0({2}DF,SC:U),Z,0,6,0,0,0
S:Lmmcsd.SD_GoIdleState$cnt$1_0$358({2}SI:U),R,0,0,[]
S:Lmmcsd.SD_GoIdleState$resp$1_0$358({6}DA6d,SC:U),B,1,-6
F:G$SD_WriteByte$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
S:Lmmcsd.SD_WriteByte$Data$1_0$366({1}SC:U),B,1,2
F:G$SD_ReadByte$0_0$0({2}DF,SC:U),Z,0,0,0,0,0
S:Lmmcsd.SD_ReadByte$Data$1_0$371({1}SC:U),R,0,0,[a]
F:G$SD_LowLevel_Init$0_0$0({2}DF,SV:S),Z,0,0,0,0,0
T:Fmmcsd$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({14}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({16}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({18}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({29}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({30}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({31}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Fmmcsd$TIM2_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fmmcsd$BEEP_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Fmmcsd$TIM3_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({11}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({12}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)]
T:Fmmcsd$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fmmcsd$TIM5_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fmmcsd$TIM6_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fmmcsd$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Fmmcsd$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fmmcsd$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Fmmcsd$__00000000[({0}S:S$MCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MSR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TSR$0_0$0({1}SC:U),Z,0,0)({3}S:S$TPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$RFR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$DGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$Page$0_0$0({16}ST__00000001:S),Z,0,0)]
T:Fmmcsd$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fmmcsd$__00000010[({0}S:S$ManufacturerID$0_0$0({1}SC:U),Z,0,0)({1}S:S$OEM_AppliID$0_0$0({2}SI:U),Z,0,0)({3}S:S$ProdName1$0_0$0({4}SL:U),Z,0,0)({7}S:S$ProdName2$0_0$0({1}SC:U),Z,0,0)({8}S:S$ProdRev$0_0$0({1}SC:U),Z,0,0)({9}S:S$ProdSN$0_0$0({4}SL:U),Z,0,0)({13}S:S$Reserved1$0_0$0({1}SC:U),Z,0,0)({14}S:S$ManufactDate$0_0$0({2}SI:U),Z,0,0)({16}S:S$CID_CRC$0_0$0({1}SC:U),Z,0,0)({17}S:S$Reserved2$0_0$0({1}SC:U),Z,0,0)]
T:Fmmcsd$__00000001[({0}S:S$TxMailbox$0_0$0({16}ST__00000002:S),Z,0,0)({0}S:S$Filter$0_0$0({16}ST__00000003:S),Z,0,0)({0}S:S$Filter01$0_0$0({16}ST__00000004:S),Z,0,0)({0}S:S$Filter23$0_0$0({16}ST__00000005:S),Z,0,0)({0}S:S$Filter45$0_0$0({16}ST__00000006:S),Z,0,0)({0}S:S$Config$0_0$0({16}ST__00000007:S),Z,0,0)({0}S:S$RxFIFO$0_0$0({16}ST__00000008:S),Z,0,0)]
T:Fmmcsd$__00000011[({0}S:S$SD_csd$0_0$0({41}ST__00000009:S),Z,0,0)({41}S:S$SD_cid$0_0$0({18}ST__00000010:S),Z,0,0)({59}S:S$CardCapacity$0_0$0({4}SL:U),Z,0,0)({63}S:S$CardBlockSize$0_0$0({4}SL:U),Z,0,0)]
T:Fmmcsd$__00000002[({0}S:S$MCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fmmcsd$__00000003[({0}S:S$FR01$0_0$0({1}SC:U),Z,0,0)({1}S:S$FR02$0_0$0({1}SC:U),Z,0,0)({2}S:S$FR03$0_0$0({1}SC:U),Z,0,0)({3}S:S$FR04$0_0$0({1}SC:U),Z,0,0)({4}S:S$FR05$0_0$0({1}SC:U),Z,0,0)({5}S:S$FR06$0_0$0({1}SC:U),Z,0,0)({6}S:S$FR07$0_0$0({1}SC:U),Z,0,0)({7}S:S$FR08$0_0$0({1}SC:U),Z,0,0)({8}S:S$FR09$0_0$0({1}SC:U),Z,0,0)({9}S:S$FR10$0_0$0({1}SC:U),Z,0,0)({10}S:S$FR11$0_0$0({1}SC:U),Z,0,0)({11}S:S$FR12$0_0$0({1}SC:U),Z,0,0)({12}S:S$FR13$0_0$0({1}SC:U),Z,0,0)({13}S:S$FR14$0_0$0({1}SC:U),Z,0,0)({14}S:S$FR15$0_0$0({1}SC:U),Z,0,0)({15}S:S$FR16$0_0$0({1}SC:U),Z,0,0)]
T:Fmmcsd$__00000004[({0}S:S$F0R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F0R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F0R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F0R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F0R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F0R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F0R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F0R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F1R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F1R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F1R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F1R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F1R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F1R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F1R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F1R8$0_0$0({1}SC:U),Z,0,0)]
T:Fmmcsd$__00000005[({0}S:S$F2R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F2R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F2R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F2R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F2R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F2R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F2R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F2R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F3R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F3R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F3R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F3R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F3R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F3R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F3R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F3R8$0_0$0({1}SC:U),Z,0,0)]
T:Fmmcsd$__00000006[({0}S:S$F4R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F4R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F4R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F4R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F4R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F4R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F4R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F4R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F5R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F5R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F5R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F5R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F5R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F5R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F5R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F5R8$0_0$0({1}SC:U),Z,0,0)]
T:Fmmcsd$__00000007[({0}S:S$ESR$0_0$0({1}SC:U),Z,0,0)({1}S:S$EIER$0_0$0({1}SC:U),Z,0,0)({2}S:S$TECR$0_0$0({1}SC:U),Z,0,0)({3}S:S$RECR$0_0$0({1}SC:U),Z,0,0)({4}S:S$BTR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$BTR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$Reserved1$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$FMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$FMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$FCR1$0_0$0({1}SC:U),Z,0,0)({11}S:S$FCR2$0_0$0({1}SC:U),Z,0,0)({12}S:S$FCR3$0_0$0({1}SC:U),Z,0,0)({13}S:S$Reserved2$0_0$0({3}DA3d,SC:U),Z,0,0)]
T:Fmmcsd$__00000008[({0}S:S$MFMI$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fmmcsd$__00000009[({0}S:S$CSDStruct$0_0$0({1}SC:U),Z,0,0)({1}S:S$SysSpecVersion$0_0$0({1}SC:U),Z,0,0)({2}S:S$Reserved1$0_0$0({1}SC:U),Z,0,0)({3}S:S$TAAC$0_0$0({1}SC:U),Z,0,0)({4}S:S$NSAC$0_0$0({1}SC:U),Z,0,0)({5}S:S$MaxBusClkFrec$0_0$0({1}SC:U),Z,0,0)({6}S:S$CardComdClasses$0_0$0({2}SI:U),Z,0,0)({8}S:S$RdBlockLen$0_0$0({1}SC:U),Z,0,0)({9}S:S$PartBlockRead$0_0$0({1}SC:U),Z,0,0)({10}S:S$WrBlockMisalign$0_0$0({1}SC:U),Z,0,0)({11}S:S$RdBlockMisalign$0_0$0({1}SC:U),Z,0,0)({12}S:S$DSRImpl$0_0$0({1}SC:U),Z,0,0)({13}S:S$Reserved2$0_0$0({1}SC:U),Z,0,0)({14}S:S$DeviceSize$0_0$0({4}SL:U),Z,0,0)({18}S:S$MaxRdCurrentVDDMin$0_0$0({1}SC:U),Z,0,0)({19}S:S$MaxRdCurrentVDDMax$0_0$0({1}SC:U),Z,0,0)({20}S:S$MaxWrCurrentVDDMin$0_0$0({1}SC:U),Z,0,0)({21}S:S$MaxWrCurrentVDDMax$0_0$0({1}SC:U),Z,0,0)({22}S:S$DeviceSizeMul$0_0$0({1}SC:U),Z,0,0)({23}S:S$EraseGrSize$0_0$0({1}SC:U),Z,0,0)({24}S:S$EraseGrMul$0_0$0({1}SC:U),Z,0,0)({25}S:S$WrProtectGrSize$0_0$0({1}SC:U),Z,0,0)({26}S:S$WrProtectGrEnable$0_0$0({1}SC:U),Z,0,0)({27}S:S$ManDeflECC$0_0$0({1}SC:U),Z,0,0)({28}S:S$WrSpeedFact$0_0$0({1}SC:U),Z,0,0)({29}S:S$MaxWrBlockLen$0_0$0({1}SC:U),Z,0,0)({30}S:S$WriteBlockPaPartial$0_0$0({1}SC:U),Z,0,0)({31}S:S$Reserved3$0_0$0({1}SC:U),Z,0,0)({32}S:S$ContentProtectAppli$0_0$0({1}SC:U),Z,0,0)({33}S:S$FileFormatGrouop$0_0$0({1}SC:U),Z,0,0)({34}S:S$CopyFlag$0_0$0({1}SC:U),Z,0,0)({35}S:S$PermWrProtect$0_0$0({1}SC:U),Z,0,0)({36}S:S$TempWrProtect$0_0$0({1}SC:U),Z,0,0)({37}S:S$FileFormat$0_0$0({1}SC:U),Z,0,0)({38}S:S$ECC$0_0$0({1}SC:U),Z,0,0)({39}S:S$CSD_CRC$0_0$0({1}SC:U),Z,0,0)({40}S:S$Reserved4$0_0$0({1}SC:U),Z,0,0)]
T:Fmmcsd$UART1_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fmmcsd$UART2_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)({10}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({11}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fmmcsd$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$NCR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$FPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$NFPR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({8}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({9}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({10}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)]
T:Fmmcsd$UART3_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)]
T:Fmmcsd$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)]
T:Fmmcsd$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Fmmcsd$CLK_struct[({0}S:S$ICKR$0_0$0({1}SC:U),Z,0,0)({1}S:S$ECKR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({3}S:S$CMSR$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({13}S:S$SWIMCCR$0_0$0({1}SC:U),Z,0,0)]
T:Fmmcsd$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Fmmcsd$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Fmmcsd$AWU_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$APR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TBR$0_0$0({1}SC:U),Z,0,0)]
T:Fmmcsd$OPT_struct[({0}S:S$OPT0$0_0$0({1}SC:U),Z,0,0)({1}S:S$OPT1$0_0$0({1}SC:U),Z,0,0)({2}S:S$NOPT1$0_0$0({1}SC:U),Z,0,0)({3}S:S$OPT2$0_0$0({1}SC:U),Z,0,0)({4}S:S$NOPT2$0_0$0({1}SC:U),Z,0,0)({5}S:S$OPT3$0_0$0({1}SC:U),Z,0,0)({6}S:S$NOPT3$0_0$0({1}SC:U),Z,0,0)({7}S:S$OPT4$0_0$0({1}SC:U),Z,0,0)({8}S:S$NOPT4$0_0$0({1}SC:U),Z,0,0)({9}S:S$OPT5$0_0$0({1}SC:U),Z,0,0)({10}S:S$NOPT5$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({13}S:S$OPT7$0_0$0({1}SC:U),Z,0,0)({14}S:S$NOPT7$0_0$0({1}SC:U),Z,0,0)]
T:Fmmcsd$RST_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
T:Fmmcsd$ADC1_struct[({0}S:S$DB0RH$0_0$0({1}SC:U),Z,0,0)({1}S:S$DB0RL$0_0$0({1}SC:U),Z,0,0)({2}S:S$DB1RH$0_0$0({1}SC:U),Z,0,0)({3}S:S$DB1RL$0_0$0({1}SC:U),Z,0,0)({4}S:S$DB2RH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DB2RL$0_0$0({1}SC:U),Z,0,0)({6}S:S$DB3RH$0_0$0({1}SC:U),Z,0,0)({7}S:S$DB3RL$0_0$0({1}SC:U),Z,0,0)({8}S:S$DB4RH$0_0$0({1}SC:U),Z,0,0)({9}S:S$DB4RL$0_0$0({1}SC:U),Z,0,0)({10}S:S$DB5RH$0_0$0({1}SC:U),Z,0,0)({11}S:S$DB5RL$0_0$0({1}SC:U),Z,0,0)({12}S:S$DB6RH$0_0$0({1}SC:U),Z,0,0)({13}S:S$DB6RL$0_0$0({1}SC:U),Z,0,0)({14}S:S$DB7RH$0_0$0({1}SC:U),Z,0,0)({15}S:S$DB7RL$0_0$0({1}SC:U),Z,0,0)({16}S:S$DB8RH$0_0$0({1}SC:U),Z,0,0)({17}S:S$DB8RL$0_0$0({1}SC:U),Z,0,0)({18}S:S$DB9RH$0_0$0({1}SC:U),Z,0,0)({19}S:S$DB9RL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RESERVED$0_0$0({12}DA12d,SC:U),Z,0,0)({32}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({33}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$TDRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$TDRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({41}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({42}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$AWSRH$0_0$0({1}SC:U),Z,0,0)({45}S:S$AWSRL$0_0$0({1}SC:U),Z,0,0)({46}S:S$AWCRH$0_0$0({1}SC:U),Z,0,0)({47}S:S$AWCRL$0_0$0({1}SC:U),Z,0,0)]
S:G$adcBuffer0$0_0$0({0}DA0d,SI:U),E,0,0
S:G$adcBuffer1$0_0$0({0}DA0d,SI:U),E,0,0
S:G$ADC1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ScanModeCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_DataBufferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ConversionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ExternalTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_AWDChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_StartConversion$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_SetHighThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SetLowThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetBufferValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_GetAWDChannelStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IdleModeEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSECmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_FastHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SlowActiveHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_HSIPrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SWIMConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKEmergencyClear$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetExtIntSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetTLISensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetExtIntSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetTLISensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadOptionByte$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetLowPowerMode$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetLowPowerMode$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SL:U),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteHigh$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteLow$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteReverse$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputPin$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC4Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_LINBreakDetectionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_LINCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$UART1_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$UART1_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
S:G$assert_failed$0_0$0({2}DF,SV:S),C,0,0
S:G$sysTickInit$0_0$0({2}DF,SV:S),C,0,0
S:G$dly$0_0$0({2}DF,SV:S),C,0,0
S:G$systemTickIsr$0_0$0({2}DF,SV:S),C,0,0
S:G$adcInit$0_0$0({2}DF,SV:S),C,0,0
S:G$adcIsr$0_0$0({2}DF,SV:S),C,0,0
S:G$TRAP_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TLI_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTA_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTB_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTC_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTD_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTE_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UPD_OVF_TRG_BRK_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CAP_COM_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UPD_OVF_BRK_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CAP_COM_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_TX_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_RX_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UPD_OVF_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EEPROM_EEC_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$SD_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SD_GetCardInfo$0_0$0({2}DF,SC:U),C,0,0
S:G$SD_ReadBlock$0_0$0({2}DF,SC:U),C,0,0
S:G$SD_ReadBuffer$0_0$0({2}DF,SC:U),C,0,0
S:G$SD_WriteBlock$0_0$0({2}DF,SC:U),C,0,0
S:G$SD_WriteBuffer$0_0$0({2}DF,SC:U),C,0,0
S:G$SD_GetCSDRegister$0_0$0({2}DF,SC:U),C,0,0
S:G$SD_GetCIDRegister$0_0$0({2}DF,SC:U),C,0,0
S:G$SD_GetStatus$0_0$0({2}DF,SI:U),C,0,0
S:G$SD_LowLevel_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SD_GetResponseVal$0_0$0({2}DF,SV:S),C,0,0
M:pff
F:Fpff$ld_word$0_0$0({2}DF,SI:U),C,0,0,0,0,0
S:Lpff.ld_word$ptr$1_0$322({2}DG,SC:U),B,1,2
S:Lpff.ld_word$rv$1_0$323({2}SI:U),R,0,0,[xl,a]
S:Lpff.ld_word$sloc0$0_1$0({2}SI:U),B,1,-2
F:Fpff$ld_dword$0_0$0({2}DF,SL:U),C,0,-16,0,0,0
S:Lpff.ld_dword$ptr$1_0$324({2}DG,SC:U),B,1,2
S:Lpff.ld_dword$rv$1_0$325({4}SL:U),R,0,0,[xl,xh,yl,a]
S:Lpff.ld_dword$sloc0$0_1$0({4}SL:U),B,1,-8
S:Lpff.ld_dword$sloc1$0_1$0({4}SL:U),B,1,-4
S:Lpff.ld_dword$sloc2$0_1$0({4}SL:U),B,1,-8
S:Lpff.ld_dword$sloc3$0_1$0({4}SL:U),B,1,-4
S:Lpff.ld_dword$sloc4$0_1$0({4}SL:U),B,1,-8
S:Lpff.ld_dword$sloc5$0_1$0({4}SL:U),B,1,-4
F:Fpff$mem_set$0_0$0({2}DF,SV:S),C,0,0,0,0,0
S:Lpff.mem_set$dst$1_0$326({2}DG,SV:S),B,1,2
S:Lpff.mem_set$val$1_0$326({2}SI:S),B,1,4
S:Lpff.mem_set$cnt$1_0$326({2}SI:S),B,1,6
S:Lpff.mem_set$d$1_0$327({2}DG,SC:U),R,0,0,[xl,xh]
S:Lpff.mem_set$sloc0$0_1$0({2}DG,SC:U),B,1,-2
F:Fpff$mem_cmp$0_0$0({2}DF,SI:S),C,0,-2,0,0,0
S:Lpff.mem_cmp$dst$1_0$328({2}DG,SV:S),B,1,2
S:Lpff.mem_cmp$src$1_0$328({2}DG,SV:S),B,1,4
S:Lpff.mem_cmp$cnt$1_0$328({2}SI:S),B,1,6
S:Lpff.mem_cmp$d$1_0$329({2}DG,SC:U),R,0,0,[yl,yh]
S:Lpff.mem_cmp$s$1_0$329({2}DG,SC:U),R,0,0,[xl,xh]
S:Lpff.mem_cmp$r$1_0$329({2}SI:S),B,1,-10
S:Lpff.mem_cmp$sloc0$0_1$0({2}SI:S),B,1,-10
S:Lpff.mem_cmp$sloc1$0_1$0({2}DG,SC:U),B,1,-6
S:Lpff.mem_cmp$sloc2$0_1$0({2}DG,SC:U),B,1,-4
S:Lpff.mem_cmp$sloc3$0_1$0({2}SI:S),B,1,-2
S:Lpff.mem_cmp$sloc4$0_1$0({2}SI:S),B,1,-8
S:Lpff.mem_cmp$sloc5$0_1$0({2}SI:S),B,1,-8
F:Fpff$get_fat$0_0$0({2}DF,SL:U),C,0,0,0,0,0
S:Lpff.get_fat$clst$1_0$330({4}SL:U),B,1,2
S:Lpff.get_fat$buf$1_0$331({4}DA4d,SC:U),B,1,-18
S:Lpff.get_fat$fs$1_0$331({2}DG,ST__00000000:S),R,0,0,[yl,yh]
S:Lpff.get_fat$sloc0$0_1$0({4}SL:U),B,1,-4
S:Lpff.get_fat$sloc1$0_1$0({2}SI:U),B,1,-14
S:Lpff.get_fat$sloc2$0_1$0({4}SL:U),B,1,-12
S:Lpff.get_fat$sloc3$0_1$0({4}SL:U),B,1,-8
S:Lpff.get_fat$sloc4$0_1$0({4}SL:U),B,1,-4
F:Fpff$clust2sect$0_0$0({2}DF,SL:U),C,0,-6,0,0,0
S:Lpff.clust2sect$clst$1_0$333({4}SL:U),B,1,2
S:Lpff.clust2sect$fs$1_0$334({2}DG,ST__00000000:S),B,1,-2
S:Lpff.clust2sect$sloc0$0_1$0({2}DG,ST__00000000:S),B,1,-2
S:Lpff.clust2sect$sloc1$0_1$0({4}SL:U),B,1,-6
S:Lpff.clust2sect$sloc2$0_1$0({4}SL:U),B,1,-8
S:Lpff.clust2sect$sloc3$0_1$0({4}SL:U),B,1,-4
F:Fpff$get_clust$0_0$0({2}DF,SL:U),C,0,0,0,0,0
S:Lpff.get_clust$dir$1_0$335({2}DG,SC:U),B,1,2
S:Lpff.get_clust$fs$1_0$336({2}DG,ST__00000000:S),R,0,0,[]
S:Lpff.get_clust$clst$1_0$336({4}SL:U),B,1,-4
S:Lpff.get_clust$sloc0$0_1$0({4}SL:U),B,1,-4
F:Fpff$dir_rewind$0_0$0({2}DF,SC:U),C,0,-12,0,0,0
S:Lpff.dir_rewind$dj$1_0$338({2}DG,ST__00000001:S),B,1,2
S:Lpff.dir_rewind$clst$1_0$339({4}SL:U),B,1,-4
S:Lpff.dir_rewind$fs$1_0$339({2}DG,ST__00000000:S),B,1,-6
S:Lpff.dir_rewind$sloc0$0_1$0({2}DG,ST__00000000:S),B,1,-6
S:Lpff.dir_rewind$sloc1$0_1$0({2}DG,SI:U),B,1,-8
S:Lpff.dir_rewind$sloc2$0_1$0({4}SL:U),B,1,-4
S:Lpff.dir_rewind$sloc3$0_1$0({4}SL:U),B,1,-12
S:Lpff.dir_rewind$sloc4$0_1$0({2}DG,SL:U),B,1,-6
S:Lpff.dir_rewind$sloc5$0_1$0({4}SL:U),B,1,-4
S:Lpff.dir_rewind$sloc6$0_1$0({2}DG,SL:U),B,1,-6
S:Lpff.dir_rewind$sloc7$0_1$0({4}SL:U),B,1,-4
F:Fpff$dir_next$0_0$0({2}DF,SC:U),C,0,-20,0,0,0
S:Lpff.dir_next$dj$1_0$342({2}DG,ST__00000001:S),B,1,2
S:Lpff.dir_next$clst$1_0$343({4}SL:U),B,1,-4
S:Lpff.dir_next$i$1_0$343({2}SI:U),B,1,-12
S:Lpff.dir_next$fs$1_0$343({2}DG,ST__00000000:S),B,1,-16
S:Lpff.dir_next$sloc0$0_1$0({2}DG,ST__00000000:S),B,1,-16
S:Lpff.dir_next$sloc1$0_1$0({2}DG,SI:U),B,1,-14
S:Lpff.dir_next$sloc2$0_1$0({2}SI:U),B,1,-12
S:Lpff.dir_next$sloc3$0_1$0({2}DG,SL:U),B,1,-10
S:Lpff.dir_next$sloc4$0_1$0({4}SL:U),B,1,-20
S:Lpff.dir_next$sloc5$0_1$0({2}SI:U),B,1,-2
S:Lpff.dir_next$sloc6$0_1$0({4}SL:U),B,1,-6
S:Lpff.dir_next$sloc7$0_1$0({2}DG,SL:U),B,1,-8
S:Lpff.dir_next$sloc8$0_1$0({4}SL:U),B,1,-6
S:Lpff.dir_next$sloc9$0_1$0({2}SI:U),B,1,-2
S:Lpff.dir_next$sloc10$0_1$0({2}SI:U),B,1,-2
S:Lpff.dir_next$sloc11$0_1$0({4}SL:U),B,1,-4
S:Lpff.dir_next$sloc12$0_1$0({4}SL:U),B,1,-18
S:Lpff.dir_next$sloc13$0_1$0({4}SL:U),B,1,-4
F:Fpff$dir_find$0_0$0({2}DF,SC:U),C,0,0,0,0,0
S:Lpff.dir_find$dj$1_0$348({2}DG,ST__00000001:S),B,1,2
S:Lpff.dir_find$dir$1_0$348({2}DG,SC:U),B,1,4
S:Lpff.dir_find$res$1_0$349({1}SC:U),B,1,-1
S:Lpff.dir_find$c$1_0$349({1}SC:U),R,0,0,[a]
S:Lpff.dir_find$sloc0$0_1$0({2}DG,SC:U),B,1,-11
S:Lpff.dir_find$sloc1$0_1$0({2}DG,ST__00000001:S),B,1,-9
S:Lpff.dir_find$sloc2$0_1$0({2}DG,DG,SC:U),B,1,-7
S:Lpff.dir_find$sloc3$0_1$0({2}DG,SC:U),B,1,-5
S:Lpff.dir_find$sloc4$0_1$0({2}DG,SL:U),B,1,-3
S:Lpff.dir_find$sloc5$0_1$0({2}SI:U),B,1,-13
S:Lpff.dir_find$sloc6$0_1$0({1}SC:U),B,1,-1
F:Fpff$create_name$0_0$0({2}DF,SC:U),C,0,0,0,0,0
S:Lpff.create_name$dj$1_0$352({2}DG,ST__00000001:S),B,1,2
S:Lpff.create_name$path$1_0$352({2}DG,DG,SC:U),B,1,4
S:Lpff.create_name$c$1_0$353({1}SC:U),B,1,-4
S:Lpff.create_name$d$1_0$353({1}SC:U),R,0,0,[]
S:Lpff.create_name$ni$1_0$353({1}SC:U),B,1,-7
S:Lpff.create_name$si$1_0$353({1}SC:U),R,0,0,[a]
S:Lpff.create_name$i$1_0$353({1}SC:U),B,1,-2
S:Lpff.create_name$sfn$1_0$353({2}DG,SC:U),B,1,-9
S:Lpff.create_name$p$1_0$353({2}DG,SC:U),B,1,-6
S:Lpff.create_name$sloc0$0_1$0({2}DG,SC:U),B,1,-9
S:Lpff.create_name$sloc1$0_1$0({1}SC:U),B,1,-2
S:Lpff.create_name$sloc2$0_1$0({1}SC:U),B,1,-1
S:Lpff.create_name$sloc3$0_1$0({1}SC:U),B,1,-7
S:Lpff.create_name$sloc4$0_1$0({2}DG,SC:U),B,1,-6
S:Lpff.create_name$sloc5$0_1$0({1}SC:U),B,1,-4
S:Lpff.create_name$sloc6$0_1$0({1}:S),B,1,-3
F:Fpff$follow_path$0_0$0({2}DF,SC:U),C,0,-3,0,0,0
S:Lpff.follow_path$dj$1_0$359({2}DG,ST__00000001:S),B,1,2
S:Lpff.follow_path$dir$1_0$359({2}DG,SC:U),B,1,4
S:Lpff.follow_path$path$1_0$359({2}DG,SC:U),B,1,6
S:Lpff.follow_path$res$1_0$360({1}SC:U),B,1,-1
S:Lpff.follow_path$sloc0$0_1$0({2}DG,ST__00000001:S),B,1,-2
S:Lpff.follow_path$sloc1$0_1$0({1}SC:U),B,1,-1
S:Lpff.follow_path$sloc2$0_1$0({2}DG,ST__00000001:S),B,1,-12
S:Lpff.follow_path$sloc3$0_1$0({2}DG,DG,SC:U),B,1,-10
S:Lpff.follow_path$sloc4$0_1$0({2}DG,SC:U),B,1,-8
S:Lpff.follow_path$sloc5$0_1$0({2}DG,SL:U),B,1,-6
S:Lpff.follow_path$sloc6$0_1$0({4}SL:U),B,1,-4
F:Fpff$check_fs$0_0$0({2}DF,SC:U),C,0,0,0,0,0
S:Lpff.check_fs$buf$1_0$366({2}DG,SC:U),B,1,2
S:Lpff.check_fs$sect$1_0$366({4}SL:U),B,1,4
F:G$pf_mount$0_0$0({2}DF,SC:U),Z,0,-13,0,0,0
S:Lpff.pf_mount$fs$1_0$0({2}DG,ST__00000000:S),B,1,2
S:Lpff.pf_mount$fmt$1_0$373({1}SC:U),R,0,0,[a]
S:Lpff.pf_mount$buf$1_0$373({36}DA36d,SC:U),B,1,-60
S:Lpff.pf_mount$bsect$1_0$373({4}SL:U),B,1,-8
S:Lpff.pf_mount$fsize$1_0$373({4}SL:U),B,1,-24
S:Lpff.pf_mount$tsect$1_0$373({4}SL:U),B,1,-8
S:Lpff.pf_mount$mclst$1_0$373({4}SL:U),B,1,-4
S:Lpff.pf_mount$sloc0$0_1$0({4}SL:U),B,1,-8
S:Lpff.pf_mount$sloc1$0_1$0({1}SC:U),B,1,-1
S:Lpff.pf_mount$sloc2$0_1$0({4}SL:U),B,1,-4
S:Lpff.pf_mount$sloc3$0_1$0({4}SL:U),B,1,-24
S:Lpff.pf_mount$sloc4$0_1$0({2}DG,ST__00000000:S),B,1,-20
S:Lpff.pf_mount$sloc5$0_1$0({2}DG,SL:U),B,1,-18
S:Lpff.pf_mount$sloc6$0_1$0({4}SL:U),B,1,-4
S:Lpff.pf_mount$sloc7$0_1$0({2}DG,SC:U),B,1,-16
S:Lpff.pf_mount$sloc8$0_1$0({2}DG,SI:U),B,1,-14
S:Lpff.pf_mount$sloc9$0_1$0({4}SL:U),B,1,-8
S:Lpff.pf_mount$sloc10$0_1$0({4}SL:U),B,1,-4
S:Lpff.pf_mount$sloc11$0_1$0({4}SL:U),B,1,-12
S:Lpff.pf_mount$sloc12$0_1$0({4}SL:U),B,1,-8
S:Lpff.pf_mount$sloc13$0_1$0({4}SL:U),B,1,-4
S:Lpff.pf_mount$sloc14$0_1$0({4}SL:U),B,1,-4
S:Lpff.pf_mount$sloc15$0_1$0({4}SL:U),B,1,-4
S:Lpff.pf_mount$sloc16$0_1$0({2}DG,SL:U),B,1,-6
S:Lpff.pf_mount$sloc17$0_1$0({4}SL:U),B,1,-4
S:Lpff.pf_mount$sloc18$0_1$0({2}DG,SL:U),B,1,-2
S:Lpff.pf_mount$sloc19$0_1$0({4}SL:U),B,1,-6
S:Lpff.pf_mount$sloc20$0_1$0({4}SL:U),B,1,-14
S:Lpff.pf_mount$sloc21$0_1$0({4}SL:U),B,1,-10
F:G$pf_open$0_0$0({2}DF,SC:U),Z,0,54,0,0,0
S:Lpff.pf_open$path$1_0$381({2}DG,SC:U),B,1,2
S:Lpff.pf_open$res$1_0$382({1}SC:U),R,0,0,[xl]
S:Lpff.pf_open$dj$1_0$382({16}ST__00000001:S),B,1,-70
S:Lpff.pf_open$sp$1_0$382({12}DA12d,SC:U),B,1,-54
S:Lpff.pf_open$dir$1_0$382({32}DA32d,SC:U),B,1,-42
S:Lpff.pf_open$fs$1_0$382({2}DG,ST__00000000:S),B,1,-10
S:Lpff.pf_open$sloc0$0_1$0({2}DG,ST__00000000:S),B,1,-10
S:Lpff.pf_open$sloc1$0_1$0({2}DG,SC:U),B,1,-8
S:Lpff.pf_open$sloc2$0_1$0({2}DG,SL:U),B,1,-6
S:Lpff.pf_open$sloc3$0_1$0({4}SL:U),B,1,-4
S:Lpff.pf_open$sloc4$0_1$0({2}DG,SL:U),B,1,-6
S:Lpff.pf_open$sloc5$0_1$0({4}SL:U),B,1,-4
F:G$pf_read$0_0$0({2}DF,SC:U),Z,0,-60,0,0,0
S:Lpff.pf_read$buff$1_0$383({2}DG,SV:S),B,1,2
S:Lpff.pf_read$btr$1_0$383({2}SI:U),B,1,4
S:Lpff.pf_read$br$1_0$383({2}DG,SI:U),B,1,6
S:Lpff.pf_read$dr$1_0$384({1}SC:U),R,0,0,[a]
S:Lpff.pf_read$clst$1_0$384({4}SL:U),B,1,-5
S:Lpff.pf_read$sect$1_0$384({4}SL:U),B,1,-5
S:Lpff.pf_read$remain$1_0$384({4}SL:U),B,1,-12
S:Lpff.pf_read$rcnt$1_0$384({2}SI:U),B,1,-10
S:Lpff.pf_read$cs$1_0$384({1}SC:U),B,1,-1
S:Lpff.pf_read$rbuff$1_0$384({2}DG,SC:U),B,1,-26
S:Lpff.pf_read$fs$1_0$384({2}DG,ST__00000000:S),B,1,-2
S:Lpff.pf_read$sloc0$0_1$0({2}DG,SC:U),B,1,-26
S:Lpff.pf_read$sloc1$0_1$0({2}DG,ST__00000000:S),B,1,-2
S:Lpff.pf_read$sloc2$0_1$0({2}DG,SI:U),B,1,-24
S:Lpff.pf_read$sloc3$0_1$0({2}DG,SC:U),B,1,-22
S:Lpff.pf_read$sloc4$0_1$0({4}SL:U),B,1,-12
S:Lpff.pf_read$sloc5$0_1$0({2}DG,SL:U),B,1,-4
S:Lpff.pf_read$sloc6$0_1$0({4}SL:U),B,1,-8
S:Lpff.pf_read$sloc7$0_1$0({4}SL:U),B,1,-12
S:Lpff.pf_read$sloc8$0_1$0({4}SL:U),B,1,-8
S:Lpff.pf_read$sloc9$0_1$0({2}DG,SL:U),B,1,-20
S:Lpff.pf_read$sloc10$0_1$0({2}DG,SL:U),B,1,-18
S:Lpff.pf_read$sloc11$0_1$0({2}DG,SL:U),B,1,-16
S:Lpff.pf_read$sloc12$0_1$0({2}DG,SC:U),B,1,-14
S:Lpff.pf_read$sloc13$0_1$0({2}DG,SL:U),B,1,-12
S:Lpff.pf_read$sloc14$0_1$0({4}SL:U),B,1,-10
S:Lpff.pf_read$sloc15$0_1$0({4}SL:U),B,1,-4
S:Lpff.pf_read$sloc16$0_1$0({4}SL:U),B,1,-6
S:Lpff.pf_read$sloc17$0_1$0({1}SC:U),B,1,-1
S:Lpff.pf_read$sloc18$0_1$0({1}SC:S),B,1,-1
S:Lpff.pf_read$sloc19$0_1$0({1}SC:S),B,1,-1
S:Lpff.pf_read$sloc20$0_1$0({1}SC:U),B,1,-2
S:Lpff.pf_read$sloc21$0_1$0({1}SC:U),B,1,-1
S:Lpff.pf_read$sloc22$0_1$0({1}SC:U),B,1,-1
S:Lpff.pf_read$sloc23$0_1$0({4}SL:U),B,1,-5
S:Lpff.pf_read$sloc24$0_1$0({4}SL:U),B,1,-5
S:Lpff.pf_read$sloc25$0_1$0({4}SL:U),B,1,-5
S:Lpff.pf_read$sloc26$0_1$0({4}SL:U),B,1,-9
S:Lpff.pf_read$sloc27$0_1$0({2}SI:U),B,1,-6
S:Lpff.pf_read$sloc28$0_1$0({2}SI:U),B,1,-10
S:Lpff.pf_read$sloc29$0_1$0({4}SL:U),B,1,-4
S:Lpff.pf_read$sloc30$0_1$0({4}SL:U),B,1,-8
S:Lpff.pf_read$sloc31$0_1$0({4}SL:U),B,1,-4
F:G$pf_write$0_0$0({2}DF,SC:U),Z,0,-64,0,0,0
S:Lpff.pf_write$buff$1_0$393({2}DG,SV:S),B,1,2
S:Lpff.pf_write$btw$1_0$393({2}SI:U),B,1,4
S:Lpff.pf_write$bw$1_0$393({2}DG,SI:U),B,1,6
S:Lpff.pf_write$clst$1_0$394({4}SL:U),B,1,-5
S:Lpff.pf_write$sect$1_0$394({4}SL:U),B,1,-8
S:Lpff.pf_write$remain$1_0$394({4}SL:U),B,1,-10
S:Lpff.pf_write$p$1_0$394({2}DG,SC:U),B,1,-26
S:Lpff.pf_write$cs$1_0$394({1}SC:U),B,1,-1
S:Lpff.pf_write$wcnt$1_0$394({2}SI:U),B,1,-8
S:Lpff.pf_write$fs$1_0$394({2}DG,ST__00000000:S),B,1,-24
S:Lpff.pf_write$sloc0$0_1$0({2}DG,SC:U),B,1,-26
S:Lpff.pf_write$sloc1$0_1$0({2}DG,ST__00000000:S),B,1,-24
S:Lpff.pf_write$sloc2$0_1$0({2}DG,SI:U),B,1,-22
S:Lpff.pf_write$sloc3$0_1$0({2}DG,SC:U),B,1,-20
S:Lpff.pf_write$sloc4$0_1$0({2}SI:S),B,1,-4
S:Lpff.pf_write$sloc5$0_1$0({2}DG,SL:U),B,1,-2
S:Lpff.pf_write$sloc6$0_1$0({4}SL:U),B,1,-6
S:Lpff.pf_write$sloc7$0_1$0({4}SL:U),B,1,-10
S:Lpff.pf_write$sloc8$0_1$0({4}SL:U),B,1,-6
S:Lpff.pf_write$sloc9$0_1$0({4}SL:U),B,1,-10
S:Lpff.pf_write$sloc10$0_1$0({4}SL:U),B,1,-6
S:Lpff.pf_write$sloc11$0_1$0({2}DG,SL:U),B,1,-18
S:Lpff.pf_write$sloc12$0_1$0({2}DG,SL:U),B,1,-16
S:Lpff.pf_write$sloc13$0_1$0({2}DG,SL:U),B,1,-14
S:Lpff.pf_write$sloc14$0_1$0({2}DG,SC:U),B,1,-12
S:Lpff.pf_write$sloc15$0_1$0({4}SL:U),B,1,-10
S:Lpff.pf_write$sloc16$0_1$0({2}SI:U),B,1,-2
S:Lpff.pf_write$sloc17$0_1$0({4}SL:U),B,1,-6
S:Lpff.pf_write$sloc18$0_1$0({1}SC:U),B,1,-1
S:Lpff.pf_write$sloc19$0_1$0({1}SC:S),B,1,-1
S:Lpff.pf_write$sloc20$0_1$0({1}SC:S),B,1,-1
S:Lpff.pf_write$sloc21$0_1$0({1}SC:U),B,1,-2
S:Lpff.pf_write$sloc22$0_1$0({1}SC:U),B,1,-1
S:Lpff.pf_write$sloc23$0_1$0({1}SC:U),B,1,-1
S:Lpff.pf_write$sloc24$0_1$0({4}SL:U),B,1,-5
S:Lpff.pf_write$sloc25$0_1$0({4}SL:U),B,1,-5
S:Lpff.pf_write$sloc26$0_1$0({4}SL:U),B,1,-8
S:Lpff.pf_write$sloc27$0_1$0({4}SL:U),B,1,-4
S:Lpff.pf_write$sloc28$0_1$0({4}SL:U),B,1,-30
S:Lpff.pf_write$sloc29$0_1$0({2}SI:U),B,1,-2
S:Lpff.pf_write$sloc30$0_1$0({2}SI:U),B,1,-8
S:Lpff.pf_write$sloc31$0_1$0({4}SL:U),B,1,-30
S:Lpff.pf_write$sloc32$0_1$0({4}SL:U),B,1,-6
S:Lpff.pf_write$sloc33$0_1$0({2}SI:U),B,1,-2
S:Lpff.pf_write$sloc34$0_1$0({2}SI:U),B,1,-2
S:Lpff.pf_write$sloc35$0_1$0({2}SI:U),B,1,-4
T:Fpff$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({14}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({16}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({18}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({29}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({30}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({31}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Fpff$TIM2_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fpff$BEEP_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Fpff$TIM3_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({11}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({12}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)]
T:Fpff$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fpff$TIM5_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fpff$TIM6_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fpff$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Fpff$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fpff$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Fpff$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fpff$__00000000[({0}S:S$fs_type$0_0$0({1}SC:U),Z,0,0)({1}S:S$flag$0_0$0({1}SC:U),Z,0,0)({2}S:S$csize$0_0$0({1}SC:U),Z,0,0)({3}S:S$pad1$0_0$0({1}SC:U),Z,0,0)({4}S:S$n_rootdir$0_0$0({2}SI:U),Z,0,0)({6}S:S$n_fatent$0_0$0({4}SL:U),Z,0,0)({10}S:S$fatbase$0_0$0({4}SL:U),Z,0,0)({14}S:S$dirbase$0_0$0({4}SL:U),Z,0,0)({18}S:S$database$0_0$0({4}SL:U),Z,0,0)({22}S:S$fptr$0_0$0({4}SL:U),Z,0,0)({26}S:S$fsize$0_0$0({4}SL:U),Z,0,0)({30}S:S$org_clust$0_0$0({4}SL:U),Z,0,0)({34}S:S$curr_clust$0_0$0({4}SL:U),Z,0,0)({38}S:S$dsect$0_0$0({4}SL:U),Z,0,0)]
T:Fpff$__00000010[({0}S:S$ESR$0_0$0({1}SC:U),Z,0,0)({1}S:S$EIER$0_0$0({1}SC:U),Z,0,0)({2}S:S$TECR$0_0$0({1}SC:U),Z,0,0)({3}S:S$RECR$0_0$0({1}SC:U),Z,0,0)({4}S:S$BTR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$BTR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$Reserved1$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$FMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$FMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$FCR1$0_0$0({1}SC:U),Z,0,0)({11}S:S$FCR2$0_0$0({1}SC:U),Z,0,0)({12}S:S$FCR3$0_0$0({1}SC:U),Z,0,0)({13}S:S$Reserved2$0_0$0({3}DA3d,SC:U),Z,0,0)]
T:Fpff$__00000001[({0}S:S$index$0_0$0({2}SI:U),Z,0,0)({2}S:S$fn$0_0$0({2}DG,SC:U),Z,0,0)({4}S:S$sclust$0_0$0({4}SL:U),Z,0,0)({8}S:S$clust$0_0$0({4}SL:U),Z,0,0)({12}S:S$sect$0_0$0({4}SL:U),Z,0,0)]
T:Fpff$__00000011[({0}S:S$MFMI$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fpff$__00000002[({0}S:S$fsize$0_0$0({4}SL:U),Z,0,0)({4}S:S$fdate$0_0$0({2}SI:U),Z,0,0)({6}S:S$ftime$0_0$0({2}SI:U),Z,0,0)({8}S:S$fattrib$0_0$0({1}SC:U),Z,0,0)({9}S:S$fname$0_0$0({13}DA13d,SC:U),Z,0,0)]
T:Fpff$__00000003[({0}S:S$MCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MSR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TSR$0_0$0({1}SC:U),Z,0,0)({3}S:S$TPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$RFR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$DGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$Page$0_0$0({16}ST__00000004:S),Z,0,0)]
T:Fpff$__00000004[({0}S:S$TxMailbox$0_0$0({16}ST__00000005:S),Z,0,0)({0}S:S$Filter$0_0$0({16}ST__00000006:S),Z,0,0)({0}S:S$Filter01$0_0$0({16}ST__00000007:S),Z,0,0)({0}S:S$Filter23$0_0$0({16}ST__00000008:S),Z,0,0)({0}S:S$Filter45$0_0$0({16}ST__00000009:S),Z,0,0)({0}S:S$Config$0_0$0({16}ST__00000010:S),Z,0,0)({0}S:S$RxFIFO$0_0$0({16}ST__00000011:S),Z,0,0)]
T:Fpff$__00000005[({0}S:S$MCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fpff$__00000006[({0}S:S$FR01$0_0$0({1}SC:U),Z,0,0)({1}S:S$FR02$0_0$0({1}SC:U),Z,0,0)({2}S:S$FR03$0_0$0({1}SC:U),Z,0,0)({3}S:S$FR04$0_0$0({1}SC:U),Z,0,0)({4}S:S$FR05$0_0$0({1}SC:U),Z,0,0)({5}S:S$FR06$0_0$0({1}SC:U),Z,0,0)({6}S:S$FR07$0_0$0({1}SC:U),Z,0,0)({7}S:S$FR08$0_0$0({1}SC:U),Z,0,0)({8}S:S$FR09$0_0$0({1}SC:U),Z,0,0)({9}S:S$FR10$0_0$0({1}SC:U),Z,0,0)({10}S:S$FR11$0_0$0({1}SC:U),Z,0,0)({11}S:S$FR12$0_0$0({1}SC:U),Z,0,0)({12}S:S$FR13$0_0$0({1}SC:U),Z,0,0)({13}S:S$FR14$0_0$0({1}SC:U),Z,0,0)({14}S:S$FR15$0_0$0({1}SC:U),Z,0,0)({15}S:S$FR16$0_0$0({1}SC:U),Z,0,0)]
T:Fpff$__00000007[({0}S:S$F0R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F0R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F0R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F0R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F0R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F0R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F0R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F0R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F1R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F1R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F1R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F1R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F1R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F1R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F1R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F1R8$0_0$0({1}SC:U),Z,0,0)]
T:Fpff$__00000008[({0}S:S$F2R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F2R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F2R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F2R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F2R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F2R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F2R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F2R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F3R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F3R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F3R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F3R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F3R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F3R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F3R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F3R8$0_0$0({1}SC:U),Z,0,0)]
T:Fpff$__00000009[({0}S:S$F4R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F4R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F4R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F4R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F4R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F4R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F4R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F4R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F5R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F5R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F5R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F5R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F5R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F5R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F5R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F5R8$0_0$0({1}SC:U),Z,0,0)]
T:Fpff$UART1_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fpff$UART2_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)({10}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({11}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fpff$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$NCR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$FPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$NFPR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({8}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({9}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({10}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)]
T:Fpff$UART3_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)]
T:Fpff$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)]
T:Fpff$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Fpff$CLK_struct[({0}S:S$ICKR$0_0$0({1}SC:U),Z,0,0)({1}S:S$ECKR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({3}S:S$CMSR$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({13}S:S$SWIMCCR$0_0$0({1}SC:U),Z,0,0)]
T:Fpff$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Fpff$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Fpff$AWU_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$APR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TBR$0_0$0({1}SC:U),Z,0,0)]
T:Fpff$OPT_struct[({0}S:S$OPT0$0_0$0({1}SC:U),Z,0,0)({1}S:S$OPT1$0_0$0({1}SC:U),Z,0,0)({2}S:S$NOPT1$0_0$0({1}SC:U),Z,0,0)({3}S:S$OPT2$0_0$0({1}SC:U),Z,0,0)({4}S:S$NOPT2$0_0$0({1}SC:U),Z,0,0)({5}S:S$OPT3$0_0$0({1}SC:U),Z,0,0)({6}S:S$NOPT3$0_0$0({1}SC:U),Z,0,0)({7}S:S$OPT4$0_0$0({1}SC:U),Z,0,0)({8}S:S$NOPT4$0_0$0({1}SC:U),Z,0,0)({9}S:S$OPT5$0_0$0({1}SC:U),Z,0,0)({10}S:S$NOPT5$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({13}S:S$OPT7$0_0$0({1}SC:U),Z,0,0)({14}S:S$NOPT7$0_0$0({1}SC:U),Z,0,0)]
T:Fpff$RST_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
T:Fpff$ADC1_struct[({0}S:S$DB0RH$0_0$0({1}SC:U),Z,0,0)({1}S:S$DB0RL$0_0$0({1}SC:U),Z,0,0)({2}S:S$DB1RH$0_0$0({1}SC:U),Z,0,0)({3}S:S$DB1RL$0_0$0({1}SC:U),Z,0,0)({4}S:S$DB2RH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DB2RL$0_0$0({1}SC:U),Z,0,0)({6}S:S$DB3RH$0_0$0({1}SC:U),Z,0,0)({7}S:S$DB3RL$0_0$0({1}SC:U),Z,0,0)({8}S:S$DB4RH$0_0$0({1}SC:U),Z,0,0)({9}S:S$DB4RL$0_0$0({1}SC:U),Z,0,0)({10}S:S$DB5RH$0_0$0({1}SC:U),Z,0,0)({11}S:S$DB5RL$0_0$0({1}SC:U),Z,0,0)({12}S:S$DB6RH$0_0$0({1}SC:U),Z,0,0)({13}S:S$DB6RL$0_0$0({1}SC:U),Z,0,0)({14}S:S$DB7RH$0_0$0({1}SC:U),Z,0,0)({15}S:S$DB7RL$0_0$0({1}SC:U),Z,0,0)({16}S:S$DB8RH$0_0$0({1}SC:U),Z,0,0)({17}S:S$DB8RL$0_0$0({1}SC:U),Z,0,0)({18}S:S$DB9RH$0_0$0({1}SC:U),Z,0,0)({19}S:S$DB9RL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RESERVED$0_0$0({12}DA12d,SC:U),Z,0,0)({32}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({33}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$TDRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$TDRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({41}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({42}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$AWSRH$0_0$0({1}SC:U),Z,0,0)({45}S:S$AWSRL$0_0$0({1}SC:U),Z,0,0)({46}S:S$AWCRH$0_0$0({1}SC:U),Z,0,0)({47}S:S$AWCRL$0_0$0({1}SC:U),Z,0,0)]
S:G$adcBuffer0$0_0$0({0}DA0d,SI:U),E,0,0
S:G$adcBuffer1$0_0$0({0}DA0d,SI:U),E,0,0
S:Fpff$FatFs$0_0$0({2}DG,ST__00000000:S),E,0,0
S:G$pf_lseek$0_0$0({2}DF,SC:U),C,0,0
S:G$pf_opendir$0_0$0({2}DF,SC:U),C,0,0
S:G$pf_readdir$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ScanModeCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_DataBufferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ConversionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ExternalTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_AWDChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_StartConversion$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_SetHighThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SetLowThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetBufferValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_GetAWDChannelStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IdleModeEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSECmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_FastHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SlowActiveHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_HSIPrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SWIMConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKEmergencyClear$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetExtIntSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetTLISensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetExtIntSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetTLISensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadOptionByte$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetLowPowerMode$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetLowPowerMode$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SL:U),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteHigh$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteLow$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteReverse$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputPin$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC4Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_LINBreakDetectionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_LINCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$UART1_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$UART1_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
S:G$assert_failed$0_0$0({2}DF,SV:S),C,0,0
S:G$sysTickInit$0_0$0({2}DF,SV:S),C,0,0
S:G$dly$0_0$0({2}DF,SV:S),C,0,0
S:G$systemTickIsr$0_0$0({2}DF,SV:S),C,0,0
S:G$adcInit$0_0$0({2}DF,SV:S),C,0,0
S:G$adcIsr$0_0$0({2}DF,SV:S),C,0,0
S:G$TRAP_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TLI_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTA_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTB_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTC_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTD_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_PORTE_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UPD_OVF_TRG_BRK_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CAP_COM_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UPD_OVF_BRK_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CAP_COM_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_TX_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_RX_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UPD_OVF_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$EEPROM_EEC_IRQHandler$0_0$0({2}DF,SV:S),C,0,0
S:G$disk_initialize$0_0$0({2}DF,SC:U),C,0,0
S:G$disk_readp$0_0$0({2}DF,SC:U),C,0,0
S:G$disk_writep$0_0$0({2}DF,SC:U),C,0,0
S:Fpff$ld_word$0_0$0({2}DF,SI:U),C,0,0
S:Fpff$ld_dword$0_0$0({2}DF,SL:U),C,0,-16
S:Fpff$mem_set$0_0$0({2}DF,SV:S),C,0,0
S:Fpff$mem_cmp$0_0$0({2}DF,SI:S),C,0,-2
S:Fpff$get_fat$0_0$0({2}DF,SL:U),C,0,0
S:Fpff$clust2sect$0_0$0({2}DF,SL:U),C,0,-6
S:Fpff$get_clust$0_0$0({2}DF,SL:U),C,0,0
S:Fpff$dir_rewind$0_0$0({2}DF,SC:U),C,0,-12
S:Fpff$dir_next$0_0$0({2}DF,SC:U),C,0,-20
S:Fpff$dir_find$0_0$0({2}DF,SC:U),C,0,0
S:Fpff$create_name$0_0$0({2}DF,SC:U),C,0,0
S:Fpff$follow_path$0_0$0({2}DF,SC:U),C,0,-3
S:Fpff$check_fs$0_0$0({2}DF,SC:U),C,0,0
M:stm8s_it
F:G$TRAP_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,255,0
F:G$TLI_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,0,0
F:G$AWU_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,1,0
F:G$CLK_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,2,0
F:G$EXTI_PORTA_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,3,0
F:G$EXTI_PORTB_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,4,0
F:G$EXTI_PORTC_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,5,0
F:G$EXTI_PORTD_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,6,0
F:G$EXTI_PORTE_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,7,0
F:G$SPI_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,10,0
F:G$TIM1_UPD_OVF_TRG_BRK_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,11,0
F:G$TIM1_CAP_COM_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,12,0
F:G$TIM2_UPD_OVF_BRK_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,13,0
F:G$TIM2_CAP_COM_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,14,0
F:G$UART1_TX_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,17,0
F:G$UART1_RX_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,18,0
F:G$I2C_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,19,0
F:G$ADC1_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,22,0
F:G$TIM4_UPD_OVF_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,23,0
F:G$EEPROM_EEC_IRQHandler$0_0$0({2}DF,SV:S),Z,0,0,1,24,0
T:Fstm8s_it$TIM1_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$ETR$0_0$0({1}SC:U),Z,0,0)({4}S:S$IER$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCMR4$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({14}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({15}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({16}S:S$PSCRH$0_0$0({1}SC:U),Z,0,0)({17}S:S$PSCRL$0_0$0({1}SC:U),Z,0,0)({18}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({19}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RCR$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({23}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({24}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({25}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({26}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)({27}S:S$CCR4H$0_0$0({1}SC:U),Z,0,0)({28}S:S$CCR4L$0_0$0({1}SC:U),Z,0,0)({29}S:S$BKR$0_0$0({1}SC:U),Z,0,0)({30}S:S$DTR$0_0$0({1}SC:U),Z,0,0)({31}S:S$OISR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_it$TIM2_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_it$BEEP_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_it$TIM3_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$IER$0_0$0({1}SC:U),Z,0,0)({2}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({6}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({9}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({11}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({12}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({13}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({14}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({15}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({16}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_it$TIM4_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_it$TIM5_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$CCMR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CCMR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCMR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$CCER1$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCER2$0_0$0({1}SC:U),Z,0,0)({12}S:S$CNTRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$CNTRL$0_0$0({1}SC:U),Z,0,0)({14}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({15}S:S$ARRH$0_0$0({1}SC:U),Z,0,0)({16}S:S$ARRL$0_0$0({1}SC:U),Z,0,0)({17}S:S$CCR1H$0_0$0({1}SC:U),Z,0,0)({18}S:S$CCR1L$0_0$0({1}SC:U),Z,0,0)({19}S:S$CCR2H$0_0$0({1}SC:U),Z,0,0)({20}S:S$CCR2L$0_0$0({1}SC:U),Z,0,0)({21}S:S$CCR3H$0_0$0({1}SC:U),Z,0,0)({22}S:S$CCR3L$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_it$TIM6_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$SMCR$0_0$0({1}SC:U),Z,0,0)({3}S:S$IER$0_0$0({1}SC:U),Z,0,0)({4}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$EGR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CNTR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)({8}S:S$ARR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_it$IWDG_struct[({0}S:S$KR$0_0$0({1}SC:U),Z,0,0)({1}S:S$PR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RLR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_it$GPIO_struct[({0}S:S$ODR$0_0$0({1}SC:U),Z,0,0)({1}S:S$IDR$0_0$0({1}SC:U),Z,0,0)({2}S:S$DDR$0_0$0({1}SC:U),Z,0,0)({3}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_it$WWDG_struct[({0}S:S$CR$0_0$0({1}SC:U),Z,0,0)({1}S:S$WR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_it$__00000000[({0}S:S$MCR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MSR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TSR$0_0$0({1}SC:U),Z,0,0)({3}S:S$TPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$RFR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IER$0_0$0({1}SC:U),Z,0,0)({6}S:S$DGR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PSR$0_0$0({1}SC:U),Z,0,0)({8}S:S$Page$0_0$0({16}ST__00000001:S),Z,0,0)]
T:Fstm8s_it$EXTI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_it$__00000001[({0}S:S$TxMailbox$0_0$0({16}ST__00000002:S),Z,0,0)({0}S:S$Filter$0_0$0({16}ST__00000003:S),Z,0,0)({0}S:S$Filter01$0_0$0({16}ST__00000004:S),Z,0,0)({0}S:S$Filter23$0_0$0({16}ST__00000005:S),Z,0,0)({0}S:S$Filter45$0_0$0({16}ST__00000006:S),Z,0,0)({0}S:S$Config$0_0$0({16}ST__00000007:S),Z,0,0)({0}S:S$RxFIFO$0_0$0({16}ST__00000008:S),Z,0,0)]
T:Fstm8s_it$__00000002[({0}S:S$MCSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_it$__00000003[({0}S:S$FR01$0_0$0({1}SC:U),Z,0,0)({1}S:S$FR02$0_0$0({1}SC:U),Z,0,0)({2}S:S$FR03$0_0$0({1}SC:U),Z,0,0)({3}S:S$FR04$0_0$0({1}SC:U),Z,0,0)({4}S:S$FR05$0_0$0({1}SC:U),Z,0,0)({5}S:S$FR06$0_0$0({1}SC:U),Z,0,0)({6}S:S$FR07$0_0$0({1}SC:U),Z,0,0)({7}S:S$FR08$0_0$0({1}SC:U),Z,0,0)({8}S:S$FR09$0_0$0({1}SC:U),Z,0,0)({9}S:S$FR10$0_0$0({1}SC:U),Z,0,0)({10}S:S$FR11$0_0$0({1}SC:U),Z,0,0)({11}S:S$FR12$0_0$0({1}SC:U),Z,0,0)({12}S:S$FR13$0_0$0({1}SC:U),Z,0,0)({13}S:S$FR14$0_0$0({1}SC:U),Z,0,0)({14}S:S$FR15$0_0$0({1}SC:U),Z,0,0)({15}S:S$FR16$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_it$__00000004[({0}S:S$F0R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F0R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F0R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F0R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F0R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F0R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F0R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F0R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F1R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F1R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F1R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F1R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F1R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F1R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F1R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F1R8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_it$__00000005[({0}S:S$F2R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F2R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F2R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F2R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F2R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F2R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F2R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F2R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F3R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F3R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F3R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F3R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F3R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F3R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F3R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F3R8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_it$__00000006[({0}S:S$F4R1$0_0$0({1}SC:U),Z,0,0)({1}S:S$F4R2$0_0$0({1}SC:U),Z,0,0)({2}S:S$F4R3$0_0$0({1}SC:U),Z,0,0)({3}S:S$F4R4$0_0$0({1}SC:U),Z,0,0)({4}S:S$F4R5$0_0$0({1}SC:U),Z,0,0)({5}S:S$F4R6$0_0$0({1}SC:U),Z,0,0)({6}S:S$F4R7$0_0$0({1}SC:U),Z,0,0)({7}S:S$F4R8$0_0$0({1}SC:U),Z,0,0)({8}S:S$F5R1$0_0$0({1}SC:U),Z,0,0)({9}S:S$F5R2$0_0$0({1}SC:U),Z,0,0)({10}S:S$F5R3$0_0$0({1}SC:U),Z,0,0)({11}S:S$F5R4$0_0$0({1}SC:U),Z,0,0)({12}S:S$F5R5$0_0$0({1}SC:U),Z,0,0)({13}S:S$F5R6$0_0$0({1}SC:U),Z,0,0)({14}S:S$F5R7$0_0$0({1}SC:U),Z,0,0)({15}S:S$F5R8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_it$__00000007[({0}S:S$ESR$0_0$0({1}SC:U),Z,0,0)({1}S:S$EIER$0_0$0({1}SC:U),Z,0,0)({2}S:S$TECR$0_0$0({1}SC:U),Z,0,0)({3}S:S$RECR$0_0$0({1}SC:U),Z,0,0)({4}S:S$BTR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$BTR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$Reserved1$0_0$0({2}DA2d,SC:U),Z,0,0)({8}S:S$FMR1$0_0$0({1}SC:U),Z,0,0)({9}S:S$FMR2$0_0$0({1}SC:U),Z,0,0)({10}S:S$FCR1$0_0$0({1}SC:U),Z,0,0)({11}S:S$FCR2$0_0$0({1}SC:U),Z,0,0)({12}S:S$FCR3$0_0$0({1}SC:U),Z,0,0)({13}S:S$Reserved2$0_0$0({3}DA3d,SC:U),Z,0,0)]
T:Fstm8s_it$__00000008[({0}S:S$MFMI$0_0$0({1}SC:U),Z,0,0)({1}S:S$MDLCR$0_0$0({1}SC:U),Z,0,0)({2}S:S$MIDR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$MIDR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$MIDR3$0_0$0({1}SC:U),Z,0,0)({5}S:S$MIDR4$0_0$0({1}SC:U),Z,0,0)({6}S:S$MDAR1$0_0$0({1}SC:U),Z,0,0)({7}S:S$MDAR2$0_0$0({1}SC:U),Z,0,0)({8}S:S$MDAR3$0_0$0({1}SC:U),Z,0,0)({9}S:S$MDAR4$0_0$0({1}SC:U),Z,0,0)({10}S:S$MDAR5$0_0$0({1}SC:U),Z,0,0)({11}S:S$MDAR6$0_0$0({1}SC:U),Z,0,0)({12}S:S$MDAR7$0_0$0({1}SC:U),Z,0,0)({13}S:S$MDAR8$0_0$0({1}SC:U),Z,0,0)({14}S:S$MTSRL$0_0$0({1}SC:U),Z,0,0)({15}S:S$MTSRH$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_it$UART1_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_it$UART2_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$CR5$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)({10}S:S$GTR$0_0$0({1}SC:U),Z,0,0)({11}S:S$PSCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_it$FLASH_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$NCR2$0_0$0({1}SC:U),Z,0,0)({3}S:S$FPR$0_0$0({1}SC:U),Z,0,0)({4}S:S$NFPR$0_0$0({1}SC:U),Z,0,0)({5}S:S$IAPSR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({7}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({8}S:S$PUKR$0_0$0({1}SC:U),Z,0,0)({9}S:S$RESERVED3$0_0$0({1}SC:U),Z,0,0)({10}S:S$DUKR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_it$UART3_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)({1}S:S$DR$0_0$0({1}SC:U),Z,0,0)({2}S:S$BRR1$0_0$0({1}SC:U),Z,0,0)({3}S:S$BRR2$0_0$0({1}SC:U),Z,0,0)({4}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({5}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({6}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({7}S:S$CR4$0_0$0({1}SC:U),Z,0,0)({8}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({9}S:S$CR6$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_it$I2C_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$FREQR$0_0$0({1}SC:U),Z,0,0)({3}S:S$OARL$0_0$0({1}SC:U),Z,0,0)({4}S:S$OARH$0_0$0({1}SC:U),Z,0,0)({5}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({6}S:S$DR$0_0$0({1}SC:U),Z,0,0)({7}S:S$SR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$SR2$0_0$0({1}SC:U),Z,0,0)({9}S:S$SR3$0_0$0({1}SC:U),Z,0,0)({10}S:S$ITR$0_0$0({1}SC:U),Z,0,0)({11}S:S$CCRL$0_0$0({1}SC:U),Z,0,0)({12}S:S$CCRH$0_0$0({1}SC:U),Z,0,0)({13}S:S$TRISER$0_0$0({1}SC:U),Z,0,0)({14}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_it$CFG_struct[({0}S:S$GCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_it$CLK_struct[({0}S:S$ICKR$0_0$0({1}SC:U),Z,0,0)({1}S:S$ECKR$0_0$0({1}SC:U),Z,0,0)({2}S:S$RESERVED$0_0$0({1}SC:U),Z,0,0)({3}S:S$CMSR$0_0$0({1}SC:U),Z,0,0)({4}S:S$SWR$0_0$0({1}SC:U),Z,0,0)({5}S:S$SWCR$0_0$0({1}SC:U),Z,0,0)({6}S:S$CKDIVR$0_0$0({1}SC:U),Z,0,0)({7}S:S$PCKENR1$0_0$0({1}SC:U),Z,0,0)({8}S:S$CSSR$0_0$0({1}SC:U),Z,0,0)({9}S:S$CCOR$0_0$0({1}SC:U),Z,0,0)({10}S:S$PCKENR2$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$HSITRIMR$0_0$0({1}SC:U),Z,0,0)({13}S:S$SWIMCCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_it$ITC_struct[({0}S:S$ISPR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$ISPR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ISPR3$0_0$0({1}SC:U),Z,0,0)({3}S:S$ISPR4$0_0$0({1}SC:U),Z,0,0)({4}S:S$ISPR5$0_0$0({1}SC:U),Z,0,0)({5}S:S$ISPR6$0_0$0({1}SC:U),Z,0,0)({6}S:S$ISPR7$0_0$0({1}SC:U),Z,0,0)({7}S:S$ISPR8$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_it$SPI_struct[({0}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({1}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({2}S:S$ICR$0_0$0({1}SC:U),Z,0,0)({3}S:S$SR$0_0$0({1}SC:U),Z,0,0)({4}S:S$DR$0_0$0({1}SC:U),Z,0,0)({5}S:S$CRCPR$0_0$0({1}SC:U),Z,0,0)({6}S:S$RXCRCR$0_0$0({1}SC:U),Z,0,0)({7}S:S$TXCRCR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_it$AWU_struct[({0}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({1}S:S$APR$0_0$0({1}SC:U),Z,0,0)({2}S:S$TBR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_it$OPT_struct[({0}S:S$OPT0$0_0$0({1}SC:U),Z,0,0)({1}S:S$OPT1$0_0$0({1}SC:U),Z,0,0)({2}S:S$NOPT1$0_0$0({1}SC:U),Z,0,0)({3}S:S$OPT2$0_0$0({1}SC:U),Z,0,0)({4}S:S$NOPT2$0_0$0({1}SC:U),Z,0,0)({5}S:S$OPT3$0_0$0({1}SC:U),Z,0,0)({6}S:S$NOPT3$0_0$0({1}SC:U),Z,0,0)({7}S:S$OPT4$0_0$0({1}SC:U),Z,0,0)({8}S:S$NOPT4$0_0$0({1}SC:U),Z,0,0)({9}S:S$OPT5$0_0$0({1}SC:U),Z,0,0)({10}S:S$NOPT5$0_0$0({1}SC:U),Z,0,0)({11}S:S$RESERVED1$0_0$0({1}SC:U),Z,0,0)({12}S:S$RESERVED2$0_0$0({1}SC:U),Z,0,0)({13}S:S$OPT7$0_0$0({1}SC:U),Z,0,0)({14}S:S$NOPT7$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_it$RST_struct[({0}S:S$SR$0_0$0({1}SC:U),Z,0,0)]
T:Fstm8s_it$ADC1_struct[({0}S:S$DB0RH$0_0$0({1}SC:U),Z,0,0)({1}S:S$DB0RL$0_0$0({1}SC:U),Z,0,0)({2}S:S$DB1RH$0_0$0({1}SC:U),Z,0,0)({3}S:S$DB1RL$0_0$0({1}SC:U),Z,0,0)({4}S:S$DB2RH$0_0$0({1}SC:U),Z,0,0)({5}S:S$DB2RL$0_0$0({1}SC:U),Z,0,0)({6}S:S$DB3RH$0_0$0({1}SC:U),Z,0,0)({7}S:S$DB3RL$0_0$0({1}SC:U),Z,0,0)({8}S:S$DB4RH$0_0$0({1}SC:U),Z,0,0)({9}S:S$DB4RL$0_0$0({1}SC:U),Z,0,0)({10}S:S$DB5RH$0_0$0({1}SC:U),Z,0,0)({11}S:S$DB5RL$0_0$0({1}SC:U),Z,0,0)({12}S:S$DB6RH$0_0$0({1}SC:U),Z,0,0)({13}S:S$DB6RL$0_0$0({1}SC:U),Z,0,0)({14}S:S$DB7RH$0_0$0({1}SC:U),Z,0,0)({15}S:S$DB7RL$0_0$0({1}SC:U),Z,0,0)({16}S:S$DB8RH$0_0$0({1}SC:U),Z,0,0)({17}S:S$DB8RL$0_0$0({1}SC:U),Z,0,0)({18}S:S$DB9RH$0_0$0({1}SC:U),Z,0,0)({19}S:S$DB9RL$0_0$0({1}SC:U),Z,0,0)({20}S:S$RESERVED$0_0$0({12}DA12d,SC:U),Z,0,0)({32}S:S$CSR$0_0$0({1}SC:U),Z,0,0)({33}S:S$CR1$0_0$0({1}SC:U),Z,0,0)({34}S:S$CR2$0_0$0({1}SC:U),Z,0,0)({35}S:S$CR3$0_0$0({1}SC:U),Z,0,0)({36}S:S$DRH$0_0$0({1}SC:U),Z,0,0)({37}S:S$DRL$0_0$0({1}SC:U),Z,0,0)({38}S:S$TDRH$0_0$0({1}SC:U),Z,0,0)({39}S:S$TDRL$0_0$0({1}SC:U),Z,0,0)({40}S:S$HTRH$0_0$0({1}SC:U),Z,0,0)({41}S:S$HTRL$0_0$0({1}SC:U),Z,0,0)({42}S:S$LTRH$0_0$0({1}SC:U),Z,0,0)({43}S:S$LTRL$0_0$0({1}SC:U),Z,0,0)({44}S:S$AWSRH$0_0$0({1}SC:U),Z,0,0)({45}S:S$AWSRL$0_0$0({1}SC:U),Z,0,0)({46}S:S$AWCRH$0_0$0({1}SC:U),Z,0,0)({47}S:S$AWCRL$0_0$0({1}SC:U),Z,0,0)]
S:G$adcBuffer0$0_0$0({0}DA0d,SI:U),E,0,0
S:G$adcBuffer1$0_0$0({0}DA0d,SI:U),E,0,0
S:G$ADC1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ScanModeCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_DataBufferCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SchmittTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ConversionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_ExternalTriggerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_AWDChannelConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_StartConversion$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetConversionValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_SetHighThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_SetLowThreshold$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetBufferValue$0_0$0({2}DF,SI:U),C,0,0
S:G$ADC1_GetAWDChannelStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$ADC1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ADC1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_IdleModeEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$AWU_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$BEEP_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$BEEP_LSICalibrationConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSECmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_HSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_LSICmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_FastHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SlowActiveHaltWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_PeripheralClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSwitchConfig$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_HSIPrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_CCOConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SWIMConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_ClockSecuritySystemEnable$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_SYSCLKEmergencyClear$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_AdjustHSICalibrationValue$0_0$0({2}DF,SV:S),C,0,0
S:G$CLK_GetClockFreq$0_0$0({2}DF,SL:U),C,0,0
S:G$CLK_GetSYSCLKSource$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$CLK_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetExtIntSensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_SetTLISensitivity$0_0$0({2}DF,SV:S),C,0,0
S:G$EXTI_GetExtIntSensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$EXTI_GetTLISensitivity$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_Unlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_Lock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadByte$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_ProgramWord$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ReadOptionByte$0_0$0({2}DF,SI:U),C,0,0
S:G$FLASH_ProgramOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_EraseOptionByte$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetLowPowerMode$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_SetProgrammingTime$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_GetLowPowerMode$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetProgrammingTime$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_GetBootSize$0_0$0({2}DF,SL:U),C,0,0
S:G$FLASH_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$FLASH_EraseBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_ProgramBlock$0_0$0({2}DF,SV:S),C,0,0
S:G$FLASH_WaitForLastOperation$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_Write$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteHigh$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteLow$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_WriteReverse$0_0$0({2}DF,SV:S),C,0,0
S:G$GPIO_ReadInputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadOutputData$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ReadInputPin$0_0$0({2}DF,SC:U),C,0,0
S:G$GPIO_ExternalPullUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GeneralCallCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTART$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GenerateSTOP$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SoftwareResetCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_StretchClockCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_AcknowledgeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_FastModeDutyCycleConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_Send7bitAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_CheckEvent$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_GetLastEvent$0_0$0({2}DF,SI:U),C,0,0
S:G$I2C_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$I2C_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$I2C_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetCPUCC$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftIntStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$ITC_SetSoftwarePriority$0_0$0({2}DF,SV:S),C,0,0
S:G$ITC_GetSoftwarePriority$0_0$0({2}DF,SC:U),C,0,0
S:G$IWDG_WriteAccessCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_SetReload$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_ReloadCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$IWDG_Enable$0_0$0({2}DF,SV:S),C,0,0
S:G$RST_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$RST_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_SendData$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_ReceiveData$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_NSSInternalSoftwareCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_TransmitCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_CalculateCRCCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRC$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ResetCRC$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetCRCPolynomial$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_BiDirectionalLineConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$SPI_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$SPI_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_BDTRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CtrlPWMOutputs$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRClockMode2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ETRConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_TIxExternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectInputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectHallSensor$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOutputTrigger$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectMasterSlaveMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_EncoderInterfaceConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CounterModeConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ForcedOC4Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectCOM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4FastConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC1NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC2NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC3NPolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_OC4PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_CCxNCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetCompare4$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_SetIC4Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCapture4$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetPrescaler$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3Init$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ICInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PWMIConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_InternalClockConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC1Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC2Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ForcedOC3Config$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCPreloadControl$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC1PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC2PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_OC3PolarityConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_CCxCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SelectOCxM$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare1$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare2$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetCompare3$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC1Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC2Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_SetIC3Prescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetCapture1$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture2$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCapture3$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetCounter$0_0$0({2}DF,SI:U),C,0,0
S:G$TIM2_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM2_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM2_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_TimeBaseInit$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateDisableConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_UpdateRequestConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SelectOnePulseMode$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_PrescalerConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_ARRPreloadConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GenerateEvent$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_SetAutoreload$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetPrescaler$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$TIM4_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$TIM4_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_DeInit$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_Cmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_ITConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_HalfDuplexCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_IrDAConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_IrDACmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_LINBreakDetectionConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_LINCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SmartCardCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SmartCardNACKCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_WakeUpConfig$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_ReceiverWakeUpCmd$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_ReceiveData8$0_0$0({2}DF,SC:U),C,0,0
S:G$UART1_ReceiveData9$0_0$0({2}DF,SI:U),C,0,0
S:G$UART1_SendData8$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SendData9$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SendBreak$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SetAddress$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SetGuardTime$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_SetPrescaler$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_GetFlagStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART1_ClearFlag$0_0$0({2}DF,SV:S),C,0,0
S:G$UART1_GetITStatus$0_0$0({2}DF,SC:U),C,0,0
S:G$UART1_ClearITPendingBit$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_Init$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetCounter$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_GetCounter$0_0$0({2}DF,SC:U),C,0,0
S:G$WWDG_SWReset$0_0$0({2}DF,SV:S),C,0,0
S:G$WWDG_SetWindowValue$0_0$0({2}DF,SV:S),C,0,0
S:G$assert_failed$0_0$0({2}DF,SV:S),C,0,0
S:G$sysTickInit$0_0$0({2}DF,SV:S),C,0,0
S:G$dly$0_0$0({2}DF,SV:S),C,0,0
S:G$systemTickIsr$0_0$0({2}DF,SV:S),C,0,0
S:G$adcInit$0_0$0({2}DF,SV:S),C,0,0
S:G$adcIsr$0_0$0({2}DF,SV:S),C,0,0
L:Fmain$cfg$0_0$0:1
L:G$loggerCfg$0_0$0:E
L:Ldiskio.disk_writep$byteLeft$1_0$355:1D
L:G$sysTick$0_0$0:21
L:G$led_ticks$0_0$0:25
L:Fleds$ledsState$0_0$0:55
L:Lleds.UpdateLedState$ledId$1_0$325:57
L:Lleds.UpdateLedState$ledIdPrev$1_0$325:58
L:G$buffer_rdy$0_0$0:59
L:G$adcBuffer0$0_0$0:5A
L:G$adcBuffer1$0_0$0:15A
L:Fadc$cnter$0_0$0:25A
L:Fadc$pCurrBuffer$0_0$0:25C
L:Fadc$pCurrByte$0_0$0:25E
L:Ladc.NextChannel$cntForChannel$1_0$329:260
L:Fpff$FatFs$0_0$0:261
L:Fmain$blkCnt$0_0$0:263
L:Fmain$fileBlkCnt$0_0$0:264
L:Fmain$fileNoCnt$0_0$0:268
L:C$diskio.c$95$1_0$355:8089
L:C$leds.c$97$1_0$325:8093
L:C$leds.c$98$1_0$325:8097
L:C$adc.c$157$2_0$330:809B
L:Fmain$__str_0$0_0$0:80A2
L:G$leds_anode$0_0$0:80A6
L:G$leds_cathode$0_0$0:80D6
L:Fmain$__xinit_blkCnt$0_0$0:8106
L:Fmain$__xinit_fileBlkCnt$0_0$0:8107
L:Fmain$__xinit_fileNoCnt$0_0$0:810B
L:C$main.c$100$0_0$355:810D
L:G$main$0$0:810D
L:C$main.c$110$1_0$355:810F
L:C$main.c$111$1_0$355:8112
L:C$main.c$112$1_0$355:8115
L:C$main.c$115$1_0$355:8118
L:C$main.c$117$1_0$355:8119
L:C$main.c$118$1_0$355:8121
L:C$main.c$124$1_0$355:812C
L:C$main.c$125$1_0$355:8137
L:C$main.c$126$1_0$355:8143
L:C$main.c$128$1_0$355:8157
L:C$main.c$130$1_0$355:8169
L:C$main.c$132$2_0$356:8170
L:C$main.c$133$2_0$356:8181
L:C$main.c$134$2_0$356:8187
L:C$main.c$136$2_0$356:818F
L:C$main.c$138$2_0$356:8199
L:C$main.c$141$3_0$357:819F
L:C$main.c$142$3_0$357:81A1
L:C$main.c$145$3_0$358:81A6
L:C$main.c$146$3_0$358:81AA
L:C$main.c$147$3_0$358:81AE
L:C$main.c$150$2_0$356:81B6
L:C$main.c$151$2_0$356:81B7
L:C$main.c$153$2_0$356:81BA
L:C$main.c$156$2_0$359:81BE
L:C$main.c$157$2_0$359:81C2
L:C$main.c$159$1_0$355:81C6
L:C$main.c$161$2_0$360:81CE
L:C$main.c$166$2_0$360:81D7
L:C$main.c$167$3_0$361:81F5
L:C$main.c$170$3_0$361:81F5
L:C$main.c$173$4_0$362:8202
L:C$main.c$174$4_0$362:8206
L:C$main.c$175$3_0$361:8212
L:C$main.c$177$4_0$363:821E
L:C$main.c$178$3_0$361:8225
L:C$main.c$180$4_0$364:8232
L:C$main.c$182$3_0$361:8236
L:C$main.c$184$3_0$361:8239
L:C$main.c$186$3_0$361:8239
L:C$main.c$187$3_0$361:8242
L:C$main.c$188$3_0$361:8245
L:C$main.c$189$3_0$361:8245
L:C$main.c$191$3_0$361:8256
L:C$main.c$193$4_0$365:8265
L:C$main.c$195$4_0$365:826C
L:C$main.c$196$4_0$365:8273
L:C$main.c$197$5_0$366:8279
L:C$main.c$200$5_0$367:8280
L:C$main.c$206$4_0$368:8285
L:C$main.c$209$3_0$361:8289
L:C$main.c$211$3_0$361:828C
L:C$main.c$212$3_0$361:828C
L:C$main.c$213$3_0$361:8294
L:C$main.c$214$3_0$361:8297
L:C$main.c$215$3_0$361:8297
L:C$main.c$216$3_0$361:829F
L:C$main.c$221$1_0$355:82A2
L:C$main.c$223$1_0$355:82A4
L:XG$main$0$0:82A4
L:C$main.c$236$1_0$370:82A5
L:Fmain$Wr2SD$0$0:82A5
L:C$main.c$244$2_0$371:82B3
L:C$main.c$246$2_0$372:82BB
L:C$main.c$248$1_0$370:82C2
L:C$main.c$252$1_0$370:82D6
L:C$main.c$243$1_0$370:82E4
L:C$main.c$259$1_0$370:82E8
L:C$main.c$256$1_0$370:82ED
L:C$main.c$259$2_0$373:82F3
L:C$main.c$260$2_0$373:82F8
L:C$main.c$261$2_0$373:82FD
L:C$main.c$264$1_0$370:8300
L:C$main.c$266$2_0$374:8311
L:C$main.c$267$2_0$374:8315
L:C$main.c$270$2_0$374:8321
L:C$main.c$272$3_0$375:8327
L:C$main.c$273$3_0$375:832C
L:C$main.c$274$3_0$375:8331
L:C$main.c$277$2_0$374:8334
L:C$main.c$280$3_0$376:8356
L:C$main.c$281$3_0$376:835B
L:C$main.c$286$1_0$370:835E
L:C$main.c$287$1_0$370:8363
L:XFmain$Wr2SD$0$0:8363
L:C$main.c$300$1_0$378:8364
L:Fmain$GetNxtFileName$0$0:8364
L:C$main.c$301$2_0$378:8366
L:C$main.c$303$1_0$378:8367
L:C$main.c$304$2_0$379:837F
L:C$main.c$306$1_0$378:8382
L:C$main.c$307$2_0$380:8398
L:C$main.c$309$1_0$378:839B
L:C$main.c$310$2_0$381:83AF
L:C$main.c$312$1_0$378:83B2
L:C$main.c$313$2_0$382:83C4
L:C$main.c$316$1_0$378:83C7
L:C$main.c$317$2_0$383:83E9
L:C$main.c$318$2_0$383:83EE
L:C$main.c$319$2_0$383:83F8
L:C$main.c$320$2_0$383:83FD
L:C$main.c$321$2_0$383:8402
L:C$main.c$322$2_0$383:840C
L:C$main.c$323$2_0$383:8411
L:C$main.c$324$2_0$383:8416
L:C$main.c$325$2_0$383:841B
L:C$main.c$326$2_0$383:8425
L:C$main.c$327$2_0$383:842A
L:C$main.c$328$2_0$383:842F
L:C$main.c$329$2_0$383:8434
L:C$main.c$330$2_0$383:843C
L:C$main.c$331$1_0$378:8441
L:C$main.c$332$1_0$378:8443
L:XFmain$GetNxtFileName$0$0:8443
L:C$main.c$345$1_0$385:8444
L:Fmain$ConvertFileName$0$0:8444
L:C$main.c$348$1_0$385:8446
L:C$main.c$349$1_0$385:8451
L:C$main.c$350$1_0$385:845C
L:C$main.c$351$1_0$385:846C
L:C$main.c$352$1_0$385:8477
L:C$main.c$353$1_0$385:8480
L:C$main.c$354$1_0$385:8490
L:C$main.c$355$1_0$385:849B
L:C$main.c$356$1_0$385:84A6
L:C$main.c$357$1_0$385:84B5
L:C$main.c$358$1_0$385:84BF
L:C$main.c$359$1_0$385:84C7
L:XFmain$ConvertFileName$0$0:84C7
L:C$main.c$374$1_0$387:84C8
L:Fmain$GetCfg$0$0:84C8
L:C$main.c$377$1_0$387:84CA
L:C$main.c$380$1_0$387:84DF
L:C$main.c$382$1_0$387:84FF
L:C$main.c$384$1_0$387:8514
L:C$main.c$385$1_0$387:8522
L:C$main.c$386$1_0$387:8540
L:C$main.c$390$1_0$387:85B6
L:C$main.c$393$1_0$387:85C5
L:C$main.c$391$1_0$387:85CA
L:C$main.c$393$2_0$388:85D0
L:C$main.c$395$2_0$389:85D4
L:C$main.c$398$1_0$387:85D7
L:C$main.c$399$1_0$387:85DA
L:XFmain$GetCfg$0$0:85DA
L:C$main.c$413$1_0$391:85DB
L:Fmain$IsValidCfgBuf$0$0:85DB
L:C$main.c$414$2_0$391:85DC
L:C$main.c$415$2_0$391:85DE
L:C$main.c$417$3_0$393:85E7
L:C$main.c$416$2_0$392:85F2
L:C$main.c$419$1_0$391:85F6
L:C$main.c$420$1_0$391:8604
L:C$main.c$422$1_0$391:8609
L:C$main.c$423$1_0$391:860C
L:XFmain$IsValidCfgBuf$0$0:860C
L:C$main.c$432$1_0$395:860D
L:C$main.c$435$1_0$395:860D
L:Fmain$clkInit$0$0:860D
L:C$main.c$443$1_0$395:8611
L:C$main.c$444$1_0$395:8619
L:C$main.c$445$1_0$395:8621
L:XFmain$clkInit$0$0:8621
L:C$main.c$460$1_0$397:8622
L:C$main.c$466$1_0$397:8622
L:G$assert_failed$0$0:8622
L:C$main.c$469$1_0$397:8625
L:XG$assert_failed$0$0:8625
L:C$diskio.c$13$0_0$341:8626
L:C$diskio.c$16$1_0$341:8626
L:G$disk_initialize$0$0:8626
L:C$diskio.c$17$1_0$341:862F
L:C$diskio.c$18$1_0$341:8634
L:C$diskio.c$19$2_0$342:8640
L:C$diskio.c$21$2_0$343:8645
L:C$diskio.c$23$1_0$341:8646
L:XG$disk_initialize$0$0:8646
L:C$diskio.c$31$1_0$345:8647
L:G$disk_readp$0$0:8647
L:C$diskio.c$38$2_0$345:8649
L:C$diskio.c$41$1_0$345:864D
L:C$diskio.c$44$1_0$345:8655
L:C$diskio.c$47$1_0$345:8664
L:C$diskio.c$50$2_0$346:8674
L:C$diskio.c$54$5_0$349:86A1
L:C$diskio.c$53$4_0$348:86A4
L:C$diskio.c$59$5_0$351:86DD
L:C$diskio.c$62$5_0$351:86E7
L:C$diskio.c$56$4_0$350:86EC
L:C$diskio.c$65$5_0$353:870A
L:C$diskio.c$64$4_0$352:8713
L:C$diskio.c$68$3_0$347:871B
L:C$diskio.c$69$3_0$347:871E
L:C$diskio.c$71$3_0$347:8721
L:C$diskio.c$75$1_0$345:8723
L:C$diskio.c$78$1_0$345:872B
L:C$diskio.c$81$1_0$345:8731
L:C$diskio.c$82$1_0$345:8735
L:XG$disk_readp$0$0:8735
L:C$diskio.c$90$1_0$355:8736
L:G$disk_writep$0$0:8736
L:C$diskio.c$97$2_0$355:8738
L:C$diskio.c$99$1_0$355:873C
L:C$diskio.c$100$2_0$356:8743
L:C$diskio.c$102$3_0$357:874E
L:C$diskio.c$104$3_0$357:8756
L:C$diskio.c$107$3_0$357:8765
L:C$diskio.c$110$4_0$358:8772
L:C$diskio.c$112$4_0$358:8778
L:C$diskio.c$113$4_0$358:877E
L:C$diskio.c$114$4_0$358:8788
L:C$diskio.c$118$3_0$359:878D
L:C$diskio.c$119$4_0$360:87B7
L:C$diskio.c$122$3_0$359:87C0
L:C$diskio.c$123$3_0$359:87C6
L:C$diskio.c$126$3_0$359:87CC
L:C$diskio.c$127$5_0$362:87D9
L:C$diskio.c$128$5_0$362:87E3
L:C$diskio.c$130$6_0$363:87F9
L:C$diskio.c$129$5_0$362:8804
L:C$diskio.c$132$4_0$361:881C
L:C$diskio.c$136$3_0$359:882B
L:C$diskio.c$138$3_0$359:8833
L:C$diskio.c$143$1_0$355:883C
L:C$diskio.c$146$3_0$365:8860
L:C$diskio.c$148$3_0$365:8868
L:C$diskio.c$150$2_0$364:8893
L:C$diskio.c$153$1_0$355:8895
L:C$diskio.c$154$1_0$355:8899
L:XG$disk_writep$0$0:8899
L:C$dly.c$44$0_0$321:889A
L:C$dly.c$46$1_0$321:889A
L:G$sysTickInit$0$0:889A
L:C$dly.c$47$1_0$321:88A1
L:C$dly.c$48$1_0$321:88A4
L:XG$sysTickInit$0$0:88A4
L:C$dly.c$59$1_0$323:88A5
L:C$dly.c$61$1_0$323:88A5
L:Fdly$tim4Init$0$0:88A5
L:C$dly.c$62$1_0$323:88A9
L:C$dly.c$63$1_0$323:88AD
L:C$dly.c$64$1_0$323:88B1
L:C$dly.c$65$1_0$323:88B5
L:C$dly.c$66$1_0$323:88BD
L:XFdly$tim4Init$0$0:88BD
L:C$dly.c$79$1_0$325:88BE
L:C$dly.c$81$1_0$325:88BE
L:G$dly$0$0:88BE
L:C$dly.c$82$1_0$325:88CE
L:C$dly.c$83$1_0$325:88DF
L:XG$dly$0$0:88DF
L:C$dly.c$97$1_0$327:88E0
L:C$dly.c$99$1_0$327:88E0
L:G$systemTickIsr$0$0:88E0
L:C$dly.c$100$1_0$327:88F3
L:C$dly.c$101$1_0$327:88F7
L:C$dly.c$102$1_0$327:88FA
L:XG$systemTickIsr$0$0:88FA
L:C$led_matrix.c$52$0_0$320:88FB
L:C$led_matrix.c$54$1_0$320:88FB
L:G$LedMatrixInit$0$0:88FB
L:C$led_matrix.c$55$1_0$320:88FE
L:XG$LedMatrixInit$0$0:88FE
L:C$led_matrix.c$71$1_0$322:88FF
L:G$SetLedMode$0$0:88FF
L:C$led_matrix.c$75$1_0$322:8901
L:C$led_matrix.c$76$1_0$322:890D
L:C$led_matrix.c$78$1_0$322:8919
L:C$led_matrix.c$80$2_0$323:893F
L:C$led_matrix.c$81$2_0$323:895A
L:C$led_matrix.c$82$2_0$323:895A
L:C$led_matrix.c$83$2_0$323:896C
L:C$led_matrix.c$84$2_0$323:8982
L:C$led_matrix.c$85$2_0$323:899C
L:C$led_matrix.c$86$2_0$323:89AF
L:C$led_matrix.c$87$2_0$323:89AF
L:C$led_matrix.c$88$2_0$323:89C1
L:C$led_matrix.c$89$2_0$323:89E4
L:C$led_matrix.c$90$1_0$322:89F2
L:C$led_matrix.c$91$1_0$322:89F4
L:XG$SetLedMode$0$0:89F4
L:C$led_matrix.c$95$1_0$324:89F5
L:G$UpdateLeds$0$0:89F5
L:C$led_matrix.c$101$3_0$326:89F9
L:C$led_matrix.c$102$3_0$326:8A0C
L:C$led_matrix.c$103$4_0$327:8A2B
L:C$led_matrix.c$104$4_0$327:8A81
L:C$led_matrix.c$100$2_0$325:8A95
L:C$led_matrix.c$108$1_0$324:8AA0
L:C$led_matrix.c$109$1_0$324:8AA7
L:XG$UpdateLeds$0$0:8AA7
L:C$leds.c$55$0_0$319:8AA8
L:C$leds.c$57$1_0$319:8AA8
L:G$LedsInit$0$0:8AA8
L:C$leds.c$58$1_0$319:8AAC
L:C$leds.c$59$1_0$319:8AAF
L:XG$LedsInit$0$0:8AAF
L:C$leds.c$72$1_0$322:8AB0
L:Fleds$GpioInit$0$0:8AB0
L:C$leds.c$76$3_0$323:8AB1
L:C$leds.c$75$2_0$322:8ABA
L:C$leds.c$78$2_0$322:8AC2
L:XFleds$GpioInit$0$0:8AC2
L:C$leds.c$101$1_0$325:8AC3
L:C$leds.c$95$2_0$325:8AC3
L:G$UpdateLedState$0$0:8AC3
L:C$leds.c$103$1_0$325:8AE3
L:C$leds.c$104$1_0$325:8AEC
L:C$leds.c$105$1_0$325:8AFC
L:C$leds.c$106$1_0$325:8B01
L:XG$UpdateLedState$0$0:8B01
L:C$leds.c$126$1_0$327:8B02
L:G$SetLedRaw$0$0:8B02
L:C$leds.c$128$1_0$327:8B04
L:C$leds.c$129$1_0$327:8B10
L:C$leds.c$131$1_1$328:8B15
L:C$leds.c$132$1_1$328:8B22
L:C$leds.c$133$1_1$328:8B29
L:C$leds.c$134$1_1$328:8B3D
L:C$leds.c$138$1_1$327:8B45
L:C$leds.c$139$1_1$327:8B4A
L:C$leds.c$141$1_1$327:8B4F
L:C$leds.c$142$1_1$327:8B55
L:C$leds.c$143$1_1$327:8B5B
L:C$leds.c$144$1_1$327:8B61
L:C$leds.c$136$1_1$328:8B68
L:C$leds.c$138$2_1$329:8B6F
L:C$leds.c$139$2_1$329:8B76
L:C$leds.c$141$2_1$329:8B7E
L:C$leds.c$142$2_1$329:8B86
L:C$leds.c$143$2_1$329:8B8E
L:C$leds.c$144$2_1$329:8B94
L:C$leds.c$148$2_1$330:8B9F
L:C$leds.c$149$2_1$330:8BA8
L:C$leds.c$150$2_1$330:8BB0
L:C$leds.c$151$2_1$330:8BB8
L:C$leds.c$152$2_1$330:8BC0
L:C$leds.c$153$2_1$330:8BC6
L:C$leds.c$155$1_1$327:8BD0
L:XG$SetLedRaw$0$0:8BD0
L:C$leds.c$158$1_1$332:8BD1
L:C$leds.c$161$1_0$332:8BD1
L:G$GetLedState$0$0:8BD1
L:C$leds.c$162$1_0$332:8BF3
L:XG$GetLedState$0$0:8BF3
L:C$leds.c$165$1_0$334:8BF4
L:C$leds.c$167$2_0$334:8BF4
L:G$SetLedState$0$0:8BF4
L:C$leds.c$168$1_0$334:8BF6
L:C$leds.c$169$1_0$334:8C16
L:C$leds.c$170$1_0$334:8C24
L:XG$SetLedState$0$0:8C24
L:C$adc.c$65$0_0$320:8C25
L:Fadc$tim1Init$0$0:8C25
L:C$adc.c$69$1_0$320:8C27
L:C$adc.c$70$1_0$320:8C2B
L:C$adc.c$74$1_0$320:8C2F
L:C$adc.c$75$1_0$320:8C5F
L:C$adc.c$76$1_0$320:8C68
L:C$adc.c$77$1_0$320:8C6D
L:C$adc.c$78$1_0$320:8C75
L:C$adc.c$79$1_0$320:8C7F
L:XFadc$tim1Init$0$0:8C7F
L:C$adc.c$90$1_0$322:8C80
L:C$adc.c$92$1_0$322:8C80
L:G$adcInit$0$0:8C80
L:C$adc.c$93$1_0$322:8C84
L:C$adc.c$94$1_0$322:8C8A
L:C$adc.c$95$1_0$322:8C90
L:C$adc.c$97$1_0$322:8C94
L:C$adc.c$100$1_0$322:8C98
L:C$adc.c$102$1_0$322:8CA0
L:C$adc.c$104$1_0$322:8CAB
L:C$adc.c$106$1_0$322:8CAF
L:C$adc.c$108$1_0$322:8CB3
L:C$adc.c$110$1_0$322:8CBB
L:C$adc.c$111$1_0$322:8CBE
L:XG$adcInit$0$0:8CBE
L:C$adc.c$124$1_0$323:8CBF
L:C$adc.c$126$1_0$323:8CBF
L:Fadc$NextByte$0$0:8CBF
L:C$adc.c$128$1_0$323:8CD8
L:C$adc.c$130$2_0$324:8CE0
L:C$adc.c$131$3_0$325:8CEE
L:C$adc.c$132$3_0$325:8CF2
L:C$adc.c$133$3_0$325:8CF8
L:C$adc.c$135$3_0$326:8D01
L:C$adc.c$136$3_0$326:8D05
L:C$adc.c$137$3_0$326:8D0B
L:C$adc.c$140$2_0$327:8D14
L:C$adc.c$142$1_0$323:8D1E
L:XFadc$NextByte$0$0:8D1E
L:C$adc.c$156$1_0$330:8D1F
L:Fadc$NextChannel$0$0:8D1F
L:C$adc.c$160$3_0$331:8D20
L:C$adc.c$161$3_0$331:8D40
L:C$adc.c$163$4_0$332:8D60
L:C$adc.c$166$2_0$330:8D64
L:XFadc$NextChannel$0$0:8D64
L:C$adc.c$179$2_0$334:8D65
L:Fadc$GetChannelNo$0$0:8D65
L:C$adc.c$180$2_0$334:8D67
L:C$adc.c$183$3_0$336:8D6B
L:C$adc.c$184$4_0$337:8D89
L:C$adc.c$182$2_0$335:8D8B
L:C$adc.c$187$1_0$334:8D96
L:C$adc.c$188$1_0$334:8D9A
L:XFadc$GetChannelNo$0$0:8D9A
L:C$adc.c$246$1_0$339:8D9B
L:G$adcIsr$0$0:8D9B
L:C$adc.c$250$1_0$339:8D9C
L:C$adc.c$251$1_0$339:8DA1
L:C$adc.c$252$2_0$340:8DAA
L:C$adc.c$253$2_0$340:8DB1
L:C$adc.c$255$1_0$339:8DB4
L:C$adc.c$256$1_0$339:8DBB
L:C$adc.c$260$1_0$339:8DBE
L:C$adc.c$262$1_0$339:8DC6
L:XG$adcIsr$0$0:8DC6
L:C$mmcsd.c$90$0_0$332:8DC7
L:G$SD_Init$0$0:8DC7
L:C$mmcsd.c$96$1_0$332:8DC9
L:C$mmcsd.c$99$1_0$332:8DCC
L:C$mmcsd.c$106$3_0$334:8DDB
L:C$mmcsd.c$103$2_0$333:8DE1
L:C$mmcsd.c$110$1_0$332:8DFD
L:C$mmcsd.c$116$1_0$332:8E00
L:C$mmcsd.c$117$1_0$332:8E03
L:XG$SD_Init$0$0:8E03
L:C$mmcsd.c$124$1_0$337:8E04
L:G$SD_Detect$0$0:8E04
L:C$mmcsd.c$126$2_0$337:8E05
L:C$mmcsd.c$136$1_0$337:8E09
L:C$mmcsd.c$138$1_0$337:8E0D
L:XG$SD_Detect$0$0:8E0D
L:C$mmcsd.c$663$1_0$339:8E0E
L:G$SD_SendCmd$0$0:8E0E
L:C$mmcsd.c$669$1_0$339:8E10
L:C$mmcsd.c$671$1_0$339:8E16
L:C$mmcsd.c$673$1_0$339:8E20
L:C$mmcsd.c$675$1_0$339:8E2C
L:C$mmcsd.c$677$1_0$339:8E36
L:C$mmcsd.c$679$1_0$339:8E3D
L:C$mmcsd.c$683$3_0$341:8E49
L:C$mmcsd.c$681$2_0$340:8E58
L:C$mmcsd.c$685$2_0$339:8E75
L:XG$SD_SendCmd$0$0:8E75
L:C$mmcsd.c$699$2_0$343:8E76
L:G$SD_GetDataResponse$0$0:8E76
L:C$mmcsd.c$701$2_0$343:8E78
L:C$mmcsd.c$702$2_0$343:8E7B
L:C$mmcsd.c$704$1_0$343:8E7D
L:C$mmcsd.c$707$2_0$344:8E91
L:C$mmcsd.c$709$2_0$344:8E94
L:C$mmcsd.c$710$2_0$344:8E98
L:C$mmcsd.c$712$3_0$345:8EB6
L:C$mmcsd.c$714$4_0$346:8EB6
L:C$mmcsd.c$715$4_0$346:8EB8
L:C$mmcsd.c$717$3_0$345:8EBB
L:C$mmcsd.c$718$3_0$345:8EBB
L:C$mmcsd.c$719$3_0$345:8EC0
L:C$mmcsd.c$720$3_0$345:8EC0
L:C$mmcsd.c$721$3_0$345:8EC5
L:C$mmcsd.c$723$4_0$347:8EC5
L:C$mmcsd.c$726$2_0$344:8EC7
L:C$mmcsd.c$728$2_0$344:8EC7
L:C$mmcsd.c$731$2_0$344:8ECE
L:C$mmcsd.c$735$1_0$343:8EDD
L:C$mmcsd.c$738$1_0$343:8EE6
L:C$mmcsd.c$739$1_0$343:8EEA
L:XG$SD_GetDataResponse$0$0:8EEA
L:C$mmcsd.c$748$1_0$349:8EEB
L:G$SD_GetResponse$0$0:8EEB
L:C$mmcsd.c$750$2_0$349:8EED
L:C$mmcsd.c$753$1_0$349:8EF2
L:C$mmcsd.c$755$2_0$350:8F0A
L:C$mmcsd.c$757$1_0$349:8F1A
L:C$mmcsd.c$760$2_0$351:8F24
L:C$mmcsd.c$765$2_0$352:8F29
L:C$mmcsd.c$767$1_0$349:8F2C
L:XG$SD_GetResponse$0$0:8F2C
L:C$mmcsd.c$772$1_0$354:8F2D
L:G$SD_GetResponseVal$0$0:8F2D
L:C$mmcsd.c$777$1_0$354:8F35
L:C$mmcsd.c$775$1_0$354:8F39
L:C$mmcsd.c$777$2_0$355:8F42
L:C$mmcsd.c$779$2_0$356:8F4B
L:C$mmcsd.c$782$1_0$354:8F51
L:C$mmcsd.c$783$1_0$354:8F5C
L:C$mmcsd.c$784$1_0$354:8F67
L:C$mmcsd.c$785$1_0$354:8F72
L:C$mmcsd.c$786$1_0$354:8F7D
L:C$mmcsd.c$787$1_0$354:8F85
L:XG$SD_GetResponseVal$0$0:8F85
L:C$mmcsd.c$871$1_0$358:8F86
L:G$SD_GoIdleState$0$0:8F86
L:C$mmcsd.c$874$2_0$358:8F88
L:C$mmcsd.c$876$1_0$358:8FA2
L:C$mmcsd.c$879$1_0$358:8FAA
L:C$mmcsd.c$882$1_0$358:8FB7
L:C$mmcsd.c$885$2_0$359:8FC4
L:C$mmcsd.c$888$1_0$358:8FC9
L:C$mmcsd.c$889$1_0$358:8FD8
L:C$mmcsd.c$890$1_0$358:8FE3
L:C$mmcsd.c$892$2_0$360:8FEE
L:C$mmcsd.c$895$4_0$362:9005
L:C$mmcsd.c$896$4_0$362:9005
L:C$mmcsd.c$897$4_0$362:9012
L:C$mmcsd.c$898$4_0$362:901D
L:C$mmcsd.c$899$4_0$362:9028
L:C$mmcsd.c$900$4_0$362:9037
L:C$mmcsd.c$901$4_0$362:9042
L:C$mmcsd.c$902$3_0$361:904C
L:C$mmcsd.c$904$3_0$361:9054
L:C$mmcsd.c$905$3_0$361:9061
L:C$mmcsd.c$906$3_0$361:906C
L:C$mmcsd.c$909$3_0$363:9070
L:C$mmcsd.c$914$1_0$358:9075
L:C$mmcsd.c$915$3_0$365:9075
L:C$mmcsd.c$916$3_0$365:9082
L:C$mmcsd.c$917$3_0$365:908D
L:C$mmcsd.c$918$3_0$365:9098
L:C$mmcsd.c$919$3_0$365:90A5
L:C$mmcsd.c$920$3_0$365:90B0
L:C$mmcsd.c$921$2_0$364:90BB
L:C$mmcsd.c$926$1_0$358:90C3
L:C$mmcsd.c$929$1_0$358:90CB
L:C$mmcsd.c$931$1_0$358:90D1
L:C$mmcsd.c$932$1_0$358:90D4
L:XG$SD_GoIdleState$0$0:90D4
L:C$mmcsd.c$941$1_0$367:90D5
L:C$mmcsd.c$944$1_0$367:90D5
L:G$SD_WriteByte$0$0:90D5
L:C$mmcsd.c$948$1_0$367:90D8
L:C$mmcsd.c$951$1_0$367:90DE
L:C$mmcsd.c$955$1_0$367:90E1
L:C$mmcsd.c$956$1_0$367:90E4
L:XG$SD_WriteByte$0$0:90E4
L:C$mmcsd.c$963$1_0$371:90E5
L:C$mmcsd.c$968$1_0$371:90E5
L:G$SD_ReadByte$0$0:90E5
L:C$mmcsd.c$971$1_0$371:90E8
L:C$mmcsd.c$974$1_0$371:90EC
L:C$mmcsd.c$977$1_0$371:90EF
L:C$mmcsd.c$980$1_0$371:90F2
L:C$mmcsd.c$981$1_0$371:90F2
L:XG$SD_ReadByte$0$0:90F2
L:C$mmcsd.c$1025$1_0$375:90F3
L:C$mmcsd.c$1035$1_0$375:90F3
L:G$SD_LowLevel_Init$0$0:90F3
L:C$mmcsd.c$1037$1_0$375:90F7
L:C$mmcsd.c$1039$1_0$375:90FB
L:C$mmcsd.c$1041$1_0$375:9103
L:C$mmcsd.c$1044$1_0$375:9107
L:C$mmcsd.c$1048$1_0$375:910F
L:C$mmcsd.c$1049$1_0$375:9117
L:C$mmcsd.c$1050$1_0$375:911F
L:C$mmcsd.c$1051$1_0$375:9127
L:C$mmcsd.c$1052$1_0$375:912F
L:XG$SD_LowLevel_Init$0$0:912F
L:C$pff.c$384$0_0$323:9130
L:Fpff$ld_word$0$0:9130
L:C$pff.c$388$1_0$323:9131
L:C$pff.c$389$1_0$323:9136
L:C$pff.c$390$1_0$323:9144
L:C$pff.c$391$1_0$323:9147
L:XFpff$ld_word$0$0:9147
L:C$pff.c$393$1_0$325:9148
L:Fpff$ld_dword$0$0:9148
L:C$pff.c$397$1_0$325:914A
L:C$pff.c$398$1_0$325:9152
L:C$pff.c$399$1_0$325:9174
L:C$pff.c$400$1_0$325:9198
L:C$pff.c$401$1_0$325:91BC
L:C$pff.c$402$1_0$325:91BF
L:XFpff$ld_dword$0$0:91BF
L:C$pff.c$411$1_0$327:91C0
L:Fpff$mem_set$0$0:91C0
L:C$pff.c$412$1_0$327:91C1
L:C$pff.c$413$1_0$327:91C3
L:C$pff.c$414$1_0$327:91DE
L:XFpff$mem_set$0$0:91DE
L:C$pff.c$417$1_0$329:91DF
L:Fpff$mem_cmp$0$0:91DF
L:C$pff.c$418$1_0$329:91E1
L:C$pff.c$419$1_0$329:91E5
L:C$pff.c$420$1_0$329:91E9
L:C$pff.c$421$1_0$329:9224
L:C$pff.c$422$1_0$329:9228
L:XFpff$mem_cmp$0$0:9228
L:C$pff.c$430$1_0$331:9229
L:Fpff$get_fat$0$0:9229
L:C$pff.c$435$2_0$331:922B
L:C$pff.c$440$1_0$331:922F
L:C$pff.c$442$1_0$331:9266
L:C$pff.c$464$2_0$332:9272
L:C$pff.c$465$2_0$332:92C9
L:C$pff.c$467$1_0$331:92DA
L:C$pff.c$469$1_0$331:92DA
L:C$pff.c$470$1_0$331:92E0
L:XFpff$get_fat$0$0:92E0
L:C$pff.c$479$1_0$334:92E1
L:Fpff$clust2sect$0$0:92E1
L:C$pff.c$483$2_0$334:92E3
L:C$pff.c$486$1_0$334:92E8
L:C$pff.c$487$1_0$334:92F7
L:C$pff.c$488$1_0$334:9322
L:C$pff.c$489$1_0$334:9356
L:XFpff$clust2sect$0$0:9356
L:C$pff.c$492$1_0$336:9357
L:Fpff$get_clust$0$0:9357
L:C$pff.c$501$2_0$337:9359
L:C$pff.c$502$2_0$337:9366
L:C$pff.c$504$1_0$336:936B
L:C$pff.c$506$1_0$336:9389
L:C$pff.c$507$1_0$336:938D
L:XFpff$get_clust$0$0:938D
L:C$pff.c$514$1_0$339:938E
L:Fpff$dir_rewind$0$0:938E
L:C$pff.c$519$2_0$339:9390
L:C$pff.c$522$1_0$339:9395
L:C$pff.c$523$1_0$339:939E
L:C$pff.c$524$1_0$339:93AB
L:C$pff.c$525$2_0$340:93D5
L:C$pff.c$527$1_0$339:93DA
L:C$pff.c$528$2_0$341:93E5
L:C$pff.c$530$1_0$339:93F2
L:C$pff.c$531$1_0$339:93FE
L:C$pff.c$533$1_0$339:941A
L:C$pff.c$534$1_0$339:941D
L:XFpff$dir_rewind$0$0:941D
L:C$pff.c$543$1_0$343:941E
L:Fpff$dir_next$0$0:941E
L:C$pff.c$549$2_0$343:9420
L:C$pff.c$552$1_0$343:9425
L:C$pff.c$553$1_0$343:942F
L:C$pff.c$555$1_0$343:9459
L:C$pff.c$556$2_0$344:9466
L:C$pff.c$558$1_0$343:9481
L:C$pff.c$559$3_0$345:949D
L:C$pff.c$562$3_0$346:94B1
L:C$pff.c$563$4_0$347:94D6
L:C$pff.c$564$4_0$347:94E4
L:C$pff.c$565$4_0$347:94F8
L:C$pff.c$566$4_0$347:951B
L:C$pff.c$567$4_0$347:9524
L:C$pff.c$572$1_0$343:953A
L:C$pff.c$574$1_0$343:953F
L:C$pff.c$575$1_0$343:9542
L:XFpff$dir_next$0$0:9542
L:C$pff.c$584$1_0$349:9543
L:Fpff$dir_find$0$0:9543
L:C$pff.c$593$1_0$349:9545
L:C$pff.c$594$1_0$349:954C
L:C$pff.c$596$1_0$349:9555
L:C$pff.c$597$2_0$350:9569
L:C$pff.c$598$2_0$350:959D
L:C$pff.c$599$2_0$350:95A7
L:C$pff.c$600$2_0$350:95AE
L:C$pff.c$601$2_0$350:95B1
L:C$pff.c$602$2_0$350:95BE
L:C$pff.c$603$2_0$350:95E1
L:C$pff.c$604$1_0$349:95EA
L:C$pff.c$606$1_0$349:95F1
L:C$pff.c$607$1_0$349:95F5
L:XFpff$dir_find$0$0:95F5
L:C$pff.c$651$1_0$353:95F6
L:Fpff$create_name$0$0:95F6
L:C$pff.c$663$1_0$353:95F8
L:C$pff.c$664$1_0$353:95FE
L:C$pff.c$665$1_0$353:960E
L:C$pff.c$666$1_0$353:9616
L:C$pff.c$668$3_0$355:961C
L:C$pff.c$669$1_0$353:9628
L:C$pff.c$670$1_0$353:9647
L:C$pff.c$671$4_0$356:9664
L:C$pff.c$672$4_0$356:9678
L:C$pff.c$673$4_0$356:9680
L:C$pff.c$683$4_0$358:9683
L:C$pff.c$684$4_0$358:9683
L:C$pff.c$687$1_0$353:9694
L:C$pff.c$689$1_0$353:969B
L:C$pff.c$691$1_0$353:96B1
L:C$pff.c$692$1_0$353:96B4
L:XFpff$create_name$0$0:96B4
L:C$pff.c$742$1_0$360:96B5
L:Fpff$follow_path$0$0:96B5
L:C$pff.c$751$1_0$360:96B7
L:C$pff.c$752$1_0$360:96CC
L:C$pff.c$753$1_0$360:96DE
L:C$pff.c$755$1_0$360:96EC
L:C$pff.c$756$2_0$361:96F6
L:C$pff.c$757$2_0$361:96FF
L:C$pff.c$761$4_0$364:9711
L:C$pff.c$762$4_0$364:9720
L:C$pff.c$763$4_0$364:9727
L:C$pff.c$764$4_0$364:9734
L:C$pff.c$765$4_0$364:973B
L:C$pff.c$766$4_0$364:9747
L:C$pff.c$767$5_0$365:9752
L:C$pff.c$769$4_0$364:9759
L:C$pff.c$773$1_0$360:9776
L:C$pff.c$774$1_0$360:977A
L:XFpff$follow_path$0$0:977A
L:C$pff.c$783$1_0$367:977B
L:C$pff.c$788$1_0$367:977B
L:Fpff$check_fs$0$0:977B
L:C$pff.c$789$2_0$368:9797
L:C$pff.c$791$1_0$367:979C
L:C$pff.c$792$2_0$369:97AC
L:C$pff.c$798$1_0$367:97B1
L:C$pff.c$799$2_0$371:97E0
L:C$pff.c$801$1_0$367:97E4
L:C$pff.c$802$1_0$367:97E6
L:XFpff$check_fs$0$0:97E6
L:C$pff.c$819$1_0$373:97E7
L:G$pf_mount$0$0:97E7
L:C$pff.c$827$1_0$373:97E9
L:C$pff.c$829$1_0$373:97ED
L:C$pff.c$830$2_0$374:97F6
L:C$pff.c$834$1_0$373:97FB
L:C$pff.c$835$1_0$373:9800
L:C$pff.c$836$1_0$373:9810
L:C$pff.c$838$2_0$375:981B
L:C$pff.c$839$3_0$376:9839
L:C$pff.c$841$3_0$377:9840
L:C$pff.c$842$4_0$378:9848
L:C$pff.c$843$4_0$378:9856
L:C$pff.c$847$1_0$373:9868
L:C$pff.c$848$1_0$373:9879
L:C$pff.c$851$1_0$373:9885
L:C$pff.c$853$1_0$373:98A8
L:C$pff.c$854$1_0$373:98B8
L:C$pff.c$856$1_0$373:98D1
L:C$pff.c$857$1_0$373:98E9
L:C$pff.c$858$1_0$373:9914
L:C$pff.c$859$1_0$373:991F
L:C$pff.c$860$1_0$373:9934
L:C$pff.c$861$1_0$373:9944
L:C$pff.c$863$1_0$373:995C
L:C$pff.c$864$1_0$373:99A4
L:C$pff.c$865$1_0$373:99C6
L:C$pff.c$867$1_0$373:99D4
L:C$pff.c$870$1_0$373:99D5
L:C$pff.c$871$1_0$373:99EA
L:C$pff.c$872$1_0$373:99F5
L:C$pff.c$875$2_0$379:99F8
L:C$pff.c$879$1_0$373:9A14
L:C$pff.c$881$1_0$373:9A50
L:C$pff.c$882$1_0$373:9A54
L:C$pff.c$884$1_0$373:9A59
L:C$pff.c$885$1_0$373:9A5C
L:XG$pf_mount$0$0:9A5C
L:C$pff.c$894$1_0$382:9A5D
L:G$pf_open$0$0:9A5D
L:C$pff.c$901$2_0$382:9A5F
L:C$pff.c$904$1_0$382:9A64
L:C$pff.c$906$1_0$382:9A70
L:C$pff.c$907$1_0$382:9A78
L:C$pff.c$908$1_0$382:9A83
L:C$pff.c$909$1_0$382:9A96
L:C$pff.c$910$1_0$382:9AA0
L:C$pff.c$912$1_0$382:9AB6
L:C$pff.c$913$1_0$382:9AD2
L:C$pff.c$914$1_0$382:9AEE
L:C$pff.c$915$1_0$382:9AF8
L:C$pff.c$917$1_0$382:9AFD
L:C$pff.c$918$1_0$382:9B00
L:XG$pf_open$0$0:9B00
L:C$pff.c$928$1_0$384:9B01
L:G$pf_read$0$0:9B01
L:C$pff.c$938$2_0$384:9B03
L:C$pff.c$939$2_0$384:9B07
L:C$pff.c$942$1_0$384:9B0C
L:C$pff.c$943$1_0$384:9B15
L:C$pff.c$944$1_0$384:9B21
L:C$pff.c$946$1_0$384:9B34
L:C$pff.c$947$1_0$384:9B64
L:C$pff.c$949$1_0$384:9B83
L:C$pff.c$951$3_0$386:9BC8
L:C$pff.c$952$3_0$386:9BEE
L:C$pff.c$953$4_0$387:9BF4
L:C$pff.c$954$5_0$388:9BFF
L:C$pff.c$956$5_0$389:9C0F
L:C$pff.c$958$4_0$387:9C23
L:C$pff.c$959$4_0$387:9C3A
L:C$pff.c$961$3_0$386:9C43
L:C$pff.c$962$3_0$386:9C57
L:C$pff.c$963$3_0$386:9C69
L:C$pff.c$950$1_0$384:9C84
L:C$pff.c$965$1_0$384:9C88
L:C$pff.c$966$2_0$385:9C99
L:C$pff.c$967$2_0$385:9CA6
L:C$pff.c$968$2_0$385:9CC3
L:C$pff.c$969$2_0$385:9CD1
L:C$pff.c$970$2_0$385:9CF4
L:C$pff.c$971$2_0$385:9D05
L:C$pff.c$974$1_0$384:9D16
L:C$pff.c$975$1_0$384:9D19
L:XG$pf_read$0$0:9D19
L:C$pff.c$985$1_0$394:9D1A
L:G$pf_write$0$0:9D1A
L:C$pff.c$993$2_0$394:9D1C
L:C$pff.c$996$2_0$394:9D20
L:C$pff.c$999$1_0$394:9D25
L:C$pff.c$1000$1_0$394:9D2E
L:C$pff.c$1001$1_0$394:9D3A
L:C$pff.c$1004$1_0$394:9D4E
L:C$pff.c$1003$1_0$394:9D54
L:C$pff.c$1004$2_0$395:9D5B
L:C$pff.c$1005$2_0$395:9D7B
L:C$pff.c$1006$2_0$395:9D83
L:C$pff.c$1009$1_0$394:9D87
L:C$pff.c$1008$2_0$397:9D8E
L:C$pff.c$1009$3_0$398:9D95
L:C$pff.c$1012$1_0$394:9DB3
L:C$pff.c$1013$1_0$394:9DDA
L:C$pff.c$1015$1_0$394:9DF9
L:C$pff.c$1016$1_0$394:9E13
L:C$pff.c$1017$3_0$400:9E31
L:C$pff.c$1018$3_0$400:9E57
L:C$pff.c$1019$4_0$401:9E5D
L:C$pff.c$1020$5_0$402:9E68
L:C$pff.c$1022$5_0$403:9E78
L:C$pff.c$1024$4_0$401:9E8C
L:C$pff.c$1025$4_0$401:9EA3
L:C$pff.c$1027$3_0$400:9EAC
L:C$pff.c$1028$3_0$400:9EC0
L:C$pff.c$1029$3_0$400:9ED2
L:C$pff.c$1030$3_0$400:9EF6
L:C$pff.c$1031$3_0$400:9F10
L:C$pff.c$1033$2_0$399:9F18
L:C$pff.c$1034$2_0$399:9F2B
L:C$pff.c$1035$1_0$394:9F38
L:C$pff.c$1036$2_0$399:9F5C
L:C$pff.c$1037$2_0$399:9F8B
L:C$pff.c$1038$2_0$399:9F9F
L:C$pff.c$1039$3_0$408:9FB4
L:C$pff.c$1040$3_0$408:9FCD
L:C$pff.c$1044$1_0$394:9FD8
L:C$pff.c$1045$1_0$394:9FDB
L:XG$pf_write$0$0:9FDB
L:C$stm8s_it.c$62$0_0$313:9FDC
L:C$stm8s_it.c$67$0_0$313:9FDC
L:G$TRAP_IRQHandler$0$0:9FDC
L:XG$TRAP_IRQHandler$0$0:9FDC
L:C$stm8s_it.c$73$0_0$315:9FDD
L:C$stm8s_it.c$78$0_0$315:9FDD
L:G$TLI_IRQHandler$0$0:9FDD
L:XG$TLI_IRQHandler$0$0:9FDD
L:C$stm8s_it.c$85$0_0$317:9FDE
L:C$stm8s_it.c$90$0_0$317:9FDE
L:G$AWU_IRQHandler$0$0:9FDE
L:XG$AWU_IRQHandler$0$0:9FDE
L:C$stm8s_it.c$102$0_0$319:9FDF
L:C$stm8s_it.c$97$0_0$319:9FDF
L:G$CLK_IRQHandler$0$0:9FDF
L:XG$CLK_IRQHandler$0$0:9FDF
L:C$stm8s_it.c$109$0_0$321:9FE0
L:C$stm8s_it.c$114$0_0$321:9FE0
L:G$EXTI_PORTA_IRQHandler$0$0:9FE0
L:XG$EXTI_PORTA_IRQHandler$0$0:9FE0
L:C$stm8s_it.c$121$0_0$323:9FE1
L:C$stm8s_it.c$126$0_0$323:9FE1
L:G$EXTI_PORTB_IRQHandler$0$0:9FE1
L:XG$EXTI_PORTB_IRQHandler$0$0:9FE1
L:C$stm8s_it.c$133$0_0$325:9FE2
L:C$stm8s_it.c$138$0_0$325:9FE2
L:G$EXTI_PORTC_IRQHandler$0$0:9FE2
L:XG$EXTI_PORTC_IRQHandler$0$0:9FE2
L:C$stm8s_it.c$145$0_0$327:9FE3
L:C$stm8s_it.c$150$0_0$327:9FE3
L:G$EXTI_PORTD_IRQHandler$0$0:9FE3
L:XG$EXTI_PORTD_IRQHandler$0$0:9FE3
L:C$stm8s_it.c$157$0_0$329:9FE4
L:C$stm8s_it.c$162$0_0$329:9FE4
L:G$EXTI_PORTE_IRQHandler$0$0:9FE4
L:XG$EXTI_PORTE_IRQHandler$0$0:9FE4
L:C$stm8s_it.c$208$0_0$331:9FE5
L:C$stm8s_it.c$213$0_0$331:9FE5
L:G$SPI_IRQHandler$0$0:9FE5
L:XG$SPI_IRQHandler$0$0:9FE5
L:C$stm8s_it.c$220$0_0$333:9FE6
L:C$stm8s_it.c$225$0_0$333:9FE6
L:G$TIM1_UPD_OVF_TRG_BRK_IRQHandler$0$0:9FE6
L:XG$TIM1_UPD_OVF_TRG_BRK_IRQHandler$0$0:9FE6
L:C$stm8s_it.c$232$0_0$335:9FE7
L:C$stm8s_it.c$237$0_0$335:9FE7
L:G$TIM1_CAP_COM_IRQHandler$0$0:9FE7
L:XG$TIM1_CAP_COM_IRQHandler$0$0:9FE7
L:C$stm8s_it.c$269$0_0$337:9FE8
L:C$stm8s_it.c$274$0_0$337:9FE8
L:G$TIM2_UPD_OVF_BRK_IRQHandler$0$0:9FE8
L:XG$TIM2_UPD_OVF_BRK_IRQHandler$0$0:9FE8
L:C$stm8s_it.c$281$0_0$339:9FE9
L:C$stm8s_it.c$286$0_0$339:9FE9
L:G$TIM2_CAP_COM_IRQHandler$0$0:9FE9
L:XG$TIM2_CAP_COM_IRQHandler$0$0:9FE9
L:C$stm8s_it.c$323$0_0$341:9FEA
L:C$stm8s_it.c$328$0_0$341:9FEA
L:G$UART1_TX_IRQHandler$0$0:9FEA
L:XG$UART1_TX_IRQHandler$0$0:9FEA
L:C$stm8s_it.c$335$0_0$343:9FEB
L:C$stm8s_it.c$340$0_0$343:9FEB
L:G$UART1_RX_IRQHandler$0$0:9FEB
L:XG$UART1_RX_IRQHandler$0$0:9FEB
L:C$stm8s_it.c$348$0_0$345:9FEC
L:C$stm8s_it.c$353$0_0$345:9FEC
L:G$I2C_IRQHandler$0$0:9FEC
L:XG$I2C_IRQHandler$0$0:9FEC
L:C$stm8s_it.c$428$0_0$346:9FED
L:G$ADC1_IRQHandler$0$0:9FED
L:C$stm8s_it.c$430$1_0$346:9FEE
L:C$stm8s_it.c$434$1_0$346:9FF1
L:C$stm8s_it.c$436$1_0$346:9FF1
L:XG$ADC1_IRQHandler$0$0:9FF1
L:C$stm8s_it.c$457$1_0$347:9FF2
L:G$TIM4_UPD_OVF_IRQHandler$0$0:9FF2
L:C$stm8s_it.c$462$1_0$347:9FF3
L:C$stm8s_it.c$463$1_0$347:9FF6
L:XG$TIM4_UPD_OVF_IRQHandler$0$0:9FF6
L:C$stm8s_it.c$471$1_0$349:9FF7
L:C$stm8s_it.c$476$1_0$349:9FF7
L:G$EEPROM_EEC_IRQHandler$0$0:9FF7
L:XG$EEPROM_EEC_IRQHandler$0$0:9FF7
