#Build: Fabric Compiler 2020.3, Build 62942, Sep 29 13:34 2020
#Install: D:\PDS_2020.3\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19042
#Hostname: LAPTOP-3V5IT220
Generated by Fabric Compiler (version 2020.3 build 62942) at Sun Oct 31 21:22:09 2021
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf
Executing : def_port dht22 -LOC N18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port dht22 -LOC N18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[0]} -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE
C: ConstraintEditor-2006: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf] Port gpio[0] lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf] Port gpio[0] lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port {gpio[0]} -LOC T13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE successfully.
Executing : def_port {gpio[1]} -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE
C: ConstraintEditor-2006: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf] Port gpio[1] lack of drive, output port and inout port had better set drive value, the default value is 4.
C: ConstraintEditor-2007: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf] Port gpio[1] lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port {gpio[1]} -LOC R13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER NONE successfully.
Executing : def_port {gpio[2]} -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[2]} -LOC P13 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[3]} -LOC P14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[3]} -LOC P14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[4]} -LOC R15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[4]} -LOC R15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[5]} -LOC R14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[5]} -LOC R14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[6]} -LOC T16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[6]} -LOC T16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[7]} -LOC R16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[7]} -LOC R16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[8]} -LOC U16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[8]} -LOC U16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[9]} -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[9]} -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port DIO -LOC L15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port DIO -LOC L15 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port RCLK -LOC L14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port RCLK -LOC L14 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port SCLK -LOC L18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port SCLK -LOC L18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port hum_flag_led -LOC L17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port hum_flag_led -LOC L17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port jtag_TDO -LOC P11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port jtag_TDO -LOC P11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port led_out_io -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port led_out_io -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port over -LOC E2 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port over -LOC E2 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm_out_1 -LOC V18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm_out_1 -LOC V18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm_out_2 -LOC V17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm_out_2 -LOC V17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port pwm_out_3 -LOC T18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port pwm_out_3 -LOC T18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port spi_clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4
C: ConstraintEditor-2007: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf] Port spi_clk lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port spi_clk -LOC C9 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 successfully.
Executing : def_port spi_mosi -LOC B4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4
C: ConstraintEditor-2007: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf] Port spi_mosi lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port spi_mosi -LOC B4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -BUS_KEEPER PULLUP -DRIVE 4 successfully.
Executing : def_port spi_ss -LOC B8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4
C: ConstraintEditor-2007: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf] Port spi_ss lack of slew, output port and inout port had better set slew value, the default value is SLOW.
Executing : def_port spi_ss -LOC B8 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 successfully.
Executing : def_port tx -LOC U17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port tx -LOC U17 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port tx_uart -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port tx_uart -LOC C10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port clk -LOC B5 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port jtag_TCK -LOC P12 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port jtag_TCK -LOC P12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port jtag_TDI -LOC T11 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port jtag_TDI -LOC T11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port jtag_TMS -LOC R11 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port jtag_TMS -LOC R11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port light_sense -LOC N16 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port light_sense -LOC N16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port rst -LOC U12 -IOSTANDARD LVCMOS33 -VCCIO 3.3
Executing : def_port rst -LOC U12 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
Executing : def_port spi_miso -LOC A4 -IOSTANDARD LVCMOS33 -VCCIO 3.3
C: ConstraintEditor-2001: [E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf(line number: 35)] Object 'spi_miso' is dangling, which has no connection. it will be ignored.
Executing : def_port spi_miso -LOC A4 -IOSTANDARD LVCMOS33 -VCCIO 3.3 successfully.
W: ConstraintEditor-4019: Port 'halted_ind' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'succ' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'uart_tx_pin' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'stop' unspecified I/O constraint.
W: ConstraintEditor-4019: Port 'uart_rx_pin' unspecified I/O constraint.
Executing : apply_constraint -f E:/My_Document/WSJ_Master/Competition/FPGA_Design_Conpetition/my_PDS_code/my_riscv_soc_10.31/device_map/tinyriscv_soc_top.pcf successfully.

Placement started.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_104.
C: Place-2028: GLOBAL_CLOCK: the driver jtag_TCK_ibuf/opit_1 fixed at IOL_151_85 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_133.
Pre global placement takes 16.73 sec.
Run super clustering :
	Initial slack 494943.
	2 iterations finished.
	Final slack 495092.
Super clustering done.
Design Utilization : 44%.
Global placement takes 14.48 sec.
Wirelength after global placement is 78963.
Placed fixed group with base inst DIO_obuf/opit_1 on IOL_151_130.
Placed fixed group with base inst RCLK_obuf/opit_1 on IOL_151_129.
Placed fixed group with base inst SCLK_obuf/opit_1 on IOL_151_166.
Placed fixed group with base inst clk_ibuf/opit_1 on IOL_7_298.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_133.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_104.
Placed fixed group with base inst gpio[0]_iobuf/opit_1 on IOL_151_13.
Placed fixed group with base inst gpio[1]_iobuf/opit_1 on IOL_151_14.
Placed fixed group with base inst gpio[2]_iobuf/opit_1 on IOL_151_10.
Placed fixed group with base inst gpio[3]_iobuf/opit_1 on IOL_151_9.
Placed fixed group with base inst gpio[4]_iobuf/opit_1 on IOL_151_17.
Placed fixed group with base inst gpio_tri[5]/opit_1 on IOL_151_18.
Placed fixed group with base inst gpio_tri[6]/opit_1 on IOL_151_41.
Placed fixed group with base inst gpio_tri[7]/opit_1 on IOL_151_42.
Placed fixed group with base inst gpio_tri[8]/opit_1 on IOL_151_21.
Placed fixed group with base inst gpio_tri[9]/opit_1 on IOL_151_22.
Placed fixed group with base inst hum_flag_led_obuf/opit_1 on IOL_151_165.
Placed fixed group with base inst jtag_TCK_ibuf/opit_1 on IOL_151_85.
Placed fixed group with base inst jtag_TDI_ibuf/opit_1 on IOL_151_89.
Placed fixed group with base inst jtag_TDO_obuf/opit_1 on IOL_151_86.
Placed fixed group with base inst jtag_TMS_ibuf/opit_1 on IOL_151_90.
Placed fixed group with base inst led_out_io_obuf/opit_1 on IOL_151_114.
Placed fixed group with base inst light_sense_ibuf/opit_1 on IOL_151_133.
Placed fixed group with base inst over_obuf/opit_1 on IOL_7_253.
Placed fixed group with base inst pwm_out_1_obuf/opit_1 on IOL_151_82.
Placed fixed group with base inst pwm_out_2_obuf/opit_1 on IOL_151_81.
Placed fixed group with base inst pwm_out_3_obuf/opit_1 on IOL_151_74.
Placed fixed group with base inst rst_ibuf/opit_1 on IOL_151_106.
Placed fixed group with base inst spi_clk/opit_1 on IOL_7_353.
Placed fixed group with base inst spi_mosi/opit_1 on IOL_7_290.
Placed fixed group with base inst spi_ss/opit_1 on IOL_7_350.
Placed fixed group with base inst top_dht22_inst.DHT22_drive_inst.dht22_tri/opit_1 on IOL_151_138.
Placed fixed group with base inst tx_obuf/opit_1 on IOL_151_77.
Placed fixed group with base inst tx_uart_obuf/opit_1 on IOL_151_361.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_268.
Placed fixed instance BKCL_auto_2 on BKCL_154_144.
Placed fixed instance BKCL_auto_3 on BKCL_154_20.
Wirelength after Macro cell placement is 83898.
Macro cell placement takes 0.22 sec.
Run super clustering :
	Initial slack 494943.
	2 iterations finished.
	Final slack 495092.
Super clustering done.
Design Utilization : 44%.
Wirelength after post global placement is 89773.
Post global placement takes 15.13 sec.
Wirelength after legalization is 92767.
Legalization takes 1.11 sec.
Worst slack before Replication Place is 497418.
Wirelength after replication placement is 92767.
Legalized cost 497418.000000.
The detailed placement ends at 11th iteration.
Wirelength after detailed placement is 92767.
Timing-driven detailed placement takes 4.72 sec.
Placement done.
Total placement takes 53.25 sec.
Finished placement. (CPU time elapsed 0h:00m:54s)

Routing started.
Building routing graph takes 1.38 sec.
Worst slack is 497519.
Processing design graph takes 0.70 sec.
Total memory for routing:
	52.427109 M.
Total nets for routing : 8687.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Global Routing step 1 processed 0 nets, it takes 0.02 sec.
Global Routing step 2 processed 0 nets, it takes 0.03 sec.
Unrouted nets 313 at the end of iteration 0.
Unrouted nets 249 at the end of iteration 1.
Unrouted nets 201 at the end of iteration 2.
Unrouted nets 196 at the end of iteration 3.
Unrouted nets 164 at the end of iteration 4.
Unrouted nets 160 at the end of iteration 5.
Unrouted nets 153 at the end of iteration 6.
Unrouted nets 133 at the end of iteration 7.
Unrouted nets 120 at the end of iteration 8.
Unrouted nets 111 at the end of iteration 9.
Unrouted nets 125 at the end of iteration 10.
Unrouted nets 115 at the end of iteration 11.
Unrouted nets 99 at the end of iteration 12.
Unrouted nets 102 at the end of iteration 13.
Unrouted nets 98 at the end of iteration 14.
Unrouted nets 94 at the end of iteration 15.
Unrouted nets 98 at the end of iteration 16.
Unrouted nets 90 at the end of iteration 17.
Unrouted nets 84 at the end of iteration 18.
Unrouted nets 68 at the end of iteration 19.
Unrouted nets 42 at the end of iteration 20.
Unrouted nets 37 at the end of iteration 21.
Unrouted nets 31 at the end of iteration 22.
Unrouted nets 21 at the end of iteration 23.
Unrouted nets 16 at the end of iteration 24.
Unrouted nets 10 at the end of iteration 25.
Unrouted nets 0 at the end of iteration 26.
Global Routing step 3 processed 389 nets, it takes 53.91 sec.
Global routing takes 53.97 sec.
Total 13143 subnets.
    forward max bucket size 23032 , backward 1318.
        Unrouted nets 10237 at the end of iteration 0.
    route iteration 0, CPU time elapsed 5.296875 sec.
    forward max bucket size 23952 , backward 1496.
        Unrouted nets 8215 at the end of iteration 1.
    route iteration 1, CPU time elapsed 4.750000 sec.
    forward max bucket size 24713 , backward 605.
        Unrouted nets 6576 at the end of iteration 2.
    route iteration 2, CPU time elapsed 4.437500 sec.
    forward max bucket size 25629 , backward 1301.
        Unrouted nets 5498 at the end of iteration 3.
    route iteration 3, CPU time elapsed 4.718750 sec.
    forward max bucket size 1022 , backward 1165.
        Unrouted nets 4670 at the end of iteration 4.
    route iteration 4, CPU time elapsed 3.984375 sec.
    forward max bucket size 1048 , backward 814.
        Unrouted nets 4086 at the end of iteration 5.
    route iteration 5, CPU time elapsed 3.734375 sec.
    forward max bucket size 1191 , backward 1128.
        Unrouted nets 4505 at the end of iteration 6.
    route iteration 6, CPU time elapsed 3.156250 sec.
    forward max bucket size 1233 , backward 1359.
        Unrouted nets 4376 at the end of iteration 7.
    route iteration 7, CPU time elapsed 2.796875 sec.
    forward max bucket size 1314 , backward 1460.
        Unrouted nets 3898 at the end of iteration 8.
    route iteration 8, CPU time elapsed 2.546875 sec.
    forward max bucket size 967 , backward 1077.
        Unrouted nets 3363 at the end of iteration 9.
    route iteration 9, CPU time elapsed 2.125000 sec.
    forward max bucket size 1663 , backward 1596.
        Unrouted nets 2935 at the end of iteration 10.
    route iteration 10, CPU time elapsed 1.843750 sec.
    forward max bucket size 948 , backward 890.
        Unrouted nets 2552 at the end of iteration 11.
    route iteration 11, CPU time elapsed 1.515625 sec.
    forward max bucket size 1764 , backward 1105.
        Unrouted nets 2213 at the end of iteration 12.
    route iteration 12, CPU time elapsed 1.406250 sec.
    forward max bucket size 1703 , backward 1082.
        Unrouted nets 1859 at the end of iteration 13.
    route iteration 13, CPU time elapsed 1.171875 sec.
    forward max bucket size 961 , backward 962.
        Unrouted nets 1511 at the end of iteration 14.
    route iteration 14, CPU time elapsed 0.953125 sec.
    forward max bucket size 889 , backward 901.
        Unrouted nets 1215 at the end of iteration 15.
    route iteration 15, CPU time elapsed 0.796875 sec.
    forward max bucket size 674 , backward 918.
        Unrouted nets 1024 at the end of iteration 16.
    route iteration 16, CPU time elapsed 0.734375 sec.
    forward max bucket size 485 , backward 1927.
        Unrouted nets 849 at the end of iteration 17.
    route iteration 17, CPU time elapsed 0.578125 sec.
    forward max bucket size 748 , backward 726.
        Unrouted nets 708 at the end of iteration 18.
    route iteration 18, CPU time elapsed 0.484375 sec.
    forward max bucket size 1058 , backward 568.
        Unrouted nets 612 at the end of iteration 19.
    route iteration 19, CPU time elapsed 0.437500 sec.
    forward max bucket size 1071 , backward 787.
        Unrouted nets 469 at the end of iteration 20.
    route iteration 20, CPU time elapsed 0.375000 sec.
    forward max bucket size 656 , backward 597.
        Unrouted nets 391 at the end of iteration 21.
    route iteration 21, CPU time elapsed 0.375000 sec.
    forward max bucket size 609 , backward 699.
        Unrouted nets 344 at the end of iteration 22.
    route iteration 22, CPU time elapsed 0.296875 sec.
    forward max bucket size 431 , backward 601.
        Unrouted nets 291 at the end of iteration 23.
    route iteration 23, CPU time elapsed 0.265625 sec.
    forward max bucket size 356 , backward 448.
        Unrouted nets 232 at the end of iteration 24.
    route iteration 24, CPU time elapsed 0.203125 sec.
    forward max bucket size 367 , backward 646.
        Unrouted nets 200 at the end of iteration 25.
    route iteration 25, CPU time elapsed 0.203125 sec.
    forward max bucket size 586 , backward 320.
        Unrouted nets 160 at the end of iteration 26.
    route iteration 26, CPU time elapsed 0.187500 sec.
    forward max bucket size 443 , backward 683.
        Unrouted nets 136 at the end of iteration 27.
    route iteration 27, CPU time elapsed 0.171875 sec.
    forward max bucket size 228 , backward 302.
        Unrouted nets 115 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.156250 sec.
    forward max bucket size 508 , backward 701.
        Unrouted nets 115 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.156250 sec.
    forward max bucket size 880 , backward 717.
        Unrouted nets 96 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.140625 sec.
    forward max bucket size 413 , backward 336.
        Unrouted nets 69 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.109375 sec.
    forward max bucket size 532 , backward 883.
        Unrouted nets 63 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.140625 sec.
    forward max bucket size 548 , backward 886.
        Unrouted nets 59 at the end of iteration 33.
    route iteration 33, CPU time elapsed 0.125000 sec.
    forward max bucket size 618 , backward 611.
        Unrouted nets 54 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.109375 sec.
    forward max bucket size 198 , backward 188.
        Unrouted nets 37 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.093750 sec.
    forward max bucket size 29 , backward 239.
        Unrouted nets 39 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.078125 sec.
    forward max bucket size 401 , backward 336.
        Unrouted nets 36 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.093750 sec.
    forward max bucket size 73 , backward 285.
        Unrouted nets 41 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.093750 sec.
    forward max bucket size 421 , backward 268.
        Unrouted nets 29 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.093750 sec.
    forward max bucket size 117 , backward 73.
        Unrouted nets 19 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.078125 sec.
    forward max bucket size 21 , backward 24.
        Unrouted nets 13 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.062500 sec.
    forward max bucket size 21 , backward 30.
        Unrouted nets 4 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.078125 sec.
    forward max bucket size 12 , backward 51.
        Unrouted nets 2 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.062500 sec.
    forward max bucket size 9 , backward 9.
        Unrouted nets 0 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.062500 sec.
C: Route-2036: The clock path from top_dht22_inst/HEX8_inst/clk_1k/opit_0_inv:Q to top_dht22_inst/HEX8_inst/sel_r[2]/opit_0_inv:CLK is routed by SRB.
C: Route-2036: The clock path from jtag_TCK_ibuf/opit_1:OUT to clkbufg_0/gopclkbufg:CLK is routed by SRB.
C: Route-2036: The clock path from top_dht22_inst/DHT22_drive_inst/clk_1m/opit_0_inv:Q to top_dht22_inst/DHT22_drive_inst/us_cnt_clr/opit_0_inv_L5Q:CLK is routed by SRB.
Detailed routing takes 52.53 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
I: Route-6001: Insert route through in CLMA_106_213.
I: Route-6001: Insert route through in CLMA_118_212.
I: Route-6001: Insert route through in CLMA_102_200.
I: Route-6001: Insert route through in CLMA_98_172.
I: Route-6001: Insert route through in CLMA_106_192.
I: Route-6001: Insert route through in CLMA_102_200.
I: Route-6001: Insert route through in CLMA_98_244.
I: Route-6001: Insert route through in CLMA_98_213.
I: Route-6001: Insert route through in CLMA_106_200.
I: Route-6001: Insert route through in CLMA_82_236.
I: Route-6001: Insert route through in CLMA_82_228.
I: Route-6001: Insert route through in CLMA_82_240.
I: Route-6001: Insert route through in CLMA_90_237.
I: Route-6001: Insert route through in CLMA_90_236.
I: Route-6001: Insert route through in CLMA_70_196.
I: Route-6001: Insert route through in CLMA_70_252.
I: Route-6001: Insert route through in CLMA_70_137.
I: Route-6001: Insert route through in CLMA_70_196.
I: Route-6001: Insert route through in CLMA_86_164.
I: Route-6001: Insert route through in CLMA_98_265.
I: Route-6001: Insert route through in CLMA_106_213.
I: Route-6001: Insert route through in CLMA_70_204.
I: Route-6001: Insert route through in CLMA_106_176.
I: Route-6001: Insert route through in CLMA_98_249.
I: Route-6001: Insert route through in CLMA_42_36.
I: Route-6001: Insert route through in CLMA_98_201.
I: Route-6001: Insert route through in CLMA_70_285.
I: Route-6001: Insert route through in CLMA_118_180.
I: Route-6001: Insert route through in CLMA_78_152.
I: Route-6001: Insert route through in CLMA_90_189.
I: Route-6001: Insert route through in CLMA_50_237.
I: Route-6001: Insert route through in CLMA_98_64.
I: Route-6001: Insert route through in CLMA_90_276.
I: Route-6001: Insert route through in CLMA_98_232.
I: Route-6001: Insert route through in CLMA_106_316.
I: Route-6001: Insert route through in CLMA_98_244.
I: Route-6001: Insert route through in CLMA_130_341.
I: Route-6001: Insert route through in CLMA_42_133.
I: Route-6001: Insert route through in CLMA_70_17.
I: Route-6001: Insert route through in CLMA_98_305.
I: Route-6001: Insert route through in CLMA_50_77.
I: Route-6001: Insert route through in CLMA_50_201.
I: Route-6001: Insert route through in CLMA_90_29.
I: Route-6001: Insert route through in CLMA_134_288.
I: Route-6001: Insert route through in CLMA_38_44.
I: Route-6001: Insert route through in CLMA_98_257.
I: Route-6001: Insert route through in CLMA_90_260.
I: Route-6001: Insert route through in CLMA_86_260.
I: Route-6001: Insert route through in CLMA_130_193.
I: Route-6001: Insert route through in CLMA_70_281.
I: Route-6001: Insert route through in CLMA_50_132.
I: Route-6001: Insert route through in CLMA_50_261.
I: Route-6001: Insert route through in CLMA_46_280.
I: Route-6001: Insert route through in USCM_74_106.
    Annotate routing result again.
Finish routing takes 2.11 sec.
The timing paths of the clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred have hold violation, the worst slack : -68.
All timing paths hold violation have been fixed.
Hold fix iterated 1 times
The hold violation of the clock top_dht22_inst/DHT22_drive_inst/clk_1m/Q[0]_Inferred has been fixed successfully, the finally worst slack: 85(slow), 157(fast).
Hold violation fix takes 14.28 sec.
Used srb routing arc is 159280.
Cleanup routing takes 0.05 sec.
Routing done.
Total routing takes 126.19 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 4        | 30            | 13                  
| Use of BKCL              | 4        | 6             | 67                  
| Use of CLMA              | 2216     | 3274          | 68                  
|   FF                     | 2224     | 19644         | 11                  
|   LUT                    | 6112     | 13096         | 47                  
|   LUT-FF pairs           | 1526     | 13096         | 12                  
| Use of CLMS              | 1079     | 1110          | 97                  
|   FF                     | 0        | 6660          | 0                   
|   LUT                    | 1728     | 4440          | 39                  
|   LUT-FF pairs           | 0        | 4440          | 0                   
|   Distributed RAM        | 1728     | 4440          | 39                  
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 0        | 48            | 0                   
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 36       | 240           | 15                  
|   IOBD                   | 20       | 120           | 17                  
|   IOBR                   | 1        | 6             | 17                  
|   IOBS                   | 15       | 114           | 13                  
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 36       | 240           | 15                  
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 0        | 6             | 0                   
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 0        | 24            | 0                   
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 3        | 20            | 15                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:03m:01s)
Design 'tinyriscv_soc_top' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 187.000 sec
Action pnr: CPU time elapsed is 184.500 sec
Current time: Sun Oct 31 21:25:15 2021
Action pnr: Peak memory pool usage is 763,469,824 bytes
Finished placement and routing. (CPU time elapsed 0h:03m:01s)
