Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Aug  8 13:12:16 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 34 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -24.320     -667.936                    708                 1916        0.122        0.000                      0                 1916        3.000        0.000                       0                   848  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk               -24.320     -667.936                    708                 1916        0.122        0.000                      0                 1916        3.000        0.000                       0                   848  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :          708  Failing Endpoints,  Worst Slack      -24.320ns,  Total Violation     -667.936ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -24.320ns  (required time - arrival time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        31.265ns  (logic 18.389ns (58.816%)  route 12.876ns (41.184%))
  Logic Levels:           72  (CARRY4=54 LUT1=1 LUT2=3 LUT3=11 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=849, unset)          0.973     0.973    cond_computed1/clk
    SLICE_X49Y48         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  cond_computed1/out_reg[0]/Q
                         net (fo=8, routed)           0.834     2.263    fsm6/cond_computed1_out
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.387 r  fsm6/A_write_data[15]_INST_0_i_4/O
                         net (fo=4, routed)           0.182     2.570    fsm5/out_reg[1]_3
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.694 r  fsm5/done_i_2/O
                         net (fo=18, routed)          0.377     3.070    fsm5/out_reg[0]_0
    SLICE_X46Y47         LUT6 (Prop_lut6_I2_O)        0.124     3.194 r  fsm5/out[14]_i_9/O
                         net (fo=1, routed)           0.403     3.597    A_i_i1/S[0]
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.253 r  A_i_i1/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.253    A_i_i1/out_reg[14]_i_2_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     4.546 r  A_i_i1/out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.734     5.280    sqrt0/CO[0]
    SLICE_X46Y48         LUT2 (Prop_lut2_I1_O)        0.373     5.653 r  sqrt0/out[13]_i_8/O
                         net (fo=1, routed)           0.000     5.653    fsm5/S[2]
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.029 r  fsm5/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.029    fsm5/out_reg[13]_i_2_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  fsm5/out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          1.170     7.316    fsm5/out[13]_i_5_0[0]
    SLICE_X44Y47         LUT3 (Prop_lut3_I1_O)        0.124     7.440 r  fsm5/out[12]_i_13/O
                         net (fo=1, routed)           0.000     7.440    fsm5/out[12]_i_13_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.838 r  fsm5/out_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.838    fsm5/out_reg[12]_i_5_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.172 r  fsm5/out_reg[12]_i_2/O[1]
                         net (fo=3, routed)           0.909     9.082    sqrt0/out_reg[11]_0[3]
    SLICE_X43Y50         LUT2 (Prop_lut2_I0_O)        0.303     9.385 r  sqrt0/out[11]_i_8__1/O
                         net (fo=1, routed)           0.000     9.385    fsm5/out_reg[11][0]
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.917 r  fsm5/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.917    fsm5/out_reg[11]_i_2_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.095 r  fsm5/out_reg[11]_i_1__1/CO[1]
                         net (fo=17, routed)          0.572    10.667    sqrt0/out_reg[11]_1[0]
    SLICE_X42Y50         LUT3 (Prop_lut3_I1_O)        0.329    10.996 r  sqrt0/out[10]_i_17/O
                         net (fo=1, routed)           0.000    10.996    fsm5/out_reg[9]_i_10_1[0]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.509 r  fsm5/out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.509    fsm5/out_reg[10]_i_7_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.626 r  fsm5/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.626    fsm5/out_reg[10]_i_2_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.743 r  fsm5/out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          0.813    12.556    fsm5/CO[0]
    SLICE_X41Y51         LUT3 (Prop_lut3_I1_O)        0.124    12.680 r  fsm5/out[9]_i_19/O
                         net (fo=1, routed)           0.000    12.680    fsm5/out[9]_i_19_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.230 r  fsm5/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.230    fsm5/out_reg[9]_i_10_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.344 r  fsm5/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.344    fsm5/out_reg[9]_i_5_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.458 r  fsm5/out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.458    fsm5/out_reg[9]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.680 r  fsm5/out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.803    14.483    fsm5/out[9]_i_4[0]
    SLICE_X39Y53         LUT3 (Prop_lut3_I1_O)        0.299    14.782 r  fsm5/out[8]_i_18/O
                         net (fo=1, routed)           0.000    14.782    fsm5/out[8]_i_18_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.332 r  fsm5/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.332    fsm5/out_reg[8]_i_10_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.446 r  fsm5/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.446    fsm5/out_reg[8]_i_5_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.560 r  fsm5/out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.560    fsm5/out_reg[8]_i_3_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.782 r  fsm5/out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.822    16.604    fsm5_n_68
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.299    16.903 r  out[7]_i_13/O
                         net (fo=1, routed)           0.000    16.903    fsm5/out[6]_i_12[1]
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.453 r  fsm5/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.453    fsm5/out_reg[7]_i_5_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.567 r  fsm5/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.567    fsm5/out_reg[7]_i_3_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.789 r  fsm5/out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.627    18.415    fsm5/out[7]_i_4__3[0]
    SLICE_X42Y56         LUT3 (Prop_lut3_I1_O)        0.299    18.714 r  fsm5/out[6]_i_19/O
                         net (fo=1, routed)           0.000    18.714    fsm5/out[6]_i_19_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.227 r  fsm5/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.227    fsm5/out_reg[6]_i_10_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.344 r  fsm5/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.344    fsm5/out_reg[6]_i_5_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.461 r  fsm5/out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.461    fsm5/out_reg[6]_i_3_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.680 r  fsm5/out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.675    20.355    fsm5/out[6]_i_4[0]
    SLICE_X40Y59         LUT3 (Prop_lut3_I1_O)        0.295    20.650 r  fsm5/out[5]_i_18/O
                         net (fo=1, routed)           0.000    20.650    A_i_i1/out[4]_i_17[1]
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.200 r  A_i_i1/out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.200    fsm5/out[4]_i_12[0]
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.314 r  fsm5/out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.314    fsm5/out_reg[5]_i_5_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.428 r  fsm5/out_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.428    fsm5/out_reg[5]_i_3_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.650 r  fsm5/out_reg[5]_i_2/O[0]
                         net (fo=17, routed)          0.657    22.307    fsm5_n_104
    SLICE_X41Y59         LUT3 (Prop_lut3_I1_O)        0.299    22.606 r  out[4]_i_21/O
                         net (fo=1, routed)           0.000    22.606    A_i_i1/out[3]_i_22[2]
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.007 r  A_i_i1/out_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.007    A_i_i1/out_reg[4]_i_15_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.121 r  A_i_i1/out_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.121    A_i_i1/out_reg[4]_i_10_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.235 r  A_i_i1/out_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.235    fsm5/out[3]_i_7__2[0]
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.349 r  fsm5/out_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.349    fsm5/out_reg[4]_i_3_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.571 r  fsm5/out_reg[4]_i_2/O[0]
                         net (fo=17, routed)          0.822    24.393    fsm5_n_109
    SLICE_X42Y62         LUT3 (Prop_lut3_I1_O)        0.299    24.692 r  out[3]_i_18/O
                         net (fo=1, routed)           0.000    24.692    A_i_i1/out[2]_i_17[1]
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.225 r  A_i_i1/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.225    A_i_i1/out_reg[3]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.342 r  A_i_i1/out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.342    A_i_i1/out_reg[3]_i_5_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.459 r  A_i_i1/out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.459    A_i_i1/out_reg[3]_i_3_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.678 r  A_i_i1/out_reg[3]_i_2/O[0]
                         net (fo=17, routed)          0.682    26.360    A_i_i1_n_51
    SLICE_X43Y62         LUT3 (Prop_lut3_I1_O)        0.295    26.655 r  out[2]_i_21/O
                         net (fo=1, routed)           0.000    26.655    A_i_i1/out[1]_i_22[2]
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.056 r  A_i_i1/out_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.056    A_i_i1/out_reg[2]_i_15_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.170 r  A_i_i1/out_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.170    A_i_i1/out_reg[2]_i_10_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.284 r  A_i_i1/out_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.284    A_i_i1/out_reg[2]_i_5_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.398 r  A_i_i1/out_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.398    A_i_i1/out_reg[2]_i_3_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.620 r  A_i_i1/out_reg[2]_i_2/O[0]
                         net (fo=17, routed)          0.681    28.301    A_i_i1_n_65
    SLICE_X44Y63         LUT3 (Prop_lut3_I1_O)        0.299    28.600 r  out[1]_i_21/O
                         net (fo=1, routed)           0.000    28.600    A_i_i1/out[0]_i_22[2]
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.001 r  A_i_i1/out_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.001    A_i_i1/out_reg[1]_i_15_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.115 r  A_i_i1/out_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.115    A_i_i1/out_reg[1]_i_10_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.229 r  A_i_i1/out_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.229    A_i_i1/out_reg[1]_i_5_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.343 r  A_i_i1/out_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.343    A_i_i1/out_reg[1]_i_3_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.565 r  A_i_i1/out_reg[1]_i_2/O[0]
                         net (fo=16, routed)          0.809    30.374    A_i_i1_n_79
    SLICE_X45Y63         LUT3 (Prop_lut3_I1_O)        0.299    30.673 r  out[0]_i_22/O
                         net (fo=1, routed)           0.000    30.673    A_i_i1/out_reg[0]_i_10_0[1]
    SLICE_X45Y63         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.071 r  A_i_i1/out_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000    31.071    A_i_i1/out_reg[0]_i_15_n_0
    SLICE_X45Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.185 r  A_i_i1/out_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000    31.185    A_i_i1/out_reg[0]_i_10_n_0
    SLICE_X45Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.299 r  A_i_i1/out_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    31.299    A_i_i1/out_reg[0]_i_5_n_0
    SLICE_X45Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.413 r  A_i_i1/out_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000    31.413    A_i_i1/out_reg[0]_i_3_n_0
    SLICE_X45Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    31.635 f  A_i_i1/out_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.304    31.939    sqrt0/out_reg[0]_0[0]
    SLICE_X49Y67         LUT1 (Prop_lut1_I0_O)        0.299    32.238 r  sqrt0/out[0]_i_1/O
                         net (fo=1, routed)           0.000    32.238    sqrt0/p_2_out[0]
    SLICE_X49Y67         FDRE                                         r  sqrt0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=849, unset)          0.924     7.924    sqrt0/clk
    SLICE_X49Y67         FDRE                                         r  sqrt0/out_reg[0]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X49Y67         FDRE (Setup_fdre_C_D)        0.029     7.918    sqrt0/out_reg[0]
  -------------------------------------------------------------------
                         required time                          7.918    
                         arrival time                         -32.238    
  -------------------------------------------------------------------
                         slack                                -24.320    

Slack (VIOLATED) :        -22.294ns  (required time - arrival time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        29.241ns  (logic 17.128ns (58.575%)  route 12.113ns (41.425%))
  Logic Levels:           66  (CARRY4=49 LUT1=1 LUT2=3 LUT3=10 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=849, unset)          0.973     0.973    cond_computed1/clk
    SLICE_X49Y48         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  cond_computed1/out_reg[0]/Q
                         net (fo=8, routed)           0.834     2.263    fsm6/cond_computed1_out
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.387 r  fsm6/A_write_data[15]_INST_0_i_4/O
                         net (fo=4, routed)           0.182     2.570    fsm5/out_reg[1]_3
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.694 r  fsm5/done_i_2/O
                         net (fo=18, routed)          0.377     3.070    fsm5/out_reg[0]_0
    SLICE_X46Y47         LUT6 (Prop_lut6_I2_O)        0.124     3.194 r  fsm5/out[14]_i_9/O
                         net (fo=1, routed)           0.403     3.597    A_i_i1/S[0]
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.253 r  A_i_i1/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.253    A_i_i1/out_reg[14]_i_2_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     4.546 r  A_i_i1/out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.734     5.280    sqrt0/CO[0]
    SLICE_X46Y48         LUT2 (Prop_lut2_I1_O)        0.373     5.653 r  sqrt0/out[13]_i_8/O
                         net (fo=1, routed)           0.000     5.653    fsm5/S[2]
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.029 r  fsm5/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.029    fsm5/out_reg[13]_i_2_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  fsm5/out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          1.170     7.316    fsm5/out[13]_i_5_0[0]
    SLICE_X44Y47         LUT3 (Prop_lut3_I1_O)        0.124     7.440 r  fsm5/out[12]_i_13/O
                         net (fo=1, routed)           0.000     7.440    fsm5/out[12]_i_13_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.838 r  fsm5/out_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.838    fsm5/out_reg[12]_i_5_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.172 r  fsm5/out_reg[12]_i_2/O[1]
                         net (fo=3, routed)           0.909     9.082    sqrt0/out_reg[11]_0[3]
    SLICE_X43Y50         LUT2 (Prop_lut2_I0_O)        0.303     9.385 r  sqrt0/out[11]_i_8__1/O
                         net (fo=1, routed)           0.000     9.385    fsm5/out_reg[11][0]
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.917 r  fsm5/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.917    fsm5/out_reg[11]_i_2_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.095 r  fsm5/out_reg[11]_i_1__1/CO[1]
                         net (fo=17, routed)          0.572    10.667    sqrt0/out_reg[11]_1[0]
    SLICE_X42Y50         LUT3 (Prop_lut3_I1_O)        0.329    10.996 r  sqrt0/out[10]_i_17/O
                         net (fo=1, routed)           0.000    10.996    fsm5/out_reg[9]_i_10_1[0]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.509 r  fsm5/out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.509    fsm5/out_reg[10]_i_7_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.626 r  fsm5/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.626    fsm5/out_reg[10]_i_2_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.743 r  fsm5/out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          0.813    12.556    fsm5/CO[0]
    SLICE_X41Y51         LUT3 (Prop_lut3_I1_O)        0.124    12.680 r  fsm5/out[9]_i_19/O
                         net (fo=1, routed)           0.000    12.680    fsm5/out[9]_i_19_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.230 r  fsm5/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.230    fsm5/out_reg[9]_i_10_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.344 r  fsm5/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.344    fsm5/out_reg[9]_i_5_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.458 r  fsm5/out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.458    fsm5/out_reg[9]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.680 r  fsm5/out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.803    14.483    fsm5/out[9]_i_4[0]
    SLICE_X39Y53         LUT3 (Prop_lut3_I1_O)        0.299    14.782 r  fsm5/out[8]_i_18/O
                         net (fo=1, routed)           0.000    14.782    fsm5/out[8]_i_18_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.332 r  fsm5/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.332    fsm5/out_reg[8]_i_10_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.446 r  fsm5/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.446    fsm5/out_reg[8]_i_5_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.560 r  fsm5/out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.560    fsm5/out_reg[8]_i_3_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.782 r  fsm5/out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.822    16.604    fsm5_n_68
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.299    16.903 r  out[7]_i_13/O
                         net (fo=1, routed)           0.000    16.903    fsm5/out[6]_i_12[1]
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.453 r  fsm5/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.453    fsm5/out_reg[7]_i_5_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.567 r  fsm5/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.567    fsm5/out_reg[7]_i_3_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.789 r  fsm5/out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.627    18.415    fsm5/out[7]_i_4__3[0]
    SLICE_X42Y56         LUT3 (Prop_lut3_I1_O)        0.299    18.714 r  fsm5/out[6]_i_19/O
                         net (fo=1, routed)           0.000    18.714    fsm5/out[6]_i_19_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.227 r  fsm5/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.227    fsm5/out_reg[6]_i_10_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.344 r  fsm5/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.344    fsm5/out_reg[6]_i_5_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.461 r  fsm5/out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.461    fsm5/out_reg[6]_i_3_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.680 r  fsm5/out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.675    20.355    fsm5/out[6]_i_4[0]
    SLICE_X40Y59         LUT3 (Prop_lut3_I1_O)        0.295    20.650 r  fsm5/out[5]_i_18/O
                         net (fo=1, routed)           0.000    20.650    A_i_i1/out[4]_i_17[1]
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.200 r  A_i_i1/out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.200    fsm5/out[4]_i_12[0]
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.314 r  fsm5/out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.314    fsm5/out_reg[5]_i_5_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.428 r  fsm5/out_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.428    fsm5/out_reg[5]_i_3_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.650 r  fsm5/out_reg[5]_i_2/O[0]
                         net (fo=17, routed)          0.657    22.307    fsm5_n_104
    SLICE_X41Y59         LUT3 (Prop_lut3_I1_O)        0.299    22.606 r  out[4]_i_21/O
                         net (fo=1, routed)           0.000    22.606    A_i_i1/out[3]_i_22[2]
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.007 r  A_i_i1/out_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.007    A_i_i1/out_reg[4]_i_15_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.121 r  A_i_i1/out_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.121    A_i_i1/out_reg[4]_i_10_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.235 r  A_i_i1/out_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.235    fsm5/out[3]_i_7__2[0]
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.349 r  fsm5/out_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.349    fsm5/out_reg[4]_i_3_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.571 r  fsm5/out_reg[4]_i_2/O[0]
                         net (fo=17, routed)          0.822    24.393    fsm5_n_109
    SLICE_X42Y62         LUT3 (Prop_lut3_I1_O)        0.299    24.692 r  out[3]_i_18/O
                         net (fo=1, routed)           0.000    24.692    A_i_i1/out[2]_i_17[1]
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.225 r  A_i_i1/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.225    A_i_i1/out_reg[3]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.342 r  A_i_i1/out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.342    A_i_i1/out_reg[3]_i_5_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.459 r  A_i_i1/out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.459    A_i_i1/out_reg[3]_i_3_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.678 r  A_i_i1/out_reg[3]_i_2/O[0]
                         net (fo=17, routed)          0.682    26.360    A_i_i1_n_51
    SLICE_X43Y62         LUT3 (Prop_lut3_I1_O)        0.295    26.655 r  out[2]_i_21/O
                         net (fo=1, routed)           0.000    26.655    A_i_i1/out[1]_i_22[2]
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.056 r  A_i_i1/out_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.056    A_i_i1/out_reg[2]_i_15_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.170 r  A_i_i1/out_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.170    A_i_i1/out_reg[2]_i_10_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.284 r  A_i_i1/out_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.284    A_i_i1/out_reg[2]_i_5_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.398 r  A_i_i1/out_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.398    A_i_i1/out_reg[2]_i_3_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.620 r  A_i_i1/out_reg[2]_i_2/O[0]
                         net (fo=17, routed)          0.681    28.301    A_i_i1_n_65
    SLICE_X44Y63         LUT3 (Prop_lut3_I1_O)        0.299    28.600 r  out[1]_i_21/O
                         net (fo=1, routed)           0.000    28.600    A_i_i1/out[0]_i_22[2]
    SLICE_X44Y63         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    29.001 r  A_i_i1/out_reg[1]_i_15/CO[3]
                         net (fo=1, routed)           0.000    29.001    A_i_i1/out_reg[1]_i_15_n_0
    SLICE_X44Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.115 r  A_i_i1/out_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    29.115    A_i_i1/out_reg[1]_i_10_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.229 r  A_i_i1/out_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    29.229    A_i_i1/out_reg[1]_i_5_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.343 r  A_i_i1/out_reg[1]_i_3/CO[3]
                         net (fo=1, routed)           0.000    29.343    A_i_i1/out_reg[1]_i_3_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    29.565 f  A_i_i1/out_reg[1]_i_2/O[0]
                         net (fo=16, routed)          0.350    29.915    sqrt0/out_reg[1]_0[0]
    SLICE_X47Y67         LUT1 (Prop_lut1_I0_O)        0.299    30.214 r  sqrt0/out[1]_i_1/O
                         net (fo=1, routed)           0.000    30.214    sqrt0/out[1]_i_1_n_0
    SLICE_X47Y67         FDRE                                         r  sqrt0/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=849, unset)          0.924     7.924    sqrt0/clk
    SLICE_X47Y67         FDRE                                         r  sqrt0/out_reg[1]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X47Y67         FDRE (Setup_fdre_C_D)        0.031     7.920    sqrt0/out_reg[1]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                         -30.214    
  -------------------------------------------------------------------
                         slack                                -22.294    

Slack (VIOLATED) :        -20.332ns  (required time - arrival time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        27.279ns  (logic 15.864ns (58.154%)  route 11.415ns (41.846%))
  Logic Levels:           60  (CARRY4=44 LUT1=1 LUT2=3 LUT3=9 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=849, unset)          0.973     0.973    cond_computed1/clk
    SLICE_X49Y48         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  cond_computed1/out_reg[0]/Q
                         net (fo=8, routed)           0.834     2.263    fsm6/cond_computed1_out
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.387 r  fsm6/A_write_data[15]_INST_0_i_4/O
                         net (fo=4, routed)           0.182     2.570    fsm5/out_reg[1]_3
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.694 r  fsm5/done_i_2/O
                         net (fo=18, routed)          0.377     3.070    fsm5/out_reg[0]_0
    SLICE_X46Y47         LUT6 (Prop_lut6_I2_O)        0.124     3.194 r  fsm5/out[14]_i_9/O
                         net (fo=1, routed)           0.403     3.597    A_i_i1/S[0]
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.253 r  A_i_i1/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.253    A_i_i1/out_reg[14]_i_2_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     4.546 r  A_i_i1/out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.734     5.280    sqrt0/CO[0]
    SLICE_X46Y48         LUT2 (Prop_lut2_I1_O)        0.373     5.653 r  sqrt0/out[13]_i_8/O
                         net (fo=1, routed)           0.000     5.653    fsm5/S[2]
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.029 r  fsm5/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.029    fsm5/out_reg[13]_i_2_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  fsm5/out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          1.170     7.316    fsm5/out[13]_i_5_0[0]
    SLICE_X44Y47         LUT3 (Prop_lut3_I1_O)        0.124     7.440 r  fsm5/out[12]_i_13/O
                         net (fo=1, routed)           0.000     7.440    fsm5/out[12]_i_13_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.838 r  fsm5/out_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.838    fsm5/out_reg[12]_i_5_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.172 r  fsm5/out_reg[12]_i_2/O[1]
                         net (fo=3, routed)           0.909     9.082    sqrt0/out_reg[11]_0[3]
    SLICE_X43Y50         LUT2 (Prop_lut2_I0_O)        0.303     9.385 r  sqrt0/out[11]_i_8__1/O
                         net (fo=1, routed)           0.000     9.385    fsm5/out_reg[11][0]
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.917 r  fsm5/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.917    fsm5/out_reg[11]_i_2_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.095 r  fsm5/out_reg[11]_i_1__1/CO[1]
                         net (fo=17, routed)          0.572    10.667    sqrt0/out_reg[11]_1[0]
    SLICE_X42Y50         LUT3 (Prop_lut3_I1_O)        0.329    10.996 r  sqrt0/out[10]_i_17/O
                         net (fo=1, routed)           0.000    10.996    fsm5/out_reg[9]_i_10_1[0]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.509 r  fsm5/out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.509    fsm5/out_reg[10]_i_7_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.626 r  fsm5/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.626    fsm5/out_reg[10]_i_2_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.743 r  fsm5/out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          0.813    12.556    fsm5/CO[0]
    SLICE_X41Y51         LUT3 (Prop_lut3_I1_O)        0.124    12.680 r  fsm5/out[9]_i_19/O
                         net (fo=1, routed)           0.000    12.680    fsm5/out[9]_i_19_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.230 r  fsm5/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.230    fsm5/out_reg[9]_i_10_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.344 r  fsm5/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.344    fsm5/out_reg[9]_i_5_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.458 r  fsm5/out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.458    fsm5/out_reg[9]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.680 r  fsm5/out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.803    14.483    fsm5/out[9]_i_4[0]
    SLICE_X39Y53         LUT3 (Prop_lut3_I1_O)        0.299    14.782 r  fsm5/out[8]_i_18/O
                         net (fo=1, routed)           0.000    14.782    fsm5/out[8]_i_18_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.332 r  fsm5/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.332    fsm5/out_reg[8]_i_10_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.446 r  fsm5/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.446    fsm5/out_reg[8]_i_5_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.560 r  fsm5/out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.560    fsm5/out_reg[8]_i_3_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.782 r  fsm5/out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.822    16.604    fsm5_n_68
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.299    16.903 r  out[7]_i_13/O
                         net (fo=1, routed)           0.000    16.903    fsm5/out[6]_i_12[1]
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.453 r  fsm5/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.453    fsm5/out_reg[7]_i_5_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.567 r  fsm5/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.567    fsm5/out_reg[7]_i_3_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.789 r  fsm5/out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.627    18.415    fsm5/out[7]_i_4__3[0]
    SLICE_X42Y56         LUT3 (Prop_lut3_I1_O)        0.299    18.714 r  fsm5/out[6]_i_19/O
                         net (fo=1, routed)           0.000    18.714    fsm5/out[6]_i_19_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.227 r  fsm5/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.227    fsm5/out_reg[6]_i_10_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.344 r  fsm5/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.344    fsm5/out_reg[6]_i_5_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.461 r  fsm5/out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.461    fsm5/out_reg[6]_i_3_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.680 r  fsm5/out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.675    20.355    fsm5/out[6]_i_4[0]
    SLICE_X40Y59         LUT3 (Prop_lut3_I1_O)        0.295    20.650 r  fsm5/out[5]_i_18/O
                         net (fo=1, routed)           0.000    20.650    A_i_i1/out[4]_i_17[1]
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.200 r  A_i_i1/out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.200    fsm5/out[4]_i_12[0]
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.314 r  fsm5/out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.314    fsm5/out_reg[5]_i_5_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.428 r  fsm5/out_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.428    fsm5/out_reg[5]_i_3_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.650 r  fsm5/out_reg[5]_i_2/O[0]
                         net (fo=17, routed)          0.657    22.307    fsm5_n_104
    SLICE_X41Y59         LUT3 (Prop_lut3_I1_O)        0.299    22.606 r  out[4]_i_21/O
                         net (fo=1, routed)           0.000    22.606    A_i_i1/out[3]_i_22[2]
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.007 r  A_i_i1/out_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.007    A_i_i1/out_reg[4]_i_15_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.121 r  A_i_i1/out_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.121    A_i_i1/out_reg[4]_i_10_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.235 r  A_i_i1/out_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.235    fsm5/out[3]_i_7__2[0]
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.349 r  fsm5/out_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.349    fsm5/out_reg[4]_i_3_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.571 r  fsm5/out_reg[4]_i_2/O[0]
                         net (fo=17, routed)          0.822    24.393    fsm5_n_109
    SLICE_X42Y62         LUT3 (Prop_lut3_I1_O)        0.299    24.692 r  out[3]_i_18/O
                         net (fo=1, routed)           0.000    24.692    A_i_i1/out[2]_i_17[1]
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.225 r  A_i_i1/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.225    A_i_i1/out_reg[3]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.342 r  A_i_i1/out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.342    A_i_i1/out_reg[3]_i_5_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.459 r  A_i_i1/out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.459    A_i_i1/out_reg[3]_i_3_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.678 r  A_i_i1/out_reg[3]_i_2/O[0]
                         net (fo=17, routed)          0.682    26.360    A_i_i1_n_51
    SLICE_X43Y62         LUT3 (Prop_lut3_I1_O)        0.295    26.655 r  out[2]_i_21/O
                         net (fo=1, routed)           0.000    26.655    A_i_i1/out[1]_i_22[2]
    SLICE_X43Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    27.056 r  A_i_i1/out_reg[2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    27.056    A_i_i1/out_reg[2]_i_15_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.170 r  A_i_i1/out_reg[2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    27.170    A_i_i1/out_reg[2]_i_10_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.284 r  A_i_i1/out_reg[2]_i_5/CO[3]
                         net (fo=1, routed)           0.000    27.284    A_i_i1/out_reg[2]_i_5_n_0
    SLICE_X43Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    27.398 r  A_i_i1/out_reg[2]_i_3/CO[3]
                         net (fo=1, routed)           0.000    27.398    A_i_i1/out_reg[2]_i_3_n_0
    SLICE_X43Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    27.620 f  A_i_i1/out_reg[2]_i_2/O[0]
                         net (fo=17, routed)          0.333    27.953    sqrt0/out_reg[2]_0[0]
    SLICE_X41Y66         LUT1 (Prop_lut1_I0_O)        0.299    28.252 r  sqrt0/out[2]_i_1/O
                         net (fo=1, routed)           0.000    28.252    sqrt0/out[2]_i_1_n_0
    SLICE_X41Y66         FDRE                                         r  sqrt0/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=849, unset)          0.924     7.924    sqrt0/clk
    SLICE_X41Y66         FDRE                                         r  sqrt0/out_reg[2]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X41Y66         FDRE (Setup_fdre_C_D)        0.031     7.920    sqrt0/out_reg[2]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                         -28.252    
  -------------------------------------------------------------------
                         slack                                -20.332    

Slack (VIOLATED) :        -18.445ns  (required time - arrival time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        25.392ns  (logic 14.600ns (57.499%)  route 10.792ns (42.501%))
  Logic Levels:           54  (CARRY4=39 LUT1=1 LUT2=3 LUT3=8 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=849, unset)          0.973     0.973    cond_computed1/clk
    SLICE_X49Y48         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  cond_computed1/out_reg[0]/Q
                         net (fo=8, routed)           0.834     2.263    fsm6/cond_computed1_out
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.387 r  fsm6/A_write_data[15]_INST_0_i_4/O
                         net (fo=4, routed)           0.182     2.570    fsm5/out_reg[1]_3
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.694 r  fsm5/done_i_2/O
                         net (fo=18, routed)          0.377     3.070    fsm5/out_reg[0]_0
    SLICE_X46Y47         LUT6 (Prop_lut6_I2_O)        0.124     3.194 r  fsm5/out[14]_i_9/O
                         net (fo=1, routed)           0.403     3.597    A_i_i1/S[0]
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.253 r  A_i_i1/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.253    A_i_i1/out_reg[14]_i_2_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     4.546 r  A_i_i1/out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.734     5.280    sqrt0/CO[0]
    SLICE_X46Y48         LUT2 (Prop_lut2_I1_O)        0.373     5.653 r  sqrt0/out[13]_i_8/O
                         net (fo=1, routed)           0.000     5.653    fsm5/S[2]
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.029 r  fsm5/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.029    fsm5/out_reg[13]_i_2_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  fsm5/out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          1.170     7.316    fsm5/out[13]_i_5_0[0]
    SLICE_X44Y47         LUT3 (Prop_lut3_I1_O)        0.124     7.440 r  fsm5/out[12]_i_13/O
                         net (fo=1, routed)           0.000     7.440    fsm5/out[12]_i_13_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.838 r  fsm5/out_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.838    fsm5/out_reg[12]_i_5_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.172 r  fsm5/out_reg[12]_i_2/O[1]
                         net (fo=3, routed)           0.909     9.082    sqrt0/out_reg[11]_0[3]
    SLICE_X43Y50         LUT2 (Prop_lut2_I0_O)        0.303     9.385 r  sqrt0/out[11]_i_8__1/O
                         net (fo=1, routed)           0.000     9.385    fsm5/out_reg[11][0]
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.917 r  fsm5/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.917    fsm5/out_reg[11]_i_2_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.095 r  fsm5/out_reg[11]_i_1__1/CO[1]
                         net (fo=17, routed)          0.572    10.667    sqrt0/out_reg[11]_1[0]
    SLICE_X42Y50         LUT3 (Prop_lut3_I1_O)        0.329    10.996 r  sqrt0/out[10]_i_17/O
                         net (fo=1, routed)           0.000    10.996    fsm5/out_reg[9]_i_10_1[0]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.509 r  fsm5/out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.509    fsm5/out_reg[10]_i_7_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.626 r  fsm5/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.626    fsm5/out_reg[10]_i_2_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.743 r  fsm5/out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          0.813    12.556    fsm5/CO[0]
    SLICE_X41Y51         LUT3 (Prop_lut3_I1_O)        0.124    12.680 r  fsm5/out[9]_i_19/O
                         net (fo=1, routed)           0.000    12.680    fsm5/out[9]_i_19_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.230 r  fsm5/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.230    fsm5/out_reg[9]_i_10_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.344 r  fsm5/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.344    fsm5/out_reg[9]_i_5_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.458 r  fsm5/out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.458    fsm5/out_reg[9]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.680 r  fsm5/out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.803    14.483    fsm5/out[9]_i_4[0]
    SLICE_X39Y53         LUT3 (Prop_lut3_I1_O)        0.299    14.782 r  fsm5/out[8]_i_18/O
                         net (fo=1, routed)           0.000    14.782    fsm5/out[8]_i_18_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.332 r  fsm5/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.332    fsm5/out_reg[8]_i_10_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.446 r  fsm5/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.446    fsm5/out_reg[8]_i_5_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.560 r  fsm5/out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.560    fsm5/out_reg[8]_i_3_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.782 r  fsm5/out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.822    16.604    fsm5_n_68
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.299    16.903 r  out[7]_i_13/O
                         net (fo=1, routed)           0.000    16.903    fsm5/out[6]_i_12[1]
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.453 r  fsm5/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.453    fsm5/out_reg[7]_i_5_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.567 r  fsm5/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.567    fsm5/out_reg[7]_i_3_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.789 r  fsm5/out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.627    18.415    fsm5/out[7]_i_4__3[0]
    SLICE_X42Y56         LUT3 (Prop_lut3_I1_O)        0.299    18.714 r  fsm5/out[6]_i_19/O
                         net (fo=1, routed)           0.000    18.714    fsm5/out[6]_i_19_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.227 r  fsm5/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.227    fsm5/out_reg[6]_i_10_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.344 r  fsm5/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.344    fsm5/out_reg[6]_i_5_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.461 r  fsm5/out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.461    fsm5/out_reg[6]_i_3_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.680 r  fsm5/out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.675    20.355    fsm5/out[6]_i_4[0]
    SLICE_X40Y59         LUT3 (Prop_lut3_I1_O)        0.295    20.650 r  fsm5/out[5]_i_18/O
                         net (fo=1, routed)           0.000    20.650    A_i_i1/out[4]_i_17[1]
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.200 r  A_i_i1/out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.200    fsm5/out[4]_i_12[0]
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.314 r  fsm5/out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.314    fsm5/out_reg[5]_i_5_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.428 r  fsm5/out_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.428    fsm5/out_reg[5]_i_3_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.650 r  fsm5/out_reg[5]_i_2/O[0]
                         net (fo=17, routed)          0.657    22.307    fsm5_n_104
    SLICE_X41Y59         LUT3 (Prop_lut3_I1_O)        0.299    22.606 r  out[4]_i_21/O
                         net (fo=1, routed)           0.000    22.606    A_i_i1/out[3]_i_22[2]
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.007 r  A_i_i1/out_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.007    A_i_i1/out_reg[4]_i_15_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.121 r  A_i_i1/out_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.121    A_i_i1/out_reg[4]_i_10_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.235 r  A_i_i1/out_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.235    fsm5/out[3]_i_7__2[0]
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.349 r  fsm5/out_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.349    fsm5/out_reg[4]_i_3_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.571 r  fsm5/out_reg[4]_i_2/O[0]
                         net (fo=17, routed)          0.822    24.393    fsm5_n_109
    SLICE_X42Y62         LUT3 (Prop_lut3_I1_O)        0.299    24.692 r  out[3]_i_18/O
                         net (fo=1, routed)           0.000    24.692    A_i_i1/out[2]_i_17[1]
    SLICE_X42Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.225 r  A_i_i1/out_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    25.225    A_i_i1/out_reg[3]_i_10_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.342 r  A_i_i1/out_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    25.342    A_i_i1/out_reg[3]_i_5_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.459 r  A_i_i1/out_reg[3]_i_3/CO[3]
                         net (fo=1, routed)           0.000    25.459    A_i_i1/out_reg[3]_i_3_n_0
    SLICE_X42Y65         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    25.678 f  A_i_i1/out_reg[3]_i_2/O[0]
                         net (fo=17, routed)          0.392    26.070    sqrt0/out_reg[3]_0[0]
    SLICE_X41Y65         LUT1 (Prop_lut1_I0_O)        0.295    26.365 r  sqrt0/out[3]_i_1/O
                         net (fo=1, routed)           0.000    26.365    sqrt0/out[3]_i_1_n_0
    SLICE_X41Y65         FDRE                                         r  sqrt0/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=849, unset)          0.924     7.924    sqrt0/clk
    SLICE_X41Y65         FDRE                                         r  sqrt0/out_reg[3]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X41Y65         FDRE (Setup_fdre_C_D)        0.031     7.920    sqrt0/out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                         -26.365    
  -------------------------------------------------------------------
                         slack                                -18.445    

Slack (VIOLATED) :        -16.337ns  (required time - arrival time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        23.284ns  (logic 13.319ns (57.201%)  route 9.965ns (42.799%))
  Logic Levels:           49  (CARRY4=35 LUT1=1 LUT2=3 LUT3=7 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=849, unset)          0.973     0.973    cond_computed1/clk
    SLICE_X49Y48         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  cond_computed1/out_reg[0]/Q
                         net (fo=8, routed)           0.834     2.263    fsm6/cond_computed1_out
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.387 r  fsm6/A_write_data[15]_INST_0_i_4/O
                         net (fo=4, routed)           0.182     2.570    fsm5/out_reg[1]_3
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.694 r  fsm5/done_i_2/O
                         net (fo=18, routed)          0.377     3.070    fsm5/out_reg[0]_0
    SLICE_X46Y47         LUT6 (Prop_lut6_I2_O)        0.124     3.194 r  fsm5/out[14]_i_9/O
                         net (fo=1, routed)           0.403     3.597    A_i_i1/S[0]
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.253 r  A_i_i1/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.253    A_i_i1/out_reg[14]_i_2_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     4.546 r  A_i_i1/out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.734     5.280    sqrt0/CO[0]
    SLICE_X46Y48         LUT2 (Prop_lut2_I1_O)        0.373     5.653 r  sqrt0/out[13]_i_8/O
                         net (fo=1, routed)           0.000     5.653    fsm5/S[2]
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.029 r  fsm5/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.029    fsm5/out_reg[13]_i_2_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  fsm5/out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          1.170     7.316    fsm5/out[13]_i_5_0[0]
    SLICE_X44Y47         LUT3 (Prop_lut3_I1_O)        0.124     7.440 r  fsm5/out[12]_i_13/O
                         net (fo=1, routed)           0.000     7.440    fsm5/out[12]_i_13_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.838 r  fsm5/out_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.838    fsm5/out_reg[12]_i_5_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.172 r  fsm5/out_reg[12]_i_2/O[1]
                         net (fo=3, routed)           0.909     9.082    sqrt0/out_reg[11]_0[3]
    SLICE_X43Y50         LUT2 (Prop_lut2_I0_O)        0.303     9.385 r  sqrt0/out[11]_i_8__1/O
                         net (fo=1, routed)           0.000     9.385    fsm5/out_reg[11][0]
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.917 r  fsm5/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.917    fsm5/out_reg[11]_i_2_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.095 r  fsm5/out_reg[11]_i_1__1/CO[1]
                         net (fo=17, routed)          0.572    10.667    sqrt0/out_reg[11]_1[0]
    SLICE_X42Y50         LUT3 (Prop_lut3_I1_O)        0.329    10.996 r  sqrt0/out[10]_i_17/O
                         net (fo=1, routed)           0.000    10.996    fsm5/out_reg[9]_i_10_1[0]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.509 r  fsm5/out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.509    fsm5/out_reg[10]_i_7_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.626 r  fsm5/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.626    fsm5/out_reg[10]_i_2_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.743 r  fsm5/out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          0.813    12.556    fsm5/CO[0]
    SLICE_X41Y51         LUT3 (Prop_lut3_I1_O)        0.124    12.680 r  fsm5/out[9]_i_19/O
                         net (fo=1, routed)           0.000    12.680    fsm5/out[9]_i_19_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.230 r  fsm5/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.230    fsm5/out_reg[9]_i_10_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.344 r  fsm5/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.344    fsm5/out_reg[9]_i_5_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.458 r  fsm5/out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.458    fsm5/out_reg[9]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.680 r  fsm5/out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.803    14.483    fsm5/out[9]_i_4[0]
    SLICE_X39Y53         LUT3 (Prop_lut3_I1_O)        0.299    14.782 r  fsm5/out[8]_i_18/O
                         net (fo=1, routed)           0.000    14.782    fsm5/out[8]_i_18_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.332 r  fsm5/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.332    fsm5/out_reg[8]_i_10_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.446 r  fsm5/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.446    fsm5/out_reg[8]_i_5_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.560 r  fsm5/out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.560    fsm5/out_reg[8]_i_3_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.782 r  fsm5/out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.822    16.604    fsm5_n_68
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.299    16.903 r  out[7]_i_13/O
                         net (fo=1, routed)           0.000    16.903    fsm5/out[6]_i_12[1]
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.453 r  fsm5/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.453    fsm5/out_reg[7]_i_5_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.567 r  fsm5/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.567    fsm5/out_reg[7]_i_3_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.789 r  fsm5/out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.627    18.415    fsm5/out[7]_i_4__3[0]
    SLICE_X42Y56         LUT3 (Prop_lut3_I1_O)        0.299    18.714 r  fsm5/out[6]_i_19/O
                         net (fo=1, routed)           0.000    18.714    fsm5/out[6]_i_19_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.227 r  fsm5/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.227    fsm5/out_reg[6]_i_10_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.344 r  fsm5/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.344    fsm5/out_reg[6]_i_5_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.461 r  fsm5/out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.461    fsm5/out_reg[6]_i_3_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.680 r  fsm5/out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.675    20.355    fsm5/out[6]_i_4[0]
    SLICE_X40Y59         LUT3 (Prop_lut3_I1_O)        0.295    20.650 r  fsm5/out[5]_i_18/O
                         net (fo=1, routed)           0.000    20.650    A_i_i1/out[4]_i_17[1]
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.200 r  A_i_i1/out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.200    fsm5/out[4]_i_12[0]
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.314 r  fsm5/out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.314    fsm5/out_reg[5]_i_5_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.428 r  fsm5/out_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.428    fsm5/out_reg[5]_i_3_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.650 r  fsm5/out_reg[5]_i_2/O[0]
                         net (fo=17, routed)          0.657    22.307    fsm5_n_104
    SLICE_X41Y59         LUT3 (Prop_lut3_I1_O)        0.299    22.606 r  out[4]_i_21/O
                         net (fo=1, routed)           0.000    22.606    A_i_i1/out[3]_i_22[2]
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    23.007 r  A_i_i1/out_reg[4]_i_15/CO[3]
                         net (fo=1, routed)           0.000    23.007    A_i_i1/out_reg[4]_i_15_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.121 r  A_i_i1/out_reg[4]_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.121    A_i_i1/out_reg[4]_i_10_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.235 r  A_i_i1/out_reg[4]_i_5/CO[3]
                         net (fo=1, routed)           0.000    23.235    fsm5/out[3]_i_7__2[0]
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.349 r  fsm5/out_reg[4]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.349    fsm5/out_reg[4]_i_3_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    23.571 f  fsm5/out_reg[4]_i_2/O[0]
                         net (fo=17, routed)          0.387    23.958    sqrt0/out_reg[4]_0[0]
    SLICE_X41Y64         LUT1 (Prop_lut1_I0_O)        0.299    24.257 r  sqrt0/out[4]_i_1/O
                         net (fo=1, routed)           0.000    24.257    sqrt0/out[4]_i_1_n_0
    SLICE_X41Y64         FDRE                                         r  sqrt0/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=849, unset)          0.924     7.924    sqrt0/clk
    SLICE_X41Y64         FDRE                                         r  sqrt0/out_reg[4]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X41Y64         FDRE (Setup_fdre_C_D)        0.031     7.920    sqrt0/out_reg[4]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                         -24.257    
  -------------------------------------------------------------------
                         slack                                -16.337    

Slack (VIOLATED) :        -14.400ns  (required time - arrival time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        21.347ns  (logic 12.055ns (56.471%)  route 9.292ns (43.529%))
  Logic Levels:           43  (CARRY4=30 LUT1=1 LUT2=3 LUT3=6 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=849, unset)          0.973     0.973    cond_computed1/clk
    SLICE_X49Y48         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  cond_computed1/out_reg[0]/Q
                         net (fo=8, routed)           0.834     2.263    fsm6/cond_computed1_out
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.387 r  fsm6/A_write_data[15]_INST_0_i_4/O
                         net (fo=4, routed)           0.182     2.570    fsm5/out_reg[1]_3
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.694 r  fsm5/done_i_2/O
                         net (fo=18, routed)          0.377     3.070    fsm5/out_reg[0]_0
    SLICE_X46Y47         LUT6 (Prop_lut6_I2_O)        0.124     3.194 r  fsm5/out[14]_i_9/O
                         net (fo=1, routed)           0.403     3.597    A_i_i1/S[0]
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.253 r  A_i_i1/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.253    A_i_i1/out_reg[14]_i_2_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     4.546 r  A_i_i1/out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.734     5.280    sqrt0/CO[0]
    SLICE_X46Y48         LUT2 (Prop_lut2_I1_O)        0.373     5.653 r  sqrt0/out[13]_i_8/O
                         net (fo=1, routed)           0.000     5.653    fsm5/S[2]
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.029 r  fsm5/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.029    fsm5/out_reg[13]_i_2_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  fsm5/out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          1.170     7.316    fsm5/out[13]_i_5_0[0]
    SLICE_X44Y47         LUT3 (Prop_lut3_I1_O)        0.124     7.440 r  fsm5/out[12]_i_13/O
                         net (fo=1, routed)           0.000     7.440    fsm5/out[12]_i_13_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.838 r  fsm5/out_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.838    fsm5/out_reg[12]_i_5_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.172 r  fsm5/out_reg[12]_i_2/O[1]
                         net (fo=3, routed)           0.909     9.082    sqrt0/out_reg[11]_0[3]
    SLICE_X43Y50         LUT2 (Prop_lut2_I0_O)        0.303     9.385 r  sqrt0/out[11]_i_8__1/O
                         net (fo=1, routed)           0.000     9.385    fsm5/out_reg[11][0]
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.917 r  fsm5/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.917    fsm5/out_reg[11]_i_2_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.095 r  fsm5/out_reg[11]_i_1__1/CO[1]
                         net (fo=17, routed)          0.572    10.667    sqrt0/out_reg[11]_1[0]
    SLICE_X42Y50         LUT3 (Prop_lut3_I1_O)        0.329    10.996 r  sqrt0/out[10]_i_17/O
                         net (fo=1, routed)           0.000    10.996    fsm5/out_reg[9]_i_10_1[0]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.509 r  fsm5/out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.509    fsm5/out_reg[10]_i_7_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.626 r  fsm5/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.626    fsm5/out_reg[10]_i_2_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.743 r  fsm5/out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          0.813    12.556    fsm5/CO[0]
    SLICE_X41Y51         LUT3 (Prop_lut3_I1_O)        0.124    12.680 r  fsm5/out[9]_i_19/O
                         net (fo=1, routed)           0.000    12.680    fsm5/out[9]_i_19_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.230 r  fsm5/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.230    fsm5/out_reg[9]_i_10_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.344 r  fsm5/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.344    fsm5/out_reg[9]_i_5_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.458 r  fsm5/out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.458    fsm5/out_reg[9]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.680 r  fsm5/out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.803    14.483    fsm5/out[9]_i_4[0]
    SLICE_X39Y53         LUT3 (Prop_lut3_I1_O)        0.299    14.782 r  fsm5/out[8]_i_18/O
                         net (fo=1, routed)           0.000    14.782    fsm5/out[8]_i_18_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.332 r  fsm5/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.332    fsm5/out_reg[8]_i_10_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.446 r  fsm5/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.446    fsm5/out_reg[8]_i_5_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.560 r  fsm5/out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.560    fsm5/out_reg[8]_i_3_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.782 r  fsm5/out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.822    16.604    fsm5_n_68
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.299    16.903 r  out[7]_i_13/O
                         net (fo=1, routed)           0.000    16.903    fsm5/out[6]_i_12[1]
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.453 r  fsm5/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.453    fsm5/out_reg[7]_i_5_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.567 r  fsm5/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.567    fsm5/out_reg[7]_i_3_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.789 r  fsm5/out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.627    18.415    fsm5/out[7]_i_4__3[0]
    SLICE_X42Y56         LUT3 (Prop_lut3_I1_O)        0.299    18.714 r  fsm5/out[6]_i_19/O
                         net (fo=1, routed)           0.000    18.714    fsm5/out[6]_i_19_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.227 r  fsm5/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.227    fsm5/out_reg[6]_i_10_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.344 r  fsm5/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.344    fsm5/out_reg[6]_i_5_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.461 r  fsm5/out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.461    fsm5/out_reg[6]_i_3_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.680 r  fsm5/out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.675    20.355    fsm5/out[6]_i_4[0]
    SLICE_X40Y59         LUT3 (Prop_lut3_I1_O)        0.295    20.650 r  fsm5/out[5]_i_18/O
                         net (fo=1, routed)           0.000    20.650    A_i_i1/out[4]_i_17[1]
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.200 r  A_i_i1/out_reg[5]_i_10/CO[3]
                         net (fo=1, routed)           0.000    21.200    fsm5/out[4]_i_12[0]
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.314 r  fsm5/out_reg[5]_i_5/CO[3]
                         net (fo=1, routed)           0.000    21.314    fsm5/out_reg[5]_i_5_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.428 r  fsm5/out_reg[5]_i_3/CO[3]
                         net (fo=1, routed)           0.000    21.428    fsm5/out_reg[5]_i_3_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    21.650 f  fsm5/out_reg[5]_i_2/O[0]
                         net (fo=17, routed)          0.371    22.021    sqrt0/out_reg[5]_0[0]
    SLICE_X41Y64         LUT1 (Prop_lut1_I0_O)        0.299    22.320 r  sqrt0/out[5]_i_1/O
                         net (fo=1, routed)           0.000    22.320    sqrt0/out[5]_i_1_n_0
    SLICE_X41Y64         FDRE                                         r  sqrt0/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=849, unset)          0.924     7.924    sqrt0/clk
    SLICE_X41Y64         FDRE                                         r  sqrt0/out_reg[5]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X41Y64         FDRE (Setup_fdre_C_D)        0.031     7.920    sqrt0/out_reg[5]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                         -22.320    
  -------------------------------------------------------------------
                         slack                                -14.400    

Slack (VIOLATED) :        -12.429ns  (required time - arrival time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        19.376ns  (logic 10.756ns (55.512%)  route 8.620ns (44.488%))
  Logic Levels:           38  (CARRY4=26 LUT1=1 LUT2=3 LUT3=5 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=849, unset)          0.973     0.973    cond_computed1/clk
    SLICE_X49Y48         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  cond_computed1/out_reg[0]/Q
                         net (fo=8, routed)           0.834     2.263    fsm6/cond_computed1_out
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.387 r  fsm6/A_write_data[15]_INST_0_i_4/O
                         net (fo=4, routed)           0.182     2.570    fsm5/out_reg[1]_3
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.694 r  fsm5/done_i_2/O
                         net (fo=18, routed)          0.377     3.070    fsm5/out_reg[0]_0
    SLICE_X46Y47         LUT6 (Prop_lut6_I2_O)        0.124     3.194 r  fsm5/out[14]_i_9/O
                         net (fo=1, routed)           0.403     3.597    A_i_i1/S[0]
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.253 r  A_i_i1/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.253    A_i_i1/out_reg[14]_i_2_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     4.546 r  A_i_i1/out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.734     5.280    sqrt0/CO[0]
    SLICE_X46Y48         LUT2 (Prop_lut2_I1_O)        0.373     5.653 r  sqrt0/out[13]_i_8/O
                         net (fo=1, routed)           0.000     5.653    fsm5/S[2]
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.029 r  fsm5/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.029    fsm5/out_reg[13]_i_2_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  fsm5/out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          1.170     7.316    fsm5/out[13]_i_5_0[0]
    SLICE_X44Y47         LUT3 (Prop_lut3_I1_O)        0.124     7.440 r  fsm5/out[12]_i_13/O
                         net (fo=1, routed)           0.000     7.440    fsm5/out[12]_i_13_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.838 r  fsm5/out_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.838    fsm5/out_reg[12]_i_5_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.172 r  fsm5/out_reg[12]_i_2/O[1]
                         net (fo=3, routed)           0.909     9.082    sqrt0/out_reg[11]_0[3]
    SLICE_X43Y50         LUT2 (Prop_lut2_I0_O)        0.303     9.385 r  sqrt0/out[11]_i_8__1/O
                         net (fo=1, routed)           0.000     9.385    fsm5/out_reg[11][0]
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.917 r  fsm5/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.917    fsm5/out_reg[11]_i_2_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.095 r  fsm5/out_reg[11]_i_1__1/CO[1]
                         net (fo=17, routed)          0.572    10.667    sqrt0/out_reg[11]_1[0]
    SLICE_X42Y50         LUT3 (Prop_lut3_I1_O)        0.329    10.996 r  sqrt0/out[10]_i_17/O
                         net (fo=1, routed)           0.000    10.996    fsm5/out_reg[9]_i_10_1[0]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.509 r  fsm5/out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.509    fsm5/out_reg[10]_i_7_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.626 r  fsm5/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.626    fsm5/out_reg[10]_i_2_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.743 r  fsm5/out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          0.813    12.556    fsm5/CO[0]
    SLICE_X41Y51         LUT3 (Prop_lut3_I1_O)        0.124    12.680 r  fsm5/out[9]_i_19/O
                         net (fo=1, routed)           0.000    12.680    fsm5/out[9]_i_19_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.230 r  fsm5/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.230    fsm5/out_reg[9]_i_10_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.344 r  fsm5/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.344    fsm5/out_reg[9]_i_5_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.458 r  fsm5/out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.458    fsm5/out_reg[9]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.680 r  fsm5/out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.803    14.483    fsm5/out[9]_i_4[0]
    SLICE_X39Y53         LUT3 (Prop_lut3_I1_O)        0.299    14.782 r  fsm5/out[8]_i_18/O
                         net (fo=1, routed)           0.000    14.782    fsm5/out[8]_i_18_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.332 r  fsm5/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.332    fsm5/out_reg[8]_i_10_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.446 r  fsm5/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.446    fsm5/out_reg[8]_i_5_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.560 r  fsm5/out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.560    fsm5/out_reg[8]_i_3_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.782 r  fsm5/out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.822    16.604    fsm5_n_68
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.299    16.903 r  out[7]_i_13/O
                         net (fo=1, routed)           0.000    16.903    fsm5/out[6]_i_12[1]
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.453 r  fsm5/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.453    fsm5/out_reg[7]_i_5_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.567 r  fsm5/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.567    fsm5/out_reg[7]_i_3_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.789 r  fsm5/out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.627    18.415    fsm5/out[7]_i_4__3[0]
    SLICE_X42Y56         LUT3 (Prop_lut3_I1_O)        0.299    18.714 r  fsm5/out[6]_i_19/O
                         net (fo=1, routed)           0.000    18.714    fsm5/out[6]_i_19_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    19.227 r  fsm5/out_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    19.227    fsm5/out_reg[6]_i_10_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.344 r  fsm5/out_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.344    fsm5/out_reg[6]_i_5_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    19.461 r  fsm5/out_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000    19.461    fsm5/out_reg[6]_i_3_n_0
    SLICE_X42Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    19.680 f  fsm5/out_reg[6]_i_2/O[0]
                         net (fo=17, routed)          0.374    20.054    sqrt0/out_reg[6]_0[0]
    SLICE_X43Y57         LUT1 (Prop_lut1_I0_O)        0.295    20.349 r  sqrt0/out[6]_i_1/O
                         net (fo=1, routed)           0.000    20.349    sqrt0/out[6]_i_1_n_0
    SLICE_X43Y57         FDRE                                         r  sqrt0/out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=849, unset)          0.924     7.924    sqrt0/clk
    SLICE_X43Y57         FDRE                                         r  sqrt0/out_reg[6]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X43Y57         FDRE (Setup_fdre_C_D)        0.031     7.920    sqrt0/out_reg[6]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                         -20.349    
  -------------------------------------------------------------------
                         slack                                -12.429    

Slack (VIOLATED) :        -10.521ns  (required time - arrival time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        17.468ns  (logic 9.495ns (54.358%)  route 7.973ns (45.642%))
  Logic Levels:           33  (CARRY4=22 LUT1=1 LUT2=3 LUT3=4 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=849, unset)          0.973     0.973    cond_computed1/clk
    SLICE_X49Y48         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  cond_computed1/out_reg[0]/Q
                         net (fo=8, routed)           0.834     2.263    fsm6/cond_computed1_out
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.387 r  fsm6/A_write_data[15]_INST_0_i_4/O
                         net (fo=4, routed)           0.182     2.570    fsm5/out_reg[1]_3
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.694 r  fsm5/done_i_2/O
                         net (fo=18, routed)          0.377     3.070    fsm5/out_reg[0]_0
    SLICE_X46Y47         LUT6 (Prop_lut6_I2_O)        0.124     3.194 r  fsm5/out[14]_i_9/O
                         net (fo=1, routed)           0.403     3.597    A_i_i1/S[0]
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.253 r  A_i_i1/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.253    A_i_i1/out_reg[14]_i_2_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     4.546 r  A_i_i1/out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.734     5.280    sqrt0/CO[0]
    SLICE_X46Y48         LUT2 (Prop_lut2_I1_O)        0.373     5.653 r  sqrt0/out[13]_i_8/O
                         net (fo=1, routed)           0.000     5.653    fsm5/S[2]
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.029 r  fsm5/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.029    fsm5/out_reg[13]_i_2_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  fsm5/out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          1.170     7.316    fsm5/out[13]_i_5_0[0]
    SLICE_X44Y47         LUT3 (Prop_lut3_I1_O)        0.124     7.440 r  fsm5/out[12]_i_13/O
                         net (fo=1, routed)           0.000     7.440    fsm5/out[12]_i_13_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.838 r  fsm5/out_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.838    fsm5/out_reg[12]_i_5_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.172 r  fsm5/out_reg[12]_i_2/O[1]
                         net (fo=3, routed)           0.909     9.082    sqrt0/out_reg[11]_0[3]
    SLICE_X43Y50         LUT2 (Prop_lut2_I0_O)        0.303     9.385 r  sqrt0/out[11]_i_8__1/O
                         net (fo=1, routed)           0.000     9.385    fsm5/out_reg[11][0]
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.917 r  fsm5/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.917    fsm5/out_reg[11]_i_2_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.095 r  fsm5/out_reg[11]_i_1__1/CO[1]
                         net (fo=17, routed)          0.572    10.667    sqrt0/out_reg[11]_1[0]
    SLICE_X42Y50         LUT3 (Prop_lut3_I1_O)        0.329    10.996 r  sqrt0/out[10]_i_17/O
                         net (fo=1, routed)           0.000    10.996    fsm5/out_reg[9]_i_10_1[0]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.509 r  fsm5/out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.509    fsm5/out_reg[10]_i_7_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.626 r  fsm5/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.626    fsm5/out_reg[10]_i_2_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.743 r  fsm5/out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          0.813    12.556    fsm5/CO[0]
    SLICE_X41Y51         LUT3 (Prop_lut3_I1_O)        0.124    12.680 r  fsm5/out[9]_i_19/O
                         net (fo=1, routed)           0.000    12.680    fsm5/out[9]_i_19_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.230 r  fsm5/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.230    fsm5/out_reg[9]_i_10_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.344 r  fsm5/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.344    fsm5/out_reg[9]_i_5_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.458 r  fsm5/out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.458    fsm5/out_reg[9]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.680 r  fsm5/out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.803    14.483    fsm5/out[9]_i_4[0]
    SLICE_X39Y53         LUT3 (Prop_lut3_I1_O)        0.299    14.782 r  fsm5/out[8]_i_18/O
                         net (fo=1, routed)           0.000    14.782    fsm5/out[8]_i_18_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.332 r  fsm5/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.332    fsm5/out_reg[8]_i_10_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.446 r  fsm5/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.446    fsm5/out_reg[8]_i_5_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.560 r  fsm5/out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.560    fsm5/out_reg[8]_i_3_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.782 r  fsm5/out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.822    16.604    fsm5_n_68
    SLICE_X40Y55         LUT2 (Prop_lut2_I1_O)        0.299    16.903 r  out[7]_i_13/O
                         net (fo=1, routed)           0.000    16.903    fsm5/out[6]_i_12[1]
    SLICE_X40Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    17.453 r  fsm5/out_reg[7]_i_5/CO[3]
                         net (fo=1, routed)           0.000    17.453    fsm5/out_reg[7]_i_5_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.567 r  fsm5/out_reg[7]_i_3/CO[3]
                         net (fo=1, routed)           0.000    17.567    fsm5/out_reg[7]_i_3_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    17.789 f  fsm5/out_reg[7]_i_2/O[0]
                         net (fo=17, routed)          0.353    18.142    sqrt0/out_reg[7]_0[0]
    SLICE_X43Y57         LUT1 (Prop_lut1_I0_O)        0.299    18.441 r  sqrt0/out[7]_i_1/O
                         net (fo=1, routed)           0.000    18.441    sqrt0/out[7]_i_1_n_0
    SLICE_X43Y57         FDRE                                         r  sqrt0/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=849, unset)          0.924     7.924    sqrt0/clk
    SLICE_X43Y57         FDRE                                         r  sqrt0/out_reg[7]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X43Y57         FDRE (Setup_fdre_C_D)        0.031     7.920    sqrt0/out_reg[7]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                         -18.441    
  -------------------------------------------------------------------
                         slack                                -10.521    

Slack (VIOLATED) :        -8.542ns  (required time - arrival time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        15.489ns  (logic 8.310ns (53.652%)  route 7.179ns (46.348%))
  Logic Levels:           29  (CARRY4=19 LUT1=1 LUT2=2 LUT3=4 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=849, unset)          0.973     0.973    cond_computed1/clk
    SLICE_X49Y48         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  cond_computed1/out_reg[0]/Q
                         net (fo=8, routed)           0.834     2.263    fsm6/cond_computed1_out
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.387 r  fsm6/A_write_data[15]_INST_0_i_4/O
                         net (fo=4, routed)           0.182     2.570    fsm5/out_reg[1]_3
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.694 r  fsm5/done_i_2/O
                         net (fo=18, routed)          0.377     3.070    fsm5/out_reg[0]_0
    SLICE_X46Y47         LUT6 (Prop_lut6_I2_O)        0.124     3.194 r  fsm5/out[14]_i_9/O
                         net (fo=1, routed)           0.403     3.597    A_i_i1/S[0]
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.253 r  A_i_i1/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.253    A_i_i1/out_reg[14]_i_2_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     4.546 r  A_i_i1/out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.734     5.280    sqrt0/CO[0]
    SLICE_X46Y48         LUT2 (Prop_lut2_I1_O)        0.373     5.653 r  sqrt0/out[13]_i_8/O
                         net (fo=1, routed)           0.000     5.653    fsm5/S[2]
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.029 r  fsm5/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.029    fsm5/out_reg[13]_i_2_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  fsm5/out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          1.170     7.316    fsm5/out[13]_i_5_0[0]
    SLICE_X44Y47         LUT3 (Prop_lut3_I1_O)        0.124     7.440 r  fsm5/out[12]_i_13/O
                         net (fo=1, routed)           0.000     7.440    fsm5/out[12]_i_13_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.838 r  fsm5/out_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.838    fsm5/out_reg[12]_i_5_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.172 r  fsm5/out_reg[12]_i_2/O[1]
                         net (fo=3, routed)           0.909     9.082    sqrt0/out_reg[11]_0[3]
    SLICE_X43Y50         LUT2 (Prop_lut2_I0_O)        0.303     9.385 r  sqrt0/out[11]_i_8__1/O
                         net (fo=1, routed)           0.000     9.385    fsm5/out_reg[11][0]
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.917 r  fsm5/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.917    fsm5/out_reg[11]_i_2_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.095 r  fsm5/out_reg[11]_i_1__1/CO[1]
                         net (fo=17, routed)          0.572    10.667    sqrt0/out_reg[11]_1[0]
    SLICE_X42Y50         LUT3 (Prop_lut3_I1_O)        0.329    10.996 r  sqrt0/out[10]_i_17/O
                         net (fo=1, routed)           0.000    10.996    fsm5/out_reg[9]_i_10_1[0]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.509 r  fsm5/out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.509    fsm5/out_reg[10]_i_7_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.626 r  fsm5/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.626    fsm5/out_reg[10]_i_2_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.743 r  fsm5/out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          0.813    12.556    fsm5/CO[0]
    SLICE_X41Y51         LUT3 (Prop_lut3_I1_O)        0.124    12.680 r  fsm5/out[9]_i_19/O
                         net (fo=1, routed)           0.000    12.680    fsm5/out[9]_i_19_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.230 r  fsm5/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.230    fsm5/out_reg[9]_i_10_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.344 r  fsm5/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.344    fsm5/out_reg[9]_i_5_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.458 r  fsm5/out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.458    fsm5/out_reg[9]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.680 r  fsm5/out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.803    14.483    fsm5/out[9]_i_4[0]
    SLICE_X39Y53         LUT3 (Prop_lut3_I1_O)        0.299    14.782 r  fsm5/out[8]_i_18/O
                         net (fo=1, routed)           0.000    14.782    fsm5/out[8]_i_18_n_0
    SLICE_X39Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    15.332 r  fsm5/out_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    15.332    fsm5/out_reg[8]_i_10_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.446 r  fsm5/out_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    15.446    fsm5/out_reg[8]_i_5_n_0
    SLICE_X39Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    15.560 r  fsm5/out_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    15.560    fsm5/out_reg[8]_i_3_n_0
    SLICE_X39Y56         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.782 f  fsm5/out_reg[8]_i_2/O[0]
                         net (fo=17, routed)          0.381    16.163    sqrt0/out_reg[8]_0[0]
    SLICE_X37Y55         LUT1 (Prop_lut1_I0_O)        0.299    16.462 r  sqrt0/out[8]_i_1/O
                         net (fo=1, routed)           0.000    16.462    sqrt0/out[8]_i_1_n_0
    SLICE_X37Y55         FDRE                                         r  sqrt0/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=849, unset)          0.924     7.924    sqrt0/clk
    SLICE_X37Y55         FDRE                                         r  sqrt0/out_reg[8]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X37Y55         FDRE (Setup_fdre_C_D)        0.031     7.920    sqrt0/out_reg[8]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                         -16.462    
  -------------------------------------------------------------------
                         slack                                 -8.542    

Slack (VIOLATED) :        -6.412ns  (required time - arrival time)
  Source:                 cond_computed1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            sqrt0/out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        13.409ns  (logic 7.011ns (52.284%)  route 6.398ns (47.716%))
  Logic Levels:           24  (CARRY4=15 LUT1=1 LUT2=2 LUT3=3 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=849, unset)          0.973     0.973    cond_computed1/clk
    SLICE_X49Y48         FDRE                                         r  cond_computed1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y48         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  cond_computed1/out_reg[0]/Q
                         net (fo=8, routed)           0.834     2.263    fsm6/cond_computed1_out
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.387 r  fsm6/A_write_data[15]_INST_0_i_4/O
                         net (fo=4, routed)           0.182     2.570    fsm5/out_reg[1]_3
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.694 r  fsm5/done_i_2/O
                         net (fo=18, routed)          0.377     3.070    fsm5/out_reg[0]_0
    SLICE_X46Y47         LUT6 (Prop_lut6_I2_O)        0.124     3.194 r  fsm5/out[14]_i_9/O
                         net (fo=1, routed)           0.403     3.597    A_i_i1/S[0]
    SLICE_X47Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     4.253 r  A_i_i1/out_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     4.253    A_i_i1/out_reg[14]_i_2_n_0
    SLICE_X47Y48         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     4.546 r  A_i_i1/out_reg[14]_i_1/CO[0]
                         net (fo=17, routed)          0.734     5.280    sqrt0/CO[0]
    SLICE_X46Y48         LUT2 (Prop_lut2_I1_O)        0.373     5.653 r  sqrt0/out[13]_i_8/O
                         net (fo=1, routed)           0.000     5.653    fsm5/S[2]
    SLICE_X46Y48         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.029 r  fsm5/out_reg[13]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.029    fsm5/out_reg[13]_i_2_n_0
    SLICE_X46Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.146 r  fsm5/out_reg[13]_i_1/CO[3]
                         net (fo=17, routed)          1.170     7.316    fsm5/out[13]_i_5_0[0]
    SLICE_X44Y47         LUT3 (Prop_lut3_I1_O)        0.124     7.440 r  fsm5/out[12]_i_13/O
                         net (fo=1, routed)           0.000     7.440    fsm5/out[12]_i_13_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.838 r  fsm5/out_reg[12]_i_5/CO[3]
                         net (fo=1, routed)           0.000     7.838    fsm5/out_reg[12]_i_5_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.172 r  fsm5/out_reg[12]_i_2/O[1]
                         net (fo=3, routed)           0.909     9.082    sqrt0/out_reg[11]_0[3]
    SLICE_X43Y50         LUT2 (Prop_lut2_I0_O)        0.303     9.385 r  sqrt0/out[11]_i_8__1/O
                         net (fo=1, routed)           0.000     9.385    fsm5/out_reg[11][0]
    SLICE_X43Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.917 r  fsm5/out_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.917    fsm5/out_reg[11]_i_2_n_0
    SLICE_X43Y51         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.178    10.095 r  fsm5/out_reg[11]_i_1__1/CO[1]
                         net (fo=17, routed)          0.572    10.667    sqrt0/out_reg[11]_1[0]
    SLICE_X42Y50         LUT3 (Prop_lut3_I1_O)        0.329    10.996 r  sqrt0/out[10]_i_17/O
                         net (fo=1, routed)           0.000    10.996    fsm5/out_reg[9]_i_10_1[0]
    SLICE_X42Y50         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.509 r  fsm5/out_reg[10]_i_7/CO[3]
                         net (fo=1, routed)           0.000    11.509    fsm5/out_reg[10]_i_7_n_0
    SLICE_X42Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.626 r  fsm5/out_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.626    fsm5/out_reg[10]_i_2_n_0
    SLICE_X42Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.743 r  fsm5/out_reg[10]_i_1/CO[3]
                         net (fo=16, routed)          0.813    12.556    fsm5/CO[0]
    SLICE_X41Y51         LUT3 (Prop_lut3_I1_O)        0.124    12.680 r  fsm5/out[9]_i_19/O
                         net (fo=1, routed)           0.000    12.680    fsm5/out[9]_i_19_n_0
    SLICE_X41Y51         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.230 r  fsm5/out_reg[9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    13.230    fsm5/out_reg[9]_i_10_n_0
    SLICE_X41Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.344 r  fsm5/out_reg[9]_i_5/CO[3]
                         net (fo=1, routed)           0.000    13.344    fsm5/out_reg[9]_i_5_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.458 r  fsm5/out_reg[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.458    fsm5/out_reg[9]_i_3_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    13.680 f  fsm5/out_reg[9]_i_2/O[0]
                         net (fo=17, routed)          0.404    14.083    sqrt0/out_reg[9]_0[0]
    SLICE_X38Y54         LUT1 (Prop_lut1_I0_O)        0.299    14.382 r  sqrt0/out[9]_i_1/O
                         net (fo=1, routed)           0.000    14.382    sqrt0/out[9]_i_1_n_0
    SLICE_X38Y54         FDRE                                         r  sqrt0/out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=849, unset)          0.924     7.924    sqrt0/clk
    SLICE_X38Y54         FDRE                                         r  sqrt0/out_reg[9]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X38Y54         FDRE (Setup_fdre_C_D)        0.081     7.970    sqrt0/out_reg[9]
  -------------------------------------------------------------------
                         required time                          7.970    
                         arrival time                         -14.382    
  -------------------------------------------------------------------
                         slack                                 -6.412    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 div0/quotient_msk_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/quotient_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.186ns (70.338%)  route 0.078ns (29.662%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=849, unset)          0.410     0.410    div0/clk
    SLICE_X47Y59         FDRE                                         r  div0/quotient_msk_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y59         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  div0/quotient_msk_reg[15]/Q
                         net (fo=3, routed)           0.078     0.630    div0/quotient_msk_reg_n_0_[15]
    SLICE_X46Y59         LUT2 (Prop_lut2_I1_O)        0.045     0.675 r  div0/quotient[15]_i_1/O
                         net (fo=1, routed)           0.000     0.675    div0/quotient[15]_i_1_n_0
    SLICE_X46Y59         FDRE                                         r  div0/quotient_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=849, unset)          0.432     0.432    div0/clk
    SLICE_X46Y59         FDRE                                         r  div0/quotient_reg[15]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y59         FDRE (Hold_fdre_C_D)         0.121     0.553    div0/quotient_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 A_j_j0/out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/divisor_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=849, unset)          0.410     0.410    A_j_j0/clk
    SLICE_X37Y46         FDRE                                         r  A_j_j0/out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  A_j_j0/out_reg[8]/Q
                         net (fo=1, routed)           0.080     0.631    div0/divisor_reg[39]_0
    SLICE_X36Y46         LUT5 (Prop_lut5_I2_O)        0.045     0.676 r  div0/divisor[39]_i_1/O
                         net (fo=1, routed)           0.000     0.676    div0/p_0_in[39]
    SLICE_X36Y46         FDRE                                         r  div0/divisor_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=849, unset)          0.432     0.432    div0/clk
    SLICE_X36Y46         FDRE                                         r  div0/divisor_reg[39]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.121     0.553    div0/divisor_reg[39]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.676    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 div0/quotient_msk_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/quotient_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.810%)  route 0.080ns (30.190%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=849, unset)          0.410     0.410    div0/clk
    SLICE_X47Y57         FDRE                                         r  div0/quotient_msk_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y57         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  div0/quotient_msk_reg[12]/Q
                         net (fo=3, routed)           0.080     0.632    div0/quotient_msk_reg_n_0_[12]
    SLICE_X46Y57         LUT2 (Prop_lut2_I1_O)        0.045     0.677 r  div0/quotient[12]_i_1/O
                         net (fo=1, routed)           0.000     0.677    div0/quotient[12]_i_1_n_0
    SLICE_X46Y57         FDRE                                         r  div0/quotient_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=849, unset)          0.432     0.432    div0/clk
    SLICE_X46Y57         FDRE                                         r  div0/quotient_reg[12]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y57         FDRE (Hold_fdre_C_D)         0.120     0.552    div0/quotient_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.677    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 A_j_j0/out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/divisor_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=849, unset)          0.410     0.410    A_j_j0/clk
    SLICE_X37Y46         FDRE                                         r  A_j_j0/out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  A_j_j0/out_reg[5]/Q
                         net (fo=1, routed)           0.087     0.638    div0/divisor_reg[36]_0
    SLICE_X36Y46         LUT5 (Prop_lut5_I2_O)        0.045     0.683 r  div0/divisor[36]_i_1/O
                         net (fo=1, routed)           0.000     0.683    div0/p_0_in[36]
    SLICE_X36Y46         FDRE                                         r  div0/divisor_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=849, unset)          0.432     0.432    div0/clk
    SLICE_X36Y46         FDRE                                         r  div0/divisor_reg[36]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.120     0.552    div0/divisor_reg[36]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 A_j_j0/out_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/divisor_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=849, unset)          0.410     0.410    A_j_j0/clk
    SLICE_X37Y47         FDRE                                         r  A_j_j0/out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y47         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  A_j_j0/out_reg[15]/Q
                         net (fo=1, routed)           0.087     0.638    div0/divisor_reg[46]_0
    SLICE_X36Y47         LUT5 (Prop_lut5_I2_O)        0.045     0.683 r  div0/divisor[46]_i_1/O
                         net (fo=1, routed)           0.000     0.683    div0/p_0_in[46]
    SLICE_X36Y47         FDRE                                         r  div0/divisor_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=849, unset)          0.432     0.432    div0/clk
    SLICE_X36Y47         FDRE                                         r  div0/divisor_reg[46]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.120     0.552    div0/divisor_reg[46]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 A_j_j0/out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/divisor_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=849, unset)          0.410     0.410    A_j_j0/clk
    SLICE_X37Y49         FDRE                                         r  A_j_j0/out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  A_j_j0/out_reg[18]/Q
                         net (fo=1, routed)           0.087     0.638    div0/divisor_reg[49]_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I2_O)        0.045     0.683 r  div0/divisor[49]_i_1/O
                         net (fo=1, routed)           0.000     0.683    div0/p_0_in[49]
    SLICE_X36Y49         FDRE                                         r  div0/divisor_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=849, unset)          0.432     0.432    div0/clk
    SLICE_X36Y49         FDRE                                         r  div0/divisor_reg[49]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.120     0.552    div0/divisor_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.683    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 div0/quotient_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.141ns (66.639%)  route 0.071ns (33.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=849, unset)          0.410     0.410    div0/clk
    SLICE_X45Y61         FDRE                                         r  div0/quotient_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y61         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  div0/quotient_reg[25]/Q
                         net (fo=2, routed)           0.071     0.622    div0/quotient_reg_n_0_[25]
    SLICE_X44Y61         FDRE                                         r  div0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=849, unset)          0.432     0.432    div0/clk
    SLICE_X44Y61         FDRE                                         r  div0/out_reg[25]/C
                         clock pessimism              0.000     0.432    
    SLICE_X44Y61         FDRE (Hold_fdre_C_D)         0.047     0.479    div0/out_reg[25]
  -------------------------------------------------------------------
                         required time                         -0.479    
                         arrival time                           0.622    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 div0/divisor_reg[55]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/divisor_reg[54]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=849, unset)          0.410     0.410    div0/clk
    SLICE_X37Y48         FDRE                                         r  div0/divisor_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  div0/divisor_reg[55]/Q
                         net (fo=2, routed)           0.099     0.650    div0/divisor_reg_n_0_[55]
    SLICE_X36Y48         LUT5 (Prop_lut5_I4_O)        0.045     0.695 r  div0/divisor[54]_i_1/O
                         net (fo=1, routed)           0.000     0.695    div0/p_0_in[54]
    SLICE_X36Y48         FDRE                                         r  div0/divisor_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=849, unset)          0.432     0.432    div0/clk
    SLICE_X36Y48         FDRE                                         r  div0/divisor_reg[54]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.120     0.552    div0/divisor_reg[54]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 div0/quotient_msk_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/quotient_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=849, unset)          0.410     0.410    div0/clk
    SLICE_X47Y61         FDRE                                         r  div0/quotient_msk_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y61         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  div0/quotient_msk_reg[18]/Q
                         net (fo=3, routed)           0.099     0.650    div0/quotient_msk_reg_n_0_[18]
    SLICE_X46Y61         LUT2 (Prop_lut2_I1_O)        0.045     0.695 r  div0/quotient[18]_i_1/O
                         net (fo=1, routed)           0.000     0.695    div0/quotient[18]_i_1_n_0
    SLICE_X46Y61         FDRE                                         r  div0/quotient_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=849, unset)          0.432     0.432    div0/clk
    SLICE_X46Y61         FDRE                                         r  div0/quotient_reg[18]/C
                         clock pessimism              0.000     0.432    
    SLICE_X46Y61         FDRE (Hold_fdre_C_D)         0.120     0.552    div0/quotient_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.552    
                         arrival time                           0.695    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 A_i_j1/out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            div0/dividend_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.250ns (82.753%)  route 0.052ns (17.247%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=849, unset)          0.410     0.410    A_i_j1/clk
    SLICE_X39Y42         FDRE                                         r  A_i_j1/out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y42         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  A_i_j1/out_reg[11]/Q
                         net (fo=1, routed)           0.052     0.603    div0/dividend_reg[11]_0
    SLICE_X38Y42         LUT6 (Prop_lut6_I5_O)        0.045     0.648 r  div0/dividend[11]_i_6/O
                         net (fo=1, routed)           0.000     0.648    div0/dividend[11]_i_6_n_0
    SLICE_X38Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.712 r  div0/dividend_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.712    div0/dividend_reg[11]_i_1_n_4
    SLICE_X38Y42         FDRE                                         r  div0/dividend_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=849, unset)          0.432     0.432    div0/clk
    SLICE_X38Y42         FDRE                                         r  div0/dividend_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y42         FDRE (Hold_fdre_C_D)         0.134     0.566    div0/dividend_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           0.712    
  -------------------------------------------------------------------
                         slack                                  0.147    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y22   mult0/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y27   mult1/out_tmp_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         7.000       3.116      DSP48_X2Y26   mult1/out_tmp_reg__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         7.000       3.313      DSP48_X2Y24   mult0/out_tmp_reg__0/CLK
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X38Y55  AWrite00/out_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X38Y57  AWrite00/out_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X38Y57  AWrite00/out_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X38Y58  AWrite00/out_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X38Y58  AWrite00/out_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         7.000       6.000      SLICE_X38Y58  AWrite00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y55  AWrite00/out_reg[0]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y57  AWrite00/out_reg[10]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y57  AWrite00/out_reg[11]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y58  AWrite00/out_reg[12]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y58  AWrite00/out_reg[13]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y58  AWrite00/out_reg[14]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y58  AWrite00/out_reg[15]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y59  AWrite00/out_reg[16]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y59  AWrite00/out_reg[17]/C
Low Pulse Width   Slow    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y59  AWrite00/out_reg[18]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y55  AWrite00/out_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y57  AWrite00/out_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y57  AWrite00/out_reg[11]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y58  AWrite00/out_reg[12]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y58  AWrite00/out_reg[13]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y58  AWrite00/out_reg[14]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y58  AWrite00/out_reg[15]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y59  AWrite00/out_reg[16]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y59  AWrite00/out_reg[17]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         3.500       3.000      SLICE_X38Y59  AWrite00/out_reg[18]/C



