// Seed: 2437397473
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  assign id_3[1] = 1'b0;
  logic [7:0] id_4;
  wire id_5;
  assign id_3 = id_4;
  logic [7:0] id_6 = ~|id_6[1];
  assign id_4 = id_4;
endmodule
module module_1 (
    input  tri   id_0,
    output tri0  id_1,
    input  wand  id_2,
    input  tri   id_3,
    output logic id_4,
    input  tri0  id_5,
    input  tri   id_6,
    output wor   id_7,
    input  tri1  id_8
);
  wire id_10;
  always if (id_5 < id_2 !== 1) id_4 <= 1;
  module_0 modCall_1 (
      id_10,
      id_10
  );
  always deassign id_7;
endmodule
