# 
# Synthesis run script generated by Vivado
# 

set TIME_start [clock seconds] 
proc create_report { reportName command } {
  set status "."
  append status $reportName ".fail"
  if { [file exists $status] } {
    eval file delete [glob $status]
  }
  send_msg_id runtcl-4 info "Executing : $command"
  set retval [eval catch { $command } msg]
  if { $retval != 0 } {
    set fp [open $status w]
    close $fp
    send_msg_id runtcl-5 warning "$msg"
  }
}
set_param chipscope.maxJobs 1
create_project -in_memory -part xc7a100ticsg324-1L

set_param project.singleFileAddWarning.threshold 0
set_param project.compositeFile.enableAutoGeneration 0
set_param synth.vivado.isSynthRun true
set_msg_config -source 4 -id {IP_Flow 19-2162} -severity warning -new_severity info
set_property webtalk.parent_dir C:/GitHub/Rattlesnake/build/par/Xilinx/Digilent_A7_100T/Digilent_A7_100T.cache/wt [current_project]
set_property parent.project_path C:/GitHub/Rattlesnake/build/par/Xilinx/Digilent_A7_100T/Digilent_A7_100T.xpr [current_project]
set_property XPM_LIBRARIES XPM_CDC [current_project]
set_property default_lib xil_defaultlib [current_project]
set_property target_language Verilog [current_project]
set_property ip_output_repo c:/GitHub/Rattlesnake/build/par/Xilinx/Digilent_A7_100T/Digilent_A7_100T.cache/ip [current_project]
set_property ip_cache_permissions {read write} [current_project]
set_property include_dirs {
  C:/GitHub/Rattlesnake/submodules/PulseRain_MCU/common
  C:/GitHub/Rattlesnake/submodules/PulseRain_MCU/common/Xilinx/Digilent_A7_100T
  C:/GitHub/Rattlesnake/submodules/HW_Loader/source
} [current_fileset]
read_verilog C:/GitHub/Rattlesnake/submodules/HW_Loader/source/debug_coprocessor.vh
read_verilog -library xil_defaultlib -sv {
  C:/GitHub/Rattlesnake/submodules/PulseRain_MCU/submodules/PulseRain_processor_core/source/PulseRain_Rattlesnake_core.v
  C:/GitHub/Rattlesnake/submodules/PulseRain_MCU/submodules/PulseRain_processor_core/source/Rattlesnake_block_write_detect.v
  C:/GitHub/Rattlesnake/submodules/PulseRain_MCU/submodules/PulseRain_processor_core/source/Rattlesnake_controller.v
  C:/GitHub/Rattlesnake/submodules/PulseRain_MCU/submodules/PulseRain_processor_core/source/Rattlesnake_execution_unit.v
  C:/GitHub/Rattlesnake/submodules/PulseRain_MCU/submodules/PulseRain_processor_core/source/Rattlesnake_fetch_instruction.v
  C:/GitHub/Rattlesnake/submodules/PulseRain_MCU/submodules/PulseRain_processor_core/source/Rattlesnake_machine_timer.v
  C:/GitHub/Rattlesnake/submodules/PulseRain_MCU/submodules/PulseRain_processor_core/source/Rattlesnake_mm_reg.v
  C:/GitHub/Rattlesnake/submodules/HW_Loader/source/Serial_RS232.v
  C:/GitHub/Rattlesnake/submodules/PulseRain_MCU/peripherals/UART/UART_FIFO.sv
  C:/GitHub/Rattlesnake/submodules/PulseRain_MCU/peripherals/UART/UART_RX.sv
  C:/GitHub/Rattlesnake/submodules/PulseRain_MCU/peripherals/UART/UART_RX_WITH_FIFO.sv
  C:/GitHub/Rattlesnake/submodules/PulseRain_MCU/peripherals/UART/UART_TX.v
  C:/GitHub/Rattlesnake/submodules/HW_Loader/source/debug_UART.v
  C:/GitHub/Rattlesnake/submodules/HW_Loader/source/debug_coprocessor.v
  C:/GitHub/Rattlesnake/submodules/HW_Loader/source/debug_reply.v
  C:/GitHub/Rattlesnake/submodules/PulseRain_MCU/submodules/PulseRain_processor_core/source/mul_div/long_slow_div_denom_reg.v
  C:/GitHub/Rattlesnake/submodules/PulseRain_MCU/memory/mem_controller.v
  C:/GitHub/Rattlesnake/submodules/PulseRain_MCU/peripherals/peripherals.v
  C:/GitHub/Rattlesnake/source/Xilinx/Rattlesnake.sv
}
read_verilog -library xil_defaultlib {
  C:/GitHub/Rattlesnake/submodules/HW_Loader/source/CRC16_CCITT.v
  C:/GitHub/Rattlesnake/submodules/PulseRain_MCU/source/PulseRain_Rattlesnake_MCU.v
  C:/GitHub/Rattlesnake/submodules/PulseRain_MCU/submodules/PulseRain_processor_core/source/Rattlesnake_CSR.v
  C:/GitHub/Rattlesnake/submodules/PulseRain_MCU/submodules/PulseRain_processor_core/source/Rattlesnake_data_access.v
  C:/GitHub/Rattlesnake/submodules/PulseRain_MCU/submodules/PulseRain_processor_core/source/Rattlesnake_indirect_pointer_detect.v
  C:/GitHub/Rattlesnake/submodules/PulseRain_MCU/submodules/PulseRain_processor_core/source/Rattlesnake_instruction_decode.v
  C:/GitHub/Rattlesnake/submodules/PulseRain_MCU/submodules/PulseRain_processor_core/source/Rattlesnake_instruction_decompress.v
  C:/GitHub/Rattlesnake/submodules/PulseRain_MCU/submodules/PulseRain_processor_core/source/Rattlesnake_memory.v
  C:/GitHub/Rattlesnake/submodules/PulseRain_MCU/submodules/PulseRain_processor_core/source/Rattlesnake_reg_file.v
  C:/GitHub/Rattlesnake/submodules/PulseRain_MCU/submodules/PulseRain_processor_core/source/mul_div/absolute_value.v
  C:/GitHub/Rattlesnake/submodules/HW_Loader/source/debug_coprocessor_wrapper.v
  C:/GitHub/Rattlesnake/submodules/PulseRain_MCU/memory/Xilinx/Digilent_A7_100T/dual_port_ram.v
  C:/GitHub/Rattlesnake/submodules/PulseRain_MCU/submodules/PulseRain_processor_core/source/mul_div/mul_div_32.v
  C:/GitHub/Rattlesnake/submodules/PulseRain_MCU/memory/Xilinx/Digilent_A7_100T/single_port_ram.v
  C:/GitHub/Rattlesnake/submodules/PulseRain_MCU/memory/Xilinx/Digilent_A7_100T/single_port_ram_9bit.v
}
read_ip -quiet C:/GitHub/Rattlesnake/build/par/Xilinx/Digilent_A7_100T/Digilent_A7_100T.srcs/ip/clk_mmcm/clk_mmcm.xci
set_property used_in_implementation false [get_files -all c:/GitHub/Rattlesnake/build/par/Xilinx/Digilent_A7_100T/Digilent_A7_100T.srcs/ip/clk_mmcm/clk_mmcm_board.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/Rattlesnake/build/par/Xilinx/Digilent_A7_100T/Digilent_A7_100T.srcs/ip/clk_mmcm/clk_mmcm.xdc]
set_property used_in_implementation false [get_files -all c:/GitHub/Rattlesnake/build/par/Xilinx/Digilent_A7_100T/Digilent_A7_100T.srcs/ip/clk_mmcm/clk_mmcm_ooc.xdc]

# Mark all dcp files as not used in implementation to prevent them from being
# stitched into the results of this synthesis run. Any black boxes in the
# design are intentionally left as such for best results. Dcp files will be
# stitched into the design at a later time, either when this synthesis run is
# opened, or when it is stitched into a dependent implementation run.
foreach dcp [get_files -quiet -all -filter file_type=="Design\ Checkpoint"] {
  set_property used_in_implementation false $dcp
}
read_xdc C:/GitHub/Rattlesnake/build/par/constraints/Xilinx/Digilent_A7_100T/Rattlesnake.xdc
set_property used_in_implementation false [get_files C:/GitHub/Rattlesnake/build/par/constraints/Xilinx/Digilent_A7_100T/Rattlesnake.xdc]

set_param ips.enableIPCacheLiteLoad 1
close [open __synthesis_is_running__ w]

synth_design -top Rattlesnake -part xc7a100ticsg324-1L -fanout_limit 400 -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5


# disable binary constraint mode for synth run checkpoints
set_param constraints.enableBinaryConstraints false
write_checkpoint -force -noxdef Rattlesnake.dcp
create_report "synth_1_synth_report_utilization_0" "report_utilization -file Rattlesnake_utilization_synth.rpt -pb Rattlesnake_utilization_synth.pb"
file delete __synthesis_is_running__
close [open __synthesis_is_complete__ w]
