<!DOCTYPE html><html><head><meta charset="utf-8"></meta><meta content="width=device-width, initial-scale=1" name="viewport"></meta><title>class TargetLoweringBase: LLVM 10.0.0 documentation</title><link href="styles.css" rel="stylesheet"></link><script src="highlight.min.js"></script><script>hljs.highlightAll();</script><link href="katex.min.css" rel="stylesheet"></link><script src="katex.min.js"></script><script src="auto-render.min.js"></script><script>
    document.addEventListener("DOMContentLoaded", function() {
      renderMathInElement(document.body, {
        delimiters: [
          {left: '$$', right: '$$', display: true},
          {left: '$', right: '$', display: false},
        ],
      });
    });
  </script><link href="apple-touch-icon.png" sizes="180x180" rel="apple-touch-icon"></link><link href="favicon-32x32.png" sizes="32x32" type="image/png" rel="icon"></link><link href="favicon-16x16.png" sizes="16x16" type="image/png" rel="icon"></link></head><body><div id="wrapper"><section class="section"><div class="container"><div class="columns"><aside class="column is-one-fifth"><ul class="menu-list"><p class="is-size-4">LLVM 10.0.0</p><p class="menu-label">Navigation</p><li><a href="index.html">Home</a></li><li><a href="search.html">Search</a></li><li><a href="https://github.com/llvm/llvm-project/">Repository</a></li><li><a href="https://hdoc.io">Made with hdoc</a></li><p class="menu-label">API Documentation</p><li><a href="functions.html">Functions</a></li><li><a href="records.html">Records</a></li><li><a href="enums.html">Enums</a></li><li><a href="namespaces.html">Namespaces</a></li></ul></aside><div class="column" style="overflow-x: auto"><nav class="breadcrumb has-arrow-separator" aria-label="breadcrumbs"><ul><li><a href="namespaces.html#00A4DA910CC17C2D"><span>namespace llvm</span></a></li><li class="is-active"><a aria-current="page5078BCEBBB8C6014"><span>class TargetLoweringBase</span></a></li></ul></nav><main class="content"><h1>class TargetLoweringBase</h1><h2>Declaration</h2><pre class="p-0"><code class="hdoc-record-code language-cpp">class TargetLoweringBase { /* full declaration omitted */ };</code></pre><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L111">llvm/include/llvm/CodeGen/TargetLowering.h:111</a></p><h2>Member Variables</h2><dl><dt class="is-family-code" id="var_GatherAllAliasesMaxDepth">protected  unsigned int <b>GatherAllAliasesMaxDepth</b></dt><dd>Depth that GatherAllAliases should should continue looking for chain dependencies when trying to find a more preferable chain. As an approximation, this should be more than the number of consecutive stores expected to be merged.</dd><dt class="is-family-code" id="var_MaxStoresPerMemset">protected  unsigned int <b>MaxStoresPerMemset</b></dt><dd>When lowering  @ llvm.memset this field specifies the maximum number of store operations that may be substituted for the call to memset. Targets must set this value based on the cost threshold for that target. Targets should assume that the memset will be done using as many of the largest store operations first, followed by smaller ones, if necessary, per alignment restrictions. For example, storing 9 bytes on a 32-bit machine with 16-bit alignment would result in four 2-byte stores and one 1-byte store.  This only applies to setting a constant array of a constant size.</dd><dt class="is-family-code" id="var_MaxStoresPerMemsetOptSize">protected  unsigned int <b>MaxStoresPerMemsetOptSize</b></dt><dd>Likewise for functions with the OptSize attribute.</dd><dt class="is-family-code" id="var_MaxStoresPerMemcpy">protected  unsigned int <b>MaxStoresPerMemcpy</b></dt><dd>When lowering  @ llvm.memcpy this field specifies the maximum number of store operations that may be substituted for a call to memcpy. Targets must set this value based on the cost threshold for that target. Targets should assume that the memcpy will be done using as many of the largest store operations first, followed by smaller ones, if necessary, per alignment restrictions. For example, storing 7 bytes on a 32-bit machine with 32-bit alignment would result in one 4-byte store, a one 2-byte store and one 1-byte store. This only applies to copying a constant array of constant size.</dd><dt class="is-family-code" id="var_MaxStoresPerMemcpyOptSize">protected  unsigned int <b>MaxStoresPerMemcpyOptSize</b></dt><dd>Likewise for functions with the OptSize attribute.</dd><dt class="is-family-code" id="var_MaxGluedStoresPerMemcpy">protected  unsigned int <b>MaxGluedStoresPerMemcpy</b> = 0</dt><dd>When memcpy is inlined based on MaxStoresPerMemcpy, specify maximum number of store instructions to keep together. This helps in pairing and</dd><dt class="is-family-code" id="var_MaxLoadsPerMemcmp">protected  unsigned int <b>MaxLoadsPerMemcmp</b></dt><dd>When lowering  @ llvm.memcmp this field specifies the maximum number of pairs of load operations that may be substituted for a call to memcmp. Targets must set this value based on the cost threshold for that target. Targets should assume that the memcmp will be done using as many of the largest load operations first, followed by smaller ones, if necessary, per alignment restrictions. For example, loading 7 bytes on a 32-bit machine with 32-bit alignment would result in one 4-byte load, a one 2-byte load and one 1-byte load. This only applies to copying a constant array of constant size.</dd><dt class="is-family-code" id="var_MaxLoadsPerMemcmpOptSize">protected  unsigned int <b>MaxLoadsPerMemcmpOptSize</b></dt><dd>Likewise for functions with the OptSize attribute.</dd><dt class="is-family-code" id="var_MaxStoresPerMemmove">protected  unsigned int <b>MaxStoresPerMemmove</b></dt><dd>When lowering  @ llvm.memmove this field specifies the maximum number of store instructions that may be substituted for a call to memmove. Targets must set this value based on the cost threshold for that target. Targets should assume that the memmove will be done using as many of the largest store operations first, followed by smaller ones, if necessary, per alignment restrictions. For example, moving 9 bytes on a 32-bit machine with 8-bit alignment would result in nine 1-byte stores.  This only applies to copying a constant array of constant size.</dd><dt class="is-family-code" id="var_MaxStoresPerMemmoveOptSize">protected  unsigned int <b>MaxStoresPerMemmoveOptSize</b></dt><dd>Likewise for functions with the OptSize attribute.</dd><dt class="is-family-code" id="var_PredictableSelectIsExpensive">protected  bool <b>PredictableSelectIsExpensive</b></dt><dd>Tells the code generator that select is more expensive than a branch if the branch is usually predicted right.</dd><dt class="is-family-code" id="var_EnableExtLdPromotion">protected  bool <b>EnableExtLdPromotion</b></dt><dt class="is-family-code" id="var_IsStrictFPEnabled">protected  bool <b>IsStrictFPEnabled</b></dt></dl><h2>Method Overview</h2><ul><li class="is-family-code">protected void  <a href="#F4829A9DFD3C7DDB"><b>AddPromotedToType</b></a>(unsigned int Opc, llvm::MVT OrigVT, llvm::MVT DestVT)</li><li class="is-family-code">public int  <a href="#EEEC0885AAC33DE9"><b>InstructionOpcodeToISD</b></a>(unsigned int Opcode) const</li><li class="is-family-code">public virtual bool  <a href="#FE3A6408485E58D9"><b>ShouldShrinkFPConstant</b></a>(llvm::EVT) const</li><li class="is-family-code">public  <a href="#1A14C6BCD93BDDB2"><b>TargetLoweringBase</b></a>(const llvm::TargetMachine &amp; TM)</li><li class="is-family-code">public  <a href="#1C70E1FFFC9D3930"><b>TargetLoweringBase</b></a>(const llvm::TargetLoweringBase &amp;)</li><li class="is-family-code">protected void  <a href="#C5AA96DBC15CF899"><b>addBypassSlowDiv</b></a>(unsigned int SlowBitWidth, unsigned int FastBitWidth)</li><li class="is-family-code">protected void  <a href="#7F7BC28161B10A29"><b>addRegisterClass</b></a>(llvm::MVT VT, const llvm::TargetRegisterClass * RC)</li><li class="is-family-code">public virtual bool  <a href="#6E8C8F23A1EDDCF3"><b>aggressivelyPreferBuildVectorSources</b></a>(llvm::EVT VecVT) const</li><li class="is-family-code">public virtual bool  <a href="#FD1203E75E4DB419"><b>alignLoopsWithOptSize</b></a>() const</li><li class="is-family-code">public virtual bool  <a href="#CDBFC317F048DE8F"><b>allowTruncateForTailCall</b></a>(llvm::Type * FromTy, llvm::Type * ToTy) const</li><li class="is-family-code">public virtual bool  <a href="#FA4F84A7752BA7F3"><b>allowsMemoryAccess</b></a>(llvm::LLVMContext &amp; Context, const llvm::DataLayout &amp; DL, llvm::EVT VT, unsigned int AddrSpace = 0, unsigned int Alignment = 1, MachineMemOperand::Flags Flags = MachineMemOperand::MONone, bool * Fast = nullptr) const</li><li class="is-family-code">public bool  <a href="#599383377A8D0FA7"><b>allowsMemoryAccess</b></a>(llvm::LLVMContext &amp; Context, const llvm::DataLayout &amp; DL, llvm::EVT VT, const llvm::MachineMemOperand &amp; MMO, bool * Fast = nullptr) const</li><li class="is-family-code">public bool  <a href="#8FD5C1F80A1823E3"><b>allowsMemoryAccessForAlignment</b></a>(llvm::LLVMContext &amp; Context, const llvm::DataLayout &amp; DL, llvm::EVT VT, unsigned int AddrSpace = 0, unsigned int Alignment = 1, MachineMemOperand::Flags Flags = MachineMemOperand::MONone, bool * Fast = nullptr) const</li><li class="is-family-code">public bool  <a href="#D82013E499AB51FD"><b>allowsMemoryAccessForAlignment</b></a>(llvm::LLVMContext &amp; Context, const llvm::DataLayout &amp; DL, llvm::EVT VT, const llvm::MachineMemOperand &amp; MMO, bool * Fast = nullptr) const</li><li class="is-family-code">public virtual bool  <a href="#A9F98D5427732039"><b>allowsMisalignedMemoryAccesses</b></a>(llvm::LLT, unsigned int AddrSpace = 0, unsigned int Align = 1, MachineMemOperand::Flags Flags = MachineMemOperand::MONone, bool * = nullptr) const</li><li class="is-family-code">public virtual bool  <a href="#2B69EC0ADF78F3B9"><b>allowsMisalignedMemoryAccesses</b></a>(llvm::EVT, unsigned int AddrSpace = 0, unsigned int Align = 1, MachineMemOperand::Flags Flags = MachineMemOperand::MONone, bool * = nullptr) const</li><li class="is-family-code">public virtual bool  <a href="#FE549FC0FCB835B9"><b>areJTsAllowed</b></a>(const llvm::Function * Fn) const</li><li class="is-family-code">public virtual bool  <a href="#80CBD51FD058E3AD"><b>canCombineStoreAndExtract</b></a>(llvm::Type * VectorTy, llvm::Value * Idx, unsigned int &amp; Cost) const</li><li class="is-family-code">public virtual bool  <a href="#7A679B4A68BC9CC4"><b>canMergeStoresTo</b></a>(unsigned int AS, llvm::EVT MemVT, const llvm::SelectionDAG &amp; DAG) const</li><li class="is-family-code">public virtual bool  <a href="#5D5A4CF1FF6AF816"><b>canOpTrap</b></a>(unsigned int Op, llvm::EVT VT) const</li><li class="is-family-code">protected void  <a href="#5BD9B818A45A23A4"><b>computeRegisterProperties</b></a>(const llvm::TargetRegisterInfo * TRI)</li><li class="is-family-code">public virtual bool  <a href="#B31DD19A06C40ED6"><b>convertSelectOfConstantsToMath</b></a>(llvm::EVT VT) const</li><li class="is-family-code">public virtual bool  <a href="#58B4AD844DCFD8B4"><b>convertSetCCLogicToBitwiseLogic</b></a>(llvm::EVT VT) const</li><li class="is-family-code">public virtual bool  <a href="#AD0DC283AD2838EF"><b>decomposeMulByConstant</b></a>(llvm::LLVMContext &amp; Context, llvm::EVT VT, llvm::SDValue C) const</li><li class="is-family-code">public virtual void  <a href="#F6180BD7D7B25A47"><b>emitAtomicCmpXchgNoStoreLLBalance</b></a>(int &amp; Builder) const</li><li class="is-family-code">public virtual llvm::Instruction *  <a href="#3ABD0B4255EAB883"><b>emitLeadingFence</b></a>(int &amp; Builder, llvm::Instruction * Inst, llvm::AtomicOrdering Ord) const</li><li class="is-family-code">public virtual llvm::Value *  <a href="#618E89F49CCCA8FB"><b>emitLoadLinked</b></a>(int &amp; Builder, llvm::Value * Addr, llvm::AtomicOrdering Ord) const</li><li class="is-family-code">public virtual llvm::Value *  <a href="#3A5DA1EE9E352155"><b>emitMaskedAtomicCmpXchgIntrinsic</b></a>(int &amp; Builder, llvm::AtomicCmpXchgInst * CI, llvm::Value * AlignedAddr, llvm::Value * CmpVal, llvm::Value * NewVal, llvm::Value * Mask, llvm::AtomicOrdering Ord) const</li><li class="is-family-code">public virtual llvm::Value *  <a href="#ADA865E00354C7B0"><b>emitMaskedAtomicRMWIntrinsic</b></a>(int &amp; Builder, llvm::AtomicRMWInst * AI, llvm::Value * AlignedAddr, llvm::Value * Incr, llvm::Value * Mask, llvm::Value * ShiftAmt, llvm::AtomicOrdering Ord) const</li><li class="is-family-code">protected llvm::MachineBasicBlock *  <a href="#BB2C62E51FFC5A44"><b>emitPatchPoint</b></a>(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock * MBB) const</li><li class="is-family-code">public virtual llvm::Value *  <a href="#18F8F04C7E253752"><b>emitStoreConditional</b></a>(int &amp; Builder, llvm::Value * Val, llvm::Value * Addr, llvm::AtomicOrdering Ord) const</li><li class="is-family-code">public virtual llvm::Instruction *  <a href="#DB3C7E5D5D7A6102"><b>emitTrailingFence</b></a>(int &amp; Builder, llvm::Instruction * Inst, llvm::AtomicOrdering Ord) const</li><li class="is-family-code">protected llvm::MachineBasicBlock *  <a href="#B34486360F70BF51"><b>emitXRayCustomEvent</b></a>(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock * MBB) const</li><li class="is-family-code">protected llvm::MachineBasicBlock *  <a href="#0D74D7C0508C4A2A"><b>emitXRayTypedEvent</b></a>(llvm::MachineInstr &amp; MI, llvm::MachineBasicBlock * MBB) const</li><li class="is-family-code">public virtual bool  <a href="#F45284A1B0D3B361"><b>enableAggressiveFMAFusion</b></a>(llvm::EVT VT) const</li><li class="is-family-code">public bool  <a href="#258551B4ED03D0B6"><b>enableExtLdPromotion</b></a>() const</li><li class="is-family-code">public virtual void  <a href="#8A511CF4B3717355"><b>finalizeLowering</b></a>(llvm::MachineFunction &amp; MF) const</li><li class="is-family-code">protected virtual std::pair&lt;const TargetRegisterClass *, uint8_t&gt;  <a href="#752661B4CE6883FD"><b>findRepresentativeClass</b></a>(const llvm::TargetRegisterInfo * TRI, llvm::MVT VT) const</li><li class="is-family-code">public virtual llvm::Align  <a href="#30679C572B7F6EAE"><b>getABIAlignmentForCallingConv</b></a>(llvm::Type * ArgTy, llvm::DataLayout DL) const</li><li class="is-family-code">public virtual bool  <a href="#59D58C96A1C283AD"><b>getAddrModeArguments</b></a>(llvm::IntrinsicInst *, SmallVectorImpl&lt;llvm::Value *&gt; &amp;, llvm::Type *&amp;) const</li><li class="is-family-code">public llvm::TargetLoweringBase::BooleanContent  <a href="#9D6C4A00668B435F"><b>getBooleanContents</b></a>(llvm::EVT Type) const</li><li class="is-family-code">public llvm::TargetLoweringBase::BooleanContent  <a href="#57704F4D6A712EF4"><b>getBooleanContents</b></a>(bool isVec, bool isFloat) const</li><li class="is-family-code">public virtual unsigned int  <a href="#3A0598E4A0D827D6"><b>getByValTypeAlignment</b></a>(llvm::Type * Ty, const llvm::DataLayout &amp; DL) const</li><li class="is-family-code">public const int &amp;  <a href="#488731F361E661F0"><b>getBypassSlowDivWidths</b></a>() const</li><li class="is-family-code">public ISD::CondCode  <a href="#9E78C5989A8214A5"><b>getCmpLibcallCC</b></a>(RTLIB::Libcall Call) const</li><li class="is-family-code">public virtual MVT::SimpleValueType  <a href="#977FFF81C77D782C"><b>getCmpLibcallReturnType</b></a>() const</li><li class="is-family-code">public llvm::TargetLoweringBase::LegalizeAction  <a href="#10D5D8892AF83102"><b>getCondCodeAction</b></a>(ISD::CondCode CC, llvm::MVT VT) const</li><li class="is-family-code">protected llvm::Value *  <a href="#F15B921C530853AC"><b>getDefaultSafeStackPointerLocation</b></a>(int &amp; IRB, bool UseTLS) const</li><li class="is-family-code">public int  <a href="#7796AD9E279B60BD"><b>getDivRefinementSteps</b></a>(llvm::EVT VT, llvm::MachineFunction &amp; MF) const</li><li class="is-family-code">public virtual unsigned int  <a href="#D46005216285F42A"><b>getExceptionPointerRegister</b></a>(const llvm::Constant * PersonalityFn) const</li><li class="is-family-code">public virtual unsigned int  <a href="#82CC72853C4916F6"><b>getExceptionSelectorRegister</b></a>(const llvm::Constant * PersonalityFn) const</li><li class="is-family-code">public virtual ISD::NodeType  <a href="#D6D1281A609BB9EE"><b>getExtendForAtomicOps</b></a>() const</li><li class="is-family-code">public static ISD::NodeType  <a href="#B43683E7DAFE4E19"><b>getExtendForContent</b></a>(llvm::TargetLoweringBase::BooleanContent Content)</li><li class="is-family-code">public virtual llvm::MVT  <a href="#F125F10CD846E325"><b>getFenceOperandTy</b></a>(const llvm::DataLayout &amp; DL) const</li><li class="is-family-code">public llvm::TargetLoweringBase::LegalizeAction  <a href="#7CFE1A9F05E3B519"><b>getFixedPointOperationAction</b></a>(unsigned int Op, llvm::EVT VT, unsigned int Scale) const</li><li class="is-family-code">public llvm::MVT  <a href="#0AC061967075D871"><b>getFrameIndexTy</b></a>(const llvm::DataLayout &amp; DL) const</li><li class="is-family-code">public unsigned int  <a href="#239CFF6941209BA1"><b>getGatherAllAliasesMaxDepth</b></a>() const</li><li class="is-family-code">public virtual llvm::Value *  <a href="#5C5DF0A416876CD9"><b>getIRStackGuard</b></a>(int &amp; IRB) const</li><li class="is-family-code">public llvm::TargetLoweringBase::LegalizeAction  <a href="#F865CD73A6308B80"><b>getIndexedLoadAction</b></a>(unsigned int IdxMode, llvm::MVT VT) const</li><li class="is-family-code">public llvm::TargetLoweringBase::LegalizeAction  <a href="#AD4FF38C254473AF"><b>getIndexedMaskedLoadAction</b></a>(unsigned int IdxMode, llvm::MVT VT) const</li><li class="is-family-code">public llvm::TargetLoweringBase::LegalizeAction  <a href="#987F1C455E35888F"><b>getIndexedMaskedStoreAction</b></a>(unsigned int IdxMode, llvm::MVT VT) const</li><li class="is-family-code">public llvm::TargetLoweringBase::LegalizeAction  <a href="#63AC0C8C58EDE5C1"><b>getIndexedStoreAction</b></a>(unsigned int IdxMode, llvm::MVT VT) const</li><li class="is-family-code">public CallingConv::ID  <a href="#C7FDA074550DC812"><b>getLibcallCallingConv</b></a>(RTLIB::Libcall Call) const</li><li class="is-family-code">public const char *  <a href="#0475BB1D9D48CDB3"><b>getLibcallName</b></a>(RTLIB::Libcall Call) const</li><li class="is-family-code">public llvm::TargetLoweringBase::LegalizeAction  <a href="#5C1788D2625BF4B4"><b>getLoadExtAction</b></a>(unsigned int ExtType, llvm::EVT ValVT, llvm::EVT MemVT) const</li><li class="is-family-code">public unsigned int  <a href="#585B4A4327F692D6"><b>getMaxAtomicSizeInBitsSupported</b></a>() const</li><li class="is-family-code">public unsigned int  <a href="#1EDE72B698D259D3"><b>getMaxExpandSizeMemcmp</b></a>(bool OptSize) const</li><li class="is-family-code">public virtual unsigned int  <a href="#A45179131D272859"><b>getMaxGluedStoresPerMemcpy</b></a>() const</li><li class="is-family-code">public unsigned int  <a href="#ADFA62D49F7DAE60"><b>getMaxStoresPerMemcpy</b></a>(bool OptSize) const</li><li class="is-family-code">public unsigned int  <a href="#2D5ACF33EC5A9E53"><b>getMaxStoresPerMemmove</b></a>(bool OptSize) const</li><li class="is-family-code">public unsigned int  <a href="#F7BE327C9B5A04F4"><b>getMaxStoresPerMemset</b></a>(bool OptSize) const</li><li class="is-family-code">public virtual unsigned int  <a href="#DE0EAC79A610A1B5"><b>getMaxSupportedInterleaveFactor</b></a>() const</li><li class="is-family-code">public unsigned int  <a href="#9BB7B3E4C38E3E1D"><b>getMaximumJumpTableSize</b></a>() const</li><li class="is-family-code">public llvm::EVT  <a href="#31F27D0568885A5C"><b>getMemValueType</b></a>(const llvm::DataLayout &amp; DL, llvm::Type * Ty, bool AllowUnknown = false) const</li><li class="is-family-code">public unsigned int  <a href="#B5696346AD9ED368"><b>getMinCmpXchgSizeInBits</b></a>() const</li><li class="is-family-code">public llvm::Align  <a href="#0BC846A0D5C191D2"><b>getMinFunctionAlignment</b></a>() const</li><li class="is-family-code">public llvm::Align  <a href="#D195D101F4D3D7C7"><b>getMinStackArgumentAlignment</b></a>() const</li><li class="is-family-code">public unsigned int  <a href="#BB9A61CF4A76EEF1"><b>getMinimumJumpTableDensity</b></a>(bool OptForSize) const</li><li class="is-family-code">public virtual unsigned int  <a href="#6F23C6FB669B5C33"><b>getMinimumJumpTableEntries</b></a>() const</li><li class="is-family-code">public unsigned int  <a href="#182263D6FDC255E3"><b>getNumRegisters</b></a>(llvm::LLVMContext &amp; Context, llvm::EVT VT) const</li><li class="is-family-code">public virtual unsigned int  <a href="#9B7FF65CA32CA644"><b>getNumRegistersForCallingConv</b></a>(llvm::LLVMContext &amp; Context, CallingConv::ID CC, llvm::EVT VT) const</li><li class="is-family-code">public llvm::TargetLoweringBase::LegalizeAction  <a href="#7554DB81462C3680"><b>getOperationAction</b></a>(unsigned int Op, llvm::EVT VT) const</li><li class="is-family-code">public virtual llvm::LLT  <a href="#BD21893CC8D8216C"><b>getOptimalMemOpLLT</b></a>(uint64_t, unsigned int, unsigned int, bool, bool, bool, const llvm::AttributeList &amp;) const</li><li class="is-family-code">public virtual llvm::EVT  <a href="#16346BA46B57ECF0"><b>getOptimalMemOpType</b></a>(uint64_t, unsigned int, unsigned int, bool, bool, bool, const llvm::AttributeList &amp;) const</li><li class="is-family-code">public llvm::MVT  <a href="#68B21510C88F07C1"><b>getPointerMemTy</b></a>(const llvm::DataLayout &amp; DL, uint32_t AS = 0) const</li><li class="is-family-code">public virtual llvm::MVT  <a href="#BD87DCD052823FF8"><b>getPointerTy</b></a>(const llvm::DataLayout &amp; DL, uint32_t AS = 0) const</li><li class="is-family-code">public virtual llvm::BranchProbability  <a href="#353C448274BDC8CC"><b>getPredictableBranchThreshold</b></a>() const</li><li class="is-family-code">public llvm::Align  <a href="#8D9B9D2DF5C4B665"><b>getPrefFunctionAlignment</b></a>() const</li><li class="is-family-code">public virtual llvm::Align  <a href="#D4F7BD7484776043"><b>getPrefLoopAlignment</b></a>(llvm::MachineLoop * ML = nullptr) const</li><li class="is-family-code">public virtual TargetLoweringBase::LegalizeTypeAction  <a href="#17F5D4A269B791A7"><b>getPreferredVectorAction</b></a>(llvm::MVT VT) const</li><li class="is-family-code">public int  <a href="#0ADA95AE3FBE7940"><b>getRecipEstimateDivEnabled</b></a>(llvm::EVT VT, llvm::MachineFunction &amp; MF) const</li><li class="is-family-code">public int  <a href="#73FEB6687C65F51C"><b>getRecipEstimateSqrtEnabled</b></a>(llvm::EVT VT, llvm::MachineFunction &amp; MF) const</li><li class="is-family-code">public virtual const llvm::TargetRegisterClass *  <a href="#405C25B201EB6377"><b>getRegClassFor</b></a>(llvm::MVT VT, bool isDivergent = false) const</li><li class="is-family-code">public llvm::MVT  <a href="#CB51AE8493521D14"><b>getRegisterType</b></a>(llvm::MVT VT) const</li><li class="is-family-code">public llvm::MVT  <a href="#D6B55AF5065059F7"><b>getRegisterType</b></a>(llvm::LLVMContext &amp; Context, llvm::EVT VT) const</li><li class="is-family-code">public virtual llvm::MVT  <a href="#493FA0522FD01DED"><b>getRegisterTypeForCallingConv</b></a>(llvm::LLVMContext &amp; Context, CallingConv::ID CC, llvm::EVT VT) const</li><li class="is-family-code">public virtual uint8_t  <a href="#F6A0CBA50012E0FA"><b>getRepRegClassCostFor</b></a>(llvm::MVT VT) const</li><li class="is-family-code">public virtual const llvm::TargetRegisterClass *  <a href="#FE988837E18A5426"><b>getRepRegClassFor</b></a>(llvm::MVT VT) const</li><li class="is-family-code">public virtual llvm::Value *  <a href="#19A0B96AF79E3040"><b>getSDagStackGuard</b></a>(const llvm::Module &amp; M) const</li><li class="is-family-code">public virtual llvm::Function *  <a href="#8B4E045898F07E9C"><b>getSSPStackGuardCheck</b></a>(const llvm::Module &amp; M) const</li><li class="is-family-code">public virtual llvm::Value *  <a href="#E0C1D28A0BC4AA3D"><b>getSafeStackPointerLocation</b></a>(int &amp; IRB) const</li><li class="is-family-code">public virtual llvm::MVT  <a href="#4056800359283342"><b>getScalarShiftAmountTy</b></a>(const llvm::DataLayout &amp;, llvm::EVT) const</li><li class="is-family-code">public virtual int  <a href="#B9B68E52FB956598"><b>getScalingFactorCost</b></a>(const llvm::DataLayout &amp; DL, const llvm::TargetLoweringBase::AddrMode &amp; AM, llvm::Type * Ty, unsigned int AS = 0) const</li><li class="is-family-code">public Sched::Preference  <a href="#8BF18C611B9DCE64"><b>getSchedulingPreference</b></a>() const</li><li class="is-family-code">public virtual Sched::Preference  <a href="#4C7CF223FEDE0EAA"><b>getSchedulingPreference</b></a>(llvm::SDNode *) const</li><li class="is-family-code">public virtual llvm::EVT  <a href="#59C4D90122566843"><b>getSetCCResultType</b></a>(const llvm::DataLayout &amp; DL, llvm::LLVMContext &amp; Context, llvm::EVT VT) const</li><li class="is-family-code">public llvm::EVT  <a href="#5C5227CE0F45D6C9"><b>getShiftAmountTy</b></a>(llvm::EVT LHSTy, const llvm::DataLayout &amp; DL, bool LegalTypes = true) const</li><li class="is-family-code">public llvm::MVT  <a href="#53FE10B5AA3DCE44"><b>getSimpleValueType</b></a>(const llvm::DataLayout &amp; DL, llvm::Type * Ty, bool AllowUnknown = false) const</li><li class="is-family-code">public int  <a href="#8646A69BB37FDAC0"><b>getSqrtRefinementSteps</b></a>(llvm::EVT VT, llvm::MachineFunction &amp; MF) const</li><li class="is-family-code">public unsigned int  <a href="#D014C20A9688695B"><b>getStackPointerRegisterToSaveRestore</b></a>() const</li><li class="is-family-code">public virtual llvm::StringRef  <a href="#70BFDA1CC6E78A3D"><b>getStackProbeSymbolName</b></a>(llvm::MachineFunction &amp; MF) const</li><li class="is-family-code">public llvm::TargetLoweringBase::LegalizeAction  <a href="#6623BB896E73F66C"><b>getStrictFPOperationAction</b></a>(unsigned int Op, llvm::EVT VT) const</li><li class="is-family-code">public const llvm::TargetMachine &amp;  <a href="#1803EFC25029C77C"><b>getTargetMachine</b></a>() const</li><li class="is-family-code">public virtual bool  <a href="#9107A4AC90755F42"><b>getTgtMemIntrinsic</b></a>(llvm::TargetLoweringBase::IntrinsicInfo &amp;, const llvm::CallInst &amp;, llvm::MachineFunction &amp;, unsigned int) const</li><li class="is-family-code">public llvm::TargetLoweringBase::LegalizeAction  <a href="#A61624EDD18092A3"><b>getTruncStoreAction</b></a>(llvm::EVT ValVT, llvm::EVT MemVT) const</li><li class="is-family-code">public llvm::TargetLoweringBase::LegalizeTypeAction  <a href="#5253CB1C1C7B4F0F"><b>getTypeAction</b></a>(llvm::MVT VT) const</li><li class="is-family-code">public llvm::TargetLoweringBase::LegalizeTypeAction  <a href="#635BB7E8AFC40B66"><b>getTypeAction</b></a>(llvm::LLVMContext &amp; Context, llvm::EVT VT) const</li><li class="is-family-code">public std::pair&lt;int, MVT&gt;  <a href="#F8FC9CF74B611E3C"><b>getTypeLegalizationCost</b></a>(const llvm::DataLayout &amp; DL, llvm::Type * Ty) const</li><li class="is-family-code">public llvm::EVT  <a href="#0374D10E02BDE44D"><b>getTypeToExpandTo</b></a>(llvm::LLVMContext &amp; Context, llvm::EVT VT) const</li><li class="is-family-code">public llvm::MVT  <a href="#542703F5DF733C53"><b>getTypeToPromoteTo</b></a>(unsigned int Op, llvm::MVT VT) const</li><li class="is-family-code">public llvm::EVT  <a href="#8339A1A1B76B12FD"><b>getTypeToTransformTo</b></a>(llvm::LLVMContext &amp; Context, llvm::EVT VT) const</li><li class="is-family-code">public virtual unsigned int  <a href="#6393978F4B881C42"><b>getVaListSizeInBits</b></a>(const llvm::DataLayout &amp; DL) const</li><li class="is-family-code">public llvm::EVT  <a href="#ED27DD46F9D6273A"><b>getValueType</b></a>(const llvm::DataLayout &amp; DL, llvm::Type * Ty, bool AllowUnknown = false) const</li><li class="is-family-code">public const llvm::TargetLoweringBase::ValueTypeActionImpl &amp;  <a href="#FAE0E7B43EB058AD"><b>getValueTypeActions</b></a>() const</li><li class="is-family-code">public virtual llvm::MVT  <a href="#1B60FBD1EF88BEC2"><b>getVectorIdxTy</b></a>(const llvm::DataLayout &amp; DL) const</li><li class="is-family-code">public unsigned int  <a href="#709E2CE5EE6C43C4"><b>getVectorTypeBreakdown</b></a>(llvm::LLVMContext &amp; Context, llvm::EVT VT, llvm::EVT &amp; IntermediateVT, unsigned int &amp; NumIntermediates, llvm::MVT &amp; RegisterVT) const</li><li class="is-family-code">public virtual unsigned int  <a href="#49DF820C4AA2BAF5"><b>getVectorTypeBreakdownForCallingConv</b></a>(llvm::LLVMContext &amp; Context, CallingConv::ID CC, llvm::EVT VT, llvm::EVT &amp; IntermediateVT, unsigned int &amp; NumIntermediates, llvm::MVT &amp; RegisterVT) const</li><li class="is-family-code">public virtual bool  <a href="#F2C3F26650F42FD5"><b>hasAndNot</b></a>(llvm::SDValue X) const</li><li class="is-family-code">public virtual bool  <a href="#B6DA701E1A156777"><b>hasAndNotCompare</b></a>(llvm::SDValue Y) const</li><li class="is-family-code">public bool  <a href="#B8DE3D5EC565E434"><b>hasBigEndianPartOrdering</b></a>(llvm::EVT VT, const llvm::DataLayout &amp; DL) const</li><li class="is-family-code">public virtual bool  <a href="#D76A4CB0466AE1DD"><b>hasBitPreservingFPLogic</b></a>(llvm::EVT VT) const</li><li class="is-family-code">public virtual bool  <a href="#9F475B5E702B1D56"><b>hasBitTest</b></a>(llvm::SDValue X, llvm::SDValue Y) const</li><li class="is-family-code">public bool  <a href="#18637BA0782004C6"><b>hasExtractBitsInsn</b></a>() const</li><li class="is-family-code">public virtual llvm::MVT  <a href="#1191809346F1541A"><b>hasFastEqualityCompare</b></a>(unsigned int NumBits) const</li><li class="is-family-code">public bool  <a href="#B6CF227F60D3E005"><b>hasMultipleConditionRegisters</b></a>() const</li><li class="is-family-code">public virtual bool  <a href="#3CC43E358A4E59AD"><b>hasPairedLoad</b></a>(llvm::EVT, unsigned int &amp;) const</li><li class="is-family-code">public virtual bool  <a href="#C9159F65650AE36D"><b>hasStandaloneRem</b></a>(llvm::EVT VT) const</li><li class="is-family-code">public bool  <a href="#978DD62C28AABE9C"><b>hasTargetDAGCombine</b></a>(ISD::NodeType NT) const</li><li class="is-family-code">public virtual bool  <a href="#E2C80FC700E582A2"><b>hasVectorBlend</b></a>() const</li><li class="is-family-code">protected void  <a href="#11B902D1D652AEC2"><b>initActions</b></a>()</li><li class="is-family-code">public virtual void  <a href="#9C21160CC56C64F2"><b>insertSSPDeclarations</b></a>(llvm::Module &amp; M) const</li><li class="is-family-code">public virtual bool  <a href="#7D47FEF28143DFEB"><b>isBinOp</b></a>(unsigned int Opcode) const</li><li class="is-family-code">public virtual bool  <a href="#521FE35BFF907BDD"><b>isCheapToSpeculateCtlz</b></a>() const</li><li class="is-family-code">public virtual bool  <a href="#CA414FDC669E1EA5"><b>isCheapToSpeculateCttz</b></a>() const</li><li class="is-family-code">public virtual bool  <a href="#CA6B7ACAE4B09F83"><b>isCommutativeBinOp</b></a>(unsigned int Opcode) const</li><li class="is-family-code">public bool  <a href="#79C5B3186A0AF8F9"><b>isCondCodeLegal</b></a>(ISD::CondCode CC, llvm::MVT VT) const</li><li class="is-family-code">public bool  <a href="#BD427E682F9034B6"><b>isCondCodeLegalOrCustom</b></a>(ISD::CondCode CC, llvm::MVT VT) const</li><li class="is-family-code">public virtual bool  <a href="#BFA160E49F72FBC8"><b>isCtlzFast</b></a>() const</li><li class="is-family-code">public virtual bool  <a href="#889FC75A0378FAF0"><b>isEqualityCmpFoldedWithSignedCmp</b></a>() const</li><li class="is-family-code">public bool  <a href="#1B7941CB06EAEA4B"><b>isExtFree</b></a>(const llvm::Instruction * I) const</li><li class="is-family-code">protected virtual bool  <a href="#FA0E335F9D0B8D00"><b>isExtFreeImpl</b></a>(const llvm::Instruction * I) const</li><li class="is-family-code">public bool  <a href="#BFAD89116642EB70"><b>isExtLoad</b></a>(const llvm::LoadInst * Load, const llvm::Instruction * Ext, const llvm::DataLayout &amp; DL) const</li><li class="is-family-code">public virtual bool  <a href="#A053D8252667B3A8"><b>isExtractSubvectorCheap</b></a>(llvm::EVT ResVT, llvm::EVT SrcVT, unsigned int Index) const</li><li class="is-family-code">public virtual bool  <a href="#2AAD49A9F2859E3C"><b>isExtractVecEltCheap</b></a>(llvm::EVT VT, unsigned int Index) const</li><li class="is-family-code">public virtual bool  <a href="#C4D9060FD41A8697"><b>isFAbsFree</b></a>(llvm::EVT VT) const</li><li class="is-family-code">public virtual bool  <a href="#5D2961960EF804D4"><b>isFMADLegalForFAddFSub</b></a>(const llvm::SelectionDAG &amp; DAG, const llvm::SDNode * N) const</li><li class="is-family-code">public virtual bool  <a href="#274101B8FABE4309"><b>isFMAFasterThanFMulAndFAdd</b></a>(const llvm::Function &amp; F, llvm::Type *) const</li><li class="is-family-code">public virtual bool  <a href="#BCF1FF5DC85F77C5"><b>isFMAFasterThanFMulAndFAdd</b></a>(const llvm::MachineFunction &amp; MF, llvm::EVT) const</li><li class="is-family-code">public virtual bool  <a href="#759F4BCBCA18EC59"><b>isFNegFree</b></a>(llvm::EVT VT) const</li><li class="is-family-code">public virtual bool  <a href="#C29AA4A37863C645"><b>isFPExtFoldable</b></a>(const llvm::SelectionDAG &amp; DAG, unsigned int Opcode, llvm::EVT DestVT, llvm::EVT SrcVT) const</li><li class="is-family-code">public virtual bool  <a href="#4522F14D57BB479A"><b>isFPExtFree</b></a>(llvm::EVT DestVT, llvm::EVT SrcVT) const</li><li class="is-family-code">public virtual bool  <a href="#4E6363E78358B81C"><b>isFPImmLegal</b></a>(const llvm::APFloat &amp;, llvm::EVT, bool ForCodeSize = false) const</li><li class="is-family-code">public virtual bool  <a href="#3781384C07F84027"><b>isFreeAddrSpaceCast</b></a>(unsigned int SrcAS, unsigned int DestAS) const</li><li class="is-family-code">public virtual bool  <a href="#2CCA8F36AF36E068"><b>isFsqrtCheap</b></a>(llvm::SDValue X, llvm::SelectionDAG &amp; DAG) const</li><li class="is-family-code">public bool  <a href="#EF4F6BC3113425A2"><b>isIndexedLoadLegal</b></a>(unsigned int IdxMode, llvm::EVT VT) const</li><li class="is-family-code">public bool  <a href="#F7EB2101E49ACC44"><b>isIndexedMaskedLoadLegal</b></a>(unsigned int IdxMode, llvm::EVT VT) const</li><li class="is-family-code">public bool  <a href="#4021811C7DFE5372"><b>isIndexedMaskedStoreLegal</b></a>(unsigned int IdxMode, llvm::EVT VT) const</li><li class="is-family-code">public bool  <a href="#172745357B89C238"><b>isIndexedStoreLegal</b></a>(unsigned int IdxMode, llvm::EVT VT) const</li><li class="is-family-code">public virtual bool  <a href="#FB1DE4A32BC2929A"><b>isIntDivCheap</b></a>(llvm::EVT VT, llvm::AttributeList Attr) const</li><li class="is-family-code">public bool  <a href="#A31FB18A0016E9E5"><b>isJumpExpensive</b></a>() const</li><li class="is-family-code">public virtual bool  <a href="#59C91711CF6D47F9"><b>isJumpTableRelative</b></a>() const</li><li class="is-family-code">public virtual bool  <a href="#BD3522554CF4F04F"><b>isLegalAddImmediate</b></a>(int64_t) const</li><li class="is-family-code">public virtual bool  <a href="#CABCD7201706D6EA"><b>isLegalAddressingMode</b></a>(const llvm::DataLayout &amp; DL, const llvm::TargetLoweringBase::AddrMode &amp; AM, llvm::Type * Ty, unsigned int AddrSpace, llvm::Instruction * I = nullptr) const</li><li class="is-family-code">public virtual bool  <a href="#27924709BAD26970"><b>isLegalICmpImmediate</b></a>(int64_t) const</li><li class="is-family-code">protected bool  <a href="#54569B82C580D907"><b>isLegalRC</b></a>(const llvm::TargetRegisterInfo &amp; TRI, const llvm::TargetRegisterClass &amp; RC) const</li><li class="is-family-code">public virtual bool  <a href="#016BE42AAE143BBC"><b>isLegalStoreImmediate</b></a>(int64_t Value) const</li><li class="is-family-code">public virtual bool  <a href="#12927A915E7FC224"><b>isLoadBitCastBeneficial</b></a>(llvm::EVT LoadVT, llvm::EVT BitcastVT, const llvm::SelectionDAG &amp; DAG, const llvm::MachineMemOperand &amp; MMO) const</li><li class="is-family-code">public bool  <a href="#20926937FEDA391D"><b>isLoadExtLegal</b></a>(unsigned int ExtType, llvm::EVT ValVT, llvm::EVT MemVT) const</li><li class="is-family-code">public bool  <a href="#3F0FFEA08A69983D"><b>isLoadExtLegalOrCustom</b></a>(unsigned int ExtType, llvm::EVT ValVT, llvm::EVT MemVT) const</li><li class="is-family-code">public virtual bool  <a href="#ADEEFFDC2FAC727C"><b>isMaskAndCmp0FoldingBeneficial</b></a>(const llvm::Instruction &amp; AndI) const</li><li class="is-family-code">public virtual bool  <a href="#0D98AC563F0FEB27"><b>isMultiStoresCheaperThanBitsMerge</b></a>(llvm::EVT LTy, llvm::EVT HTy) const</li><li class="is-family-code">public virtual bool  <a href="#17F8CC0DBE355051"><b>isNarrowingProfitable</b></a>(llvm::EVT, llvm::EVT) const</li><li class="is-family-code">public virtual bool  <a href="#BA310DE8159AD0AC"><b>isNoopAddrSpaceCast</b></a>(unsigned int SrcAS, unsigned int DestAS) const</li><li class="is-family-code">public bool  <a href="#40BF13AFCB85ACF7"><b>isOperationCustom</b></a>(unsigned int Op, llvm::EVT VT) const</li><li class="is-family-code">public bool  <a href="#226B4BFFB1BA3A13"><b>isOperationExpand</b></a>(unsigned int Op, llvm::EVT VT) const</li><li class="is-family-code">public bool  <a href="#0AE6C3C12289D19B"><b>isOperationLegal</b></a>(unsigned int Op, llvm::EVT VT) const</li><li class="is-family-code">public bool  <a href="#6C3A1A73743231E7"><b>isOperationLegalOrCustom</b></a>(unsigned int Op, llvm::EVT VT) const</li><li class="is-family-code">public bool  <a href="#E57A56388FC5086B"><b>isOperationLegalOrCustomOrPromote</b></a>(unsigned int Op, llvm::EVT VT) const</li><li class="is-family-code">public bool  <a href="#726D9E7DA57240A7"><b>isOperationLegalOrPromote</b></a>(unsigned int Op, llvm::EVT VT) const</li><li class="is-family-code">public bool  <a href="#57A5A29706A233CA"><b>isPredictableSelectExpensive</b></a>() const</li><li class="is-family-code">public virtual bool  <a href="#C32717FD20FE0134"><b>isProfitableToCombineMinNumMaxNum</b></a>(llvm::EVT VT) const</li><li class="is-family-code">public virtual bool  <a href="#1F663E9ACB335F92"><b>isProfitableToHoist</b></a>(llvm::Instruction * I) const</li><li class="is-family-code">public virtual bool  <a href="#82472D55271EA558"><b>isSExtCheaperThanZExt</b></a>(llvm::EVT FromTy, llvm::EVT ToTy) const</li><li class="is-family-code">public virtual bool  <a href="#8AAB60A16F29F8E4"><b>isSafeMemOpType</b></a>(llvm::MVT) const</li><li class="is-family-code">public virtual bool  <a href="#EDA51658EA2B3E8E"><b>isSelectSupported</b></a>(llvm::TargetLoweringBase::SelectSupportKind) const</li><li class="is-family-code">public virtual bool  <a href="#01D54599B4554953"><b>isShuffleMaskLegal</b></a>(ArrayRef&lt;int&gt;, llvm::EVT) const</li><li class="is-family-code">public bool  <a href="#320468C1F0CF9BD5"><b>isSlowDivBypassed</b></a>() const</li><li class="is-family-code">public virtual bool  <a href="#66E8D8A31BC93DD5"><b>isStoreBitCastBeneficial</b></a>(llvm::EVT StoreVT, llvm::EVT BitcastVT, const llvm::SelectionDAG &amp; DAG, const llvm::MachineMemOperand &amp; MMO) const</li><li class="is-family-code">public bool  <a href="#2FBFA1E0CC14B6EF"><b>isStrictFPEnabled</b></a>() const</li><li class="is-family-code">public bool  <a href="#1F25C1BB36A98311"><b>isSuitableForBitTests</b></a>(unsigned int NumDests, unsigned int NumCmps, const llvm::APInt &amp; Low, const llvm::APInt &amp; High, const llvm::DataLayout &amp; DL) const</li><li class="is-family-code">public virtual bool  <a href="#898E4569E014EDD6"><b>isSuitableForJumpTable</b></a>(const llvm::SwitchInst * SI, uint64_t NumCases, uint64_t Range, llvm::ProfileSummaryInfo * PSI, llvm::BlockFrequencyInfo * BFI) const</li><li class="is-family-code">public virtual bool  <a href="#D9585306BD4C55E8"><b>isSupportedFixedPointOperation</b></a>(unsigned int Op, llvm::EVT VT, unsigned int Scale) const</li><li class="is-family-code">public bool  <a href="#8AFB69BE0D3D2827"><b>isTruncStoreLegal</b></a>(llvm::EVT ValVT, llvm::EVT MemVT) const</li><li class="is-family-code">public bool  <a href="#B4CB321E7135BDC1"><b>isTruncStoreLegalOrCustom</b></a>(llvm::EVT ValVT, llvm::EVT MemVT) const</li><li class="is-family-code">public virtual bool  <a href="#46A3E760C965F26A"><b>isTruncateFree</b></a>(llvm::EVT FromVT, llvm::EVT ToVT) const</li><li class="is-family-code">public virtual bool  <a href="#AE7A41764780A789"><b>isTruncateFree</b></a>(llvm::Type * FromTy, llvm::Type * ToTy) const</li><li class="is-family-code">public bool  <a href="#57C5BAC87E001B90"><b>isTypeLegal</b></a>(llvm::EVT VT) const</li><li class="is-family-code">public virtual bool  <a href="#4457B0B2E6EA8D9A"><b>isVectorClearMaskLegal</b></a>(ArrayRef&lt;int&gt;, llvm::EVT) const</li><li class="is-family-code">public virtual bool  <a href="#3D95D79531451DB8"><b>isVectorLoadExtDesirable</b></a>(llvm::SDValue ExtVal) const</li><li class="is-family-code">public virtual bool  <a href="#21E187F044E3E0C9"><b>isVectorShiftByScalarCheap</b></a>(llvm::Type * Ty) const</li><li class="is-family-code">public virtual bool  <a href="#D45D5849AF6BFEA5"><b>isZExtFree</b></a>(llvm::SDValue Val, llvm::EVT VT2) const</li><li class="is-family-code">public virtual bool  <a href="#B4A691AA40FE4D0A"><b>isZExtFree</b></a>(llvm::Type * FromTy, llvm::Type * ToTy) const</li><li class="is-family-code">public virtual bool  <a href="#1D05851C09D68D35"><b>isZExtFree</b></a>(llvm::EVT FromTy, llvm::EVT ToTy) const</li><li class="is-family-code">public virtual llvm::LoadInst *  <a href="#6DE98177B4243BDA"><b>lowerIdempotentRMWIntoFencedLoad</b></a>(llvm::AtomicRMWInst * RMWI) const</li><li class="is-family-code">public virtual bool  <a href="#03FD04A565FDA91E"><b>lowerInterleavedLoad</b></a>(llvm::LoadInst * LI, ArrayRef&lt;llvm::ShuffleVectorInst *&gt; Shuffles, ArrayRef&lt;unsigned int&gt; Indices, unsigned int Factor) const</li><li class="is-family-code">public virtual bool  <a href="#70FDCE210DFD14BB"><b>lowerInterleavedStore</b></a>(llvm::StoreInst * SI, llvm::ShuffleVectorInst * SVI, unsigned int Factor) const</li><li class="is-family-code">public virtual void  <a href="#F5A37CBD5C05D3A3"><b>markLibCallAttributes</b></a>(llvm::MachineFunction * MF, unsigned int CC, int &amp; Args) const</li><li class="is-family-code">public virtual bool  <a href="#5C1CE2A995877C3D"><b>mergeStoresAfterLegalization</b></a>(llvm::EVT MemVT) const</li><li class="is-family-code">public virtual bool  <a href="#618FD2A4E92A71F2"><b>needsFixedCatchObjects</b></a>() const</li><li class="is-family-code">public virtual bool  <a href="#1ADABEED2B330879"><b>preferIncOfAddToSubOfNot</b></a>(llvm::EVT VT) const</li><li class="is-family-code">public bool  <a href="#73F49A0D8F29A16C"><b>rangeFitsInWord</b></a>(const llvm::APInt &amp; Low, const llvm::APInt &amp; High, const llvm::DataLayout &amp; DL) const</li><li class="is-family-code">public virtual bool  <a href="#C77B876203D64C0C"><b>reduceSelectOfFPConstantLoads</b></a>(llvm::EVT CmpOpVT) const</li><li class="is-family-code">public virtual bool  <a href="#4AAAE8D363A7C2C7"><b>requiresUniformRegister</b></a>(llvm::MachineFunction &amp; MF, const llvm::Value *) const</li><li class="is-family-code">protected void  <a href="#E84E7C9FDE1B71D5"><b>setBooleanContents</b></a>(llvm::TargetLoweringBase::BooleanContent Ty)</li><li class="is-family-code">protected void  <a href="#B2AEFA8EE6DB2172"><b>setBooleanContents</b></a>(llvm::TargetLoweringBase::BooleanContent IntTy, llvm::TargetLoweringBase::BooleanContent FloatTy)</li><li class="is-family-code">protected void  <a href="#C2D8E8980289EB1A"><b>setBooleanVectorContents</b></a>(llvm::TargetLoweringBase::BooleanContent Ty)</li><li class="is-family-code">public void  <a href="#4CB47C8B922ED56F"><b>setCmpLibcallCC</b></a>(RTLIB::Libcall Call, ISD::CondCode CC)</li><li class="is-family-code">protected void  <a href="#61E08BC9301A00AE"><b>setCondCodeAction</b></a>(ISD::CondCode CC, llvm::MVT VT, llvm::TargetLoweringBase::LegalizeAction Action)</li><li class="is-family-code">protected void  <a href="#08390F5FAC4A223F"><b>setHasExtractBitsInsn</b></a>(bool hasExtractInsn = true)</li><li class="is-family-code">protected void  <a href="#6FC92F5F5AF8A216"><b>setHasMultipleConditionRegisters</b></a>(bool hasManyRegs = true)</li><li class="is-family-code">protected void  <a href="#B00F244029161E45"><b>setIndexedLoadAction</b></a>(unsigned int IdxMode, llvm::MVT VT, llvm::TargetLoweringBase::LegalizeAction Action)</li><li class="is-family-code">protected void  <a href="#2D86E4456EB7E0F6"><b>setIndexedMaskedLoadAction</b></a>(unsigned int IdxMode, llvm::MVT VT, llvm::TargetLoweringBase::LegalizeAction Action)</li><li class="is-family-code">protected void  <a href="#B3AD3E323FCEB5FD"><b>setIndexedMaskedStoreAction</b></a>(unsigned int IdxMode, llvm::MVT VT, llvm::TargetLoweringBase::LegalizeAction Action)</li><li class="is-family-code">protected void  <a href="#0A631751746F73B5"><b>setIndexedStoreAction</b></a>(unsigned int IdxMode, llvm::MVT VT, llvm::TargetLoweringBase::LegalizeAction Action)</li><li class="is-family-code">protected void  <a href="#7F82522DD815D74F"><b>setJumpIsExpensive</b></a>(bool isExpensive = true)</li><li class="is-family-code">public void  <a href="#127C8BDC1CF01A2C"><b>setLibcallCallingConv</b></a>(RTLIB::Libcall Call, CallingConv::ID CC)</li><li class="is-family-code">public void  <a href="#E29F57184E254AD0"><b>setLibcallName</b></a>(RTLIB::Libcall Call, const char * Name)</li><li class="is-family-code">protected void  <a href="#2F4640B2747CB204"><b>setLoadExtAction</b></a>(unsigned int ExtType, llvm::MVT ValVT, llvm::MVT MemVT, llvm::TargetLoweringBase::LegalizeAction Action)</li><li class="is-family-code">protected void  <a href="#80937230AB79C1CD"><b>setMaxAtomicSizeInBitsSupported</b></a>(unsigned int SizeInBits)</li><li class="is-family-code">protected void  <a href="#9F65A26996E8DF72"><b>setMaximumJumpTableSize</b></a>(unsigned int)</li><li class="is-family-code">protected void  <a href="#0BFC5FAEF2F1B8C7"><b>setMinCmpXchgSizeInBits</b></a>(unsigned int SizeInBits)</li><li class="is-family-code">protected void  <a href="#DBDE840A6C2884B8"><b>setMinFunctionAlignment</b></a>(llvm::Align Alignment)</li><li class="is-family-code">protected void  <a href="#AC1646AAE53779AB"><b>setMinStackArgumentAlignment</b></a>(llvm::Align Alignment)</li><li class="is-family-code">protected void  <a href="#8C120462F22DBEBD"><b>setMinimumJumpTableEntries</b></a>(unsigned int Val)</li><li class="is-family-code">protected void  <a href="#E019F4F2B0D39929"><b>setOperationAction</b></a>(unsigned int Op, llvm::MVT VT, llvm::TargetLoweringBase::LegalizeAction Action)</li><li class="is-family-code">protected void  <a href="#5CAD307DB5D4C20C"><b>setOperationPromotedToType</b></a>(unsigned int Opc, llvm::MVT OrigVT, llvm::MVT DestVT)</li><li class="is-family-code">protected void  <a href="#A143A8F30716E5CE"><b>setPrefFunctionAlignment</b></a>(llvm::Align Alignment)</li><li class="is-family-code">protected void  <a href="#4F3F1D970D676D8D"><b>setPrefLoopAlignment</b></a>(llvm::Align Alignment)</li><li class="is-family-code">protected void  <a href="#795AF0A575B8CD83"><b>setSchedulingPreference</b></a>(Sched::Preference Pref)</li><li class="is-family-code">protected void  <a href="#342E711E9B63C64F"><b>setStackPointerRegisterToSaveRestore</b></a>(unsigned int R)</li><li class="is-family-code">protected void  <a href="#1C62A8E40F4444BC"><b>setSupportsUnalignedAtomics</b></a>(bool UnalignedSupported)</li><li class="is-family-code">protected void  <a href="#C2F1DA7923ED4EF7"><b>setTargetDAGCombine</b></a>(ISD::NodeType NT)</li><li class="is-family-code">protected void  <a href="#DC44B22DD7256386"><b>setTruncStoreAction</b></a>(llvm::MVT ValVT, llvm::MVT MemVT, llvm::TargetLoweringBase::LegalizeAction Action)</li><li class="is-family-code">public virtual bool  <a href="#4B857687DC5EFFEA"><b>shouldAlignPointerArgs</b></a>(llvm::CallInst *, unsigned int &amp;, unsigned int &amp;) const</li><li class="is-family-code">public virtual bool  <a href="#985E4020CA97AC0F"><b>shouldAvoidTransformToShift</b></a>(llvm::EVT VT, unsigned int Amount) const</li><li class="is-family-code">public virtual bool  <a href="#C5C5F1BABDEF0D17"><b>shouldConsiderGEPOffsetSplit</b></a>() const</li><li class="is-family-code">public virtual bool  <a href="#2CFE4C5BAEC483E5"><b>shouldConvertConstantLoadToIntImm</b></a>(const llvm::APInt &amp; Imm, llvm::Type * Ty) const</li><li class="is-family-code">public virtual llvm::TargetLoweringBase::AtomicExpansionKind  <a href="#9CF6A22B5AB9DC75"><b>shouldExpandAtomicCmpXchgInIR</b></a>(llvm::AtomicCmpXchgInst * AI) const</li><li class="is-family-code">public virtual llvm::TargetLoweringBase::AtomicExpansionKind  <a href="#EA59DEF37D804166"><b>shouldExpandAtomicLoadInIR</b></a>(llvm::LoadInst * LI) const</li><li class="is-family-code">public virtual llvm::TargetLoweringBase::AtomicExpansionKind  <a href="#DD119DE244DE4ED1"><b>shouldExpandAtomicRMWInIR</b></a>(llvm::AtomicRMWInst * RMW) const</li><li class="is-family-code">public virtual bool  <a href="#47538D534EFFC131"><b>shouldExpandAtomicStoreInIR</b></a>(llvm::StoreInst * SI) const</li><li class="is-family-code">public virtual bool  <a href="#CA4D1901A98F9C6A"><b>shouldExpandBuildVectorWithShuffles</b></a>(llvm::EVT, unsigned int DefinedValues) const</li><li class="is-family-code">public virtual bool  <a href="#1ED32A1D3EA2CCC6"><b>shouldExpandShift</b></a>(llvm::SelectionDAG &amp; DAG, llvm::SDNode * N) const</li><li class="is-family-code">public virtual bool  <a href="#59678C3B97C3A027"><b>shouldExtendTypeInLibCall</b></a>(llvm::EVT Type) const</li><li class="is-family-code">public virtual bool  <a href="#1D97B0ED8B52DAAB"><b>shouldFoldConstantShiftPairToMask</b></a>(const llvm::SDNode * N, llvm::CombineLevel Level) const</li><li class="is-family-code">public virtual bool  <a href="#DDC803D201A4C45D"><b>shouldFoldMaskToVariableShiftPair</b></a>(llvm::SDValue X) const</li><li class="is-family-code">public virtual bool  <a href="#AEBA46F1B584E431"><b>shouldFormOverflowOp</b></a>(unsigned int Opcode, llvm::EVT VT) const</li><li class="is-family-code">public virtual bool  <a href="#D75635FA22136FB9"><b>shouldInsertFencesForAtomic</b></a>(const llvm::Instruction * I) const</li><li class="is-family-code">public virtual bool  <a href="#FD484D474EE41817"><b>shouldNormalizeToSelectSequence</b></a>(llvm::LLVMContext &amp; Context, llvm::EVT VT) const</li><li class="is-family-code">public virtual bool  <a href="#E14ADB57A527EC6A"><b>shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAnd</b></a>(llvm::SDValue X, llvm::ConstantSDNode * XC, llvm::ConstantSDNode * CC, llvm::SDValue Y, unsigned int OldShiftOpcode, unsigned int NewShiftOpcode, llvm::SelectionDAG &amp; DAG) const</li><li class="is-family-code">public virtual bool  <a href="#18FA5B0CAACC2EED"><b>shouldReduceLoadWidth</b></a>(llvm::SDNode * Load, ISD::LoadExtType ExtTy, llvm::EVT NewVT) const</li><li class="is-family-code">public virtual bool  <a href="#15D910B16B9BC5DE"><b>shouldScalarizeBinop</b></a>(llvm::SDValue VecOp) const</li><li class="is-family-code">public virtual bool  <a href="#D07274D96C0D6084"><b>shouldSignExtendTypeInLibCall</b></a>(llvm::EVT Type, bool IsSigned) const</li><li class="is-family-code">public virtual bool  <a href="#231355C333F3ABA5"><b>shouldSinkOperands</b></a>(llvm::Instruction * I, SmallVectorImpl&lt;llvm::Use *&gt; &amp; Ops) const</li><li class="is-family-code">public virtual bool  <a href="#B2C562FC81E004DE"><b>shouldSplatInsEltVarIndex</b></a>(llvm::EVT) const</li><li class="is-family-code">public virtual bool  <a href="#1BDD3F4857B2C9C1"><b>shouldTransformSignedTruncationCheck</b></a>(llvm::EVT XVT, unsigned int KeptBits) const</li><li class="is-family-code">public virtual bool  <a href="#7CE5816E497C7424"><b>shouldUseStrictFP_TO_INT</b></a>(llvm::EVT FpVT, llvm::EVT IntVT, bool IsSigned) const</li><li class="is-family-code">public virtual bool  <a href="#4EEBBCCC58C59430"><b>storeOfVectorConstantIsCheap</b></a>(llvm::EVT MemVT, unsigned int NumElem, unsigned int AddrSpace) const</li><li class="is-family-code">public bool  <a href="#9A1DE2B53641125A"><b>supportsUnalignedAtomics</b></a>() const</li><li class="is-family-code">public virtual bool  <a href="#478765850CAAB8EA"><b>useSoftFloat</b></a>() const</li><li class="is-family-code">public virtual bool  <a href="#39D2CED3FD9397D6"><b>useStackGuardXorFP</b></a>() const</li><li class="is-family-code">public virtual  <a href="#10080CBE61B3D694"><b>~TargetLoweringBase</b></a>()</li></ul><h2>Methods</h2><h3 id="F4829A9DFD3C7DDB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F4829A9DFD3C7DDB"></a><code class="hdoc-function-code language-cpp">void AddPromotedToType(unsigned int Opc,
                       <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> OrigVT,
                       <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> DestVT)</code></pre></h3><h4>Description</h4><p>If Opc/OrigVT is specified as being promoted, the promotion code defaults to trying a larger integer/fp until it can find one that works. If that default is insufficient, this method can be used by the target to override the default.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2086">llvm/include/llvm/CodeGen/TargetLowering.h:2086</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Opc</b></dt><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> OrigVT</b></dt><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> DestVT</b></dt></dl><h3 id="EEEC0885AAC33DE9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#EEEC0885AAC33DE9"></a><code class="hdoc-function-code language-cpp">int InstructionOpcodeToISD(
    unsigned int Opcode) const</code></pre></h3><h4>Description</h4><p>Get the ISD node that corresponds to the Instruction class opcode.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1672">llvm/include/llvm/CodeGen/TargetLowering.h:1672</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Opcode</b></dt></dl><h3 id="FE3A6408485E58D9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FE3A6408485E58D9"></a><code class="hdoc-function-code language-cpp">virtual bool ShouldShrinkFPConstant(
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a>) const</code></pre></h3><h4>Description</h4><p>If true, then instruction selection should seek to shrink the FP constant of the specified type to a smaller type in order to save space and / or reduce runtime.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1358">llvm/include/llvm/CodeGen/TargetLowering.h:1358</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> </b></dt></dl><h3 id="1A14C6BCD93BDDB2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1A14C6BCD93BDDB2"></a><code class="hdoc-function-code language-cpp">TargetLoweringBase(const llvm::TargetMachine&amp; TM)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L228">llvm/include/llvm/CodeGen/TargetLowering.h:228</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const llvm::TargetMachine&amp;<b> TM</b></dt></dl><h3 id="1C70E1FFFC9D3930"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1C70E1FFFC9D3930"></a><code class="hdoc-function-code language-cpp">TargetLoweringBase(
    const <a href="r5078BCEBBB8C6014.html">llvm::TargetLoweringBase</a>&amp;)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L229">llvm/include/llvm/CodeGen/TargetLowering.h:229</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r5078BCEBBB8C6014.html">llvm::TargetLoweringBase</a>&amp;<b> </b></dt></dl><h3 id="C5AA96DBC15CF899"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C5AA96DBC15CF899"></a><code class="hdoc-function-code language-cpp">void addBypassSlowDiv(unsigned int SlowBitWidth,
                      unsigned int FastBitWidth)</code></pre></h3><h4>Description</h4><p>Tells the code generator which bitwidths to bypass.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1979">llvm/include/llvm/CodeGen/TargetLowering.h:1979</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> SlowBitWidth</b></dt><dt class="is-family-code">unsigned int<b> FastBitWidth</b></dt></dl><h3 id="7F7BC28161B10A29"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7F7BC28161B10A29"></a><code class="hdoc-function-code language-cpp">void addRegisterClass(
    <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> VT,
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* RC)</code></pre></h3><h4>Description</h4><p>Add the specified register class as an available regclass for the specified value type. This indicates the selector can handle values of that class natively.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1986">llvm/include/llvm/CodeGen/TargetLowering.h:1986</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> VT</b></dt><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> RC</b></dt></dl><h3 id="6E8C8F23A1EDDCF3"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6E8C8F23A1EDDCF3"></a><code class="hdoc-function-code language-cpp">virtual bool aggressivelyPreferBuildVectorSources(
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VecVT) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2595">llvm/include/llvm/CodeGen/TargetLowering.h:2595</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VecVT</b></dt></dl><h3 id="FD1203E75E4DB419"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FD1203E75E4DB419"></a><code class="hdoc-function-code language-cpp">virtual bool alignLoopsWithOptSize() const</code></pre></h3><h4>Description</h4><p>Should loops be aligned even when the function is marked OptSize (but not MinSize).</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1601">llvm/include/llvm/CodeGen/TargetLowering.h:1601</a></p><h3 id="CDBFC317F048DE8F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#CDBFC317F048DE8F"></a><code class="hdoc-function-code language-cpp">virtual bool allowTruncateForTailCall(
    <a href="r4C0FBD0A3419362A.html">llvm::Type</a>* FromTy,
    <a href="r4C0FBD0A3419362A.html">llvm::Type</a>* ToTy) const</code></pre></h3><h4>Description</h4><p>Return true if a truncation from FromTy to ToTy is permitted when deciding whether a call is in tail position. Typically this means that both results would be assigned to the same register or stack slot, but it could mean the target performs adequate checks of its own before proceeding with the tail call.  Targets must return false when FromTy  &lt; = ToTy.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2307">llvm/include/llvm/CodeGen/TargetLowering.h:2307</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r4C0FBD0A3419362A.html">llvm::Type</a>*<b> FromTy</b></dt><dt class="is-family-code"><a href="r4C0FBD0A3419362A.html">llvm::Type</a>*<b> ToTy</b></dt></dl><h3 id="FA4F84A7752BA7F3"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FA4F84A7752BA7F3"></a><code class="hdoc-function-code language-cpp">virtual bool allowsMemoryAccess(
    <a href="rB8F46D3CD599E2BD.html">llvm::LLVMContext</a>&amp; Context,
    const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp; DL,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT,
    unsigned int AddrSpace = 0,
    unsigned int Alignment = 1,
    MachineMemOperand::Flags Flags =
        MachineMemOperand::MONone,
    bool* Fast = nullptr) const</code></pre></h3><h4>Description</h4><p>Return true if the target supports a memory access of this type for the given address space and alignment. If the access is allowed, the optional final parameter returns if the access is also fast (as defined by the target).</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1492">llvm/include/llvm/CodeGen/TargetLowering.h:1492</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rB8F46D3CD599E2BD.html">llvm::LLVMContext</a>&amp;<b> Context</b></dt><dt class="is-family-code">const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp;<b> DL</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt><dt class="is-family-code">unsigned int<b> AddrSpace</b> = 0</dt><dt class="is-family-code">unsigned int<b> Alignment</b> = 1</dt><dt class="is-family-code">MachineMemOperand::Flags<b> Flags</b> = MachineMemOperand::MONone</dt><dt class="is-family-code">bool*<b> Fast</b> = nullptr</dt></dl><h3 id="599383377A8D0FA7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#599383377A8D0FA7"></a><code class="hdoc-function-code language-cpp">bool allowsMemoryAccess(
    <a href="rB8F46D3CD599E2BD.html">llvm::LLVMContext</a>&amp; Context,
    const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp; DL,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT,
    const <a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp; MMO,
    bool* Fast = nullptr) const</code></pre></h3><h4>Description</h4><p>Return true if the target supports a memory access of this type for the given MachineMemOperand. If the access is allowed, the optional final parameter returns if the access is also fast (as defined by the target).</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1501">llvm/include/llvm/CodeGen/TargetLowering.h:1501</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rB8F46D3CD599E2BD.html">llvm::LLVMContext</a>&amp;<b> Context</b></dt><dt class="is-family-code">const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp;<b> DL</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt><dt class="is-family-code">const <a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp;<b> MMO</b></dt><dt class="is-family-code">bool*<b> Fast</b> = nullptr</dt></dl><h3 id="8FD5C1F80A1823E3"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8FD5C1F80A1823E3"></a><code class="hdoc-function-code language-cpp">bool allowsMemoryAccessForAlignment(
    <a href="rB8F46D3CD599E2BD.html">llvm::LLVMContext</a>&amp; Context,
    const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp; DL,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT,
    unsigned int AddrSpace = 0,
    unsigned int Alignment = 1,
    MachineMemOperand::Flags Flags =
        MachineMemOperand::MONone,
    bool* Fast = nullptr) const</code></pre></h3><h4>Description</h4><p>This function returns true if the memory access is aligned or if the target allows this specific unaligned memory access. If the access is allowed, the optional final parameter returns if the access is also fast (as defined by the target).</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1472">llvm/include/llvm/CodeGen/TargetLowering.h:1472</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rB8F46D3CD599E2BD.html">llvm::LLVMContext</a>&amp;<b> Context</b></dt><dt class="is-family-code">const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp;<b> DL</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt><dt class="is-family-code">unsigned int<b> AddrSpace</b> = 0</dt><dt class="is-family-code">unsigned int<b> Alignment</b> = 1</dt><dt class="is-family-code">MachineMemOperand::Flags<b> Flags</b> = MachineMemOperand::MONone</dt><dt class="is-family-code">bool*<b> Fast</b> = nullptr</dt></dl><h3 id="D82013E499AB51FD"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D82013E499AB51FD"></a><code class="hdoc-function-code language-cpp">bool allowsMemoryAccessForAlignment(
    <a href="rB8F46D3CD599E2BD.html">llvm::LLVMContext</a>&amp; Context,
    const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp; DL,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT,
    const <a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp; MMO,
    bool* Fast = nullptr) const</code></pre></h3><h4>Description</h4><p>Return true if the memory access of this type is aligned or if the target allows this specific unaligned access for the given MachineMemOperand. If the access is allowed, the optional final parameter returns if the access is also fast (as defined by the target).</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1482">llvm/include/llvm/CodeGen/TargetLowering.h:1482</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rB8F46D3CD599E2BD.html">llvm::LLVMContext</a>&amp;<b> Context</b></dt><dt class="is-family-code">const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp;<b> DL</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt><dt class="is-family-code">const <a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp;<b> MMO</b></dt><dt class="is-family-code">bool*<b> Fast</b> = nullptr</dt></dl><h3 id="A9F98D5427732039"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A9F98D5427732039"></a><code class="hdoc-function-code language-cpp">virtual bool allowsMisalignedMemoryAccesses(
    <a href="r39DC930C6225822E.html">llvm::LLT</a>,
    unsigned int AddrSpace = 0,
    unsigned int Align = 1,
    MachineMemOperand::Flags Flags =
        MachineMemOperand::MONone,
    bool* = nullptr) const</code></pre></h3><h4>Description</h4><p>LLT handling variant.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1461">llvm/include/llvm/CodeGen/TargetLowering.h:1461</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r39DC930C6225822E.html">llvm::LLT</a><b> </b></dt><dt class="is-family-code">unsigned int<b> AddrSpace</b> = 0</dt><dt class="is-family-code">unsigned int<b> Align</b> = 1</dt><dt class="is-family-code">MachineMemOperand::Flags<b> Flags</b> = MachineMemOperand::MONone</dt><dt class="is-family-code">bool*<b> </b> = nullptr</dt></dl><h3 id="2B69EC0ADF78F3B9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2B69EC0ADF78F3B9"></a><code class="hdoc-function-code language-cpp">virtual bool allowsMisalignedMemoryAccesses(
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a>,
    unsigned int AddrSpace = 0,
    unsigned int Align = 1,
    MachineMemOperand::Flags Flags =
        MachineMemOperand::MONone,
    bool* = nullptr) const</code></pre></h3><h4>Description</h4><p>Determine if the target supports unaligned memory accesses. This function returns true if the target allows unaligned memory accesses of the specified type in the given address space. If true, it also returns whether the unaligned memory access is &quot;fast&quot; in the last argument by reference. This is used, for example, in situations where an array copy/move/set is converted to a sequence of store operations. Its use helps to ensure that such replacements don&apos;t generate code that causes an alignment error (trap) on the target machine.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1453">llvm/include/llvm/CodeGen/TargetLowering.h:1453</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> </b></dt><dt class="is-family-code">unsigned int<b> AddrSpace</b> = 0</dt><dt class="is-family-code">unsigned int<b> Align</b> = 1</dt><dt class="is-family-code">MachineMemOperand::Flags<b> Flags</b> = MachineMemOperand::MONone</dt><dt class="is-family-code">bool*<b> </b> = nullptr</dt></dl><h3 id="FE549FC0FCB835B9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FE549FC0FCB835B9"></a><code class="hdoc-function-code language-cpp">virtual bool areJTsAllowed(
    const <a href="rADBA2A8E0906EC47.html">llvm::Function</a>* Fn) const</code></pre></h3><h4>Description</h4><p>Return true if lowering to a jump table is allowed.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L998">llvm/include/llvm/CodeGen/TargetLowering.h:998</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rADBA2A8E0906EC47.html">llvm::Function</a>*<b> Fn</b></dt></dl><h3 id="80CBD51FD058E3AD"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#80CBD51FD058E3AD"></a><code class="hdoc-function-code language-cpp">virtual bool canCombineStoreAndExtract(
    <a href="r4C0FBD0A3419362A.html">llvm::Type</a>* VectorTy,
    <a href="r4EC65655F3BC4E59.html">llvm::Value</a>* Idx,
    unsigned int&amp; Cost) const</code></pre></h3><h4>Description</h4><p>Return true if the target can combine store(extractelement VectorTy, Idx).\p Cost[out] gives the cost of that transformation when this is true.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L642">llvm/include/llvm/CodeGen/TargetLowering.h:642</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r4C0FBD0A3419362A.html">llvm::Type</a>*<b> VectorTy</b></dt><dt class="is-family-code"><a href="r4EC65655F3BC4E59.html">llvm::Value</a>*<b> Idx</b></dt><dt class="is-family-code">unsigned int&amp;<b> Cost</b></dt></dl><h3 id="7A679B4A68BC9CC4"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7A679B4A68BC9CC4"></a><code class="hdoc-function-code language-cpp">virtual bool canMergeStoresTo(
    unsigned int AS,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> MemVT,
    const <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG) const</code></pre></h3><h4>Description</h4><p>Returns if it&apos;s reasonable to merge stores to MemVT size.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L459">llvm/include/llvm/CodeGen/TargetLowering.h:459</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> AS</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> MemVT</b></dt><dt class="is-family-code">const <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt></dl><h3 id="5D5A4CF1FF6AF816"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5D5A4CF1FF6AF816"></a><code class="hdoc-function-code language-cpp">virtual bool canOpTrap(unsigned int Op,
                       <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Returns true if the operation can trap for the value type. VT must be a legal type. By default, we optimistically assume most operations don&apos;t trap except for integer divide and remainder.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L889">llvm/include/llvm/CodeGen/TargetLowering.h:889</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Op</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt></dl><h3 id="5BD9B818A45A23A4"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5BD9B818A45A23A4"></a><code class="hdoc-function-code language-cpp">void computeRegisterProperties(
    const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>* TRI)</code></pre></h3><h4>Description</h4><p>Once all of the register classes are added, this allows us to compute derived properties we expose.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1998">llvm/include/llvm/CodeGen/TargetLowering.h:1998</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>*<b> TRI</b></dt></dl><h3 id="B31DD19A06C40ED6"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B31DD19A06C40ED6"></a><code class="hdoc-function-code language-cpp">virtual bool convertSelectOfConstantsToMath(
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Return true if a select of constants (select Cond, C1, C2) should be transformed into simple math ops with the condition value. For example: select Cond, C1, C1-1 --&gt; add (zext Cond), C1-1</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1889">llvm/include/llvm/CodeGen/TargetLowering.h:1889</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt></dl><h3 id="58B4AD844DCFD8B4"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#58B4AD844DCFD8B4"></a><code class="hdoc-function-code language-cpp">virtual bool convertSetCCLogicToBitwiseLogic(
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Use bitwise logic to make pairs of compares more efficient. For example: and (seteq A, B), (seteq C, D) --&gt; seteq (or (xor A, B), (xor C, D)), 0 This should be true when it takes more than one instruction to lower setcc (cmp+set on x86 scalar), when bitwise ops are faster than logic on condition bits (crand on PowerPC), and/or when reducing cmp+br is a win.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L516">llvm/include/llvm/CodeGen/TargetLowering.h:516</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt></dl><h3 id="AD0DC283AD2838EF"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#AD0DC283AD2838EF"></a><code class="hdoc-function-code language-cpp">virtual bool decomposeMulByConstant(
    <a href="rB8F46D3CD599E2BD.html">llvm::LLVMContext</a>&amp; Context,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT,
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> C) const</code></pre></h3><h4>Description</h4><p>Return true if it is profitable to transform an integer multiplication-by-constant into simpler operations like shifts and adds. This may be true if the target does not directly support the multiplication operation for the specified type or the sequence of simpler ops is faster than the multiply.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1898">llvm/include/llvm/CodeGen/TargetLowering.h:1898</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rB8F46D3CD599E2BD.html">llvm::LLVMContext</a>&amp;<b> Context</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> C</b></dt></dl><h3 id="F6180BD7D7B25A47"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F6180BD7D7B25A47"></a><code class="hdoc-function-code language-cpp">virtual void emitAtomicCmpXchgNoStoreLLBalance(
    int&amp; Builder) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1804">llvm/include/llvm/CodeGen/TargetLowering.h:1804</a></p><h4>Parameters</h4><dl><dt class="is-family-code">int&amp;<b> Builder</b></dt></dl><h3 id="3ABD0B4255EAB883"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#3ABD0B4255EAB883"></a><code class="hdoc-function-code language-cpp">virtual <a href="rE266D8602316BABC.html">llvm::Instruction</a>* emitLeadingFence(
    int&amp; Builder,
    <a href="rE266D8602316BABC.html">llvm::Instruction</a>* Inst,
    llvm::AtomicOrdering Ord) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1780">llvm/include/llvm/CodeGen/TargetLowering.h:1780</a></p><h4>Parameters</h4><dl><dt class="is-family-code">int&amp;<b> Builder</b></dt><dt class="is-family-code"><a href="rE266D8602316BABC.html">llvm::Instruction</a>*<b> Inst</b></dt><dt class="is-family-code">llvm::AtomicOrdering<b> Ord</b></dt></dl><h3 id="618E89F49CCCA8FB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#618E89F49CCCA8FB"></a><code class="hdoc-function-code language-cpp">virtual <a href="r4EC65655F3BC4E59.html">llvm::Value</a>* emitLoadLinked(
    int&amp; Builder,
    <a href="r4EC65655F3BC4E59.html">llvm::Value</a>* Addr,
    llvm::AtomicOrdering Ord) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1715">llvm/include/llvm/CodeGen/TargetLowering.h:1715</a></p><h4>Parameters</h4><dl><dt class="is-family-code">int&amp;<b> Builder</b></dt><dt class="is-family-code"><a href="r4EC65655F3BC4E59.html">llvm::Value</a>*<b> Addr</b></dt><dt class="is-family-code">llvm::AtomicOrdering<b> Ord</b></dt></dl><h3 id="3A5DA1EE9E352155"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#3A5DA1EE9E352155"></a><code class="hdoc-function-code language-cpp">virtual <a href="r4EC65655F3BC4E59.html">llvm::Value</a>*
emitMaskedAtomicCmpXchgIntrinsic(
    int&amp; Builder,
    <a href="r16BB52CCA41D2899.html">llvm::AtomicCmpXchgInst</a>* CI,
    <a href="r4EC65655F3BC4E59.html">llvm::Value</a>* AlignedAddr,
    <a href="r4EC65655F3BC4E59.html">llvm::Value</a>* CmpVal,
    <a href="r4EC65655F3BC4E59.html">llvm::Value</a>* NewVal,
    <a href="r4EC65655F3BC4E59.html">llvm::Value</a>* Mask,
    llvm::AtomicOrdering Ord) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1741">llvm/include/llvm/CodeGen/TargetLowering.h:1741</a></p><h4>Parameters</h4><dl><dt class="is-family-code">int&amp;<b> Builder</b></dt><dt class="is-family-code"><a href="r16BB52CCA41D2899.html">llvm::AtomicCmpXchgInst</a>*<b> CI</b></dt><dt class="is-family-code"><a href="r4EC65655F3BC4E59.html">llvm::Value</a>*<b> AlignedAddr</b></dt><dt class="is-family-code"><a href="r4EC65655F3BC4E59.html">llvm::Value</a>*<b> CmpVal</b></dt><dt class="is-family-code"><a href="r4EC65655F3BC4E59.html">llvm::Value</a>*<b> NewVal</b></dt><dt class="is-family-code"><a href="r4EC65655F3BC4E59.html">llvm::Value</a>*<b> Mask</b></dt><dt class="is-family-code">llvm::AtomicOrdering<b> Ord</b></dt></dl><h3 id="ADA865E00354C7B0"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#ADA865E00354C7B0"></a><code class="hdoc-function-code language-cpp">virtual <a href="r4EC65655F3BC4E59.html">llvm::Value</a>* emitMaskedAtomicRMWIntrinsic(
    int&amp; Builder,
    <a href="r640C0F9E1586D26B.html">llvm::AtomicRMWInst</a>* AI,
    <a href="r4EC65655F3BC4E59.html">llvm::Value</a>* AlignedAddr,
    <a href="r4EC65655F3BC4E59.html">llvm::Value</a>* Incr,
    <a href="r4EC65655F3BC4E59.html">llvm::Value</a>* Mask,
    <a href="r4EC65655F3BC4E59.html">llvm::Value</a>* ShiftAmt,
    llvm::AtomicOrdering Ord) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1730">llvm/include/llvm/CodeGen/TargetLowering.h:1730</a></p><h4>Parameters</h4><dl><dt class="is-family-code">int&amp;<b> Builder</b></dt><dt class="is-family-code"><a href="r640C0F9E1586D26B.html">llvm::AtomicRMWInst</a>*<b> AI</b></dt><dt class="is-family-code"><a href="r4EC65655F3BC4E59.html">llvm::Value</a>*<b> AlignedAddr</b></dt><dt class="is-family-code"><a href="r4EC65655F3BC4E59.html">llvm::Value</a>*<b> Incr</b></dt><dt class="is-family-code"><a href="r4EC65655F3BC4E59.html">llvm::Value</a>*<b> Mask</b></dt><dt class="is-family-code"><a href="r4EC65655F3BC4E59.html">llvm::Value</a>*<b> ShiftAmt</b></dt><dt class="is-family-code">llvm::AtomicOrdering<b> Ord</b></dt></dl><h3 id="BB2C62E51FFC5A44"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#BB2C62E51FFC5A44"></a><code class="hdoc-function-code language-cpp"><a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>* emitPatchPoint(
    <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp; MI,
    <a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>* MBB) const</code></pre></h3><h4>Description</h4><p>Replace/modify any TargetFrameIndex operands with a targte-dependent sequence of memory operands that is recognized by PrologEpilogInserter.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2932">llvm/include/llvm/CodeGen/TargetLowering.h:2932</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp;<b> MI</b></dt><dt class="is-family-code"><a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>*<b> MBB</b></dt></dl><h3 id="18F8F04C7E253752"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#18F8F04C7E253752"></a><code class="hdoc-function-code language-cpp">virtual <a href="r4EC65655F3BC4E59.html">llvm::Value</a>* emitStoreConditional(
    int&amp; Builder,
    <a href="r4EC65655F3BC4E59.html">llvm::Value</a>* Val,
    <a href="r4EC65655F3BC4E59.html">llvm::Value</a>* Addr,
    llvm::AtomicOrdering Ord) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1722">llvm/include/llvm/CodeGen/TargetLowering.h:1722</a></p><h4>Parameters</h4><dl><dt class="is-family-code">int&amp;<b> Builder</b></dt><dt class="is-family-code"><a href="r4EC65655F3BC4E59.html">llvm::Value</a>*<b> Val</b></dt><dt class="is-family-code"><a href="r4EC65655F3BC4E59.html">llvm::Value</a>*<b> Addr</b></dt><dt class="is-family-code">llvm::AtomicOrdering<b> Ord</b></dt></dl><h3 id="DB3C7E5D5D7A6102"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#DB3C7E5D5D7A6102"></a><code class="hdoc-function-code language-cpp">virtual <a href="rE266D8602316BABC.html">llvm::Instruction</a>* emitTrailingFence(
    int&amp; Builder,
    <a href="rE266D8602316BABC.html">llvm::Instruction</a>* Inst,
    llvm::AtomicOrdering Ord) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1788">llvm/include/llvm/CodeGen/TargetLowering.h:1788</a></p><h4>Parameters</h4><dl><dt class="is-family-code">int&amp;<b> Builder</b></dt><dt class="is-family-code"><a href="rE266D8602316BABC.html">llvm::Instruction</a>*<b> Inst</b></dt><dt class="is-family-code">llvm::AtomicOrdering<b> Ord</b></dt></dl><h3 id="B34486360F70BF51"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B34486360F70BF51"></a><code class="hdoc-function-code language-cpp"><a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>* emitXRayCustomEvent(
    <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp; MI,
    <a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>* MBB) const</code></pre></h3><h4>Description</h4><p>Replace/modify the XRay custom event operands with target-dependent details.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2937">llvm/include/llvm/CodeGen/TargetLowering.h:2937</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp;<b> MI</b></dt><dt class="is-family-code"><a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>*<b> MBB</b></dt></dl><h3 id="0D74D7C0508C4A2A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0D74D7C0508C4A2A"></a><code class="hdoc-function-code language-cpp"><a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>* emitXRayTypedEvent(
    <a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp; MI,
    <a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>* MBB) const</code></pre></h3><h4>Description</h4><p>Replace/modify the XRay typed event operands with target-dependent details.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2942">llvm/include/llvm/CodeGen/TargetLowering.h:2942</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>&amp;<b> MI</b></dt><dt class="is-family-code"><a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>*<b> MBB</b></dt></dl><h3 id="F45284A1B0D3B361"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F45284A1B0D3B361"></a><code class="hdoc-function-code language-cpp">virtual bool enableAggressiveFMAFusion(
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Return true if target always beneficiates from combining into FMA for a given value type. This must typically return false on targets where FMA takes more cycles to execute than FADD.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L656">llvm/include/llvm/CodeGen/TargetLowering.h:656</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt></dl><h3 id="258551B4ED03D0B6"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#258551B4ED03D0B6"></a><code class="hdoc-function-code language-cpp">bool enableExtLdPromotion() const</code></pre></h3><h4>Description</h4><p>Return true if the target wants to use the optimization that turns ext(promotableInst1(...(promotableInstN(load)))) into promotedInst1(...(promotedInstN(ext(load)))).</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L637">llvm/include/llvm/CodeGen/TargetLowering.h:637</a></p><h3 id="8A511CF4B3717355"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8A511CF4B3717355"></a><code class="hdoc-function-code language-cpp">virtual void finalizeLowering(
    <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF) const</code></pre></h3><h4>Description</h4><p>Execute target specific actions to finalize target lowering. This is used to set extra flags in MachineFrameInformation and freezing the set of reserved registers. The default implementation just freezes the set of reserved registers.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2650">llvm/include/llvm/CodeGen/TargetLowering.h:2650</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt></dl><h3 id="752661B4CE6883FD"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#752661B4CE6883FD"></a><code class="hdoc-function-code language-cpp">virtual <a href="https://en.cppreference.com/w/cpp/utility/pair">std::pair</a>&lt;const TargetRegisterClass*,
                  uint8_t&gt;
findRepresentativeClass(
    const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>* TRI,
    <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Return the largest legal super-reg register class of the register class for the specified type and its associated &quot;cost&quot;.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1994">llvm/include/llvm/CodeGen/TargetLowering.h:1994</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>*<b> TRI</b></dt><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> VT</b></dt></dl><h3 id="30679C572B7F6EAE"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#30679C572B7F6EAE"></a><code class="hdoc-function-code language-cpp">virtual <a href="rC036793DBF3FCD9B.html">llvm::Align</a> getABIAlignmentForCallingConv(
    <a href="r4C0FBD0A3419362A.html">llvm::Type</a>* ArgTy,
    <a href="r36886900CAFBFB15.html">llvm::DataLayout</a> DL) const</code></pre></h3><h4>Description</h4><p>Certain targets have context senstive alignment requirements, where one type has the alignment requirement of another type.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1350">llvm/include/llvm/CodeGen/TargetLowering.h:1350</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r4C0FBD0A3419362A.html">llvm::Type</a>*<b> ArgTy</b></dt><dt class="is-family-code"><a href="r36886900CAFBFB15.html">llvm::DataLayout</a><b> DL</b></dt></dl><h3 id="59D58C96A1C283AD"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#59D58C96A1C283AD"></a><code class="hdoc-function-code language-cpp">virtual bool getAddrModeArguments(
    <a href="r4D5D8AFED2D433D2.html">llvm::IntrinsicInst</a>*,
    <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::Value*&gt;&amp;,
    llvm::Type*&amp;) const</code></pre></h3><h4>Description</h4><p>CodeGenPrepare sinks address calculations into the same BB as Load/Store instructions reading the address. This allows as much computation as possible to be done in the address mode for that operand. This hook lets targets also pass back when this should be done on intrinsics which load/store.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2154">llvm/include/llvm/CodeGen/TargetLowering.h:2154</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r4D5D8AFED2D433D2.html">llvm::IntrinsicInst</a>*<b> </b></dt><dt class="is-family-code"><a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::Value*&gt;&amp;<b> </b></dt><dt class="is-family-code">llvm::Type*&amp;<b> </b></dt></dl><h3 id="9D6C4A00668B435F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9D6C4A00668B435F"></a><code class="hdoc-function-code language-cpp">llvm::TargetLoweringBase::BooleanContent
getBooleanContents(<a href="rD33C0FB7394AA616.html">llvm::EVT</a> Type) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L689">llvm/include/llvm/CodeGen/TargetLowering.h:689</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> Type</b></dt></dl><h3 id="57704F4D6A712EF4"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#57704F4D6A712EF4"></a><code class="hdoc-function-code language-cpp">llvm::TargetLoweringBase::BooleanContent
getBooleanContents(bool isVec, bool isFloat) const</code></pre></h3><h4>Description</h4><p>For targets without i1 registers, this gives the nature of the high-bits of boolean values held in types wider than i1. &quot;Boolean values&quot; are special true/false values produced by nodes like SETCC and consumed (as the condition) by nodes like SELECT and BRCOND. Not to be confused with general values promoted from i1.  Some cpus distinguish between vectors of boolean and scalars; the isVec parameter selects between the two kinds.  For example on X86 a scalar boolean should be zero extended from i1, while the elements of a vector of booleans should be sign extended from i1. Some cpus also treat floating point types the same way as they treat vectors instead of the way they treat scalars.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L683">llvm/include/llvm/CodeGen/TargetLowering.h:683</a></p><h4>Parameters</h4><dl><dt class="is-family-code">bool<b> isVec</b></dt><dt class="is-family-code">bool<b> isFloat</b></dt></dl><h3 id="3A0598E4A0D827D6"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#3A0598E4A0D827D6"></a><code class="hdoc-function-code language-cpp">virtual unsigned int getByValTypeAlignment(
    <a href="r4C0FBD0A3419362A.html">llvm::Type</a>* Ty,
    const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp; DL) const</code></pre></h3><h4>Description</h4><p>Return the desired alignment for ByVal or InAlloca aggregate function arguments in the caller parameter area.  This is the actual alignment, not its logarithm.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1274">llvm/include/llvm/CodeGen/TargetLowering.h:1274</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r4C0FBD0A3419362A.html">llvm::Type</a>*<b> Ty</b></dt><dt class="is-family-code">const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp;<b> DL</b></dt></dl><h3 id="488731F361E661F0"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#488731F361E661F0"></a><code class="hdoc-function-code language-cpp">const int&amp; getBypassSlowDivWidths() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L388">llvm/include/llvm/CodeGen/TargetLowering.h:388</a></p><h3 id="9E78C5989A8214A5"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9E78C5989A8214A5"></a><code class="hdoc-function-code language-cpp">ISD::CondCode getCmpLibcallCC(
    RTLIB::Libcall Call) const</code></pre></h3><h4>Description</h4><p>Get the CondCode that&apos;s to be used to test the result of the comparison libcall against zero.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2632">llvm/include/llvm/CodeGen/TargetLowering.h:2632</a></p><h4>Parameters</h4><dl><dt class="is-family-code">RTLIB::Libcall<b> Call</b></dt></dl><h3 id="977FFF81C77D782C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#977FFF81C77D782C"></a><code class="hdoc-function-code language-cpp">virtual MVT::SimpleValueType
getCmpLibcallReturnType() const</code></pre></h3><h4>Description</h4><p>Return the ValueType for comparison libcalls. Comparions libcalls include floating point comparion calls, and Ordered/Unordered check calls on floating point numbers.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L668">llvm/include/llvm/CodeGen/TargetLowering.h:668</a></p><h3 id="10D5D8892AF83102"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#10D5D8892AF83102"></a><code class="hdoc-function-code language-cpp">llvm::TargetLoweringBase::LegalizeAction
getCondCodeAction(ISD::CondCode CC,
                  <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Return how the condition code should be treated: either it is legal, needs to be expanded to some other code sequence, or the target has a custom expander for it.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1173">llvm/include/llvm/CodeGen/TargetLowering.h:1173</a></p><h4>Parameters</h4><dl><dt class="is-family-code">ISD::CondCode<b> CC</b></dt><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> VT</b></dt></dl><h3 id="F15B921C530853AC"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F15B921C530853AC"></a><code class="hdoc-function-code language-cpp"><a href="r4EC65655F3BC4E59.html">llvm::Value</a>* getDefaultSafeStackPointerLocation(
    int&amp; IRB,
    bool UseTLS) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1633">llvm/include/llvm/CodeGen/TargetLowering.h:1633</a></p><h4>Parameters</h4><dl><dt class="is-family-code">int&amp;<b> IRB</b></dt><dt class="is-family-code">bool<b> UseTLS</b></dt></dl><h3 id="7796AD9E279B60BD"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7796AD9E279B60BD"></a><code class="hdoc-function-code language-cpp">int getDivRefinementSteps(
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT,
    <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF) const</code></pre></h3><h4>Description</h4><p>Return the refinement step count for a division of the given type based on the function&apos;s attributes. If the operation is not overridden by the function&apos;s attributes, &quot;Unspecified&quot; is returned and target defaults are expected to be used for instruction selection.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L381">llvm/include/llvm/CodeGen/TargetLowering.h:381</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt><dt class="is-family-code"><a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt></dl><h3 id="D46005216285F42A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D46005216285F42A"></a><code class="hdoc-function-code language-cpp">virtual unsigned int getExceptionPointerRegister(
    const <a href="r0CE2309DD94A32FA.html">llvm::Constant</a>* PersonalityFn) const</code></pre></h3><h4>Description</h4><p>If a physical register, this returns the register that receives the exception address on entry to an EH pad.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1566">llvm/include/llvm/CodeGen/TargetLowering.h:1566</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r0CE2309DD94A32FA.html">llvm::Constant</a>*<b> PersonalityFn</b></dt></dl><h3 id="82CC72853C4916F6"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#82CC72853C4916F6"></a><code class="hdoc-function-code language-cpp">virtual unsigned int getExceptionSelectorRegister(
    const <a href="r0CE2309DD94A32FA.html">llvm::Constant</a>* PersonalityFn) const</code></pre></h3><h4>Description</h4><p>If a physical register, this returns the register that receives the exception typeid on entry to a landing pad.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1574">llvm/include/llvm/CodeGen/TargetLowering.h:1574</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r0CE2309DD94A32FA.html">llvm::Constant</a>*<b> PersonalityFn</b></dt></dl><h3 id="D6D1281A609BB9EE"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D6D1281A609BB9EE"></a><code class="hdoc-function-code language-cpp">virtual ISD::NodeType getExtendForAtomicOps()
    const</code></pre></h3><h4>Description</h4><p>Returns how the platform&apos;s atomic operations are extended (ZERO_EXTEND, SIGN_EXTEND, or ANY_EXTEND).</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1860">llvm/include/llvm/CodeGen/TargetLowering.h:1860</a></p><h3 id="B43683E7DAFE4E19"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B43683E7DAFE4E19"></a><code class="hdoc-function-code language-cpp">static ISD::NodeType getExtendForContent(
    llvm::TargetLoweringBase::BooleanContent
        Content)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L213">llvm/include/llvm/CodeGen/TargetLowering.h:213</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::TargetLoweringBase::BooleanContent<b> Content</b></dt></dl><h3 id="F125F10CD846E325"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F125F10CD846E325"></a><code class="hdoc-function-code language-cpp">virtual <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> getFenceOperandTy(
    const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp; DL) const</code></pre></h3><h4>Description</h4><p>Return the type for operands of fence. TODO: Let fence operands be of i32 type and remove this.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L269">llvm/include/llvm/CodeGen/TargetLowering.h:269</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp;<b> DL</b></dt></dl><h3 id="7CFE1A9F05E3B519"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7CFE1A9F05E3B519"></a><code class="hdoc-function-code language-cpp">llvm::TargetLoweringBase::LegalizeAction
getFixedPointOperationAction(
    unsigned int Op,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT,
    unsigned int Scale) const</code></pre></h3><h4>Description</h4><p>Some fixed point operations may be natively supported by the target but only for specific scales. This method allows for checking if the width is supported by the target for a given operation that may depend on scale.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L922">llvm/include/llvm/CodeGen/TargetLowering.h:922</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Op</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt><dt class="is-family-code">unsigned int<b> Scale</b></dt></dl><h3 id="0AC061967075D871"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0AC061967075D871"></a><code class="hdoc-function-code language-cpp"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> getFrameIndexTy(
    const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp; DL) const</code></pre></h3><h4>Description</h4><p>Return the type for frame index, which is determined by the alloca address space specified through the data layout.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L263">llvm/include/llvm/CodeGen/TargetLowering.h:263</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp;<b> DL</b></dt></dl><h3 id="239CFF6941209BA1"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#239CFF6941209BA1"></a><code class="hdoc-function-code language-cpp">unsigned int getGatherAllAliasesMaxDepth() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1386">llvm/include/llvm/CodeGen/TargetLowering.h:1386</a></p><h3 id="5C5DF0A416876CD9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5C5DF0A416876CD9"></a><code class="hdoc-function-code language-cpp">virtual <a href="r4EC65655F3BC4E59.html">llvm::Value</a>* getIRStackGuard(
    int&amp; IRB) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1609">llvm/include/llvm/CodeGen/TargetLowering.h:1609</a></p><h4>Parameters</h4><dl><dt class="is-family-code">int&amp;<b> IRB</b></dt></dl><h3 id="F865CD73A6308B80"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F865CD73A6308B80"></a><code class="hdoc-function-code language-cpp">llvm::TargetLoweringBase::LegalizeAction
getIndexedLoadAction(unsigned int IdxMode,
                     <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Return how the indexed load should be treated: either it is legal, needs to be promoted to a larger size, needs to be expanded to some other code sequence, or the target has a custom expander for it.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1116">llvm/include/llvm/CodeGen/TargetLowering.h:1116</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> IdxMode</b></dt><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> VT</b></dt></dl><h3 id="AD4FF38C254473AF"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#AD4FF38C254473AF"></a><code class="hdoc-function-code language-cpp">llvm::TargetLoweringBase::LegalizeAction
getIndexedMaskedLoadAction(unsigned int IdxMode,
                           <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Return how the indexed load should be treated: either it is legal, needs to be promoted to a larger size, needs to be expanded to some other code sequence, or the target has a custom expander for it.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1144">llvm/include/llvm/CodeGen/TargetLowering.h:1144</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> IdxMode</b></dt><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> VT</b></dt></dl><h3 id="987F1C455E35888F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#987F1C455E35888F"></a><code class="hdoc-function-code language-cpp">llvm::TargetLoweringBase::LegalizeAction
getIndexedMaskedStoreAction(unsigned int IdxMode,
                            <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Return how the indexed store should be treated: either it is legal, needs to be promoted to a larger size, needs to be expanded to some other code sequence, or the target has a custom expander for it.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1158">llvm/include/llvm/CodeGen/TargetLowering.h:1158</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> IdxMode</b></dt><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> VT</b></dt></dl><h3 id="63AC0C8C58EDE5C1"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#63AC0C8C58EDE5C1"></a><code class="hdoc-function-code language-cpp">llvm::TargetLoweringBase::LegalizeAction
getIndexedStoreAction(unsigned int IdxMode,
                      <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Return how the indexed store should be treated: either it is legal, needs to be promoted to a larger size, needs to be expanded to some other code sequence, or the target has a custom expander for it.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1130">llvm/include/llvm/CodeGen/TargetLowering.h:1130</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> IdxMode</b></dt><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> VT</b></dt></dl><h3 id="C7FDA074550DC812"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C7FDA074550DC812"></a><code class="hdoc-function-code language-cpp">CallingConv::ID getLibcallCallingConv(
    RTLIB::Libcall Call) const</code></pre></h3><h4>Description</h4><p>Get the CallingConv that should be used for the specified libcall.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2642">llvm/include/llvm/CodeGen/TargetLowering.h:2642</a></p><h4>Parameters</h4><dl><dt class="is-family-code">RTLIB::Libcall<b> Call</b></dt></dl><h3 id="0475BB1D9D48CDB3"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0475BB1D9D48CDB3"></a><code class="hdoc-function-code language-cpp">const char* getLibcallName(
    RTLIB::Libcall Call) const</code></pre></h3><h4>Description</h4><p>Get the libcall routine name for the specified libcall.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2620">llvm/include/llvm/CodeGen/TargetLowering.h:2620</a></p><h4>Parameters</h4><dl><dt class="is-family-code">RTLIB::Libcall<b> Call</b></dt></dl><h3 id="5C1788D2625BF4B4"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5C1788D2625BF4B4"></a><code class="hdoc-function-code language-cpp">llvm::TargetLoweringBase::LegalizeAction
getLoadExtAction(unsigned int ExtType,
                 <a href="rD33C0FB7394AA616.html">llvm::EVT</a> ValVT,
                 <a href="rD33C0FB7394AA616.html">llvm::EVT</a> MemVT) const</code></pre></h3><h4>Description</h4><p>Return how this load with extension should be treated: either it is legal, needs to be promoted to a larger size, needs to be expanded to some other code sequence, or the target has a custom expander for it.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1064">llvm/include/llvm/CodeGen/TargetLowering.h:1064</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> ExtType</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> ValVT</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> MemVT</b></dt></dl><h3 id="585B4A4327F692D6"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#585B4A4327F692D6"></a><code class="hdoc-function-code language-cpp">unsigned int getMaxAtomicSizeInBitsSupported()
    const</code></pre></h3><h4>Description</h4><p>Returns the maximum atomic operation size (in bits) supported by the backend. Atomic operations greater than this size (as well as ones that are not naturally aligned), will be expanded by AtomicExpandPass into an __atomic_* library call.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1688">llvm/include/llvm/CodeGen/TargetLowering.h:1688</a></p><h3 id="1EDE72B698D259D3"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1EDE72B698D259D3"></a><code class="hdoc-function-code language-cpp">unsigned int getMaxExpandSizeMemcmp(
    bool OptSize) const</code></pre></h3><h4>Description</h4><p>Get maximum # of load operations permitted for memcmp This function returns the maximum number of load operations permitted to replace a call to memcmp. The value is set by the target at the performance threshold for such a replacement. If OptSize is true, return the limit for functions that have OptSize attribute.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1430">llvm/include/llvm/CodeGen/TargetLowering.h:1430</a></p><h4>Parameters</h4><dl><dt class="is-family-code">bool<b> OptSize</b></dt></dl><h3 id="A45179131D272859"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A45179131D272859"></a><code class="hdoc-function-code language-cpp">virtual unsigned int getMaxGluedStoresPerMemcpy()
    const</code></pre></h3><h4>Description</h4><p>Get maximum # of store operations to be glued together</p><p>This function returns the maximum number of store operations permitted to glue together during lowering of llvm.memcpy. The value is set by</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1420">llvm/include/llvm/CodeGen/TargetLowering.h:1420</a></p><h3 id="ADFA62D49F7DAE60"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#ADFA62D49F7DAE60"></a><code class="hdoc-function-code language-cpp">unsigned int getMaxStoresPerMemcpy(
    bool OptSize) const</code></pre></h3><h4>Description</h4><p>Get maximum # of store operations permitted for llvm.memcpy This function returns the maximum number of store operations permitted to replace a call to llvm.memcpy. The value is set by the target at the performance threshold for such a replacement. If OptSize is true, return the limit for functions that have OptSize attribute.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1411">llvm/include/llvm/CodeGen/TargetLowering.h:1411</a></p><h4>Parameters</h4><dl><dt class="is-family-code">bool<b> OptSize</b></dt></dl><h3 id="2D5ACF33EC5A9E53"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2D5ACF33EC5A9E53"></a><code class="hdoc-function-code language-cpp">unsigned int getMaxStoresPerMemmove(
    bool OptSize) const</code></pre></h3><h4>Description</h4><p>Get maximum # of store operations permitted for llvm.memmove This function returns the maximum number of store operations permitted to replace a call to llvm.memmove. The value is set by the target at the performance threshold for such a replacement. If OptSize is true, return the limit for functions that have OptSize attribute.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1440">llvm/include/llvm/CodeGen/TargetLowering.h:1440</a></p><h4>Parameters</h4><dl><dt class="is-family-code">bool<b> OptSize</b></dt></dl><h3 id="F7BE327C9B5A04F4"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F7BE327C9B5A04F4"></a><code class="hdoc-function-code language-cpp">unsigned int getMaxStoresPerMemset(
    bool OptSize) const</code></pre></h3><h4>Description</h4><p>Get maximum # of store operations permitted for llvm.memset This function returns the maximum number of store operations permitted to replace a call to llvm.memset. The value is set by the target at the performance threshold for such a replacement. If OptSize is true, return the limit for functions that have OptSize attribute.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1401">llvm/include/llvm/CodeGen/TargetLowering.h:1401</a></p><h4>Parameters</h4><dl><dt class="is-family-code">bool<b> OptSize</b></dt></dl><h3 id="DE0EAC79A610A1B5"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#DE0EAC79A610A1B5"></a><code class="hdoc-function-code language-cpp">virtual unsigned int
getMaxSupportedInterleaveFactor() const</code></pre></h3><h4>Description</h4><p>Get the maximum supported factor for interleaved memory accesses. Default to be the minimum interleave factor: 2.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2439">llvm/include/llvm/CodeGen/TargetLowering.h:2439</a></p><h3 id="9BB7B3E4C38E3E1D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9BB7B3E4C38E3E1D"></a><code class="hdoc-function-code language-cpp">unsigned int getMaximumJumpTableSize() const</code></pre></h3><h4>Description</h4><p>Return upper limit for number of entries in a jump table. Zero if no limit.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1551">llvm/include/llvm/CodeGen/TargetLowering.h:1551</a></p><h3 id="31F27D0568885A5C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#31F27D0568885A5C"></a><code class="hdoc-function-code language-cpp"><a href="rD33C0FB7394AA616.html">llvm::EVT</a> getMemValueType(
    const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp; DL,
    <a href="r4C0FBD0A3419362A.html">llvm::Type</a>* Ty,
    bool AllowUnknown = false) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1246">llvm/include/llvm/CodeGen/TargetLowering.h:1246</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp;<b> DL</b></dt><dt class="is-family-code"><a href="r4C0FBD0A3419362A.html">llvm::Type</a>*<b> Ty</b></dt><dt class="is-family-code">bool<b> AllowUnknown</b> = false</dt></dl><h3 id="B5696346AD9ED368"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B5696346AD9ED368"></a><code class="hdoc-function-code language-cpp">unsigned int getMinCmpXchgSizeInBits() const</code></pre></h3><h4>Description</h4><p>Returns the size of the smallest cmpxchg or ll/sc instruction the backend supports.  Any smaller operations are widened in AtomicExpandPass. Note that *unlike* operations above the maximum size, atomic ops are still natively supported below the minimum; they just require a more complex expansion.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1699">llvm/include/llvm/CodeGen/TargetLowering.h:1699</a></p><h3 id="0BC846A0D5C191D2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0BC846A0D5C191D2"></a><code class="hdoc-function-code language-cpp"><a href="rC036793DBF3FCD9B.html">llvm::Align</a> getMinFunctionAlignment() const</code></pre></h3><h4>Description</h4><p>Return the minimum function alignment.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1589">llvm/include/llvm/CodeGen/TargetLowering.h:1589</a></p><h3 id="D195D101F4D3D7C7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D195D101F4D3D7C7"></a><code class="hdoc-function-code language-cpp"><a href="rC036793DBF3FCD9B.html">llvm::Align</a> getMinStackArgumentAlignment() const</code></pre></h3><h4>Description</h4><p>Return the minimum stack alignment of an argument.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1584">llvm/include/llvm/CodeGen/TargetLowering.h:1584</a></p><h3 id="BB9A61CF4A76EEF1"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#BB9A61CF4A76EEF1"></a><code class="hdoc-function-code language-cpp">unsigned int getMinimumJumpTableDensity(
    bool OptForSize) const</code></pre></h3><h4>Description</h4><p>Return lower limit of the density in a jump table.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1547">llvm/include/llvm/CodeGen/TargetLowering.h:1547</a></p><h4>Parameters</h4><dl><dt class="is-family-code">bool<b> OptForSize</b></dt></dl><h3 id="6F23C6FB669B5C33"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6F23C6FB669B5C33"></a><code class="hdoc-function-code language-cpp">virtual unsigned int getMinimumJumpTableEntries()
    const</code></pre></h3><h4>Description</h4><p>Return lower limit for number of blocks in a jump table.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1544">llvm/include/llvm/CodeGen/TargetLowering.h:1544</a></p><h3 id="182263D6FDC255E3"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#182263D6FDC255E3"></a><code class="hdoc-function-code language-cpp">unsigned int getNumRegisters(
    <a href="rB8F46D3CD599E2BD.html">llvm::LLVMContext</a>&amp; Context,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Return the number of registers that this ValueType will eventually require. This is one for any types promoted to live in larger registers, but may be more than one for types (like i64) that are split into pieces.  For types like i140, which are first promoted then expanded, it is the number of registers needed to hold all the bits of the original type.  For an i140 on a 32 bit machine this means 5 registers.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1311">llvm/include/llvm/CodeGen/TargetLowering.h:1311</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rB8F46D3CD599E2BD.html">llvm::LLVMContext</a>&amp;<b> Context</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt></dl><h3 id="9B7FF65CA32CA644"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9B7FF65CA32CA644"></a><code class="hdoc-function-code language-cpp">virtual unsigned int
getNumRegistersForCallingConv(
    <a href="rB8F46D3CD599E2BD.html">llvm::LLVMContext</a>&amp; Context,
    CallingConv::ID CC,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Certain targets require unusual breakdowns of certain types. For MIPS, this occurs when a vector type is used, as vector are passed through the integer register set.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1342">llvm/include/llvm/CodeGen/TargetLowering.h:1342</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rB8F46D3CD599E2BD.html">llvm::LLVMContext</a>&amp;<b> Context</b></dt><dt class="is-family-code">CallingConv::ID<b> CC</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt></dl><h3 id="7554DB81462C3680"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7554DB81462C3680"></a><code class="hdoc-function-code language-cpp">llvm::TargetLoweringBase::LegalizeAction
getOperationAction(unsigned int Op,
                   <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Return how this operation should be treated: either it is legal, needs to be promoted to a larger size, needs to be expanded to some other code sequence, or the target has a custom expander for it.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L902">llvm/include/llvm/CodeGen/TargetLowering.h:902</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Op</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt></dl><h3 id="BD21893CC8D8216C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#BD21893CC8D8216C"></a><code class="hdoc-function-code language-cpp">virtual <a href="r39DC930C6225822E.html">llvm::LLT</a> getOptimalMemOpLLT(
    uint64_t,
    unsigned int,
    unsigned int,
    bool,
    bool,
    bool,
    const <a href="rDDAAAF551F8D4AFF.html">llvm::AttributeList</a>&amp;) const</code></pre></h3><h4>Description</h4><p>LLT returning variant.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1527">llvm/include/llvm/CodeGen/TargetLowering.h:1527</a></p><h4>Parameters</h4><dl><dt class="is-family-code">uint64_t<b> </b></dt><dt class="is-family-code">unsigned int<b> </b></dt><dt class="is-family-code">unsigned int<b> </b></dt><dt class="is-family-code">bool<b> </b></dt><dt class="is-family-code">bool<b> </b></dt><dt class="is-family-code">bool<b> </b></dt><dt class="is-family-code">const <a href="rDDAAAF551F8D4AFF.html">llvm::AttributeList</a>&amp;<b> </b></dt></dl><h3 id="16346BA46B57ECF0"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#16346BA46B57ECF0"></a><code class="hdoc-function-code language-cpp">virtual <a href="rD33C0FB7394AA616.html">llvm::EVT</a> getOptimalMemOpType(
    uint64_t,
    unsigned int,
    unsigned int,
    bool,
    bool,
    bool,
    const <a href="rDDAAAF551F8D4AFF.html">llvm::AttributeList</a>&amp;) const</code></pre></h3><h4>Description</h4><p>Returns the target specific optimal type for load and store operations as a result of memset, memcpy, and memmove lowering. If DstAlign is zero that means it&apos;s safe to destination alignment can satisfy any constraint. Similarly if SrcAlign is zero it means there isn&apos;t a need to check it against alignment requirement, probably because the source does not need to be loaded. If &apos;IsMemset&apos; is true, that means it&apos;s expanding a memset. If &apos;ZeroMemset&apos; is true, that means it&apos;s a memset of zero. &apos;MemcpyStrSrc&apos; indicates whether the memcpy source is constant so it does not need to be loaded.  It returns EVT::Other if the type should be determined using generic target-independent logic.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1517">llvm/include/llvm/CodeGen/TargetLowering.h:1517</a></p><h4>Parameters</h4><dl><dt class="is-family-code">uint64_t<b> </b></dt><dt class="is-family-code">unsigned int<b> </b></dt><dt class="is-family-code">unsigned int<b> </b></dt><dt class="is-family-code">bool<b> </b></dt><dt class="is-family-code">bool<b> </b></dt><dt class="is-family-code">bool<b> </b></dt><dt class="is-family-code">const <a href="rDDAAAF551F8D4AFF.html">llvm::AttributeList</a>&amp;<b> </b></dt></dl><h3 id="68B21510C88F07C1"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#68B21510C88F07C1"></a><code class="hdoc-function-code language-cpp"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> getPointerMemTy(
    const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp; DL,
    uint32_t AS = 0) const</code></pre></h3><h4>Description</h4><p>Return the in-memory pointer type for the given address space, defaults to the pointer type from the data layout.  FIXME: The default needs to be removed once all the code is updated.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L257">llvm/include/llvm/CodeGen/TargetLowering.h:257</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp;<b> DL</b></dt><dt class="is-family-code">uint32_t<b> AS</b> = 0</dt></dl><h3 id="BD87DCD052823FF8"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#BD87DCD052823FF8"></a><code class="hdoc-function-code language-cpp">virtual <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> getPointerTy(
    const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp; DL,
    uint32_t AS = 0) const</code></pre></h3><h4>Description</h4><p>Return the pointer type for the given address space, defaults to the pointer type from the data layout. FIXME: The default needs to be removed once all the code is updated.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L250">llvm/include/llvm/CodeGen/TargetLowering.h:250</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp;<b> DL</b></dt><dt class="is-family-code">uint32_t<b> AS</b> = 0</dt></dl><h3 id="353C448274BDC8CC"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#353C448274BDC8CC"></a><code class="hdoc-function-code language-cpp">virtual <a href="r237C322507965758.html">llvm::BranchProbability</a>
getPredictableBranchThreshold() const</code></pre></h3><h4>Description</h4><p>If a branch or a select condition is skewed in one direction by more than this factor, it is very likely to be predicted correctly.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L404">llvm/include/llvm/CodeGen/TargetLowering.h:404</a></p><h3 id="8D9B9D2DF5C4B665"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8D9B9D2DF5C4B665"></a><code class="hdoc-function-code language-cpp"><a href="rC036793DBF3FCD9B.html">llvm::Align</a> getPrefFunctionAlignment() const</code></pre></h3><h4>Description</h4><p>Return the preferred function alignment.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1592">llvm/include/llvm/CodeGen/TargetLowering.h:1592</a></p><h3 id="D4F7BD7484776043"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D4F7BD7484776043"></a><code class="hdoc-function-code language-cpp">virtual <a href="rC036793DBF3FCD9B.html">llvm::Align</a> getPrefLoopAlignment(
    <a href="r510CD8D1F2BFFDBA.html">llvm::MachineLoop</a>* ML = nullptr) const</code></pre></h3><h4>Description</h4><p>Return the preferred loop alignment.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1595">llvm/include/llvm/CodeGen/TargetLowering.h:1595</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r510CD8D1F2BFFDBA.html">llvm::MachineLoop</a>*<b> ML</b> = nullptr</dt></dl><h3 id="17F5D4A269B791A7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#17F5D4A269B791A7"></a><code class="hdoc-function-code language-cpp">virtual TargetLoweringBase::LegalizeTypeAction
getPreferredVectorAction(<a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Return the preferred vector type legalization action.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L309">llvm/include/llvm/CodeGen/TargetLowering.h:309</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> VT</b></dt></dl><h3 id="0ADA95AE3FBE7940"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0ADA95AE3FBE7940"></a><code class="hdoc-function-code language-cpp">int getRecipEstimateDivEnabled(
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT,
    <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF) const</code></pre></h3><h4>Description</h4><p>Return a ReciprocalEstimate enum value for a division of the given type based on the function&apos;s attributes. If the operation is not overridden by the function&apos;s attributes, &quot;Unspecified&quot; is returned and target defaults are expected to be used for instruction selection.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L369">llvm/include/llvm/CodeGen/TargetLowering.h:369</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt><dt class="is-family-code"><a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt></dl><h3 id="73FEB6687C65F51C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#73FEB6687C65F51C"></a><code class="hdoc-function-code language-cpp">int getRecipEstimateSqrtEnabled(
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT,
    <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF) const</code></pre></h3><h4>Description</h4><p>Return a ReciprocalEstimate enum value for a square root of the given type based on the function&apos;s attributes. If the operation is not overridden by the function&apos;s attributes, &quot;Unspecified&quot; is returned and target defaults are expected to be used for instruction selection.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L363">llvm/include/llvm/CodeGen/TargetLowering.h:363</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt><dt class="is-family-code"><a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt></dl><h3 id="405C25B201EB6377"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#405C25B201EB6377"></a><code class="hdoc-function-code language-cpp">virtual const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*
getRegClassFor(<a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> VT,
               bool isDivergent = false) const</code></pre></h3><h4>Description</h4><p>Return the register class that should be used for the specified value type.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L707">llvm/include/llvm/CodeGen/TargetLowering.h:707</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> VT</b></dt><dt class="is-family-code">bool<b> isDivergent</b> = false</dt></dl><h3 id="CB51AE8493521D14"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#CB51AE8493521D14"></a><code class="hdoc-function-code language-cpp"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> getRegisterType(<a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Return the type of registers that this ValueType will eventually require.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1277">llvm/include/llvm/CodeGen/TargetLowering.h:1277</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> VT</b></dt></dl><h3 id="D6B55AF5065059F7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D6B55AF5065059F7"></a><code class="hdoc-function-code language-cpp"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> getRegisterType(
    <a href="rB8F46D3CD599E2BD.html">llvm::LLVMContext</a>&amp; Context,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Return the type of registers that this ValueType will eventually require.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1283">llvm/include/llvm/CodeGen/TargetLowering.h:1283</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rB8F46D3CD599E2BD.html">llvm::LLVMContext</a>&amp;<b> Context</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt></dl><h3 id="493FA0522FD01DED"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#493FA0522FD01DED"></a><code class="hdoc-function-code language-cpp">virtual <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> getRegisterTypeForCallingConv(
    <a href="rB8F46D3CD599E2BD.html">llvm::LLVMContext</a>&amp; Context,
    CallingConv::ID CC,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Certain combinations of ABIs, Targets and features require that types are legal for some operations and not for other operations. For MIPS all vector types must be passed through the integer register set.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1334">llvm/include/llvm/CodeGen/TargetLowering.h:1334</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rB8F46D3CD599E2BD.html">llvm::LLVMContext</a>&amp;<b> Context</b></dt><dt class="is-family-code">CallingConv::ID<b> CC</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt></dl><h3 id="F6A0CBA50012E0FA"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F6A0CBA50012E0FA"></a><code class="hdoc-function-code language-cpp">virtual uint8_t getRepRegClassCostFor(
    <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Return the cost of the &apos;representative&apos; register class for the specified value type.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L736">llvm/include/llvm/CodeGen/TargetLowering.h:736</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> VT</b></dt></dl><h3 id="FE988837E18A5426"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FE988837E18A5426"></a><code class="hdoc-function-code language-cpp">virtual const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*
getRepRegClassFor(<a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Return the &apos;representative&apos; register class for the specified value type. The &apos;representative&apos; register class is the largest legal super-reg register class for the register class of the value type.  For example, on i386 the rep register class for i8, i16, and i32 are GR32; while the rep register class is GR64 on x86_64.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L729">llvm/include/llvm/CodeGen/TargetLowering.h:729</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> VT</b></dt></dl><h3 id="19A0B96AF79E3040"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#19A0B96AF79E3040"></a><code class="hdoc-function-code language-cpp">virtual <a href="r4EC65655F3BC4E59.html">llvm::Value</a>* getSDagStackGuard(
    const <a href="r1428BC327E1751C3.html">llvm::Module</a>&amp; M) const</code></pre></h3><h4>Description</h4><p>Return the variable that&apos;s previously inserted by insertSSPDeclarations, if any, otherwise return nullptr. Should be used only when getIRStackGuard returns nullptr.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1618">llvm/include/llvm/CodeGen/TargetLowering.h:1618</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r1428BC327E1751C3.html">llvm::Module</a>&amp;<b> M</b></dt></dl><h3 id="8B4E045898F07E9C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8B4E045898F07E9C"></a><code class="hdoc-function-code language-cpp">virtual <a href="rADBA2A8E0906EC47.html">llvm::Function</a>* getSSPStackGuardCheck(
    const <a href="r1428BC327E1751C3.html">llvm::Module</a>&amp; M) const</code></pre></h3><h4>Description</h4><p>If the target has a standard stack protection check function that performs validation and error handling, returns the function. Otherwise, returns nullptr. Must be previously inserted by insertSSPDeclarations. Should be used only when getIRStackGuard returns nullptr.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1630">llvm/include/llvm/CodeGen/TargetLowering.h:1630</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r1428BC327E1751C3.html">llvm::Module</a>&amp;<b> M</b></dt></dl><h3 id="E0C1D28A0BC4AA3D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E0C1D28A0BC4AA3D"></a><code class="hdoc-function-code language-cpp">virtual <a href="r4EC65655F3BC4E59.html">llvm::Value</a>* getSafeStackPointerLocation(
    int&amp; IRB) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1638">llvm/include/llvm/CodeGen/TargetLowering.h:1638</a></p><h4>Parameters</h4><dl><dt class="is-family-code">int&amp;<b> IRB</b></dt></dl><h3 id="4056800359283342"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4056800359283342"></a><code class="hdoc-function-code language-cpp">virtual <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> getScalarShiftAmountTy(
    const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp;,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a>) const</code></pre></h3><h4>Description</h4><p>EVT is not used in-tree, but is used by out-of-tree target. A documentation for this function would be nice...</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L275">llvm/include/llvm/CodeGen/TargetLowering.h:275</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp;<b> </b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> </b></dt></dl><h3 id="B9B68E52FB956598"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B9B68E52FB956598"></a><code class="hdoc-function-code language-cpp">virtual int getScalingFactorCost(
    const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp; DL,
    const <a href="r504DB5C4C932742B.html">llvm::TargetLoweringBase::AddrMode</a>&amp; AM,
    <a href="r4C0FBD0A3419362A.html">llvm::Type</a>* Ty,
    unsigned int AS = 0) const</code></pre></h3><h4>Description</h4><p>Return the cost of the scaling factor used in the addressing mode represented by AM for this target, for a load/store of the specified type. If the AM is supported, the return value must be &gt;= 0. If the AM is not supported, it returns a negative value. TODO: Handle pre/postinc as well. TODO: Remove default argument</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2196">llvm/include/llvm/CodeGen/TargetLowering.h:2196</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp;<b> DL</b></dt><dt class="is-family-code">const <a href="r504DB5C4C932742B.html">llvm::TargetLoweringBase::AddrMode</a>&amp;<b> AM</b></dt><dt class="is-family-code"><a href="r4C0FBD0A3419362A.html">llvm::Type</a>*<b> Ty</b></dt><dt class="is-family-code">unsigned int<b> AS</b> = 0</dt></dl><h3 id="8BF18C611B9DCE64"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8BF18C611B9DCE64"></a><code class="hdoc-function-code language-cpp">Sched::Preference getSchedulingPreference() const</code></pre></h3><h4>Description</h4><p>Return target scheduling preference.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L694">llvm/include/llvm/CodeGen/TargetLowering.h:694</a></p><h3 id="4C7CF223FEDE0EAA"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4C7CF223FEDE0EAA"></a><code class="hdoc-function-code language-cpp">virtual Sched::Preference getSchedulingPreference(
    <a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*) const</code></pre></h3><h4>Description</h4><p>Some scheduler, e.g. hybrid, can switch to different scheduling heuristics for different nodes. This function returns the preference (or none) for the given node.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L701">llvm/include/llvm/CodeGen/TargetLowering.h:701</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*<b> </b></dt></dl><h3 id="59C4D90122566843"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#59C4D90122566843"></a><code class="hdoc-function-code language-cpp">virtual <a href="rD33C0FB7394AA616.html">llvm::EVT</a> getSetCCResultType(
    const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp; DL,
    <a href="rB8F46D3CD599E2BD.html">llvm::LLVMContext</a>&amp; Context,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Return the ValueType of the result of SETCC operations.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L661">llvm/include/llvm/CodeGen/TargetLowering.h:661</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp;<b> DL</b></dt><dt class="is-family-code"><a href="rB8F46D3CD599E2BD.html">llvm::LLVMContext</a>&amp;<b> Context</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt></dl><h3 id="5C5227CE0F45D6C9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5C5227CE0F45D6C9"></a><code class="hdoc-function-code language-cpp"><a href="rD33C0FB7394AA616.html">llvm::EVT</a> getShiftAmountTy(
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> LHSTy,
    const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp; DL,
    bool LegalTypes = true) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L277">llvm/include/llvm/CodeGen/TargetLowering.h:277</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> LHSTy</b></dt><dt class="is-family-code">const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp;<b> DL</b></dt><dt class="is-family-code">bool<b> LegalTypes</b> = true</dt></dl><h3 id="53FE10B5AA3DCE44"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#53FE10B5AA3DCE44"></a><code class="hdoc-function-code language-cpp"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> getSimpleValueType(
    const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp; DL,
    <a href="r4C0FBD0A3419362A.html">llvm::Type</a>* Ty,
    bool AllowUnknown = false) const</code></pre></h3><h4>Description</h4><p>Return the MVT corresponding to this LLVM type. See getValueType.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1266">llvm/include/llvm/CodeGen/TargetLowering.h:1266</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp;<b> DL</b></dt><dt class="is-family-code"><a href="r4C0FBD0A3419362A.html">llvm::Type</a>*<b> Ty</b></dt><dt class="is-family-code">bool<b> AllowUnknown</b> = false</dt></dl><h3 id="8646A69BB37FDAC0"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8646A69BB37FDAC0"></a><code class="hdoc-function-code language-cpp">int getSqrtRefinementSteps(
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT,
    <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF) const</code></pre></h3><h4>Description</h4><p>Return the refinement step count for a square root of the given type based on the function&apos;s attributes. If the operation is not overridden by the function&apos;s attributes, &quot;Unspecified&quot; is returned and target defaults are expected to be used for instruction selection.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L375">llvm/include/llvm/CodeGen/TargetLowering.h:375</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt><dt class="is-family-code"><a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt></dl><h3 id="D014C20A9688695B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D014C20A9688695B"></a><code class="hdoc-function-code language-cpp">unsigned int
getStackPointerRegisterToSaveRestore() const</code></pre></h3><h4>Description</h4><p>If a physical register, this specifies the register that llvm.savestack/llvm.restorestack should save and restore.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1559">llvm/include/llvm/CodeGen/TargetLowering.h:1559</a></p><h3 id="70BFDA1CC6E78A3D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#70BFDA1CC6E78A3D"></a><code class="hdoc-function-code language-cpp">virtual <a href="rECFCAF624C04523A.html">llvm::StringRef</a> getStackProbeSymbolName(
    <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF) const</code></pre></h3><h4>Description</h4><p>Returns the name of the symbol used to emit stack probes or the empty string if not applicable.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1642">llvm/include/llvm/CodeGen/TargetLowering.h:1642</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt></dl><h3 id="6623BB896E73F66C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6623BB896E73F66C"></a><code class="hdoc-function-code language-cpp">llvm::TargetLoweringBase::LegalizeAction
getStrictFPOperationAction(unsigned int Op,
                           <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L949">llvm/include/llvm/CodeGen/TargetLowering.h:949</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Op</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt></dl><h3 id="1803EFC25029C77C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1803EFC25029C77C"></a><code class="hdoc-function-code language-cpp">const llvm::TargetMachine&amp; getTargetMachine()
    const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L243">llvm/include/llvm/CodeGen/TargetLowering.h:243</a></p><h3 id="9107A4AC90755F42"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9107A4AC90755F42"></a><code class="hdoc-function-code language-cpp">virtual bool getTgtMemIntrinsic(
    <a href="rB8EF70C1FC9A7189.html">llvm::TargetLoweringBase::IntrinsicInfo</a>&amp;,
    const <a href="r7343C8EC823E5DC1.html">llvm::CallInst</a>&amp;,
    <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;,
    unsigned int) const</code></pre></h3><h4>Description</h4><p>Given an intrinsic, checks if on the target the intrinsic will need to map to a MemIntrinsicNode (touches memory). If this is the case, it returns true and store the intrinsic information into the IntrinsicInfo that was passed to the function.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L863">llvm/include/llvm/CodeGen/TargetLowering.h:863</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rB8EF70C1FC9A7189.html">llvm::TargetLoweringBase::IntrinsicInfo</a>&amp;<b> </b></dt><dt class="is-family-code">const <a href="r7343C8EC823E5DC1.html">llvm::CallInst</a>&amp;<b> </b></dt><dt class="is-family-code"><a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> </b></dt><dt class="is-family-code">unsigned int<b> </b></dt></dl><h3 id="A61624EDD18092A3"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A61624EDD18092A3"></a><code class="hdoc-function-code language-cpp">llvm::TargetLoweringBase::LegalizeAction
getTruncStoreAction(<a href="rD33C0FB7394AA616.html">llvm::EVT</a> ValVT,
                    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> MemVT) const</code></pre></h3><h4>Description</h4><p>Return how this store with truncation should be treated: either it is legal, needs to be promoted to a larger size, needs to be expanded to some other code sequence, or the target has a custom expander for it.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1090">llvm/include/llvm/CodeGen/TargetLowering.h:1090</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> ValVT</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> MemVT</b></dt></dl><h3 id="5253CB1C1C7B4F0F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5253CB1C1C7B4F0F"></a><code class="hdoc-function-code language-cpp">llvm::TargetLoweringBase::LegalizeTypeAction
getTypeAction(<a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> VT) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L787">llvm/include/llvm/CodeGen/TargetLowering.h:787</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> VT</b></dt></dl><h3 id="635BB7E8AFC40B66"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#635BB7E8AFC40B66"></a><code class="hdoc-function-code language-cpp">llvm::TargetLoweringBase::LegalizeTypeAction
getTypeAction(<a href="rB8F46D3CD599E2BD.html">llvm::LLVMContext</a>&amp; Context,
              <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Return how we should legalize values of this type, either it is already legal (return &apos;Legal&apos;) or we need to promote it to a larger type (return &apos;Promote&apos;), or we need to expand it into multiple registers of smaller integer type (return &apos;Expand&apos;).  &apos;Custom&apos; is not an option.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L784">llvm/include/llvm/CodeGen/TargetLowering.h:784</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rB8F46D3CD599E2BD.html">llvm::LLVMContext</a>&amp;<b> Context</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt></dl><h3 id="F8FC9CF74B611E3C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F8FC9CF74B611E3C"></a><code class="hdoc-function-code language-cpp"><a href="https://en.cppreference.com/w/cpp/utility/pair">std::pair</a>&lt;int, MVT&gt; getTypeLegalizationCost(
    const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp; DL,
    <a href="r4C0FBD0A3419362A.html">llvm::Type</a>* Ty) const</code></pre></h3><h4>Description</h4><p>Estimate the cost of type-legalization and the legalized type.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1675">llvm/include/llvm/CodeGen/TargetLowering.h:1675</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp;<b> DL</b></dt><dt class="is-family-code"><a href="r4C0FBD0A3419362A.html">llvm::Type</a>*<b> Ty</b></dt></dl><h3 id="0374D10E02BDE44D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0374D10E02BDE44D"></a><code class="hdoc-function-code language-cpp"><a href="rD33C0FB7394AA616.html">llvm::EVT</a> getTypeToExpandTo(
    <a href="rB8F46D3CD599E2BD.html">llvm::LLVMContext</a>&amp; Context,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT) const</code></pre></h3><h4>Description</h4><p>For types supported by the target, this is an identity function.  For types that must be expanded (i.e. integer types that are larger than the largest integer register or illegal floating point types), this returns the largest legal type it will be expanded to.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L805">llvm/include/llvm/CodeGen/TargetLowering.h:805</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rB8F46D3CD599E2BD.html">llvm::LLVMContext</a>&amp;<b> Context</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt></dl><h3 id="542703F5DF733C53"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#542703F5DF733C53"></a><code class="hdoc-function-code language-cpp"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> getTypeToPromoteTo(unsigned int Op,
                             <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> VT) const</code></pre></h3><h4>Description</h4><p>If the action for this operation is to promote, this method returns the ValueType to promote to.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1199">llvm/include/llvm/CodeGen/TargetLowering.h:1199</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Op</b></dt><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> VT</b></dt></dl><h3 id="8339A1A1B76B12FD"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8339A1A1B76B12FD"></a><code class="hdoc-function-code language-cpp"><a href="rD33C0FB7394AA616.html">llvm::EVT</a> getTypeToTransformTo(
    <a href="rB8F46D3CD599E2BD.html">llvm::LLVMContext</a>&amp; Context,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT) const</code></pre></h3><h4>Description</h4><p>For types supported by the target, this is an identity function.  For types that must be promoted to larger types, this returns the larger type to promote to.  For integer types that are larger than the largest integer register, this contains one step in the expansion to get to the smaller register. For illegal floating point types, this returns the integer type to transform to.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L797">llvm/include/llvm/CodeGen/TargetLowering.h:797</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rB8F46D3CD599E2BD.html">llvm::LLVMContext</a>&amp;<b> Context</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt></dl><h3 id="6393978F4B881C42"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6393978F4B881C42"></a><code class="hdoc-function-code language-cpp">virtual unsigned int getVaListSizeInBits(
    const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp; DL) const</code></pre></h3><h4>Description</h4><p>Returns the size of the platform&apos;s va_list object.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1391">llvm/include/llvm/CodeGen/TargetLowering.h:1391</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp;<b> DL</b></dt></dl><h3 id="ED27DD46F9D6273A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#ED27DD46F9D6273A"></a><code class="hdoc-function-code language-cpp"><a href="rD33C0FB7394AA616.html">llvm::EVT</a> getValueType(
    const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp; DL,
    <a href="r4C0FBD0A3419362A.html">llvm::Type</a>* Ty,
    bool AllowUnknown = false) const</code></pre></h3><h4>Description</h4><p>Return the EVT corresponding to this LLVM type.  This is fixed by the LLVM operations except for the pointer size.  If AllowUnknown is true, this will return MVT::Other for types with no EVT counterpart (e.g. structs), otherwise it will assert.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1226">llvm/include/llvm/CodeGen/TargetLowering.h:1226</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp;<b> DL</b></dt><dt class="is-family-code"><a href="r4C0FBD0A3419362A.html">llvm::Type</a>*<b> Ty</b></dt><dt class="is-family-code">bool<b> AllowUnknown</b> = false</dt></dl><h3 id="FAE0E7B43EB058AD"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FAE0E7B43EB058AD"></a><code class="hdoc-function-code language-cpp">const llvm::TargetLoweringBase::
    ValueTypeActionImpl&amp;
    getValueTypeActions() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L776">llvm/include/llvm/CodeGen/TargetLowering.h:776</a></p><h3 id="1B60FBD1EF88BEC2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1B60FBD1EF88BEC2"></a><code class="hdoc-function-code language-cpp">virtual <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> getVectorIdxTy(
    const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp; DL) const</code></pre></h3><h4>Description</h4><p>Returns the type to be used for the index operand of: ISD::INSERT_VECTOR_ELT, ISD::EXTRACT_VECTOR_ELT, ISD::INSERT_SUBVECTOR, and ISD::EXTRACT_SUBVECTOR</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L283">llvm/include/llvm/CodeGen/TargetLowering.h:283</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp;<b> DL</b></dt></dl><h3 id="709E2CE5EE6C43C4"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#709E2CE5EE6C43C4"></a><code class="hdoc-function-code language-cpp">unsigned int getVectorTypeBreakdown(
    <a href="rB8F46D3CD599E2BD.html">llvm::LLVMContext</a>&amp; Context,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a>&amp; IntermediateVT,
    unsigned int&amp; NumIntermediates,
    <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a>&amp; RegisterVT) const</code></pre></h3><h4>Description</h4><p>Vector types are broken down into some number of legal first class types. For example, EVT::v8f32 maps to 2 EVT::v4f32 with Altivec or SSE1, or 8 promoted EVT::f64 values with the X86 FP stack.  Similarly, EVT::v2i64 turns into 4 EVT::i32 values with both PPC and X86. This method returns the number of registers needed, and the VT for each register.  It also returns the VT and quantity of the intermediate values before they are promoted/expanded.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L828">llvm/include/llvm/CodeGen/TargetLowering.h:828</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rB8F46D3CD599E2BD.html">llvm::LLVMContext</a>&amp;<b> Context</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a>&amp;<b> IntermediateVT</b></dt><dt class="is-family-code">unsigned int&amp;<b> NumIntermediates</b></dt><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a>&amp;<b> RegisterVT</b></dt></dl><h3 id="49DF820C4AA2BAF5"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#49DF820C4AA2BAF5"></a><code class="hdoc-function-code language-cpp">virtual unsigned int
getVectorTypeBreakdownForCallingConv(
    <a href="rB8F46D3CD599E2BD.html">llvm::LLVMContext</a>&amp; Context,
    CallingConv::ID CC,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a>&amp; IntermediateVT,
    unsigned int&amp; NumIntermediates,
    <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a>&amp; RegisterVT) const</code></pre></h3><h4>Description</h4><p>Certain targets such as MIPS require that some types such as vectors are always broken down into scalars in some contexts. This occurs even if the vector type is legal.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L836">llvm/include/llvm/CodeGen/TargetLowering.h:836</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rB8F46D3CD599E2BD.html">llvm::LLVMContext</a>&amp;<b> Context</b></dt><dt class="is-family-code">CallingConv::ID<b> CC</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a>&amp;<b> IntermediateVT</b></dt><dt class="is-family-code">unsigned int&amp;<b> NumIntermediates</b></dt><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a>&amp;<b> RegisterVT</b></dt></dl><h3 id="F2C3F26650F42FD5"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F2C3F26650F42FD5"></a><code class="hdoc-function-code language-cpp">virtual bool hasAndNot(<a href="r239B77963D0C33C0.html">llvm::SDValue</a> X) const</code></pre></h3><h4>Description</h4><p>Return true if the target has a bitwise and-not operation: X = ~A  &amp; B This can be used to simplify select or other instructions.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L548">llvm/include/llvm/CodeGen/TargetLowering.h:548</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> X</b></dt></dl><h3 id="B6DA701E1A156777"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B6DA701E1A156777"></a><code class="hdoc-function-code language-cpp">virtual bool hasAndNotCompare(
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> Y) const</code></pre></h3><h4>Description</h4><p>Return true if the target should transform: (X  &amp; Y) == Y ---&gt; (~X  &amp; Y) == 0 (X  &amp; Y) != Y ---&gt; (~X  &amp; Y) != 0 This may be profitable if the target has a bitwise and-not operation that sets comparison flags. A target may want to limit the transformation based on the type of Y or if Y is a constant. Note that the transform will not occur if Y is known to be a power-of-2 because a mask and compare of a single bit can be handled by inverting the predicate, for example: (X  &amp; 8) == 8 ---&gt; (X  &amp; 8) != 0</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L541">llvm/include/llvm/CodeGen/TargetLowering.h:541</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> Y</b></dt></dl><h3 id="B8DE3D5EC565E434"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B8DE3D5EC565E434"></a><code class="hdoc-function-code language-cpp">bool hasBigEndianPartOrdering(
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT,
    const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp; DL) const</code></pre></h3><h4>Description</h4><p>When splitting a value of the specified type into parts, does the Lo or Hi part come first?  This usually follows the endianness, except for ppcf128, where the Hi part always comes first.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1375">llvm/include/llvm/CodeGen/TargetLowering.h:1375</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt><dt class="is-family-code">const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp;<b> DL</b></dt></dl><h3 id="D76A4CB0466AE1DD"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D76A4CB0466AE1DD"></a><code class="hdoc-function-code language-cpp">virtual bool hasBitPreservingFPLogic(
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Return true if it is safe to transform an integer-domain bitwise operation into the equivalent floating-point operation. This should be set to true if the target has IEEE-754-compliant fabs/fneg operations for the input type.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L487">llvm/include/llvm/CodeGen/TargetLowering.h:487</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt></dl><h3 id="9F475B5E702B1D56"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9F475B5E702B1D56"></a><code class="hdoc-function-code language-cpp">virtual bool hasBitTest(<a href="r239B77963D0C33C0.html">llvm::SDValue</a> X,
                        <a href="r239B77963D0C33C0.html">llvm::SDValue</a> Y) const</code></pre></h3><h4>Description</h4><p>Return true if the target has a bit-test instruction: (X  &amp; (1  &lt; &lt; Y)) ==/!= 0 This knowledge can be used to prevent breaking the pattern, or creating it if it could be recognized.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L558">llvm/include/llvm/CodeGen/TargetLowering.h:558</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> X</b></dt><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> Y</b></dt></dl><h3 id="18637BA0782004C6"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#18637BA0782004C6"></a><code class="hdoc-function-code language-cpp">bool hasExtractBitsInsn() const</code></pre></h3><h4>Description</h4><p>Return true if the target has BitExtract instructions.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L305">llvm/include/llvm/CodeGen/TargetLowering.h:305</a></p><h3 id="1191809346F1541A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1191809346F1541A"></a><code class="hdoc-function-code language-cpp">virtual <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> hasFastEqualityCompare(
    unsigned int NumBits) const</code></pre></h3><h4>Description</h4><p>Return the preferred operand type if the target has a quick way to compare integer values of the given size. Assume that any legal integer type can be compared efficiently. Targets may override this to allow illegal wide types to return a vector type if there is support to compare that type.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L524">llvm/include/llvm/CodeGen/TargetLowering.h:524</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> NumBits</b></dt></dl><h3 id="B6CF227F60D3E005"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B6CF227F60D3E005"></a><code class="hdoc-function-code language-cpp">bool hasMultipleConditionRegisters() const</code></pre></h3><h4>Description</h4><p>Return true if multiple condition registers are available.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L300">llvm/include/llvm/CodeGen/TargetLowering.h:300</a></p><h3 id="3CC43E358A4E59AD"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#3CC43E358A4E59AD"></a><code class="hdoc-function-code language-cpp">virtual bool hasPairedLoad(<a href="rD33C0FB7394AA616.html">llvm::EVT</a>,
                           unsigned int&amp;) const</code></pre></h3><h4>Description</h4><p>Return true if the target supplies and combines to a paired load two loaded values of type LoadedType next to each other in memory. RequiredAlignment gives the minimal alignment constraints that must be met to be able to select this paired load. This information is *not* used to generate actual paired loads, but it is used to generate a sequence of loads that is easier to combine into a paired load. For instance, something like this: a = load i64* addr b = trunc i64 a to i32 c = lshr i64 a, 32 d = trunc i64 c to i32 will be optimized into: b = load i32* addr1 d = load i32* addr2 Where addr1 = addr2 +/- sizeof(i32). In other words, unless the target performs a post-isel load combining, this information should not be provided because it will generate more loads.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2429">llvm/include/llvm/CodeGen/TargetLowering.h:2429</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> </b></dt><dt class="is-family-code">unsigned int&amp;<b> </b></dt></dl><h3 id="C9159F65650AE36D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C9159F65650AE36D"></a><code class="hdoc-function-code language-cpp">virtual bool hasStandaloneRem(<a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Return true if the target can handle a standalone remainder operation.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L342">llvm/include/llvm/CodeGen/TargetLowering.h:342</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt></dl><h3 id="978DD62C28AABE9C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#978DD62C28AABE9C"></a><code class="hdoc-function-code language-cpp">bool hasTargetDAGCombine(ISD::NodeType NT) const</code></pre></h3><h4>Description</h4><p>If true, the target has custom DAG combine transformations that it can perform for the specified node.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1381">llvm/include/llvm/CodeGen/TargetLowering.h:1381</a></p><h4>Parameters</h4><dl><dt class="is-family-code">ISD::NodeType<b> NT</b></dt></dl><h3 id="E2C80FC700E582A2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E2C80FC700E582A2"></a><code class="hdoc-function-code language-cpp">virtual bool hasVectorBlend() const</code></pre></h3><h4>Description</h4><p>Return true if the target has a vector blend instruction.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2435">llvm/include/llvm/CodeGen/TargetLowering.h:2435</a></p><h3 id="11B902D1D652AEC2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#11B902D1D652AEC2"></a><code class="hdoc-function-code language-cpp">void initActions()</code></pre></h3><h4>Description</h4><p>Initialize all of the actions to default values.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L240">llvm/include/llvm/CodeGen/TargetLowering.h:240</a></p><h3 id="9C21160CC56C64F2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9C21160CC56C64F2"></a><code class="hdoc-function-code language-cpp">virtual void insertSSPDeclarations(
    <a href="r1428BC327E1751C3.html">llvm::Module</a>&amp; M) const</code></pre></h3><h4>Description</h4><p>Inserts necessary declarations for SSP (stack protection) purpose. Should be used only when getIRStackGuard returns nullptr.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1613">llvm/include/llvm/CodeGen/TargetLowering.h:1613</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r1428BC327E1751C3.html">llvm::Module</a>&amp;<b> M</b></dt></dl><h3 id="7D47FEF28143DFEB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7D47FEF28143DFEB"></a><code class="hdoc-function-code language-cpp">virtual bool isBinOp(unsigned int Opcode) const</code></pre></h3><h4>Description</h4><p>Return true if the node is a math/logic binary operator.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2271">llvm/include/llvm/CodeGen/TargetLowering.h:2271</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Opcode</b></dt></dl><h3 id="521FE35BFF907BDD"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#521FE35BFF907BDD"></a><code class="hdoc-function-code language-cpp">virtual bool isCheapToSpeculateCtlz() const</code></pre></h3><h4>Description</h4><p>Return true if it is cheap to speculate a call to intrinsic ctlz.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L470">llvm/include/llvm/CodeGen/TargetLowering.h:470</a></p><h3 id="CA414FDC669E1EA5"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#CA414FDC669E1EA5"></a><code class="hdoc-function-code language-cpp">virtual bool isCheapToSpeculateCttz() const</code></pre></h3><h4>Description</h4><p>Return true if it is cheap to speculate a call to intrinsic cttz.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L465">llvm/include/llvm/CodeGen/TargetLowering.h:465</a></p><h3 id="CA6B7ACAE4B09F83"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#CA6B7ACAE4B09F83"></a><code class="hdoc-function-code language-cpp">virtual bool isCommutativeBinOp(
    unsigned int Opcode) const</code></pre></h3><h4>Description</h4><p>Returns true if the opcode is a commutative binary operation.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2235">llvm/include/llvm/CodeGen/TargetLowering.h:2235</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Opcode</b></dt></dl><h3 id="79C5B3186A0AF8F9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#79C5B3186A0AF8F9"></a><code class="hdoc-function-code language-cpp">bool isCondCodeLegal(ISD::CondCode CC,
                     <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Return true if the specified condition code is legal on this target.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1186">llvm/include/llvm/CodeGen/TargetLowering.h:1186</a></p><h4>Parameters</h4><dl><dt class="is-family-code">ISD::CondCode<b> CC</b></dt><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> VT</b></dt></dl><h3 id="BD427E682F9034B6"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#BD427E682F9034B6"></a><code class="hdoc-function-code language-cpp">bool isCondCodeLegalOrCustom(ISD::CondCode CC,
                             <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Return true if the specified condition code is legal or custom on this target.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1192">llvm/include/llvm/CodeGen/TargetLowering.h:1192</a></p><h4>Parameters</h4><dl><dt class="is-family-code">ISD::CondCode<b> CC</b></dt><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> VT</b></dt></dl><h3 id="BFA160E49F72FBC8"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#BFA160E49F72FBC8"></a><code class="hdoc-function-code language-cpp">virtual bool isCtlzFast() const</code></pre></h3><h4>Description</h4><p>Return true if ctlz instruction is fast.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L475">llvm/include/llvm/CodeGen/TargetLowering.h:475</a></p><h3 id="889FC75A0378FAF0"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#889FC75A0378FAF0"></a><code class="hdoc-function-code language-cpp">virtual bool isEqualityCmpFoldedWithSignedCmp()
    const</code></pre></h3><h4>Description</h4><p>Return true if instruction generated for equality comparison is folded with instruction generated for signed comparison.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L481">llvm/include/llvm/CodeGen/TargetLowering.h:481</a></p><h3 id="1B7941CB06EAEA4B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1B7941CB06EAEA4B"></a><code class="hdoc-function-code language-cpp">bool isExtFree(const <a href="rE266D8602316BABC.html">llvm::Instruction</a>* I) const</code></pre></h3><h4>Description</h4><p>Return true if the extension represented by \p I is free. Unlikely the is[Z|FP]ExtFree family which is based on types, this method can use the context provided by \p I to decide whether or not \p I is free. This method extends the behavior of the is[Z|FP]ExtFree family. In other words, if is[Z|FP]Free returns true, then this method returns true as well. The converse is not true. The target can perform the adequate checks by overriding isExtFreeImpl.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2326">llvm/include/llvm/CodeGen/TargetLowering.h:2326</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rE266D8602316BABC.html">llvm::Instruction</a>*<b> I</b></dt></dl><h3 id="FA0E335F9D0B8D00"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FA0E335F9D0B8D00"></a><code class="hdoc-function-code language-cpp">virtual bool isExtFreeImpl(
    const <a href="rE266D8602316BABC.html">llvm::Instruction</a>* I) const</code></pre></h3><h4>Description</h4><p>Return true if the extension represented by \p I is free.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2846">llvm/include/llvm/CodeGen/TargetLowering.h:2846</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rE266D8602316BABC.html">llvm::Instruction</a>*<b> I</b></dt></dl><h3 id="BFAD89116642EB70"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#BFAD89116642EB70"></a><code class="hdoc-function-code language-cpp">bool isExtLoad(const <a href="r537857E9FE6D2795.html">llvm::LoadInst</a>* Load,
               const <a href="rE266D8602316BABC.html">llvm::Instruction</a>* Ext,
               const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp; DL) const</code></pre></h3><h4>Description</h4><p>Return true if \p Load and \p Ext can form an ExtLoad. For example, in AArch64 %L = load i8, i8* %ptr %E = zext i8 %L to i32 can be lowered into one load instruction ldrb w0, [x0]</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2351">llvm/include/llvm/CodeGen/TargetLowering.h:2351</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r537857E9FE6D2795.html">llvm::LoadInst</a>*<b> Load</b></dt><dt class="is-family-code">const <a href="rE266D8602316BABC.html">llvm::Instruction</a>*<b> Ext</b></dt><dt class="is-family-code">const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp;<b> DL</b></dt></dl><h3 id="A053D8252667B3A8"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A053D8252667B3A8"></a><code class="hdoc-function-code language-cpp">virtual bool isExtractSubvectorCheap(
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> ResVT,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> SrcVT,
    unsigned int Index) const</code></pre></h3><h4>Description</h4><p>Return true if EXTRACT_SUBVECTOR is cheap for extracting this result type from this source type with this index. This is needed because EXTRACT_SUBVECTOR usually has custom lowering that depends on the index of the first element, and only the target knows which lowering is cheap.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2557">llvm/include/llvm/CodeGen/TargetLowering.h:2557</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> ResVT</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> SrcVT</b></dt><dt class="is-family-code">unsigned int<b> Index</b></dt></dl><h3 id="2AAD49A9F2859E3C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2AAD49A9F2859E3C"></a><code class="hdoc-function-code language-cpp">virtual bool isExtractVecEltCheap(
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT,
    unsigned int Index) const</code></pre></h3><h4>Description</h4><p>Return true if extraction of a scalar element from the given vector type at the given index is cheap. For example, if scalar operations occur on the same register file as vector operations, then an extract element may be a sub-register rename rather than an actual instruction.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2572">llvm/include/llvm/CodeGen/TargetLowering.h:2572</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt><dt class="is-family-code">unsigned int<b> Index</b></dt></dl><h3 id="C4D9060FD41A8697"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C4D9060FD41A8697"></a><code class="hdoc-function-code language-cpp">virtual bool isFAbsFree(<a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Return true if an fabs operation is free to the point where it is never worthwhile to replace it with a bitwise operation.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2505">llvm/include/llvm/CodeGen/TargetLowering.h:2505</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt></dl><h3 id="5D2961960EF804D4"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5D2961960EF804D4"></a><code class="hdoc-function-code language-cpp">virtual bool isFMADLegalForFAddFSub(
    const <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG,
    const <a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>* N) const</code></pre></h3><h4>Description</h4><p>Returns true if the FADD or FSUB node passed could legally be combined with an fmul to form an ISD::FMAD.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2530">llvm/include/llvm/CodeGen/TargetLowering.h:2530</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt><dt class="is-family-code">const <a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*<b> N</b></dt></dl><h3 id="274101B8FABE4309"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#274101B8FABE4309"></a><code class="hdoc-function-code language-cpp">virtual bool isFMAFasterThanFMulAndFAdd(
    const <a href="rADBA2A8E0906EC47.html">llvm::Function</a>&amp; F,
    <a href="r4C0FBD0A3419362A.html">llvm::Type</a>*) const</code></pre></h3><h4>Description</h4><p>IR version</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2524">llvm/include/llvm/CodeGen/TargetLowering.h:2524</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rADBA2A8E0906EC47.html">llvm::Function</a>&amp;<b> F</b></dt><dt class="is-family-code"><a href="r4C0FBD0A3419362A.html">llvm::Type</a>*<b> </b></dt></dl><h3 id="BCF1FF5DC85F77C5"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#BCF1FF5DC85F77C5"></a><code class="hdoc-function-code language-cpp">virtual bool isFMAFasterThanFMulAndFAdd(
    const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a>) const</code></pre></h3><h4>Description</h4><p>Return true if an FMA operation is faster than a pair of fmul and fadd instructions. fmuladd intrinsics will be expanded to FMAs when this method returns true, otherwise fmuladd is expanded to fmul + fadd. NOTE: This may be called before legalization on types for which FMAs are not legal, but should return true if those types will eventually legalize to types that support FMAs. After legalization, it will only be called on types that support FMAs (via Legal or Custom actions)</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2518">llvm/include/llvm/CodeGen/TargetLowering.h:2518</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> </b></dt></dl><h3 id="759F4BCBCA18EC59"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#759F4BCBCA18EC59"></a><code class="hdoc-function-code language-cpp">virtual bool isFNegFree(<a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Return true if an fneg operation is free to the point where it is never worthwhile to replace it with a bitwise operation.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2498">llvm/include/llvm/CodeGen/TargetLowering.h:2498</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt></dl><h3 id="C29AA4A37863C645"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C29AA4A37863C645"></a><code class="hdoc-function-code language-cpp">virtual bool isFPExtFoldable(
    const <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG,
    unsigned int Opcode,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> DestVT,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> SrcVT) const</code></pre></h3><h4>Description</h4><p>Return true if an fpext operation input to an \p Opcode operation is free (for instance, because half-precision floating-point numbers are implicitly extended to float-precision) for an FMA instruction.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2485">llvm/include/llvm/CodeGen/TargetLowering.h:2485</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt><dt class="is-family-code">unsigned int<b> Opcode</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> DestVT</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> SrcVT</b></dt></dl><h3 id="4522F14D57BB479A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4522F14D57BB479A"></a><code class="hdoc-function-code language-cpp">virtual bool isFPExtFree(<a href="rD33C0FB7394AA616.html">llvm::EVT</a> DestVT,
                         <a href="rD33C0FB7394AA616.html">llvm::EVT</a> SrcVT) const</code></pre></h3><h4>Description</h4><p>Return true if an fpext operation is free (for instance, because single-precision floating-point numbers are implicitly extended to double-precision).</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2476">llvm/include/llvm/CodeGen/TargetLowering.h:2476</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> DestVT</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> SrcVT</b></dt></dl><h3 id="4E6363E78358B81C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4E6363E78358B81C"></a><code class="hdoc-function-code language-cpp">virtual bool isFPImmLegal(
    const <a href="r66A1A9331FF88FE0.html">llvm::APFloat</a>&amp;,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a>,
    bool ForCodeSize = false) const</code></pre></h3><h4>Description</h4><p>Returns true if the target can instruction select the specified FP immediate natively. If false, the legalizer will materialize the FP immediate as a load from a constant pool.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L872">llvm/include/llvm/CodeGen/TargetLowering.h:872</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r66A1A9331FF88FE0.html">llvm::APFloat</a>&amp;<b> </b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> </b></dt><dt class="is-family-code">bool<b> ForCodeSize</b> = false</dt></dl><h3 id="3781384C07F84027"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#3781384C07F84027"></a><code class="hdoc-function-code language-cpp">virtual bool isFreeAddrSpaceCast(
    unsigned int SrcAS,
    unsigned int DestAS) const</code></pre></h3><h4>Description</h4><p>Returns true if a cast from SrcAS to DestAS is &quot;cheap&quot;, such that e.g. we are happy to sink it into basic blocks. A cast may be free, but not necessarily a no-op. e.g. a free truncate from a 64-bit to 32-bit pointer.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1654">llvm/include/llvm/CodeGen/TargetLowering.h:1654</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> SrcAS</b></dt><dt class="is-family-code">unsigned int<b> DestAS</b></dt></dl><h3 id="2CCA8F36AF36E068"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2CCA8F36AF36E068"></a><code class="hdoc-function-code language-cpp">virtual bool isFsqrtCheap(
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> X,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG) const</code></pre></h3><h4>Description</h4><p>Return true if SQRT(X) shouldn&apos;t be replaced with X*RSQRT(X).</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L347">llvm/include/llvm/CodeGen/TargetLowering.h:347</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> X</b></dt><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt></dl><h3 id="EF4F6BC3113425A2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#EF4F6BC3113425A2"></a><code class="hdoc-function-code language-cpp">bool isIndexedLoadLegal(unsigned int IdxMode,
                        <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Return true if the specified indexed load is legal on this target.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1121">llvm/include/llvm/CodeGen/TargetLowering.h:1121</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> IdxMode</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt></dl><h3 id="F7EB2101E49ACC44"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F7EB2101E49ACC44"></a><code class="hdoc-function-code language-cpp">bool isIndexedMaskedLoadLegal(
    unsigned int IdxMode,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Return true if the specified indexed load is legal on this target.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1149">llvm/include/llvm/CodeGen/TargetLowering.h:1149</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> IdxMode</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt></dl><h3 id="4021811C7DFE5372"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4021811C7DFE5372"></a><code class="hdoc-function-code language-cpp">bool isIndexedMaskedStoreLegal(
    unsigned int IdxMode,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Return true if the specified indexed load is legal on this target.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1163">llvm/include/llvm/CodeGen/TargetLowering.h:1163</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> IdxMode</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt></dl><h3 id="172745357B89C238"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#172745357B89C238"></a><code class="hdoc-function-code language-cpp">bool isIndexedStoreLegal(unsigned int IdxMode,
                         <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Return true if the specified indexed load is legal on this target.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1135">llvm/include/llvm/CodeGen/TargetLowering.h:1135</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> IdxMode</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt></dl><h3 id="FB1DE4A32BC2929A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FB1DE4A32BC2929A"></a><code class="hdoc-function-code language-cpp">virtual bool isIntDivCheap(
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT,
    <a href="rDDAAAF551F8D4AFF.html">llvm::AttributeList</a> Attr) const</code></pre></h3><h4>Description</h4><p>Return true if integer divide is usually cheaper than a sequence of several shifts, adds, and multiplies for this target. The definition of &quot;cheaper&quot; may depend on whether we&apos;re optimizing for speed or for size.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L339">llvm/include/llvm/CodeGen/TargetLowering.h:339</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt><dt class="is-family-code"><a href="rDDAAAF551F8D4AFF.html">llvm::AttributeList</a><b> Attr</b></dt></dl><h3 id="A31FB18A0016E9E5"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A31FB18A0016E9E5"></a><code class="hdoc-function-code language-cpp">bool isJumpExpensive() const</code></pre></h3><h4>Description</h4><p>Return true if Flow Control is an expensive operation that should be avoided.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L394">llvm/include/llvm/CodeGen/TargetLowering.h:394</a></p><h3 id="59C91711CF6D47F9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#59C91711CF6D47F9"></a><code class="hdoc-function-code language-cpp">virtual bool isJumpTableRelative() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1553">llvm/include/llvm/CodeGen/TargetLowering.h:1553</a></p><h3 id="BD3522554CF4F04F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#BD3522554CF4F04F"></a><code class="hdoc-function-code language-cpp">virtual bool isLegalAddImmediate(int64_t) const</code></pre></h3><h4>Description</h4><p>Return true if the specified immediate is legal add immediate, that is the target has add instructions which can add a register with the immediate without having to materialize the immediate into a register.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2214">llvm/include/llvm/CodeGen/TargetLowering.h:2214</a></p><h4>Parameters</h4><dl><dt class="is-family-code">int64_t<b> </b></dt></dl><h3 id="CABCD7201706D6EA"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#CABCD7201706D6EA"></a><code class="hdoc-function-code language-cpp">virtual bool isLegalAddressingMode(
    const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp; DL,
    const <a href="r504DB5C4C932742B.html">llvm::TargetLoweringBase::AddrMode</a>&amp; AM,
    <a href="r4C0FBD0A3419362A.html">llvm::Type</a>* Ty,
    unsigned int AddrSpace,
    <a href="rE266D8602316BABC.html">llvm::Instruction</a>* I = nullptr) const</code></pre></h3><h4>Description</h4><p>Return true if the addressing mode represented by AM is legal for this target, for a load/store of the specified type. The type may be VoidTy, in which case only return true if the addressing mode is legal for a load/store of any legal type.  TODO: Handle pre/postinc as well. If the address space cannot be determined, it will be -1. TODO: Remove default argument</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2185">llvm/include/llvm/CodeGen/TargetLowering.h:2185</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp;<b> DL</b></dt><dt class="is-family-code">const <a href="r504DB5C4C932742B.html">llvm::TargetLoweringBase::AddrMode</a>&amp;<b> AM</b></dt><dt class="is-family-code"><a href="r4C0FBD0A3419362A.html">llvm::Type</a>*<b> Ty</b></dt><dt class="is-family-code">unsigned int<b> AddrSpace</b></dt><dt class="is-family-code"><a href="rE266D8602316BABC.html">llvm::Instruction</a>*<b> I</b> = nullptr</dt></dl><h3 id="27924709BAD26970"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#27924709BAD26970"></a><code class="hdoc-function-code language-cpp">virtual bool isLegalICmpImmediate(int64_t) const</code></pre></h3><h4>Description</h4><p>Return true if the specified immediate is legal icmp immediate, that is the target has icmp instructions which can compare a register against the immediate without having to materialize the immediate into a register.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2207">llvm/include/llvm/CodeGen/TargetLowering.h:2207</a></p><h4>Parameters</h4><dl><dt class="is-family-code">int64_t<b> </b></dt></dl><h3 id="54569B82C580D907"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#54569B82C580D907"></a><code class="hdoc-function-code language-cpp">bool isLegalRC(
    const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>&amp; TRI,
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>&amp; RC) const</code></pre></h3><h4>Description</h4><p>Return true if the value types that can be represented by the specified register class are all legal.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2927">llvm/include/llvm/CodeGen/TargetLowering.h:2927</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>&amp;<b> TRI</b></dt><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>&amp;<b> RC</b></dt></dl><h3 id="016BE42AAE143BBC"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#016BE42AAE143BBC"></a><code class="hdoc-function-code language-cpp">virtual bool isLegalStoreImmediate(
    int64_t Value) const</code></pre></h3><h4>Description</h4><p>Return true if the specified immediate is legal for the value input of a store instruction.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2220">llvm/include/llvm/CodeGen/TargetLowering.h:2220</a></p><h4>Parameters</h4><dl><dt class="is-family-code">int64_t<b> Value</b></dt></dl><h3 id="12927A915E7FC224"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#12927A915E7FC224"></a><code class="hdoc-function-code language-cpp">virtual bool isLoadBitCastBeneficial(
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> LoadVT,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> BitcastVT,
    const <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG,
    const <a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp; MMO) const</code></pre></h3><h4>Description</h4><p>Return true if the following transform is beneficial: fold (conv (load x)) -&gt; (load (conv*)x) On architectures that don&apos;t natively support some vector loads efficiently, casting the load to a smaller vector of larger types and loading is more efficient, however, this can be undone by optimizations in dag combiner.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L412">llvm/include/llvm/CodeGen/TargetLowering.h:412</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> LoadVT</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> BitcastVT</b></dt><dt class="is-family-code">const <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt><dt class="is-family-code">const <a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp;<b> MMO</b></dt></dl><h3 id="20926937FEDA391D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#20926937FEDA391D"></a><code class="hdoc-function-code language-cpp">bool isLoadExtLegal(unsigned int ExtType,
                    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> ValVT,
                    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> MemVT) const</code></pre></h3><h4>Description</h4><p>Return true if the specified load with extension is legal on this target.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1076">llvm/include/llvm/CodeGen/TargetLowering.h:1076</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> ExtType</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> ValVT</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> MemVT</b></dt></dl><h3 id="3F0FFEA08A69983D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#3F0FFEA08A69983D"></a><code class="hdoc-function-code language-cpp">bool isLoadExtLegalOrCustom(unsigned int ExtType,
                            <a href="rD33C0FB7394AA616.html">llvm::EVT</a> ValVT,
                            <a href="rD33C0FB7394AA616.html">llvm::EVT</a> MemVT) const</code></pre></h3><h4>Description</h4><p>Return true if the specified load with extension is legal or custom on this target.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1082">llvm/include/llvm/CodeGen/TargetLowering.h:1082</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> ExtType</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> ValVT</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> MemVT</b></dt></dl><h3 id="ADEEFFDC2FAC727C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#ADEEFFDC2FAC727C"></a><code class="hdoc-function-code language-cpp">virtual bool isMaskAndCmp0FoldingBeneficial(
    const <a href="rE266D8602316BABC.html">llvm::Instruction</a>&amp; AndI) const</code></pre></h3><h4>Description</h4><p>Return if the target supports combining a chain like: into a single machine instruction of a form like:</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L507">llvm/include/llvm/CodeGen/TargetLowering.h:507</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rE266D8602316BABC.html">llvm::Instruction</a>&amp;<b> AndI</b></dt></dl><h3 id="0D98AC563F0FEB27"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0D98AC563F0FEB27"></a><code class="hdoc-function-code language-cpp">virtual bool isMultiStoresCheaperThanBitsMerge(
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> LTy,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> HTy) const</code></pre></h3><h4>Description</h4><p>Return true if it is cheaper to split the store of a merged int val from a pair of smaller values into multiple stores.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L493">llvm/include/llvm/CodeGen/TargetLowering.h:493</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> LTy</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> HTy</b></dt></dl><h3 id="17F8CC0DBE355051"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#17F8CC0DBE355051"></a><code class="hdoc-function-code language-cpp">virtual bool isNarrowingProfitable(
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a>,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a>) const</code></pre></h3><h4>Description</h4><p>Return true if it&apos;s profitable to narrow operations of type VT1 to VT2. e.g. on x86, it&apos;s profitable to narrow from i32 to i8 but not from i32 to i16.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2539">llvm/include/llvm/CodeGen/TargetLowering.h:2539</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> </b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> </b></dt></dl><h3 id="BA310DE8159AD0AC"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#BA310DE8159AD0AC"></a><code class="hdoc-function-code language-cpp">virtual bool isNoopAddrSpaceCast(
    unsigned int SrcAS,
    unsigned int DestAS) const</code></pre></h3><h4>Description</h4><p>Returns true if a cast between SrcAS and DestAS is a noop.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1647">llvm/include/llvm/CodeGen/TargetLowering.h:1647</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> SrcAS</b></dt><dt class="is-family-code">unsigned int<b> DestAS</b></dt></dl><h3 id="40BF13AFCB85ACF7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#40BF13AFCB85ACF7"></a><code class="hdoc-function-code language-cpp">bool isOperationCustom(unsigned int Op,
                       <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Return true if the operation uses custom lowering, regardless of whether the type is legal or not.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L993">llvm/include/llvm/CodeGen/TargetLowering.h:993</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Op</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt></dl><h3 id="226B4BFFB1BA3A13"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#226B4BFFB1BA3A13"></a><code class="hdoc-function-code language-cpp">bool isOperationExpand(unsigned int Op,
                       <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Return true if the specified operation is illegal on this target or unlikely to be made legal with custom lowering. This is used to help guide high-level lowering decisions.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1051">llvm/include/llvm/CodeGen/TargetLowering.h:1051</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Op</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt></dl><h3 id="0AE6C3C12289D19B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0AE6C3C12289D19B"></a><code class="hdoc-function-code language-cpp">bool isOperationLegal(unsigned int Op,
                      <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Return true if the specified operation is legal on this target.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1056">llvm/include/llvm/CodeGen/TargetLowering.h:1056</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Op</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt></dl><h3 id="6C3A1A73743231E7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6C3A1A73743231E7"></a><code class="hdoc-function-code language-cpp">bool isOperationLegalOrCustom(unsigned int Op,
                              <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Return true if the specified operation is legal on this target or can be made legal with custom lowering. This is used to help guide high-level lowering decisions.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L966">llvm/include/llvm/CodeGen/TargetLowering.h:966</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Op</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt></dl><h3 id="E57A56388FC5086B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E57A56388FC5086B"></a><code class="hdoc-function-code language-cpp">bool isOperationLegalOrCustomOrPromote(
    unsigned int Op,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Return true if the specified operation is legal on this target or can be made legal with custom lowering or using promotion. This is used to help guide high-level lowering decisions.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L984">llvm/include/llvm/CodeGen/TargetLowering.h:984</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Op</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt></dl><h3 id="726D9E7DA57240A7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#726D9E7DA57240A7"></a><code class="hdoc-function-code language-cpp">bool isOperationLegalOrPromote(unsigned int Op,
                               <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Return true if the specified operation is legal on this target or can be made legal using promotion. This is used to help guide high-level lowering decisions.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L975">llvm/include/llvm/CodeGen/TargetLowering.h:975</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Op</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt></dl><h3 id="57A5A29706A233CA"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#57A5A29706A233CA"></a><code class="hdoc-function-code language-cpp">bool isPredictableSelectExpensive() const</code></pre></h3><h4>Description</h4><p>Return true if selects are only cheaper than branches if the branch is unlikely to be predicted right.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L398">llvm/include/llvm/CodeGen/TargetLowering.h:398</a></p><h3 id="C32717FD20FE0134"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C32717FD20FE0134"></a><code class="hdoc-function-code language-cpp">virtual bool isProfitableToCombineMinNumMaxNum(
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1884">llvm/include/llvm/CodeGen/TargetLowering.h:1884</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt></dl><h3 id="1F663E9ACB335F92"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1F663E9ACB335F92"></a><code class="hdoc-function-code language-cpp">virtual bool isProfitableToHoist(
    <a href="rE266D8602316BABC.html">llvm::Instruction</a>* I) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2315">llvm/include/llvm/CodeGen/TargetLowering.h:2315</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rE266D8602316BABC.html">llvm::Instruction</a>*<b> I</b></dt></dl><h3 id="82472D55271EA558"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#82472D55271EA558"></a><code class="hdoc-function-code language-cpp">virtual bool isSExtCheaperThanZExt(
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> FromTy,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> ToTy) const</code></pre></h3><h4>Description</h4><p>Return true if sign-extension from FromTy to ToTy is cheaper than zero-extension.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2394">llvm/include/llvm/CodeGen/TargetLowering.h:2394</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> FromTy</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> ToTy</b></dt></dl><h3 id="8AAB60A16F29F8E4"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8AAB60A16F29F8E4"></a><code class="hdoc-function-code language-cpp">virtual bool isSafeMemOpType(<a href="r3BA4F8E68E4C1461.html">llvm::MVT</a>) const</code></pre></h3><h4>Description</h4><p>Returns true if it&apos;s safe to use load / store of the specified type to expand memcpy / memset inline. This is mostly true for all types except for some special cases. For example, on X86 targets without SSE2 f64 load / store are done with fldl / fstpl which also does type conversion. Note the specified type doesn&apos;t have to be legal as the hook is used before type legalization.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1541">llvm/include/llvm/CodeGen/TargetLowering.h:1541</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> </b></dt></dl><h3 id="EDA51658EA2B3E8E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#EDA51658EA2B3E8E"></a><code class="hdoc-function-code language-cpp">virtual bool isSelectSupported(
    llvm::TargetLoweringBase::SelectSupportKind)
    const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L287">llvm/include/llvm/CodeGen/TargetLowering.h:287</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::TargetLoweringBase::SelectSupportKind<b> </b></dt></dl><h3 id="01D54599B4554953"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#01D54599B4554953"></a><code class="hdoc-function-code language-cpp">virtual bool isShuffleMaskLegal(<a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;int&gt;,
                                <a href="rD33C0FB7394AA616.html">llvm::EVT</a>) const</code></pre></h3><h4>Description</h4><p>Targets can use this to indicate that they only support *some* VECTOR_SHUFFLE operations, those with specific masks.  By default, if a target supports the VECTOR_SHUFFLE node, all mask values are assumed to be legal.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L881">llvm/include/llvm/CodeGen/TargetLowering.h:881</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;int&gt;<b> </b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> </b></dt></dl><h3 id="320468C1F0CF9BD5"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#320468C1F0CF9BD5"></a><code class="hdoc-function-code language-cpp">bool isSlowDivBypassed() const</code></pre></h3><h4>Description</h4><p>Returns true if target has indicated at least one type should be bypassed.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L384">llvm/include/llvm/CodeGen/TargetLowering.h:384</a></p><h3 id="66E8D8A31BC93DD5"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#66E8D8A31BC93DD5"></a><code class="hdoc-function-code language-cpp">virtual bool isStoreBitCastBeneficial(
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> StoreVT,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> BitcastVT,
    const <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG,
    const <a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp; MMO) const</code></pre></h3><h4>Description</h4><p>Return true if the following transform is beneficial: (store (y (conv x)), y*)) -&gt; (store x, (x*))</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L435">llvm/include/llvm/CodeGen/TargetLowering.h:435</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> StoreVT</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> BitcastVT</b></dt><dt class="is-family-code">const <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt><dt class="is-family-code">const <a href="r3F93F83EFFF2C37C.html">llvm::MachineMemOperand</a>&amp;<b> MMO</b></dt></dl><h3 id="2FBFA1E0CC14B6EF"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2FBFA1E0CC14B6EF"></a><code class="hdoc-function-code language-cpp">bool isStrictFPEnabled() const</code></pre></h3><h4>Description</h4><p>Return true if the target support strict float operation</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L234">llvm/include/llvm/CodeGen/TargetLowering.h:234</a></p><h3 id="1F25C1BB36A98311"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1F25C1BB36A98311"></a><code class="hdoc-function-code language-cpp">bool isSuitableForBitTests(
    unsigned int NumDests,
    unsigned int NumCmps,
    const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp; Low,
    const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp; High,
    const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp; DL) const</code></pre></h3><h4>Description</h4><p>Return true if lowering to a bit test is suitable for a set of case clusters which contains \p NumDests unique destinations, \p Low and\p High as its lowest and highest case values, and expects \p NumCmps case value comparisons. Check if the number of destinations, comparison metric, and range are all suitable.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1026">llvm/include/llvm/CodeGen/TargetLowering.h:1026</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> NumDests</b></dt><dt class="is-family-code">unsigned int<b> NumCmps</b></dt><dt class="is-family-code">const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp;<b> Low</b></dt><dt class="is-family-code">const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp;<b> High</b></dt><dt class="is-family-code">const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp;<b> DL</b></dt></dl><h3 id="898E4569E014EDD6"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#898E4569E014EDD6"></a><code class="hdoc-function-code language-cpp">virtual bool isSuitableForJumpTable(
    const <a href="r1A6F1C03A3F0DA37.html">llvm::SwitchInst</a>* SI,
    uint64_t NumCases,
    uint64_t Range,
    <a href="r8A8A34C2707DD732.html">llvm::ProfileSummaryInfo</a>* PSI,
    <a href="r499F3CE9244F5224.html">llvm::BlockFrequencyInfo</a>* BFI) const</code></pre></h3><h4>Description</h4><p>Return true if lowering to a jump table is suitable for a set of case clusters which may contain \p NumCases cases, \p Range range of values.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1017">llvm/include/llvm/CodeGen/TargetLowering.h:1017</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r1A6F1C03A3F0DA37.html">llvm::SwitchInst</a>*<b> SI</b></dt><dt class="is-family-code">uint64_t<b> NumCases</b></dt><dt class="is-family-code">uint64_t<b> Range</b></dt><dt class="is-family-code"><a href="r8A8A34C2707DD732.html">llvm::ProfileSummaryInfo</a>*<b> PSI</b></dt><dt class="is-family-code"><a href="r499F3CE9244F5224.html">llvm::BlockFrequencyInfo</a>*<b> BFI</b></dt></dl><h3 id="D9585306BD4C55E8"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D9585306BD4C55E8"></a><code class="hdoc-function-code language-cpp">virtual bool isSupportedFixedPointOperation(
    unsigned int Op,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT,
    unsigned int Scale) const</code></pre></h3><h4>Description</h4><p>Custom method defined by each target to indicate if an operation which may require a scale is supported natively by the target. If not, the operation is illegal.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L913">llvm/include/llvm/CodeGen/TargetLowering.h:913</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Op</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt><dt class="is-family-code">unsigned int<b> Scale</b></dt></dl><h3 id="8AFB69BE0D3D2827"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8AFB69BE0D3D2827"></a><code class="hdoc-function-code language-cpp">bool isTruncStoreLegal(<a href="rD33C0FB7394AA616.html">llvm::EVT</a> ValVT,
                       <a href="rD33C0FB7394AA616.html">llvm::EVT</a> MemVT) const</code></pre></h3><h4>Description</h4><p>Return true if the specified store with truncation is legal on this target.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1101">llvm/include/llvm/CodeGen/TargetLowering.h:1101</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> ValVT</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> MemVT</b></dt></dl><h3 id="B4CB321E7135BDC1"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B4CB321E7135BDC1"></a><code class="hdoc-function-code language-cpp">bool isTruncStoreLegalOrCustom(
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> ValVT,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> MemVT) const</code></pre></h3><h4>Description</h4><p>Return true if the specified store with truncation has solution on this target.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1107">llvm/include/llvm/CodeGen/TargetLowering.h:1107</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> ValVT</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> MemVT</b></dt></dl><h3 id="46A3E760C965F26A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#46A3E760C965F26A"></a><code class="hdoc-function-code language-cpp">virtual bool isTruncateFree(<a href="rD33C0FB7394AA616.html">llvm::EVT</a> FromVT,
                            <a href="rD33C0FB7394AA616.html">llvm::EVT</a> ToVT) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2311">llvm/include/llvm/CodeGen/TargetLowering.h:2311</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> FromVT</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> ToVT</b></dt></dl><h3 id="AE7A41764780A789"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#AE7A41764780A789"></a><code class="hdoc-function-code language-cpp">virtual bool isTruncateFree(
    <a href="r4C0FBD0A3419362A.html">llvm::Type</a>* FromTy,
    <a href="r4C0FBD0A3419362A.html">llvm::Type</a>* ToTy) const</code></pre></h3><h4>Description</h4><p>Return true if it&apos;s free to truncate a value of type FromTy to type ToTy. e.g. On x86 it&apos;s free to truncate a i32 value in register EAX to i16 by referencing its sub-register AX. Targets must return false when FromTy  &lt; = ToTy.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2298">llvm/include/llvm/CodeGen/TargetLowering.h:2298</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r4C0FBD0A3419362A.html">llvm::Type</a>*<b> FromTy</b></dt><dt class="is-family-code"><a href="r4C0FBD0A3419362A.html">llvm::Type</a>*<b> ToTy</b></dt></dl><h3 id="57C5BAC87E001B90"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#57C5BAC87E001B90"></a><code class="hdoc-function-code language-cpp">bool isTypeLegal(<a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Return true if the target has native support for the specified value type. This means that it has a register that directly holds it without promotions or expansions.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L750">llvm/include/llvm/CodeGen/TargetLowering.h:750</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt></dl><h3 id="4457B0B2E6EA8D9A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4457B0B2E6EA8D9A"></a><code class="hdoc-function-code language-cpp">virtual bool isVectorClearMaskLegal(
    <a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;int&gt;,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a>) const</code></pre></h3><h4>Description</h4><p>Similar to isShuffleMaskLegal. Targets can use this to indicate if there is a suitable VECTOR_SHUFFLE that can be used to replace a VAND with a constant pool entry.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L894">llvm/include/llvm/CodeGen/TargetLowering.h:894</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;int&gt;<b> </b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> </b></dt></dl><h3 id="3D95D79531451DB8"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#3D95D79531451DB8"></a><code class="hdoc-function-code language-cpp">virtual bool isVectorLoadExtDesirable(
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> ExtVal) const</code></pre></h3><h4>Description</h4><p>Return true if folding a vector load into ExtVal (a sign, zero, or any extend node) is profitable.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2494">llvm/include/llvm/CodeGen/TargetLowering.h:2494</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> ExtVal</b></dt></dl><h3 id="21E187F044E3E0C9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#21E187F044E3E0C9"></a><code class="hdoc-function-code language-cpp">virtual bool isVectorShiftByScalarCheap(
    <a href="r4C0FBD0A3419362A.html">llvm::Type</a>* Ty) const</code></pre></h3><h4>Description</h4><p>Return true if it&apos;s significantly cheaper to shift a vector by a uniform scalar than by an amount which will vary across each lane. On x86, for example, there is a &quot;psllw&quot; instruction for the former case, but no simple instruction for a general &quot;a &lt;&lt; b&quot; operation on vectors.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2230">llvm/include/llvm/CodeGen/TargetLowering.h:2230</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r4C0FBD0A3419362A.html">llvm::Type</a>*<b> Ty</b></dt></dl><h3 id="D45D5849AF6BFEA5"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D45D5849AF6BFEA5"></a><code class="hdoc-function-code language-cpp">virtual bool isZExtFree(<a href="r239B77963D0C33C0.html">llvm::SDValue</a> Val,
                        <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT2) const</code></pre></h3><h4>Description</h4><p>Return true if zero-extending the specific node Val to type VT2 is free (either because it&apos;s implicitly zero-extended such as ARM ldrb / ldrh or because it&apos;s folded such as X86 zero-extending loads).</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2469">llvm/include/llvm/CodeGen/TargetLowering.h:2469</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> Val</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT2</b></dt></dl><h3 id="B4A691AA40FE4D0A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B4A691AA40FE4D0A"></a><code class="hdoc-function-code language-cpp">virtual bool isZExtFree(<a href="r4C0FBD0A3419362A.html">llvm::Type</a>* FromTy,
                        <a href="r4C0FBD0A3419362A.html">llvm::Type</a>* ToTy) const</code></pre></h3><h4>Description</h4><p>Return true if any actual instruction that defines a value of type FromTy implicitly zero-extends the value to ToTy in the result register. The function should return true when it is likely that the truncate can be freely folded with an instruction defining a value of FromTy. If the defining instruction is unknown (because you&apos;re looking at a function argument, PHI, etc.) then the target may require an explicit truncate, which is not necessarily free, but this function does not deal with those cases. Targets must return false when FromTy &gt;= ToTy.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2384">llvm/include/llvm/CodeGen/TargetLowering.h:2384</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r4C0FBD0A3419362A.html">llvm::Type</a>*<b> FromTy</b></dt><dt class="is-family-code"><a href="r4C0FBD0A3419362A.html">llvm::Type</a>*<b> ToTy</b></dt></dl><h3 id="1D05851C09D68D35"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1D05851C09D68D35"></a><code class="hdoc-function-code language-cpp">virtual bool isZExtFree(<a href="rD33C0FB7394AA616.html">llvm::EVT</a> FromTy,
                        <a href="rD33C0FB7394AA616.html">llvm::EVT</a> ToTy) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2388">llvm/include/llvm/CodeGen/TargetLowering.h:2388</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> FromTy</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> ToTy</b></dt></dl><h3 id="6DE98177B4243BDA"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6DE98177B4243BDA"></a><code class="hdoc-function-code language-cpp">virtual <a href="r537857E9FE6D2795.html">llvm::LoadInst</a>*
lowerIdempotentRMWIntoFencedLoad(
    <a href="r640C0F9E1586D26B.html">llvm::AtomicRMWInst</a>* RMWI) const</code></pre></h3><h4>Description</h4><p>On some platforms, an AtomicRMW that never actually modifies the value (such as fetch_add of 0) can be turned into a fence followed by an atomic load. This may sound useless, but it makes it possible for the processor to keep the cacheline shared, dramatically improving performance. And such idempotent RMWs are useful for implementing some kinds of locks, see for example (justification + benchmarks): http://www.hpl.hp.com/techreports/2012/HPL-2012-68.pdf This method tries doing that transformation, returning the atomic load if it succeeds, and nullptr otherwise. If shouldExpandAtomicLoadInIR returns true on that load, it will undergo another round of expansion.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1854">llvm/include/llvm/CodeGen/TargetLowering.h:1854</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r640C0F9E1586D26B.html">llvm::AtomicRMWInst</a>*<b> RMWI</b></dt></dl><h3 id="03FD04A565FDA91E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#03FD04A565FDA91E"></a><code class="hdoc-function-code language-cpp">virtual bool lowerInterleavedLoad(
    <a href="r537857E9FE6D2795.html">llvm::LoadInst</a>* LI,
    <a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::ShuffleVectorInst*&gt; Shuffles,
    <a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;unsigned int&gt; Indices,
    unsigned int Factor) const</code></pre></h3><h4>Description</h4><p>Lower an interleaved load to target specific intrinsics. Return true on success. \p LI is the vector load instruction.\p Shuffles is the shufflevector list to DE-interleave the loaded vector.\p Indices is the corresponding indices for each shufflevector.\p Factor is the interleave factor.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2448">llvm/include/llvm/CodeGen/TargetLowering.h:2448</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r537857E9FE6D2795.html">llvm::LoadInst</a>*<b> LI</b></dt><dt class="is-family-code"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::ShuffleVectorInst*&gt;<b> Shuffles</b></dt><dt class="is-family-code"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;unsigned int&gt;<b> Indices</b></dt><dt class="is-family-code">unsigned int<b> Factor</b></dt></dl><h3 id="70FDCE210DFD14BB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#70FDCE210DFD14BB"></a><code class="hdoc-function-code language-cpp">virtual bool lowerInterleavedStore(
    <a href="r9139824E2B7B4B8F.html">llvm::StoreInst</a>* SI,
    <a href="rE85B047C9948BA28.html">llvm::ShuffleVectorInst</a>* SVI,
    unsigned int Factor) const</code></pre></h3><h4>Description</h4><p>Lower an interleaved store to target specific intrinsics. Return true on success. \p SI is the vector store instruction.\p SVI is the shufflevector to RE-interleave the stored vector.\p Factor is the interleave factor.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2461">llvm/include/llvm/CodeGen/TargetLowering.h:2461</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r9139824E2B7B4B8F.html">llvm::StoreInst</a>*<b> SI</b></dt><dt class="is-family-code"><a href="rE85B047C9948BA28.html">llvm::ShuffleVectorInst</a>*<b> SVI</b></dt><dt class="is-family-code">unsigned int<b> Factor</b></dt></dl><h3 id="F5A37CBD5C05D3A3"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F5A37CBD5C05D3A3"></a><code class="hdoc-function-code language-cpp">virtual void markLibCallAttributes(
    <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>* MF,
    unsigned int CC,
    int&amp; Args) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L210">llvm/include/llvm/CodeGen/TargetLowering.h:210</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>*<b> MF</b></dt><dt class="is-family-code">unsigned int<b> CC</b></dt><dt class="is-family-code">int&amp;<b> Args</b></dt></dl><h3 id="5C1CE2A995877C3D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5C1CE2A995877C3D"></a><code class="hdoc-function-code language-cpp">virtual bool mergeStoresAfterLegalization(
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> MemVT) const</code></pre></h3><h4>Description</h4><p>Allow store merging for the specified type after legalization in addition to before legalization. This may transform stores that do not exist earlier (for example, stores created from intrinsics).</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L454">llvm/include/llvm/CodeGen/TargetLowering.h:454</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> MemVT</b></dt></dl><h3 id="618FD2A4E92A71F2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#618FD2A4E92A71F2"></a><code class="hdoc-function-code language-cpp">virtual bool needsFixedCatchObjects() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1579">llvm/include/llvm/CodeGen/TargetLowering.h:1579</a></p><h3 id="1ADABEED2B330879"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1ADABEED2B330879"></a><code class="hdoc-function-code language-cpp">virtual bool preferIncOfAddToSubOfNot(
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT) const</code></pre></h3><h4>Description</h4><p>These two forms are equivalent: sub %y, (xor %x, -1) add (add %x, 1), %y The variant with two add&apos;s is IR-canonical. Some targets may prefer one to the other.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L629">llvm/include/llvm/CodeGen/TargetLowering.h:629</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt></dl><h3 id="73F49A0D8F29A16C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#73F49A0D8F29A16C"></a><code class="hdoc-function-code language-cpp">bool rangeFitsInWord(
    const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp; Low,
    const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp; High,
    const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp; DL) const</code></pre></h3><h4>Description</h4><p>Check whether the range [Low,High] fits in a machine word.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1007">llvm/include/llvm/CodeGen/TargetLowering.h:1007</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp;<b> Low</b></dt><dt class="is-family-code">const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp;<b> High</b></dt><dt class="is-family-code">const <a href="r36886900CAFBFB15.html">llvm::DataLayout</a>&amp;<b> DL</b></dt></dl><h3 id="C77B876203D64C0C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C77B876203D64C0C"></a><code class="hdoc-function-code language-cpp">virtual bool reduceSelectOfFPConstantLoads(
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> CmpOpVT) const</code></pre></h3><h4>Description</h4><p>Return true if it is profitable to convert a select of FP constants into a constant pool load whose address depends on the select condition. The parameter may be used to differentiate a select with FP compare from integer compare.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L295">llvm/include/llvm/CodeGen/TargetLowering.h:295</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> CmpOpVT</b></dt></dl><h3 id="4AAAE8D363A7C2C7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4AAAE8D363A7C2C7"></a><code class="hdoc-function-code language-cpp">virtual bool requiresUniformRegister(
    <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp; MF,
    const <a href="r4EC65655F3BC4E59.html">llvm::Value</a>*) const</code></pre></h3><h4>Description</h4><p>Allows target to decide about the register class of the specific value that is live outside the defining block. Returns true if the value needs uniform register class.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L717">llvm/include/llvm/CodeGen/TargetLowering.h:717</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> MF</b></dt><dt class="is-family-code">const <a href="r4EC65655F3BC4E59.html">llvm::Value</a>*<b> </b></dt></dl><h3 id="E84E7C9FDE1B71D5"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E84E7C9FDE1B71D5"></a><code class="hdoc-function-code language-cpp">void setBooleanContents(
    llvm::TargetLoweringBase::BooleanContent Ty)</code></pre></h3><h4>Description</h4><p>Specify how the target extends the result of integer and floating point boolean values from i1 to a wider type.  See getBooleanContents.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1920">llvm/include/llvm/CodeGen/TargetLowering.h:1920</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::TargetLoweringBase::BooleanContent<b> Ty</b></dt></dl><h3 id="B2AEFA8EE6DB2172"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B2AEFA8EE6DB2172"></a><code class="hdoc-function-code language-cpp">void setBooleanContents(
    llvm::TargetLoweringBase::BooleanContent
        IntTy,
    llvm::TargetLoweringBase::BooleanContent
        FloatTy)</code></pre></h3><h4>Description</h4><p>Specify how the target extends the result of integer and floating point boolean values from i1 to a wider type.  See getBooleanContents.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1927">llvm/include/llvm/CodeGen/TargetLowering.h:1927</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::TargetLoweringBase::BooleanContent<b> IntTy</b></dt><dt class="is-family-code">llvm::TargetLoweringBase::BooleanContent<b> FloatTy</b></dt></dl><h3 id="C2D8E8980289EB1A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C2D8E8980289EB1A"></a><code class="hdoc-function-code language-cpp">void setBooleanVectorContents(
    llvm::TargetLoweringBase::BooleanContent Ty)</code></pre></h3><h4>Description</h4><p>Specify how the target extends the result of a vector boolean value from a vector of i1 to a wider type.  See getBooleanContents.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1934">llvm/include/llvm/CodeGen/TargetLowering.h:1934</a></p><h4>Parameters</h4><dl><dt class="is-family-code">llvm::TargetLoweringBase::BooleanContent<b> Ty</b></dt></dl><h3 id="4CB47C8B922ED56F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4CB47C8B922ED56F"></a><code class="hdoc-function-code language-cpp">void setCmpLibcallCC(RTLIB::Libcall Call,
                     ISD::CondCode CC)</code></pre></h3><h4>Description</h4><p>Override the default CondCode to be used to test the result of the comparison libcall against zero.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2626">llvm/include/llvm/CodeGen/TargetLowering.h:2626</a></p><h4>Parameters</h4><dl><dt class="is-family-code">RTLIB::Libcall<b> Call</b></dt><dt class="is-family-code">ISD::CondCode<b> CC</b></dt></dl><h3 id="61E08BC9301A00AE"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#61E08BC9301A00AE"></a><code class="hdoc-function-code language-cpp">void setCondCodeAction(
    ISD::CondCode CC,
    <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> VT,
    llvm::TargetLoweringBase::LegalizeAction
        Action)</code></pre></h3><h4>Description</h4><p>Indicate that the specified condition code is or isn&apos;t supported on the target and indicate what to do about it.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2069">llvm/include/llvm/CodeGen/TargetLowering.h:2069</a></p><h4>Parameters</h4><dl><dt class="is-family-code">ISD::CondCode<b> CC</b></dt><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> VT</b></dt><dt class="is-family-code">llvm::TargetLoweringBase::LegalizeAction<b> Action</b></dt></dl><h3 id="08390F5FAC4A223F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#08390F5FAC4A223F"></a><code class="hdoc-function-code language-cpp">void setHasExtractBitsInsn(
    bool hasExtractInsn = true)</code></pre></h3><h4>Description</h4><p>Tells the code generator that the target has BitExtract instructions. The code generator will aggressively sink &quot;shift&quot;s into the blocks of their users if the users will generate &quot;and&quot; instructions which can be combined with &quot;shift&quot; to BitExtract instructions.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1969">llvm/include/llvm/CodeGen/TargetLowering.h:1969</a></p><h4>Parameters</h4><dl><dt class="is-family-code">bool<b> hasExtractInsn</b> = true</dt></dl><h3 id="6FC92F5F5AF8A216"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6FC92F5F5AF8A216"></a><code class="hdoc-function-code language-cpp">void setHasMultipleConditionRegisters(
    bool hasManyRegs = true)</code></pre></h3><h4>Description</h4><p>Tells the code generator that the target has multiple (allocatable) condition registers that can be used to store the results of comparisons for use by selects and conditional branches. With multiple condition registers, the code generator will not aggressively sink comparisons into the blocks of their users.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1961">llvm/include/llvm/CodeGen/TargetLowering.h:1961</a></p><h4>Parameters</h4><dl><dt class="is-family-code">bool<b> hasManyRegs</b> = true</dt></dl><h3 id="B00F244029161E45"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B00F244029161E45"></a><code class="hdoc-function-code language-cpp">void setIndexedLoadAction(
    unsigned int IdxMode,
    <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> VT,
    llvm::TargetLoweringBase::LegalizeAction
        Action)</code></pre></h3><h4>Description</h4><p>Indicate that the specified indexed load does or does not work with the specified type and indicate what to do abort it. NOTE: All indexed mode loads are initialized to Expand in TargetLowering.cpp</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2034">llvm/include/llvm/CodeGen/TargetLowering.h:2034</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> IdxMode</b></dt><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> VT</b></dt><dt class="is-family-code">llvm::TargetLoweringBase::LegalizeAction<b> Action</b></dt></dl><h3 id="2D86E4456EB7E0F6"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2D86E4456EB7E0F6"></a><code class="hdoc-function-code language-cpp">void setIndexedMaskedLoadAction(
    unsigned int IdxMode,
    <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> VT,
    llvm::TargetLoweringBase::LegalizeAction
        Action)</code></pre></h3><h4>Description</h4><p>Indicate that the specified indexed masked load does or does not work with the specified type and indicate what to do about it. NOTE: All indexed mode masked loads are initialized to Expand in TargetLowering.cpp</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2052">llvm/include/llvm/CodeGen/TargetLowering.h:2052</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> IdxMode</b></dt><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> VT</b></dt><dt class="is-family-code">llvm::TargetLoweringBase::LegalizeAction<b> Action</b></dt></dl><h3 id="B3AD3E323FCEB5FD"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B3AD3E323FCEB5FD"></a><code class="hdoc-function-code language-cpp">void setIndexedMaskedStoreAction(
    unsigned int IdxMode,
    <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> VT,
    llvm::TargetLoweringBase::LegalizeAction
        Action)</code></pre></h3><h4>Description</h4><p>Indicate that the specified indexed masked store does or does not work with the specified type and indicate what to do about it. NOTE: All indexed mode masked stores are initialized to Expand in TargetLowering.cpp</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2062">llvm/include/llvm/CodeGen/TargetLowering.h:2062</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> IdxMode</b></dt><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> VT</b></dt><dt class="is-family-code">llvm::TargetLoweringBase::LegalizeAction<b> Action</b></dt></dl><h3 id="0A631751746F73B5"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0A631751746F73B5"></a><code class="hdoc-function-code language-cpp">void setIndexedStoreAction(
    unsigned int IdxMode,
    <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> VT,
    llvm::TargetLoweringBase::LegalizeAction
        Action)</code></pre></h3><h4>Description</h4><p>Indicate that the specified indexed store does or does not work with the specified type and indicate what to do about it. NOTE: All indexed mode stores are initialized to Expand in TargetLowering.cpp</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2043">llvm/include/llvm/CodeGen/TargetLowering.h:2043</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> IdxMode</b></dt><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> VT</b></dt><dt class="is-family-code">llvm::TargetLoweringBase::LegalizeAction<b> Action</b></dt></dl><h3 id="7F82522DD815D74F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7F82522DD815D74F"></a><code class="hdoc-function-code language-cpp">void setJumpIsExpensive(bool isExpensive = true)</code></pre></h3><h4>Description</h4><p>Tells the code generator not to expand logic operations on comparison predicates into separate sequences that increase the amount of flow control.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1976">llvm/include/llvm/CodeGen/TargetLowering.h:1976</a></p><h4>Parameters</h4><dl><dt class="is-family-code">bool<b> isExpensive</b> = true</dt></dl><h3 id="127C8BDC1CF01A2C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#127C8BDC1CF01A2C"></a><code class="hdoc-function-code language-cpp">void setLibcallCallingConv(RTLIB::Libcall Call,
                           CallingConv::ID CC)</code></pre></h3><h4>Description</h4><p>Set the CallingConv that should be used for the specified libcall.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2637">llvm/include/llvm/CodeGen/TargetLowering.h:2637</a></p><h4>Parameters</h4><dl><dt class="is-family-code">RTLIB::Libcall<b> Call</b></dt><dt class="is-family-code">CallingConv::ID<b> CC</b></dt></dl><h3 id="E29F57184E254AD0"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E29F57184E254AD0"></a><code class="hdoc-function-code language-cpp">void setLibcallName(RTLIB::Libcall Call,
                    const char* Name)</code></pre></h3><h4>Description</h4><p>Rename the default libcall routine name for the specified libcall.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2615">llvm/include/llvm/CodeGen/TargetLowering.h:2615</a></p><h4>Parameters</h4><dl><dt class="is-family-code">RTLIB::Libcall<b> Call</b></dt><dt class="is-family-code">const char*<b> Name</b></dt></dl><h3 id="2F4640B2747CB204"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2F4640B2747CB204"></a><code class="hdoc-function-code language-cpp">void setLoadExtAction(
    unsigned int ExtType,
    <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> ValVT,
    <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> MemVT,
    llvm::TargetLoweringBase::LegalizeAction
        Action)</code></pre></h3><h4>Description</h4><p>Indicate that the specified load with extension does not work with the specified type and indicate what to do about it.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2011">llvm/include/llvm/CodeGen/TargetLowering.h:2011</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> ExtType</b></dt><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> ValVT</b></dt><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> MemVT</b></dt><dt class="is-family-code">llvm::TargetLoweringBase::LegalizeAction<b> Action</b></dt></dl><h3 id="80937230AB79C1CD"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#80937230AB79C1CD"></a><code class="hdoc-function-code language-cpp">void setMaxAtomicSizeInBitsSupported(
    unsigned int SizeInBits)</code></pre></h3><h4>Description</h4><p>Set the maximum atomic operation size supported by the backend. Atomic operations greater than this size (as well as ones that are not naturally aligned), will be expanded by AtomicExpandPass into an __atomic_* library call.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2130">llvm/include/llvm/CodeGen/TargetLowering.h:2130</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> SizeInBits</b></dt></dl><h3 id="9F65A26996E8DF72"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9F65A26996E8DF72"></a><code class="hdoc-function-code language-cpp">void setMaximumJumpTableSize(unsigned int)</code></pre></h3><h4>Description</h4><p>Indicate the maximum number of entries in jump tables. Set to zero to generate unlimited jump tables.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1948">llvm/include/llvm/CodeGen/TargetLowering.h:1948</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> </b></dt></dl><h3 id="0BFC5FAEF2F1B8C7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0BFC5FAEF2F1B8C7"></a><code class="hdoc-function-code language-cpp">void setMinCmpXchgSizeInBits(
    unsigned int SizeInBits)</code></pre></h3><h4>Description</h4><p>Sets the minimum cmpxchg or ll/sc size supported by the backend.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2135">llvm/include/llvm/CodeGen/TargetLowering.h:2135</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> SizeInBits</b></dt></dl><h3 id="DBDE840A6C2884B8"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#DBDE840A6C2884B8"></a><code class="hdoc-function-code language-cpp">void setMinFunctionAlignment(
    <a href="rC036793DBF3FCD9B.html">llvm::Align</a> Alignment)</code></pre></h3><h4>Description</h4><p>Set the target&apos;s minimum function alignment.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2106">llvm/include/llvm/CodeGen/TargetLowering.h:2106</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rC036793DBF3FCD9B.html">llvm::Align</a><b> Alignment</b></dt></dl><h3 id="AC1646AAE53779AB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#AC1646AAE53779AB"></a><code class="hdoc-function-code language-cpp">void setMinStackArgumentAlignment(
    <a href="rC036793DBF3FCD9B.html">llvm::Align</a> Alignment)</code></pre></h3><h4>Description</h4><p>Set the minimum stack alignment of an argument.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2122">llvm/include/llvm/CodeGen/TargetLowering.h:2122</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rC036793DBF3FCD9B.html">llvm::Align</a><b> Alignment</b></dt></dl><h3 id="8C120462F22DBEBD"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8C120462F22DBEBD"></a><code class="hdoc-function-code language-cpp">void setMinimumJumpTableEntries(unsigned int Val)</code></pre></h3><h4>Description</h4><p>Indicate the minimum number of blocks to generate jump tables.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1944">llvm/include/llvm/CodeGen/TargetLowering.h:1944</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Val</b></dt></dl><h3 id="E019F4F2B0D39929"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E019F4F2B0D39929"></a><code class="hdoc-function-code language-cpp">void setOperationAction(
    unsigned int Op,
    <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> VT,
    llvm::TargetLoweringBase::LegalizeAction
        Action)</code></pre></h3><h4>Description</h4><p>Indicate that the specified operation does not work with the specified type and indicate what to do about it. Note that VT may refer to either the type of a result or that of an operand of Op.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2003">llvm/include/llvm/CodeGen/TargetLowering.h:2003</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Op</b></dt><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> VT</b></dt><dt class="is-family-code">llvm::TargetLoweringBase::LegalizeAction<b> Action</b></dt></dl><h3 id="5CAD307DB5D4C20C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5CAD307DB5D4C20C"></a><code class="hdoc-function-code language-cpp">void setOperationPromotedToType(unsigned int Opc,
                                <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> OrigVT,
                                <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> DestVT)</code></pre></h3><h4>Description</h4><p>Convenience method to set an operation to Promote and specify the type in a single call.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2092">llvm/include/llvm/CodeGen/TargetLowering.h:2092</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Opc</b></dt><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> OrigVT</b></dt><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> DestVT</b></dt></dl><h3 id="A143A8F30716E5CE"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A143A8F30716E5CE"></a><code class="hdoc-function-code language-cpp">void setPrefFunctionAlignment(
    <a href="rC036793DBF3FCD9B.html">llvm::Align</a> Alignment)</code></pre></h3><h4>Description</h4><p>Set the target&apos;s preferred function alignment.  This should be set if there is a performance benefit to higher-than-minimum alignment</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2112">llvm/include/llvm/CodeGen/TargetLowering.h:2112</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rC036793DBF3FCD9B.html">llvm::Align</a><b> Alignment</b></dt></dl><h3 id="4F3F1D970D676D8D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4F3F1D970D676D8D"></a><code class="hdoc-function-code language-cpp">void setPrefLoopAlignment(<a href="rC036793DBF3FCD9B.html">llvm::Align</a> Alignment)</code></pre></h3><h4>Description</h4><p>Set the target&apos;s preferred loop alignment. Default alignment is one, it means the target does not care about loop alignment. The target may also override getPrefLoopAlignment to provide per-loop values.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2119">llvm/include/llvm/CodeGen/TargetLowering.h:2119</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rC036793DBF3FCD9B.html">llvm::Align</a><b> Alignment</b></dt></dl><h3 id="795AF0A575B8CD83"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#795AF0A575B8CD83"></a><code class="hdoc-function-code language-cpp">void setSchedulingPreference(
    Sched::Preference Pref)</code></pre></h3><h4>Description</h4><p>Specify the target scheduling preference.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1939">llvm/include/llvm/CodeGen/TargetLowering.h:1939</a></p><h4>Parameters</h4><dl><dt class="is-family-code">Sched::Preference<b> Pref</b></dt></dl><h3 id="342E711E9B63C64F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#342E711E9B63C64F"></a><code class="hdoc-function-code language-cpp">void setStackPointerRegisterToSaveRestore(
    unsigned int R)</code></pre></h3><h4>Description</h4><p>If set to a physical register, this specifies the register that llvm.savestack/llvm.restorestack should save and restore.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1952">llvm/include/llvm/CodeGen/TargetLowering.h:1952</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> R</b></dt></dl><h3 id="1C62A8E40F4444BC"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1C62A8E40F4444BC"></a><code class="hdoc-function-code language-cpp">void setSupportsUnalignedAtomics(
    bool UnalignedSupported)</code></pre></h3><h4>Description</h4><p>Sets whether unaligned atomic operations are supported.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2140">llvm/include/llvm/CodeGen/TargetLowering.h:2140</a></p><h4>Parameters</h4><dl><dt class="is-family-code">bool<b> UnalignedSupported</b></dt></dl><h3 id="C2F1DA7923ED4EF7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C2F1DA7923ED4EF7"></a><code class="hdoc-function-code language-cpp">void setTargetDAGCombine(ISD::NodeType NT)</code></pre></h3><h4>Description</h4><p>Targets should invoke this method for each target independent node that they want to provide a custom DAG combiner for by implementing the PerformDAGCombine virtual method.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2100">llvm/include/llvm/CodeGen/TargetLowering.h:2100</a></p><h4>Parameters</h4><dl><dt class="is-family-code">ISD::NodeType<b> NT</b></dt></dl><h3 id="DC44B22DD7256386"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#DC44B22DD7256386"></a><code class="hdoc-function-code language-cpp">void setTruncStoreAction(
    <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> ValVT,
    <a href="r3BA4F8E68E4C1461.html">llvm::MVT</a> MemVT,
    llvm::TargetLoweringBase::LegalizeAction
        Action)</code></pre></h3><h4>Description</h4><p>Indicate that the specified truncating store does not work with the specified type and indicate what to do about it.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2023">llvm/include/llvm/CodeGen/TargetLowering.h:2023</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> ValVT</b></dt><dt class="is-family-code"><a href="r3BA4F8E68E4C1461.html">llvm::MVT</a><b> MemVT</b></dt><dt class="is-family-code">llvm::TargetLoweringBase::LegalizeAction<b> Action</b></dt></dl><h3 id="4B857687DC5EFFEA"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4B857687DC5EFFEA"></a><code class="hdoc-function-code language-cpp">virtual bool shouldAlignPointerArgs(
    <a href="r7343C8EC823E5DC1.html">llvm::CallInst</a>*,
    unsigned int&amp;,
    unsigned int&amp;) const</code></pre></h3><h4>Description</h4><p>Return true if the pointer arguments to CI should be aligned by aligning the object whose address is being passed. If so then MinSize is set to the minimum size the object must be to be aligned and PrefAlign is set to the preferred alignment.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1662">llvm/include/llvm/CodeGen/TargetLowering.h:1662</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r7343C8EC823E5DC1.html">llvm::CallInst</a>*<b> </b></dt><dt class="is-family-code">unsigned int&amp;<b> </b></dt><dt class="is-family-code">unsigned int&amp;<b> </b></dt></dl><h3 id="985E4020CA97AC0F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#985E4020CA97AC0F"></a><code class="hdoc-function-code language-cpp">virtual bool shouldAvoidTransformToShift(
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT,
    unsigned int Amount) const</code></pre></h3><h4>Description</h4><p>Return true if creating a shift of the type by the given amount is not profitable.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2606">llvm/include/llvm/CodeGen/TargetLowering.h:2606</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt><dt class="is-family-code">unsigned int<b> Amount</b></dt></dl><h3 id="C5C5F1BABDEF0D17"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C5C5F1BABDEF0D17"></a><code class="hdoc-function-code language-cpp">virtual bool shouldConsiderGEPOffsetSplit() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2602">llvm/include/llvm/CodeGen/TargetLowering.h:2602</a></p><h3 id="2CFE4C5BAEC483E5"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2CFE4C5BAEC483E5"></a><code class="hdoc-function-code language-cpp">virtual bool shouldConvertConstantLoadToIntImm(
    const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp; Imm,
    <a href="r4C0FBD0A3419362A.html">llvm::Type</a>* Ty) const</code></pre></h3><h4>Description</h4><p>Return true if it is beneficial to convert a load of a constant to just the constant itself. On some targets it might be more efficient to use a combination of arithmetic instructions to materialize the constant instead of loading it from a constant pool.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2548">llvm/include/llvm/CodeGen/TargetLowering.h:2548</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r50D306F9F4C3FD25.html">llvm::APInt</a>&amp;<b> Imm</b></dt><dt class="is-family-code"><a href="r4C0FBD0A3419362A.html">llvm::Type</a>*<b> Ty</b></dt></dl><h3 id="9CF6A22B5AB9DC75"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9CF6A22B5AB9DC75"></a><code class="hdoc-function-code language-cpp">virtual llvm::TargetLoweringBase::
    AtomicExpansionKind
    shouldExpandAtomicCmpXchgInIR(
        <a href="r16BB52CCA41D2899.html">llvm::AtomicCmpXchgInst</a>* AI) const</code></pre></h3><h4>Description</h4><p>Returns how the given atomic cmpxchg should be expanded by the IR-level AtomicExpand pass.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1831">llvm/include/llvm/CodeGen/TargetLowering.h:1831</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r16BB52CCA41D2899.html">llvm::AtomicCmpXchgInst</a>*<b> AI</b></dt></dl><h3 id="EA59DEF37D804166"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#EA59DEF37D804166"></a><code class="hdoc-function-code language-cpp">virtual llvm::TargetLoweringBase::
    AtomicExpansionKind
    shouldExpandAtomicLoadInIR(
        <a href="r537857E9FE6D2795.html">llvm::LoadInst</a>* LI) const</code></pre></h3><h4>Description</h4><p>Returns how the given (atomic) load should be expanded by the IR-level AtomicExpand pass.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1824">llvm/include/llvm/CodeGen/TargetLowering.h:1824</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r537857E9FE6D2795.html">llvm::LoadInst</a>*<b> LI</b></dt></dl><h3 id="DD119DE244DE4ED1"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#DD119DE244DE4ED1"></a><code class="hdoc-function-code language-cpp">virtual llvm::TargetLoweringBase::
    AtomicExpansionKind
    shouldExpandAtomicRMWInIR(
        <a href="r640C0F9E1586D26B.html">llvm::AtomicRMWInst</a>* RMW) const</code></pre></h3><h4>Description</h4><p>Returns how the IR-level AtomicExpand pass should expand the given AtomicRMW, if at all. Default is to never expand.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1837">llvm/include/llvm/CodeGen/TargetLowering.h:1837</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r640C0F9E1586D26B.html">llvm::AtomicRMWInst</a>*<b> RMW</b></dt></dl><h3 id="47538D534EFFC131"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#47538D534EFFC131"></a><code class="hdoc-function-code language-cpp">virtual bool shouldExpandAtomicStoreInIR(
    <a href="r9139824E2B7B4B8F.html">llvm::StoreInst</a>* SI) const</code></pre></h3><h4>Description</h4><p>Returns true if the given (atomic) store should be expanded by the IR-level AtomicExpand pass into an &quot;atomic xchg&quot; which ignores its input.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1808">llvm/include/llvm/CodeGen/TargetLowering.h:1808</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r9139824E2B7B4B8F.html">llvm::StoreInst</a>*<b> SI</b></dt></dl><h3 id="CA4D1901A98F9C6A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#CA4D1901A98F9C6A"></a><code class="hdoc-function-code language-cpp">virtual bool shouldExpandBuildVectorWithShuffles(
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a>,
    unsigned int DefinedValues) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L330">llvm/include/llvm/CodeGen/TargetLowering.h:330</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> </b></dt><dt class="is-family-code">unsigned int<b> DefinedValues</b></dt></dl><h3 id="1ED32A1D3EA2CCC6"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1ED32A1D3EA2CCC6"></a><code class="hdoc-function-code language-cpp">virtual bool shouldExpandShift(
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG,
    <a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>* N) const</code></pre></h3><h4>Description</h4><p>Return true if SHIFT instructions should be expanded to SHIFT_PARTS instructions, and false if a library call is preferred (e.g for code-size reasons).</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L743">llvm/include/llvm/CodeGen/TargetLowering.h:743</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt><dt class="is-family-code"><a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*<b> N</b></dt></dl><h3 id="59678C3B97C3A027"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#59678C3B97C3A027"></a><code class="hdoc-function-code language-cpp">virtual bool shouldExtendTypeInLibCall(
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> Type) const</code></pre></h3><h4>Description</h4><p>Returns true if arguments should be extended in lib calls.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1818">llvm/include/llvm/CodeGen/TargetLowering.h:1818</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> Type</b></dt></dl><h3 id="1D97B0ED8B52DAAB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1D97B0ED8B52DAAB"></a><code class="hdoc-function-code language-cpp">virtual bool shouldFoldConstantShiftPairToMask(
    const <a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>* N,
    llvm::CombineLevel Level) const</code></pre></h3><h4>Description</h4><p>Return true if it is profitable to fold a pair of shifts into a mask. This is usually true on most targets. But some targets, like Thumb1, have immediate shift instructions, but no immediate &quot;and&quot; instruction; this makes the fold unprofitable.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L574">llvm/include/llvm/CodeGen/TargetLowering.h:574</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*<b> N</b></dt><dt class="is-family-code">llvm::CombineLevel<b> Level</b></dt></dl><h3 id="DDC803D201A4C45D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#DDC803D201A4C45D"></a><code class="hdoc-function-code language-cpp">virtual bool shouldFoldMaskToVariableShiftPair(
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> X) const</code></pre></h3><h4>Description</h4><p>There are two ways to clear extreme bits (either low or high): Mask:    x  &amp; (-1  &lt; &lt; y)  (the instcombine canonical form) Shifts:  x &gt;&gt; y  &lt; &lt; y Return true if the variant with 2 variable shifts is preferred. Return false if there is no preference.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L565">llvm/include/llvm/CodeGen/TargetLowering.h:565</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> X</b></dt></dl><h3 id="AEBA46F1B584E431"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#AEBA46F1B584E431"></a><code class="hdoc-function-code language-cpp">virtual bool shouldFormOverflowOp(
    unsigned int Opcode,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Try to convert math with an overflow comparison into the corresponding DAG node operation. Targets may want to override this independently of whether the operation is legal/custom for the given type because it may obscure matching of other patterns.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2580">llvm/include/llvm/CodeGen/TargetLowering.h:2580</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Opcode</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt></dl><h3 id="D75635FA22136FB9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D75635FA22136FB9"></a><code class="hdoc-function-code language-cpp">virtual bool shouldInsertFencesForAtomic(
    const <a href="rE266D8602316BABC.html">llvm::Instruction</a>* I) const</code></pre></h3><h4>Description</h4><p>Whether AtomicExpandPass should automatically insert fences and reduce ordering for this atomic. This should be true for most architectures with weak memory ordering. Defaults to false.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1707">llvm/include/llvm/CodeGen/TargetLowering.h:1707</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rE266D8602316BABC.html">llvm::Instruction</a>*<b> I</b></dt></dl><h3 id="FD484D474EE41817"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FD484D474EE41817"></a><code class="hdoc-function-code language-cpp">virtual bool shouldNormalizeToSelectSequence(
    <a href="rB8F46D3CD599E2BD.html">llvm::LLVMContext</a>&amp; Context,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> VT) const</code></pre></h3><h4>Description</h4><p>Returns true if we should normalize select(N0 &amp;N 1, X, Y) =&gt; select(N0, select(N1, X, Y), Y) and select(N0|N1, X, Y) =&gt; select(N0, select(N1, X, Y, Y)) if it is likely that it saves us from materializing N0 and N1 in an integer register. Targets that are able to perform and/or on flags should return false here.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1871">llvm/include/llvm/CodeGen/TargetLowering.h:1871</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rB8F46D3CD599E2BD.html">llvm::LLVMContext</a>&amp;<b> Context</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> VT</b></dt></dl><h3 id="E14ADB57A527EC6A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E14ADB57A527EC6A"></a><code class="hdoc-function-code language-cpp">virtual bool
shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAnd(
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> X,
    <a href="rC3815BADB696C6D2.html">llvm::ConstantSDNode</a>* XC,
    <a href="rC3815BADB696C6D2.html">llvm::ConstantSDNode</a>* CC,
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> Y,
    unsigned int OldShiftOpcode,
    unsigned int NewShiftOpcode,
    <a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp; DAG) const</code></pre></h3><h4>Description</h4><p>Given the pattern (X  &amp; (C l&gt;&gt;/ &lt; &lt; Y)) ==/!= 0 return true if it should be transformed into: ((X  &lt; &lt;/l &gt;&gt; Y)  &amp; C) ==/!= 0 WARNING: if &apos;X&apos; is a constant, the fold may deadlock! FIXME: we could avoid passing XC, but we can&apos;t use isConstOrConstSplat() here because it can end up being not linked in.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L599">llvm/include/llvm/CodeGen/TargetLowering.h:599</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> X</b></dt><dt class="is-family-code"><a href="rC3815BADB696C6D2.html">llvm::ConstantSDNode</a>*<b> XC</b></dt><dt class="is-family-code"><a href="rC3815BADB696C6D2.html">llvm::ConstantSDNode</a>*<b> CC</b></dt><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> Y</b></dt><dt class="is-family-code">unsigned int<b> OldShiftOpcode</b></dt><dt class="is-family-code">unsigned int<b> NewShiftOpcode</b></dt><dt class="is-family-code"><a href="r6847FED92C3743F2.html">llvm::SelectionDAG</a>&amp;<b> DAG</b></dt></dl><h3 id="18FA5B0CAACC2EED"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#18FA5B0CAACC2EED"></a><code class="hdoc-function-code language-cpp">virtual bool shouldReduceLoadWidth(
    <a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>* Load,
    ISD::LoadExtType ExtTy,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> NewVT) const</code></pre></h3><h4>Description</h4><p>Return true if it is profitable to reduce a load to a smaller type. Example: (i16 (trunc (i32 (load x))) -&gt; i16 load x</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1362">llvm/include/llvm/CodeGen/TargetLowering.h:1362</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r50D1FBEF89FFA97B.html">llvm::SDNode</a>*<b> Load</b></dt><dt class="is-family-code">ISD::LoadExtType<b> ExtTy</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> NewVT</b></dt></dl><h3 id="15D910B16B9BC5DE"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#15D910B16B9BC5DE"></a><code class="hdoc-function-code language-cpp">virtual bool shouldScalarizeBinop(
    <a href="r239B77963D0C33C0.html">llvm::SDValue</a> VecOp) const</code></pre></h3><h4>Description</h4><p>Try to convert an extract element of a vector binary operation into an extract element followed by a scalar operation.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2564">llvm/include/llvm/CodeGen/TargetLowering.h:2564</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r239B77963D0C33C0.html">llvm::SDValue</a><b> VecOp</b></dt></dl><h3 id="D07274D96C0D6084"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D07274D96C0D6084"></a><code class="hdoc-function-code language-cpp">virtual bool shouldSignExtendTypeInLibCall(
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> Type,
    bool IsSigned) const</code></pre></h3><h4>Description</h4><p>Returns true if arguments should be sign-extended in lib calls.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1813">llvm/include/llvm/CodeGen/TargetLowering.h:1813</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> Type</b></dt><dt class="is-family-code">bool<b> IsSigned</b></dt></dl><h3 id="231355C333F3ABA5"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#231355C333F3ABA5"></a><code class="hdoc-function-code language-cpp">virtual bool shouldSinkOperands(
    <a href="rE266D8602316BABC.html">llvm::Instruction</a>* I,
    <a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::Use*&gt;&amp; Ops) const</code></pre></h3><h4>Description</h4><p>Return true if sinking I&apos;s operands to the same basic block as I is profitable, e.g. because the operands can be folded into a target instruction during instruction selection. After calling the function\p Ops contains the Uses to sink ordered by dominance (dominating users come first).</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L2403">llvm/include/llvm/CodeGen/TargetLowering.h:2403</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rE266D8602316BABC.html">llvm::Instruction</a>*<b> I</b></dt><dt class="is-family-code"><a href="r6CBD92E95A65634C.html">SmallVectorImpl</a>&lt;llvm::Use*&gt;&amp;<b> Ops</b></dt></dl><h3 id="B2C562FC81E004DE"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B2C562FC81E004DE"></a><code class="hdoc-function-code language-cpp">virtual bool shouldSplatInsEltVarIndex(
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a>) const</code></pre></h3><h4>Description</h4><p>Return true if inserting a scalar into a variable element of an undef vector is more efficiently handled by splatting the scalar instead.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L649">llvm/include/llvm/CodeGen/TargetLowering.h:649</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> </b></dt></dl><h3 id="1BDD3F4857B2C9C1"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1BDD3F4857B2C9C1"></a><code class="hdoc-function-code language-cpp">virtual bool shouldTransformSignedTruncationCheck(
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> XVT,
    unsigned int KeptBits) const</code></pre></h3><h4>Description</h4><p>Should we tranform the IR-optimal check for whether given truncation down into KeptBits would be truncating or not: (add %x, (1  &lt; &lt; (KeptBits-1))) srccond (1  &lt; &lt; KeptBits) Into it&apos;s more traditional form: ((%x  &lt; &lt; C) a&gt;&gt; C) dstcond %x Return true if we should transform. Return false if there is no preference.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L586">llvm/include/llvm/CodeGen/TargetLowering.h:586</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> XVT</b></dt><dt class="is-family-code">unsigned int<b> KeptBits</b></dt></dl><h3 id="7CE5816E497C7424"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7CE5816E497C7424"></a><code class="hdoc-function-code language-cpp">virtual bool shouldUseStrictFP_TO_INT(
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> FpVT,
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> IntVT,
    bool IsSigned) const</code></pre></h3><h4>Description</h4><p>Return true if it is more correct/profitable to use strict FP_TO_INT conversion operations - canonicalizing the FP source value instead of converting all cases and then selecting based on value. This may be true if the target throws exceptions for out of bounds conversions or has fast FP CMOV.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1908">llvm/include/llvm/CodeGen/TargetLowering.h:1908</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> FpVT</b></dt><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> IntVT</b></dt><dt class="is-family-code">bool<b> IsSigned</b></dt></dl><h3 id="4EEBBCCC58C59430"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4EEBBCCC58C59430"></a><code class="hdoc-function-code language-cpp">virtual bool storeOfVectorConstantIsCheap(
    <a href="rD33C0FB7394AA616.html">llvm::EVT</a> MemVT,
    unsigned int NumElem,
    unsigned int AddrSpace) const</code></pre></h3><h4>Description</h4><p>Return true if it is expected to be cheaper to do a store of a non-zero vector constant with the given size and type for the address space than to store the individual scalar element constants.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L445">llvm/include/llvm/CodeGen/TargetLowering.h:445</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD33C0FB7394AA616.html">llvm::EVT</a><b> MemVT</b></dt><dt class="is-family-code">unsigned int<b> NumElem</b></dt><dt class="is-family-code">unsigned int<b> AddrSpace</b></dt></dl><h3 id="9A1DE2B53641125A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9A1DE2B53641125A"></a><code class="hdoc-function-code language-cpp">bool supportsUnalignedAtomics() const</code></pre></h3><h4>Description</h4><p>Whether the target supports unaligned atomic operations.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1702">llvm/include/llvm/CodeGen/TargetLowering.h:1702</a></p><h3 id="478765850CAAB8EA"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#478765850CAAB8EA"></a><code class="hdoc-function-code language-cpp">virtual bool useSoftFloat() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L245">llvm/include/llvm/CodeGen/TargetLowering.h:245</a></p><h3 id="39D2CED3FD9397D6"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#39D2CED3FD9397D6"></a><code class="hdoc-function-code language-cpp">virtual bool useStackGuardXorFP() const</code></pre></h3><h4>Description</h4><p>If this function returns true, stack protection checks should XOR the frame pointer (or whichever pointer is used to address locals) into the stack guard value before checking it. getIRStackGuard must return nullptr if this returns true.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L1624">llvm/include/llvm/CodeGen/TargetLowering.h:1624</a></p><h3 id="10080CBE61B3D694"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#10080CBE61B3D694"></a><code class="hdoc-function-code language-cpp">virtual ~TargetLoweringBase()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/TargetLowering.h#L231">llvm/include/llvm/CodeGen/TargetLowering.h:231</a></p></main></div></div></div></section></div><footer class="footer"><p>Documentation for LLVM 10.0.0.</p><p>Generated by <a href="https://hdoc.io/">hdoc</a> version 1.4.0-hdocInternal on 2022-12-14T09:44:14 UTC.</p><p class="has-text-grey-light">19AD43E11B2996</p></footer></body></html>