{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 20 11:06:15 2014 " "Info: Processing started: Tue May 20 11:06:15 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off L3C268 -c L3C268 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off L3C268 -c L3C268" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "L2C268 " "Warning: Ignored assignments for entity \"L2C268\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY no_file_for_top_partition -to \| -entity L2C268 -section_id Top " "Warning: Assignment of entity set_instance_assignment -name PARTITION_HIERARCHY no_file_for_top_partition -to \| -entity L2C268 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity L2C268 -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity L2C268 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity L2C268 -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity L2C268 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity L2C268 -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity L2C268 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity L2C268 -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity L2C268 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity L2C268 -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity L2C268 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity L2C268 -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity L2C268 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0}
{ "Warning" "WVRFX_L3_VERI_CREATED_IMPLICIT_NET" "switch L3C268.v(37) " "Warning (10236): Verilog HDL Implicit Net warning at L3C268.v(37): created implicit net for \"switch\"" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 1 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "L3C268.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file L3C268.v" { { "Info" "ISGN_ENTITY_NAME" "1 L3C268 " "Info: Found entity 1: L3C268" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "L3C268 " "Info: Elaborating entity \"L3C268\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "creditInput L3C268.v(34) " "Warning (10036): Verilog HDL or VHDL warning at L3C268.v(34): object \"creditInput\" assigned a value but never read" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "L3C268.v(250) " "Warning (10270): Verilog HDL Case Statement warning at L3C268.v(250): incomplete case statement has no default case item" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 250 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "L3C268.v(194) " "Warning (10270): Verilog HDL Case Statement warning at L3C268.v(194): incomplete case statement has no default case item" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 194 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "L3C268.v(166) " "Warning (10270): Verilog HDL Case Statement warning at L3C268.v(166): incomplete case statement has no default case item" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 166 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex3 L3C268.v(29) " "Warning (10240): Verilog HDL Always Construct warning at L3C268.v(29): inferring latch(es) for variable \"hex3\", which holds its previous value in one or more paths through the always construct" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex2 L3C268.v(29) " "Warning (10240): Verilog HDL Always Construct warning at L3C268.v(29): inferring latch(es) for variable \"hex2\", which holds its previous value in one or more paths through the always construct" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex1 L3C268.v(29) " "Warning (10240): Verilog HDL Always Construct warning at L3C268.v(29): inferring latch(es) for variable \"hex1\", which holds its previous value in one or more paths through the always construct" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "hex0 L3C268.v(29) " "Warning (10240): Verilog HDL Always Construct warning at L3C268.v(29): inferring latch(es) for variable \"hex0\", which holds its previous value in one or more paths through the always construct" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 29 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 L3C268.v(43) " "Warning (10230): Verilog HDL assignment warning at L3C268.v(43): truncated value with size 32 to match size of target (2)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L3C268.v(70) " "Warning (10230): Verilog HDL assignment warning at L3C268.v(70): truncated value with size 32 to match size of target (7)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L3C268.v(76) " "Warning (10230): Verilog HDL assignment warning at L3C268.v(76): truncated value with size 32 to match size of target (7)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L3C268.v(82) " "Warning (10230): Verilog HDL assignment warning at L3C268.v(82): truncated value with size 32 to match size of target (7)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L3C268.v(88) " "Warning (10230): Verilog HDL assignment warning at L3C268.v(88): truncated value with size 32 to match size of target (7)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 L3C268.v(89) " "Warning (10230): Verilog HDL assignment warning at L3C268.v(89): truncated value with size 32 to match size of target (2)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L3C268.v(96) " "Warning (10230): Verilog HDL assignment warning at L3C268.v(96): truncated value with size 32 to match size of target (7)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 L3C268.v(97) " "Warning (10230): Verilog HDL assignment warning at L3C268.v(97): truncated value with size 32 to match size of target (2)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L3C268.v(115) " "Warning (10230): Verilog HDL assignment warning at L3C268.v(115): truncated value with size 32 to match size of target (7)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L3C268.v(123) " "Warning (10230): Verilog HDL assignment warning at L3C268.v(123): truncated value with size 32 to match size of target (7)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 L3C268.v(141) " "Warning (10230): Verilog HDL assignment warning at L3C268.v(141): truncated value with size 32 to match size of target (24)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 L3C268.v(145) " "Warning (10230): Verilog HDL assignment warning at L3C268.v(145): truncated value with size 32 to match size of target (7)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr\[9\] L3C268.v(5) " "Warning (10034): Output port \"ledr\[9\]\" at L3C268.v(5) has no driver" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr\[8\] L3C268.v(5) " "Warning (10034): Output port \"ledr\[8\]\" at L3C268.v(5) has no driver" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr\[7\] L3C268.v(5) " "Warning (10034): Output port \"ledr\[7\]\" at L3C268.v(5) has no driver" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr\[6\] L3C268.v(5) " "Warning (10034): Output port \"ledr\[6\]\" at L3C268.v(5) has no driver" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr\[5\] L3C268.v(5) " "Warning (10034): Output port \"ledr\[5\]\" at L3C268.v(5) has no driver" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr\[4\] L3C268.v(5) " "Warning (10034): Output port \"ledr\[4\]\" at L3C268.v(5) has no driver" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr\[3\] L3C268.v(5) " "Warning (10034): Output port \"ledr\[3\]\" at L3C268.v(5) has no driver" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr\[2\] L3C268.v(5) " "Warning (10034): Output port \"ledr\[2\]\" at L3C268.v(5) has no driver" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr\[1\] L3C268.v(5) " "Warning (10034): Output port \"ledr\[1\]\" at L3C268.v(5) has no driver" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ledr\[0\] L3C268.v(5) " "Warning (10034): Output port \"ledr\[0\]\" at L3C268.v(5) has no driver" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[0\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex0\[0\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[1\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex0\[1\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[2\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex0\[2\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[3\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex0\[3\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[4\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex0\[4\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[5\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex0\[5\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex0\[6\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex0\[6\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[0\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex1\[0\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[1\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex1\[1\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[2\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex1\[2\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[3\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex1\[3\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[4\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex1\[4\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[5\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex1\[5\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex1\[6\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex1\[6\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[0\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex2\[0\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[1\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex2\[1\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[2\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex2\[2\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[3\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex2\[3\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[4\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex2\[4\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[5\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex2\[5\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex2\[6\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex2\[6\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[0\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex3\[0\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[1\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex3\[1\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[2\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex3\[2\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[3\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex3\[3\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[4\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex3\[4\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[5\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex3\[5\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hex3\[6\] L3C268.v(20) " "Info (10041): Inferred latch for \"hex3\[6\]\" at L3C268.v(20)" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0}
{ "Info" "IOPT_MLS_DUP_REG_INFO_HDR" "" "Info: Duplicate registers merged to single register" { { "Info" "IOPT_MLS_DUP_REG_INFO" "ledGreen\[2\] ledGreen\[7\] " "Info: Duplicate register \"ledGreen\[2\]\" merged to single register \"ledGreen\[7\]\"" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 137 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ledGreen\[3\] ledGreen\[7\] " "Info: Duplicate register \"ledGreen\[3\]\" merged to single register \"ledGreen\[7\]\"" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 137 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ledGreen\[4\] ledGreen\[7\] " "Info: Duplicate register \"ledGreen\[4\]\" merged to single register \"ledGreen\[7\]\"" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 137 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ledGreen\[6\] ledGreen\[7\] " "Info: Duplicate register \"ledGreen\[6\]\" merged to single register \"ledGreen\[7\]\"" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 137 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ledGreen\[0\] ledGreen\[7\] " "Info: Duplicate register \"ledGreen\[0\]\" merged to single register \"ledGreen\[7\]\"" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 137 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ledGreen\[1\] ledGreen\[7\] " "Info: Duplicate register \"ledGreen\[1\]\" merged to single register \"ledGreen\[7\]\"" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 137 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_MLS_DUP_REG_INFO" "ledGreen\[5\] ledGreen\[7\] " "Info: Duplicate register \"ledGreen\[5\]\" merged to single register \"ledGreen\[7\]\"" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 137 -1 0 } }  } 0 0 "Duplicate register \"%1!s!\" merged to single register \"%2!s!\"" 0 0 "" 0}  } {  } 0 0 "Duplicate registers merged to single register" 0 0 "" 0}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_REG" "errorCase\[1\] data_in GND " "Warning (14130): Reduced register \"errorCase\[1\]\" with stuck data_in port to stuck value GND" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 14130 "Reduced register \"%1!s!\" with stuck %2!s! port to stuck value %3!s!" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_PREPROCESS_STAT_NO_BITS" "\|L3C268\|reset 2 " "Info: State machine \"\|L3C268\|reset\" contains 2 states" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 35 -1 0 } }  } 0 0 "State machine \"%1!s!\" contains %2!d! states" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|L3C268\|reset " "Info: Selected Auto state machine encoding method for state machine \"\|L3C268\|reset\"" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 35 -1 0 } }  } 0 0 "Selected %1!s! state machine encoding method for state machine \"%2!s!\"" 0 0 "" 0}
{ "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|L3C268\|reset " "Info: Encoding result for state machine \"\|L3C268\|reset\"" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "1 " "Info: Completed encoding using 1 state bits" { { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_BITS" "reset.01 " "Info: Encoded state bit \"reset.01\"" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 35 -1 0 } }  } 0 0 "Encoded state bit \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Completed encoding using %1!d! state bits" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|L3C268\|reset.00 0 " "Info: State \"\|L3C268\|reset.00\" uses code string \"0\"" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 35 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0} { "Info" "IOPT_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|L3C268\|reset.01 1 " "Info: State \"\|L3C268\|reset.01\" uses code string \"1\"" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 35 -1 0 } }  } 0 0 "State \"%1!s!\" uses code string \"%2!s!\"" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 35 -1 0 } }  } 0 0 "Encoding result for state machine \"%1!s!\"" 0 0 "" 0}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "L3C268.v" "Mod1" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 25 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Info: Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "L3C268.v" "Mod0" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 25 -1 0 } }  } 0 0 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../altera/quartus/libraries/megafunctions/lpm_divide.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../altera/quartus/libraries/megafunctions/lpm_divide.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide " "Info: Found entity 1: lpm_divide" {  } { { "lpm_divide.tdf" "" { Text "e:/altera/quartus/libraries/megafunctions/lpm_divide.tdf" 118 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Info: Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 25 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_35m.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_35m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_35m " "Info: Found entity 1: lpm_divide_35m" {  } { { "db/lpm_divide_35m.tdf" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/db/lpm_divide_35m.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Info: Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Info: Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/db/alt_u_div_mve.tdf" 26 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Info: Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Info: Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex0\[0\]\$latch " "Warning: Latch hex0\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex0\[1\]\$latch " "Warning: Latch hex0\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex0\[2\]\$latch " "Warning: Latch hex0\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex0\[3\]\$latch " "Warning: Latch hex0\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex0\[4\]\$latch " "Warning: Latch hex0\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex0\[5\]\$latch " "Warning: Latch hex0\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex0\[6\]\$latch " "Warning: Latch hex0\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE state\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex1\[0\]\$latch " "Warning: Latch hex1\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex1\[1\]\$latch " "Warning: Latch hex1\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA errorCase\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal errorCase\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex1\[2\]\$latch " "Warning: Latch hex1\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex1\[3\]\$latch " "Warning: Latch hex1\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex1\[4\]\$latch " "Warning: Latch hex1\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex1\[5\]\$latch " "Warning: Latch hex1\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex1\[6\]\$latch " "Warning: Latch hex1\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE state\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex2\[0\]\$latch " "Warning: Latch hex2\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex2\[1\]\$latch " "Warning: Latch hex2\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex2\[2\]\$latch " "Warning: Latch hex2\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex2\[3\]\$latch " "Warning: Latch hex2\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex2\[4\]\$latch " "Warning: Latch hex2\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex2\[5\]\$latch " "Warning: Latch hex2\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex2\[6\]\$latch " "Warning: Latch hex2\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE state\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex3\[0\]\$latch " "Warning: Latch hex3\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex3\[1\]\$latch " "Warning: Latch hex3\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex3\[2\]\$latch " "Warning: Latch hex3\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex3\[3\]\$latch " "Warning: Latch hex3\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex3\[4\]\$latch " "Warning: Latch hex3\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex3\[5\]\$latch " "Warning: Latch hex3\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA CLR state\[0\] " "Warning: Ports ENA and CLR on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "hex3\[6\]\$latch " "Warning: Latch hex3\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA sw\[9\] " "Warning: Ports D and ENA on the latch are fed by the same signal sw\[9\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "ENA PRE state\[0\] " "Warning: Ports ENA and PRE on the latch are fed by the same signal state\[0\]" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[0\] GND " "Warning (13410): Pin \"ledr\[0\]\" stuck at GND" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[1\] GND " "Warning (13410): Pin \"ledr\[1\]\" stuck at GND" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[2\] GND " "Warning (13410): Pin \"ledr\[2\]\" stuck at GND" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[3\] GND " "Warning (13410): Pin \"ledr\[3\]\" stuck at GND" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[4\] GND " "Warning (13410): Pin \"ledr\[4\]\" stuck at GND" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[5\] GND " "Warning (13410): Pin \"ledr\[5\]\" stuck at GND" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[6\] GND " "Warning (13410): Pin \"ledr\[6\]\" stuck at GND" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[7\] GND " "Warning (13410): Pin \"ledr\[7\]\" stuck at GND" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[8\] GND " "Warning (13410): Pin \"ledr\[8\]\" stuck at GND" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0} { "Warning" "WOPT_MLS_STUCK_PIN" "ledr\[9\] GND " "Warning (13410): Pin \"ledr\[9\]\" stuck at GND" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" stuck at %2!s!" 0 0 "" 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 1 " "Info: 1 registers lost all their fanouts during netlist optimizations. The first 1 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "reset~142 " "Info: Register \"reset~142\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "L2C268 " "Warning: Ignored assignments for entity \"L2C268\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY no_file_for_top_partition -to \| -entity L2C268 -section_id Top " "Warning: Assignment of entity set_instance_assignment -name PARTITION_HIERARCHY no_file_for_top_partition -to \| -entity L2C268 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity L2C268 -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity L2C268 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity L2C268 -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity L2C268 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity L2C268 -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity L2C268 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity L2C268 -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity L2C268 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity L2C268 -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity L2C268 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity L2C268 -section_id Top " "Warning: Assignment of entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity L2C268 -section_id Top is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.map.smsg " "Info: Generated suppressed messages file E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Warning: Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[5\] " "Warning (15610): No output dependent on input pin \"sw\[5\]\"" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[6\] " "Warning (15610): No output dependent on input pin \"sw\[6\]\"" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "sw\[7\] " "Warning (15610): No output dependent on input pin \"sw\[7\]\"" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[0\] " "Warning (15610): No output dependent on input pin \"key\[0\]\"" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[2\] " "Warning (15610): No output dependent on input pin \"key\[2\]\"" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[3\] " "Warning (15610): No output dependent on input pin \"key\[3\]\"" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "627 " "Info: Implemented 627 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Info: Implemented 15 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_OPINS" "46 " "Info: Implemented 46 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0} { "Info" "ICUT_CUT_TM_LCELLS" "566 " "Info: Implemented 566 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 149 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 149 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Allocated 194 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 20 11:06:18 2014 " "Info: Processing ended: Tue May 20 11:06:18 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 20 11:06:19 2014 " "Info: Processing started: Tue May 20 11:06:19 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off L3C268 -c L3C268 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off L3C268 -c L3C268" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "L3C268 EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"L3C268\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "high junction temperature 85 " "Warning: The high junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Warning" "WCUT_CUT_DEFAULT_OPERATING_CONDITION" "low junction temperature 0 " "Warning: The low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "The %1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock incremental compilation " "Warning: Feature LogicLock incremental compilation is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0}
{ "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_TOP" "1 0 " "Info: The Fitter has identified 1 logical partitions of which 0 have a previous placement to use" { { "Info" "IFITCC_FITCC_QID_PARTITION_BACK_ANNOTATION_NONE_OVERRIDE" "686 Top " "Info: Previous placement does not exist for 686 of 686 atoms in partition Top" {  } {  } 0 0 "Previous placement does not exist for %1!d! of %1!d! atoms in partition %2!s!" 0 0 "" 0}  } {  } 0 0 "The Fitter has identified %1!d! logical partitions of which %2!d! have a previous placement to use" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ W20 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location W20" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock (placed in PIN A12 (CLK9, LVDSCLK4p, Input)) " "Info: Automatically promoted node clock (placed in PIN A12 (CLK9, LVDSCLK4p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { clock } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 4 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hex1\[0\]~1504  " "Info: Automatically promoted node hex1\[0\]~1504 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex1[0]~1504 } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex1[0]~1504 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hex0\[0\]~1332  " "Info: Automatically promoted node hex0\[0\]~1332 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex0[0]~1332 } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex0[0]~1332 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "hex2\[6\]~171  " "Info: Automatically promoted node hex2\[6\]~171 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0}  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex2[6]~171 } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex2[6]~171 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "00:00:00 " "Info: Finished register packing: elapsed time is 00:00:00" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0}  } {  } 0 0 "Finished register packing: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "14.424 ns register register " "Info: Estimated most critical path is register to register delay of 14.424 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns deposit\[3\] 1 REG LAB_X34_Y15 39 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X34_Y15; Fanout = 39; REG Node = 'deposit\[3\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { deposit[3] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.135 ns) + CELL(0.178 ns) 1.313 ns always1~620 2 COMB LAB_X34_Y14 1 " "Info: 2: + IC(1.135 ns) + CELL(0.178 ns) = 1.313 ns; Loc. = LAB_X34_Y14; Fanout = 1; COMB Node = 'always1~620'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { deposit[3] always1~620 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 1.989 ns always1~621 3 COMB LAB_X34_Y14 1 " "Info: 3: + IC(0.498 ns) + CELL(0.178 ns) = 1.989 ns; Loc. = LAB_X34_Y14; Fanout = 1; COMB Node = 'always1~621'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { always1~620 always1~621 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.545 ns) 3.240 ns always1~623 4 COMB LAB_X35_Y15 3 " "Info: 4: + IC(0.706 ns) + CELL(0.545 ns) = 3.240 ns; Loc. = LAB_X35_Y15; Fanout = 3; COMB Node = 'always1~623'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { always1~621 always1~623 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 3.915 ns deposit~2458 5 COMB LAB_X35_Y15 74 " "Info: 5: + IC(0.154 ns) + CELL(0.521 ns) = 3.915 ns; Loc. = LAB_X35_Y15; Fanout = 74; COMB Node = 'deposit~2458'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { always1~623 deposit~2458 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.495 ns) 4.908 ns Add3~93 6 COMB LAB_X35_Y15 2 " "Info: 6: + IC(0.498 ns) + CELL(0.495 ns) = 4.908 ns; Loc. = LAB_X35_Y15; Fanout = 2; COMB Node = 'Add3~93'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.993 ns" { deposit~2458 Add3~93 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.988 ns Add3~95 7 COMB LAB_X35_Y15 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 4.988 ns; Loc. = LAB_X35_Y15; Fanout = 2; COMB Node = 'Add3~95'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add3~93 Add3~95 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.068 ns Add3~97 8 COMB LAB_X35_Y15 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 5.068 ns; Loc. = LAB_X35_Y15; Fanout = 2; COMB Node = 'Add3~97'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add3~95 Add3~97 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.148 ns Add3~99 9 COMB LAB_X35_Y15 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 5.148 ns; Loc. = LAB_X35_Y15; Fanout = 2; COMB Node = 'Add3~99'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add3~97 Add3~99 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.228 ns Add3~101 10 COMB LAB_X35_Y15 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 5.228 ns; Loc. = LAB_X35_Y15; Fanout = 2; COMB Node = 'Add3~101'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add3~99 Add3~101 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.308 ns Add3~103 11 COMB LAB_X35_Y15 1 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 5.308 ns; Loc. = LAB_X35_Y15; Fanout = 1; COMB Node = 'Add3~103'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add3~101 Add3~103 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.766 ns Add3~104 12 COMB LAB_X35_Y15 1 " "Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 5.766 ns; Loc. = LAB_X35_Y15; Fanout = 1; COMB Node = 'Add3~104'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add3~103 Add3~104 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.521 ns) 7.027 ns deposit~2467 13 COMB LAB_X35_Y17 1 " "Info: 13: + IC(0.740 ns) + CELL(0.521 ns) = 7.027 ns; Loc. = LAB_X35_Y17; Fanout = 1; COMB Node = 'deposit~2467'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { Add3~104 deposit~2467 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.929 ns) + CELL(0.322 ns) 8.278 ns Add1~929 14 COMB LAB_X35_Y16 1 " "Info: 14: + IC(0.929 ns) + CELL(0.322 ns) = 8.278 ns; Loc. = LAB_X35_Y16; Fanout = 1; COMB Node = 'Add1~929'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { deposit~2467 Add1~929 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 8.954 ns Add1~939 15 COMB LAB_X35_Y16 6 " "Info: 15: + IC(0.498 ns) + CELL(0.178 ns) = 8.954 ns; Loc. = LAB_X35_Y16; Fanout = 6; COMB Node = 'Add1~939'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { Add1~929 Add1~939 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.706 ns) + CELL(0.545 ns) 10.205 ns deposit~2487 16 COMB LAB_X35_Y17 2 " "Info: 16: + IC(0.706 ns) + CELL(0.545 ns) = 10.205 ns; Loc. = LAB_X35_Y17; Fanout = 2; COMB Node = 'deposit~2487'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.251 ns" { Add1~939 deposit~2487 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.455 ns) 10.791 ns totalDispensed\[6\]~408 17 COMB LAB_X35_Y17 1 " "Info: 17: + IC(0.131 ns) + CELL(0.455 ns) = 10.791 ns; Loc. = LAB_X35_Y17; Fanout = 1; COMB Node = 'totalDispensed\[6\]~408'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.586 ns" { deposit~2487 totalDispensed[6]~408 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.131 ns) + CELL(0.544 ns) 11.466 ns totalDispensed\[6\]~409 18 COMB LAB_X35_Y17 1 " "Info: 18: + IC(0.131 ns) + CELL(0.544 ns) = 11.466 ns; Loc. = LAB_X35_Y17; Fanout = 1; COMB Node = 'totalDispensed\[6\]~409'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { totalDispensed[6]~408 totalDispensed[6]~409 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 12.141 ns totalDispensed\[0\]~411 19 COMB LAB_X35_Y17 7 " "Info: 19: + IC(0.154 ns) + CELL(0.521 ns) = 12.141 ns; Loc. = LAB_X35_Y17; Fanout = 7; COMB Node = 'totalDispensed\[0\]~411'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { totalDispensed[6]~409 totalDispensed[0]~411 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.525 ns) + CELL(0.758 ns) 14.424 ns totalDispensed\[5\] 20 REG LAB_X27_Y13 5 " "Info: 20: + IC(1.525 ns) + CELL(0.758 ns) = 14.424 ns; Loc. = LAB_X27_Y13; Fanout = 5; REG Node = 'totalDispensed\[5\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.283 ns" { totalDispensed[0]~411 totalDispensed[5] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.619 ns ( 45.89 % ) " "Info: Total cell delay = 6.619 ns ( 45.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.805 ns ( 54.11 % ) " "Info: Total interconnect delay = 7.805 ns ( 54.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "14.424 ns" { deposit[3] always1~620 always1~621 always1~623 deposit~2458 Add3~93 Add3~95 Add3~97 Add3~99 Add3~101 Add3~103 Add3~104 deposit~2467 Add1~929 Add1~939 deposit~2487 totalDispensed[6]~408 totalDispensed[6]~409 totalDispensed[0]~411 totalDispensed[5] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X25_Y14 X37_Y27 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X25_Y14 to location X37_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "46 " "Warning: Found 46 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[0\] 0 " "Info: Pin \"ledr\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[1\] 0 " "Info: Pin \"ledr\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[2\] 0 " "Info: Pin \"ledr\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[3\] 0 " "Info: Pin \"ledr\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[4\] 0 " "Info: Pin \"ledr\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[5\] 0 " "Info: Pin \"ledr\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[6\] 0 " "Info: Pin \"ledr\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[7\] 0 " "Info: Pin \"ledr\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[8\] 0 " "Info: Pin \"ledr\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledr\[9\] 0 " "Info: Pin \"ledr\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[0\] 0 " "Info: Pin \"ledg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[1\] 0 " "Info: Pin \"ledg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[2\] 0 " "Info: Pin \"ledg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[3\] 0 " "Info: Pin \"ledg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[4\] 0 " "Info: Pin \"ledg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[5\] 0 " "Info: Pin \"ledg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[6\] 0 " "Info: Pin \"ledg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "ledg\[7\] 0 " "Info: Pin \"ledg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[0\] 0 " "Info: Pin \"hex0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[1\] 0 " "Info: Pin \"hex0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[2\] 0 " "Info: Pin \"hex0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[3\] 0 " "Info: Pin \"hex0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[4\] 0 " "Info: Pin \"hex0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[5\] 0 " "Info: Pin \"hex0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex0\[6\] 0 " "Info: Pin \"hex0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[0\] 0 " "Info: Pin \"hex1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[1\] 0 " "Info: Pin \"hex1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[2\] 0 " "Info: Pin \"hex1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[3\] 0 " "Info: Pin \"hex1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[4\] 0 " "Info: Pin \"hex1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[5\] 0 " "Info: Pin \"hex1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex1\[6\] 0 " "Info: Pin \"hex1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[0\] 0 " "Info: Pin \"hex2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[1\] 0 " "Info: Pin \"hex2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[2\] 0 " "Info: Pin \"hex2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[3\] 0 " "Info: Pin \"hex2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[4\] 0 " "Info: Pin \"hex2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[5\] 0 " "Info: Pin \"hex2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex2\[6\] 0 " "Info: Pin \"hex2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[0\] 0 " "Info: Pin \"hex3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[1\] 0 " "Info: Pin \"hex3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[2\] 0 " "Info: Pin \"hex3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[3\] 0 " "Info: Pin \"hex3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[4\] 0 " "Info: Pin \"hex3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[5\] 0 " "Info: Pin \"hex3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "hex3\[6\] 0 " "Info: Pin \"hex3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "10 " "Warning: Following 10 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[0\] GND " "Info: Pin ledr\[0\] has GND driving its datain port" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { ledr[0] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledr\[0\]" } } } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[0] } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[1\] GND " "Info: Pin ledr\[1\] has GND driving its datain port" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { ledr[1] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledr\[1\]" } } } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[1] } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[2\] GND " "Info: Pin ledr\[2\] has GND driving its datain port" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { ledr[2] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledr\[2\]" } } } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[2] } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[3\] GND " "Info: Pin ledr\[3\] has GND driving its datain port" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { ledr[3] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledr\[3\]" } } } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[3] } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[4\] GND " "Info: Pin ledr\[4\] has GND driving its datain port" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { ledr[4] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledr\[4\]" } } } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[4] } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[5\] GND " "Info: Pin ledr\[5\] has GND driving its datain port" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { ledr[5] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledr\[5\]" } } } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[5] } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[6\] GND " "Info: Pin ledr\[6\] has GND driving its datain port" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { ledr[6] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledr\[6\]" } } } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[6] } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[7\] GND " "Info: Pin ledr\[7\] has GND driving its datain port" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { ledr[7] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledr\[7\]" } } } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[7] } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[8\] GND " "Info: Pin ledr\[8\] has GND driving its datain port" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { ledr[8] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledr\[8\]" } } } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[8] } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0} { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "ledr\[9\] GND " "Info: Pin ledr\[9\] has GND driving its datain port" {  } { { "e:/altera/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/quartus/bin/pin_planner.ppl" { ledr[9] } } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "ledr\[9\]" } } } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 5 -1 0 } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[9] } "NODE_NAME" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { ledr[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Allocated 237 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 20 11:06:23 2014 " "Info: Processing ended: Tue May 20 11:06:23 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Info: Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 20 11:06:24 2014 " "Info: Processing started: Tue May 20 11:06:24 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off L3C268 -c L3C268 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off L3C268 -c L3C268" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Allocated 214 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 20 11:06:27 2014 " "Info: Processing ended: Tue May 20 11:06:27 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 20 11:06:28 2014 " "Info: Processing started: Tue May 20 11:06:28 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off L3C268 -c L3C268 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off L3C268 -c L3C268 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "hex0\[0\]\$latch " "Warning: Node \"hex0\[0\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex0\[1\]\$latch " "Warning: Node \"hex0\[1\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex0\[2\]\$latch " "Warning: Node \"hex0\[2\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex0\[3\]\$latch " "Warning: Node \"hex0\[3\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex0\[4\]\$latch " "Warning: Node \"hex0\[4\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex0\[5\]\$latch " "Warning: Node \"hex0\[5\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex0\[6\]\$latch " "Warning: Node \"hex0\[6\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex1\[0\]\$latch " "Warning: Node \"hex1\[0\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex1\[1\]\$latch " "Warning: Node \"hex1\[1\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex1\[2\]\$latch " "Warning: Node \"hex1\[2\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex1\[3\]\$latch " "Warning: Node \"hex1\[3\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex1\[4\]\$latch " "Warning: Node \"hex1\[4\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex1\[5\]\$latch " "Warning: Node \"hex1\[5\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex1\[6\]\$latch " "Warning: Node \"hex1\[6\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex2\[0\]\$latch " "Warning: Node \"hex2\[0\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex2\[1\]\$latch " "Warning: Node \"hex2\[1\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex2\[2\]\$latch " "Warning: Node \"hex2\[2\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex2\[3\]\$latch " "Warning: Node \"hex2\[3\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex2\[4\]\$latch " "Warning: Node \"hex2\[4\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex2\[5\]\$latch " "Warning: Node \"hex2\[5\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex2\[6\]\$latch " "Warning: Node \"hex2\[6\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex3\[0\]\$latch " "Warning: Node \"hex3\[0\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex3\[1\]\$latch " "Warning: Node \"hex3\[1\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex3\[2\]\$latch " "Warning: Node \"hex3\[2\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex3\[3\]\$latch " "Warning: Node \"hex3\[3\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex3\[4\]\$latch " "Warning: Node \"hex3\[4\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex3\[5\]\$latch " "Warning: Node \"hex3\[5\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "hex3\[6\]\$latch " "Warning: Node \"hex3\[6\]\$latch\" is a latch" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 4 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_CLK" "key\[1\] " "Info: Assuming node \"key\[1\]\" is an undefined clock" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 3 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "key\[1\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "sw\[9\] " "Info: Assuming node \"sw\[9\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "12 " "Warning: Found 12 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "hex1\[0\]~1504 " "Info: Detected gated clock \"hex1\[0\]~1504\" as buffer" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex1\[0\]~1504" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "hex2\[6\]~171 " "Info: Detected gated clock \"hex2\[6\]~171\" as buffer" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex2\[6\]~171" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "hex0\[0\]~1332 " "Info: Detected gated clock \"hex0\[0\]~1332\" as buffer" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex0\[0\]~1332" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideOr45~32 " "Info: Detected gated clock \"WideOr45~32\" as buffer" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 166 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr45~32" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "hex0\[0\]~1331 " "Info: Detected gated clock \"hex0\[0\]~1331\" as buffer" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "hex0\[0\]~1331" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "totalDispensed\[6\] " "Info: Detected ripple clock \"totalDispensed\[6\]\" as buffer" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "totalDispensed\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "totalDispensed\[2\] " "Info: Detected ripple clock \"totalDispensed\[2\]\" as buffer" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "totalDispensed\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "totalDispensed\[3\] " "Info: Detected ripple clock \"totalDispensed\[3\]\" as buffer" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "totalDispensed\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "totalDispensed\[4\] " "Info: Detected ripple clock \"totalDispensed\[4\]\" as buffer" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "totalDispensed\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "totalDispensed\[5\] " "Info: Detected ripple clock \"totalDispensed\[5\]\" as buffer" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "totalDispensed\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "state\[1\] " "Info: Detected ripple clock \"state\[1\]\" as buffer" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "state\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "state\[0\] " "Info: Detected ripple clock \"state\[0\]\" as buffer" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } } { "e:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "state\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clock register clockIndex\[0\] register count\[0\] 141.68 MHz 7.058 ns Internal " "Info: Clock \"clock\" has Internal fmax of 141.68 MHz between source register \"clockIndex\[0\]\" and destination register \"count\[0\]\" (period= 7.058 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.818 ns + Longest register register " "Info: + Longest register to register delay is 6.818 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clockIndex\[0\] 1 REG LCFF_X22_Y14_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y14_N7; Fanout = 2; REG Node = 'clockIndex\[0\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockIndex[0] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.380 ns) + CELL(0.517 ns) 0.897 ns Add11~457 2 COMB LCCOMB_X22_Y14_N8 2 " "Info: 2: + IC(0.380 ns) + CELL(0.517 ns) = 0.897 ns; Loc. = LCCOMB_X22_Y14_N8; Fanout = 2; COMB Node = 'Add11~457'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.897 ns" { clockIndex[0] Add11~457 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 0.977 ns Add11~459 3 COMB LCCOMB_X22_Y14_N10 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 0.977 ns; Loc. = LCCOMB_X22_Y14_N10; Fanout = 2; COMB Node = 'Add11~459'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add11~457 Add11~459 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.057 ns Add11~461 4 COMB LCCOMB_X22_Y14_N12 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.057 ns; Loc. = LCCOMB_X22_Y14_N12; Fanout = 2; COMB Node = 'Add11~461'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add11~459 Add11~461 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 1.231 ns Add11~463 5 COMB LCCOMB_X22_Y14_N14 2 " "Info: 5: + IC(0.000 ns) + CELL(0.174 ns) = 1.231 ns; Loc. = LCCOMB_X22_Y14_N14; Fanout = 2; COMB Node = 'Add11~463'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Add11~461 Add11~463 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.311 ns Add11~465 6 COMB LCCOMB_X22_Y14_N16 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.311 ns; Loc. = LCCOMB_X22_Y14_N16; Fanout = 2; COMB Node = 'Add11~465'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add11~463 Add11~465 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.391 ns Add11~467 7 COMB LCCOMB_X22_Y14_N18 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.391 ns; Loc. = LCCOMB_X22_Y14_N18; Fanout = 2; COMB Node = 'Add11~467'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add11~465 Add11~467 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.471 ns Add11~469 8 COMB LCCOMB_X22_Y14_N20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.471 ns; Loc. = LCCOMB_X22_Y14_N20; Fanout = 2; COMB Node = 'Add11~469'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add11~467 Add11~469 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.551 ns Add11~471 9 COMB LCCOMB_X22_Y14_N22 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 1.551 ns; Loc. = LCCOMB_X22_Y14_N22; Fanout = 2; COMB Node = 'Add11~471'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add11~469 Add11~471 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.631 ns Add11~473 10 COMB LCCOMB_X22_Y14_N24 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 1.631 ns; Loc. = LCCOMB_X22_Y14_N24; Fanout = 2; COMB Node = 'Add11~473'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add11~471 Add11~473 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.711 ns Add11~475 11 COMB LCCOMB_X22_Y14_N26 2 " "Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 1.711 ns; Loc. = LCCOMB_X22_Y14_N26; Fanout = 2; COMB Node = 'Add11~475'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add11~473 Add11~475 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.791 ns Add11~477 12 COMB LCCOMB_X22_Y14_N28 2 " "Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 1.791 ns; Loc. = LCCOMB_X22_Y14_N28; Fanout = 2; COMB Node = 'Add11~477'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add11~475 Add11~477 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.161 ns) 1.952 ns Add11~479 13 COMB LCCOMB_X22_Y14_N30 2 " "Info: 13: + IC(0.000 ns) + CELL(0.161 ns) = 1.952 ns; Loc. = LCCOMB_X22_Y14_N30; Fanout = 2; COMB Node = 'Add11~479'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.161 ns" { Add11~477 Add11~479 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.032 ns Add11~481 14 COMB LCCOMB_X22_Y13_N0 2 " "Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 2.032 ns; Loc. = LCCOMB_X22_Y13_N0; Fanout = 2; COMB Node = 'Add11~481'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add11~479 Add11~481 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.112 ns Add11~483 15 COMB LCCOMB_X22_Y13_N2 2 " "Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 2.112 ns; Loc. = LCCOMB_X22_Y13_N2; Fanout = 2; COMB Node = 'Add11~483'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add11~481 Add11~483 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.192 ns Add11~485 16 COMB LCCOMB_X22_Y13_N4 2 " "Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 2.192 ns; Loc. = LCCOMB_X22_Y13_N4; Fanout = 2; COMB Node = 'Add11~485'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add11~483 Add11~485 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.272 ns Add11~487 17 COMB LCCOMB_X22_Y13_N6 2 " "Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 2.272 ns; Loc. = LCCOMB_X22_Y13_N6; Fanout = 2; COMB Node = 'Add11~487'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add11~485 Add11~487 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.352 ns Add11~489 18 COMB LCCOMB_X22_Y13_N8 2 " "Info: 18: + IC(0.000 ns) + CELL(0.080 ns) = 2.352 ns; Loc. = LCCOMB_X22_Y13_N8; Fanout = 2; COMB Node = 'Add11~489'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add11~487 Add11~489 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 2.432 ns Add11~491 19 COMB LCCOMB_X22_Y13_N10 2 " "Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 2.432 ns; Loc. = LCCOMB_X22_Y13_N10; Fanout = 2; COMB Node = 'Add11~491'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add11~489 Add11~491 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.890 ns Add11~492 20 COMB LCCOMB_X22_Y13_N12 2 " "Info: 20: + IC(0.000 ns) + CELL(0.458 ns) = 2.890 ns; Loc. = LCCOMB_X22_Y13_N12; Fanout = 2; COMB Node = 'Add11~492'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add11~491 Add11~492 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 141 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.521 ns) 4.231 ns Equal10~250 21 COMB LCCOMB_X23_Y13_N22 1 " "Info: 21: + IC(0.820 ns) + CELL(0.521 ns) = 4.231 ns; Loc. = LCCOMB_X23_Y13_N22; Fanout = 1; COMB Node = 'Equal10~250'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.341 ns" { Add11~492 Equal10~250 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.301 ns) + CELL(0.178 ns) 4.710 ns Equal10~254 22 COMB LCCOMB_X23_Y13_N2 2 " "Info: 22: + IC(0.301 ns) + CELL(0.178 ns) = 4.710 ns; Loc. = LCCOMB_X23_Y13_N2; Fanout = 2; COMB Node = 'Equal10~254'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.479 ns" { Equal10~250 Equal10~254 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 142 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.305 ns) + CELL(0.178 ns) 5.193 ns count\[5\]~355 23 COMB LCCOMB_X23_Y13_N24 31 " "Info: 23: + IC(0.305 ns) + CELL(0.178 ns) = 5.193 ns; Loc. = LCCOMB_X23_Y13_N24; Fanout = 31; COMB Node = 'count\[5\]~355'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.483 ns" { Equal10~254 count[5]~355 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.867 ns) + CELL(0.758 ns) 6.818 ns count\[0\] 24 REG LCFF_X24_Y15_N3 2 " "Info: 24: + IC(0.867 ns) + CELL(0.758 ns) = 6.818 ns; Loc. = LCFF_X24_Y15_N3; Fanout = 2; REG Node = 'count\[0\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.625 ns" { count[5]~355 count[0] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.145 ns ( 60.79 % ) " "Info: Total cell delay = 4.145 ns ( 60.79 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.673 ns ( 39.21 % ) " "Info: Total interconnect delay = 2.673 ns ( 39.21 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.818 ns" { clockIndex[0] Add11~457 Add11~459 Add11~461 Add11~463 Add11~465 Add11~467 Add11~469 Add11~471 Add11~473 Add11~475 Add11~477 Add11~479 Add11~481 Add11~483 Add11~485 Add11~487 Add11~489 Add11~491 Add11~492 Equal10~250 Equal10~254 count[5]~355 count[0] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "6.818 ns" { clockIndex[0] {} Add11~457 {} Add11~459 {} Add11~461 {} Add11~463 {} Add11~465 {} Add11~467 {} Add11~469 {} Add11~471 {} Add11~473 {} Add11~475 {} Add11~477 {} Add11~479 {} Add11~481 {} Add11~483 {} Add11~485 {} Add11~487 {} Add11~489 {} Add11~491 {} Add11~492 {} Equal10~250 {} Equal10~254 {} count[5]~355 {} count[0] {} } { 0.000ns 0.380ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.820ns 0.301ns 0.305ns 0.867ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.521ns 0.178ns 0.178ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.001 ns - Smallest " "Info: - Smallest clock skew is -0.001 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.848 ns + Shortest register " "Info: + Shortest clock path from clock \"clock\" to destination register is 2.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock~clkctrl 2 COMB CLKCTRL_G10 32 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 32; COMB Node = 'clock~clkctrl'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock clock~clkctrl } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.988 ns) + CELL(0.602 ns) 2.848 ns count\[0\] 3 REG LCFF_X24_Y15_N3 2 " "Info: 3: + IC(0.988 ns) + CELL(0.602 ns) = 2.848 ns; Loc. = LCFF_X24_Y15_N3; Fanout = 2; REG Node = 'count\[0\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.590 ns" { clock~clkctrl count[0] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.16 % ) " "Info: Total cell delay = 1.628 ns ( 57.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.220 ns ( 42.84 % ) " "Info: Total interconnect delay = 1.220 ns ( 42.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { clock clock~clkctrl count[0] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { clock {} clock~combout {} clock~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.232ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.849 ns - Longest register " "Info: - Longest clock path from clock \"clock\" to source register is 2.849 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns clock 1 CLK PIN_A12 1 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_A12; Fanout = 1; CLK Node = 'clock'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.232 ns) + CELL(0.000 ns) 1.258 ns clock~clkctrl 2 COMB CLKCTRL_G10 32 " "Info: 2: + IC(0.232 ns) + CELL(0.000 ns) = 1.258 ns; Loc. = CLKCTRL_G10; Fanout = 32; COMB Node = 'clock~clkctrl'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.232 ns" { clock clock~clkctrl } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.602 ns) 2.849 ns clockIndex\[0\] 3 REG LCFF_X22_Y14_N7 2 " "Info: 3: + IC(0.989 ns) + CELL(0.602 ns) = 2.849 ns; Loc. = LCFF_X22_Y14_N7; Fanout = 2; REG Node = 'clockIndex\[0\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { clock~clkctrl clockIndex[0] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 137 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.628 ns ( 57.14 % ) " "Info: Total cell delay = 1.628 ns ( 57.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.221 ns ( 42.86 % ) " "Info: Total interconnect delay = 1.221 ns ( 42.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clock clock~clkctrl clockIndex[0] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { clock {} clock~combout {} clock~clkctrl {} clockIndex[0] {} } { 0.000ns 0.000ns 0.232ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { clock clock~clkctrl count[0] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { clock {} clock~combout {} clock~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.232ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clock clock~clkctrl clockIndex[0] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { clock {} clock~combout {} clock~clkctrl {} clockIndex[0] {} } { 0.000ns 0.000ns 0.232ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 137 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 137 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.818 ns" { clockIndex[0] Add11~457 Add11~459 Add11~461 Add11~463 Add11~465 Add11~467 Add11~469 Add11~471 Add11~473 Add11~475 Add11~477 Add11~479 Add11~481 Add11~483 Add11~485 Add11~487 Add11~489 Add11~491 Add11~492 Equal10~250 Equal10~254 count[5]~355 count[0] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "6.818 ns" { clockIndex[0] {} Add11~457 {} Add11~459 {} Add11~461 {} Add11~463 {} Add11~465 {} Add11~467 {} Add11~469 {} Add11~471 {} Add11~473 {} Add11~475 {} Add11~477 {} Add11~479 {} Add11~481 {} Add11~483 {} Add11~485 {} Add11~487 {} Add11~489 {} Add11~491 {} Add11~492 {} Equal10~250 {} Equal10~254 {} count[5]~355 {} count[0] {} } { 0.000ns 0.380ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.820ns 0.301ns 0.305ns 0.867ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.161ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.080ns 0.458ns 0.521ns 0.178ns 0.178ns 0.758ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { clock clock~clkctrl count[0] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { clock {} clock~combout {} clock~clkctrl {} count[0] {} } { 0.000ns 0.000ns 0.232ns 0.988ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.849 ns" { clock clock~clkctrl clockIndex[0] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "2.849 ns" { clock {} clock~combout {} clock~clkctrl {} clockIndex[0] {} } { 0.000ns 0.000ns 0.232ns 0.989ns } { 0.000ns 1.026ns 0.000ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "key\[1\] register state\[0\] register totalDispensed\[5\] 78.6 MHz 12.723 ns Internal " "Info: Clock \"key\[1\]\" has Internal fmax of 78.6 MHz between source register \"state\[0\]\" and destination register \"totalDispensed\[5\]\" (period= 12.723 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.916 ns + Longest register register " "Info: + Longest register to register delay is 12.916 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns state\[0\] 1 REG LCFF_X35_Y16_N21 29 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y16_N21; Fanout = 29; REG Node = 'state\[0\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { state[0] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.440 ns) + CELL(0.512 ns) 0.952 ns change~954 2 COMB LCCOMB_X35_Y16_N8 2 " "Info: 2: + IC(0.440 ns) + CELL(0.512 ns) = 0.952 ns; Loc. = LCCOMB_X35_Y16_N8; Fanout = 2; COMB Node = 'change~954'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.952 ns" { state[0] change~954 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.178 ns) 2.010 ns always1~622 3 COMB LCCOMB_X35_Y15_N28 1 " "Info: 3: + IC(0.880 ns) + CELL(0.178 ns) = 2.010 ns; Loc. = LCCOMB_X35_Y15_N28; Fanout = 1; COMB Node = 'always1~622'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.058 ns" { change~954 always1~622 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.553 ns) + CELL(0.545 ns) 3.108 ns always1~623 4 COMB LCCOMB_X35_Y15_N22 3 " "Info: 4: + IC(0.553 ns) + CELL(0.545 ns) = 3.108 ns; Loc. = LCCOMB_X35_Y15_N22; Fanout = 3; COMB Node = 'always1~623'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.098 ns" { always1~622 always1~623 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.178 ns) 3.584 ns deposit~2458 5 COMB LCCOMB_X35_Y15_N30 74 " "Info: 5: + IC(0.298 ns) + CELL(0.178 ns) = 3.584 ns; Loc. = LCCOMB_X35_Y15_N30; Fanout = 74; COMB Node = 'deposit~2458'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { always1~623 deposit~2458 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.495 ns) 4.439 ns Add3~93 6 COMB LCCOMB_X35_Y15_N4 2 " "Info: 6: + IC(0.360 ns) + CELL(0.495 ns) = 4.439 ns; Loc. = LCCOMB_X35_Y15_N4; Fanout = 2; COMB Node = 'Add3~93'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { deposit~2458 Add3~93 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.519 ns Add3~95 7 COMB LCCOMB_X35_Y15_N6 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 4.519 ns; Loc. = LCCOMB_X35_Y15_N6; Fanout = 2; COMB Node = 'Add3~95'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add3~93 Add3~95 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.599 ns Add3~97 8 COMB LCCOMB_X35_Y15_N8 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 4.599 ns; Loc. = LCCOMB_X35_Y15_N8; Fanout = 2; COMB Node = 'Add3~97'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add3~95 Add3~97 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.679 ns Add3~99 9 COMB LCCOMB_X35_Y15_N10 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 4.679 ns; Loc. = LCCOMB_X35_Y15_N10; Fanout = 2; COMB Node = 'Add3~99'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add3~97 Add3~99 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 4.759 ns Add3~101 10 COMB LCCOMB_X35_Y15_N12 2 " "Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 4.759 ns; Loc. = LCCOMB_X35_Y15_N12; Fanout = 2; COMB Node = 'Add3~101'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add3~99 Add3~101 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 4.933 ns Add3~103 11 COMB LCCOMB_X35_Y15_N14 1 " "Info: 11: + IC(0.000 ns) + CELL(0.174 ns) = 4.933 ns; Loc. = LCCOMB_X35_Y15_N14; Fanout = 1; COMB Node = 'Add3~103'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Add3~101 Add3~103 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 5.391 ns Add3~104 12 COMB LCCOMB_X35_Y15_N16 1 " "Info: 12: + IC(0.000 ns) + CELL(0.458 ns) = 5.391 ns; Loc. = LCCOMB_X35_Y15_N16; Fanout = 1; COMB Node = 'Add3~104'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add3~103 Add3~104 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.322 ns) 6.600 ns deposit~2467 13 COMB LCCOMB_X35_Y17_N0 1 " "Info: 13: + IC(0.887 ns) + CELL(0.322 ns) = 6.600 ns; Loc. = LCCOMB_X35_Y17_N0; Fanout = 1; COMB Node = 'deposit~2467'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { Add3~104 deposit~2467 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.178 ns) 7.650 ns Add1~929 14 COMB LCCOMB_X35_Y16_N18 1 " "Info: 14: + IC(0.872 ns) + CELL(0.178 ns) = 7.650 ns; Loc. = LCCOMB_X35_Y16_N18; Fanout = 1; COMB Node = 'Add1~929'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.050 ns" { deposit~2467 Add1~929 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 8.120 ns Add1~939 15 COMB LCCOMB_X35_Y16_N6 6 " "Info: 15: + IC(0.292 ns) + CELL(0.178 ns) = 8.120 ns; Loc. = LCCOMB_X35_Y16_N6; Fanout = 6; COMB Node = 'Add1~939'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { Add1~929 Add1~939 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.178 ns) 9.180 ns deposit~2487 16 COMB LCCOMB_X35_Y17_N28 2 " "Info: 16: + IC(0.882 ns) + CELL(0.178 ns) = 9.180 ns; Loc. = LCCOMB_X35_Y17_N28; Fanout = 2; COMB Node = 'deposit~2487'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { Add1~939 deposit~2487 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.177 ns) 9.654 ns totalDispensed\[6\]~408 17 COMB LCCOMB_X35_Y17_N26 1 " "Info: 17: + IC(0.297 ns) + CELL(0.177 ns) = 9.654 ns; Loc. = LCCOMB_X35_Y17_N26; Fanout = 1; COMB Node = 'totalDispensed\[6\]~408'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { deposit~2487 totalDispensed[6]~408 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 10.121 ns totalDispensed\[6\]~409 18 COMB LCCOMB_X35_Y17_N24 1 " "Info: 18: + IC(0.289 ns) + CELL(0.178 ns) = 10.121 ns; Loc. = LCCOMB_X35_Y17_N24; Fanout = 1; COMB Node = 'totalDispensed\[6\]~409'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { totalDispensed[6]~408 totalDispensed[6]~409 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.322 ns) 10.739 ns totalDispensed\[0\]~411 19 COMB LCCOMB_X35_Y17_N18 7 " "Info: 19: + IC(0.296 ns) + CELL(0.322 ns) = 10.739 ns; Loc. = LCCOMB_X35_Y17_N18; Fanout = 7; COMB Node = 'totalDispensed\[0\]~411'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.618 ns" { totalDispensed[6]~409 totalDispensed[0]~411 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.419 ns) + CELL(0.758 ns) 12.916 ns totalDispensed\[5\] 20 REG LCFF_X27_Y13_N17 5 " "Info: 20: + IC(1.419 ns) + CELL(0.758 ns) = 12.916 ns; Loc. = LCFF_X27_Y13_N17; Fanout = 5; REG Node = 'totalDispensed\[5\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.177 ns" { totalDispensed[0]~411 totalDispensed[5] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.151 ns ( 39.88 % ) " "Info: Total cell delay = 5.151 ns ( 39.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.765 ns ( 60.12 % ) " "Info: Total interconnect delay = 7.765 ns ( 60.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "12.916 ns" { state[0] change~954 always1~622 always1~623 deposit~2458 Add3~93 Add3~95 Add3~97 Add3~99 Add3~101 Add3~103 Add3~104 deposit~2467 Add1~929 Add1~939 deposit~2487 totalDispensed[6]~408 totalDispensed[6]~409 totalDispensed[0]~411 totalDispensed[5] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "12.916 ns" { state[0] {} change~954 {} always1~622 {} always1~623 {} deposit~2458 {} Add3~93 {} Add3~95 {} Add3~97 {} Add3~99 {} Add3~101 {} Add3~103 {} Add3~104 {} deposit~2467 {} Add1~929 {} Add1~939 {} deposit~2487 {} totalDispensed[6]~408 {} totalDispensed[6]~409 {} totalDispensed[0]~411 {} totalDispensed[5] {} } { 0.000ns 0.440ns 0.880ns 0.553ns 0.298ns 0.360ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.887ns 0.872ns 0.292ns 0.882ns 0.297ns 0.289ns 0.296ns 1.419ns } { 0.000ns 0.512ns 0.178ns 0.545ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.322ns 0.178ns 0.178ns 0.178ns 0.177ns 0.178ns 0.322ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.432 ns - Smallest " "Info: - Smallest clock skew is 0.432 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[1\] destination 3.884 ns + Shortest register " "Info: + Shortest clock path from clock \"key\[1\]\" to destination register is 3.884 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns key\[1\] 1 CLK PIN_R21 29 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 29; CLK Node = 'key\[1\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.418 ns) + CELL(0.602 ns) 3.884 ns totalDispensed\[5\] 2 REG LCFF_X27_Y13_N17 5 " "Info: 2: + IC(2.418 ns) + CELL(0.602 ns) = 3.884 ns; Loc. = LCFF_X27_Y13_N17; Fanout = 5; REG Node = 'totalDispensed\[5\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.020 ns" { key[1] totalDispensed[5] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 37.74 % ) " "Info: Total cell delay = 1.466 ns ( 37.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.418 ns ( 62.26 % ) " "Info: Total interconnect delay = 2.418 ns ( 62.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.884 ns" { key[1] totalDispensed[5] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.884 ns" { key[1] {} key[1]~combout {} totalDispensed[5] {} } { 0.000ns 0.000ns 2.418ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[1\] source 3.452 ns - Longest register " "Info: - Longest clock path from clock \"key\[1\]\" to source register is 3.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns key\[1\] 1 CLK PIN_R21 29 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 29; CLK Node = 'key\[1\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.986 ns) + CELL(0.602 ns) 3.452 ns state\[0\] 2 REG LCFF_X35_Y16_N21 29 " "Info: 2: + IC(1.986 ns) + CELL(0.602 ns) = 3.452 ns; Loc. = LCFF_X35_Y16_N21; Fanout = 29; REG Node = 'state\[0\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.588 ns" { key[1] state[0] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 42.47 % ) " "Info: Total cell delay = 1.466 ns ( 42.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.986 ns ( 57.53 % ) " "Info: Total interconnect delay = 1.986 ns ( 57.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.452 ns" { key[1] state[0] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.452 ns" { key[1] {} key[1]~combout {} state[0] {} } { 0.000ns 0.000ns 1.986ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.884 ns" { key[1] totalDispensed[5] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.884 ns" { key[1] {} key[1]~combout {} totalDispensed[5] {} } { 0.000ns 0.000ns 2.418ns } { 0.000ns 0.864ns 0.602ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.452 ns" { key[1] state[0] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.452 ns" { key[1] {} key[1]~combout {} state[0] {} } { 0.000ns 0.000ns 1.986ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "12.916 ns" { state[0] change~954 always1~622 always1~623 deposit~2458 Add3~93 Add3~95 Add3~97 Add3~99 Add3~101 Add3~103 Add3~104 deposit~2467 Add1~929 Add1~939 deposit~2487 totalDispensed[6]~408 totalDispensed[6]~409 totalDispensed[0]~411 totalDispensed[5] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "12.916 ns" { state[0] {} change~954 {} always1~622 {} always1~623 {} deposit~2458 {} Add3~93 {} Add3~95 {} Add3~97 {} Add3~99 {} Add3~101 {} Add3~103 {} Add3~104 {} deposit~2467 {} Add1~929 {} Add1~939 {} deposit~2487 {} totalDispensed[6]~408 {} totalDispensed[6]~409 {} totalDispensed[0]~411 {} totalDispensed[5] {} } { 0.000ns 0.440ns 0.880ns 0.553ns 0.298ns 0.360ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.887ns 0.872ns 0.292ns 0.882ns 0.297ns 0.289ns 0.296ns 1.419ns } { 0.000ns 0.512ns 0.178ns 0.545ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.322ns 0.178ns 0.178ns 0.178ns 0.177ns 0.178ns 0.322ns 0.758ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.884 ns" { key[1] totalDispensed[5] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.884 ns" { key[1] {} key[1]~combout {} totalDispensed[5] {} } { 0.000ns 0.000ns 2.418ns } { 0.000ns 0.864ns 0.602ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.452 ns" { key[1] state[0] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.452 ns" { key[1] {} key[1]~combout {} state[0] {} } { 0.000ns 0.000ns 1.986ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "key\[1\] 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"key\[1\]\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "errorCase\[0\] hex0\[6\]\$latch key\[1\] 3.293 ns " "Info: Found hold time violation between source  pin or register \"errorCase\[0\]\" and destination pin or register \"hex0\[6\]\$latch\" for clock \"key\[1\]\" (Hold time is 3.293 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "6.657 ns + Largest " "Info: + Largest clock skew is 6.657 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[1\] destination 10.109 ns + Longest register " "Info: + Longest clock path from clock \"key\[1\]\" to destination register is 10.109 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns key\[1\] 1 CLK PIN_R21 29 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 29; CLK Node = 'key\[1\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.986 ns) + CELL(0.879 ns) 3.729 ns state\[1\] 2 REG LCFF_X35_Y16_N15 27 " "Info: 2: + IC(1.986 ns) + CELL(0.879 ns) = 3.729 ns; Loc. = LCFF_X35_Y16_N15; Fanout = 27; REG Node = 'state\[1\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { key[1] state[1] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.353 ns) + CELL(0.322 ns) 5.404 ns hex0\[0\]~1331 3 COMB LCCOMB_X31_Y17_N26 1 " "Info: 3: + IC(1.353 ns) + CELL(0.322 ns) = 5.404 ns; Loc. = LCCOMB_X31_Y17_N26; Fanout = 1; COMB Node = 'hex0\[0\]~1331'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.675 ns" { state[1] hex0[0]~1331 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.180 ns) + CELL(0.278 ns) 6.862 ns hex0\[0\]~1332 4 COMB LCCOMB_X27_Y13_N26 1 " "Info: 4: + IC(1.180 ns) + CELL(0.278 ns) = 6.862 ns; Loc. = LCCOMB_X27_Y13_N26; Fanout = 1; COMB Node = 'hex0\[0\]~1332'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.458 ns" { hex0[0]~1331 hex0[0]~1332 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.656 ns) + CELL(0.000 ns) 8.518 ns hex0\[0\]~1332clkctrl 5 COMB CLKCTRL_G8 7 " "Info: 5: + IC(1.656 ns) + CELL(0.000 ns) = 8.518 ns; Loc. = CLKCTRL_G8; Fanout = 7; COMB Node = 'hex0\[0\]~1332clkctrl'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.656 ns" { hex0[0]~1332 hex0[0]~1332clkctrl } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.413 ns) + CELL(0.178 ns) 10.109 ns hex0\[6\]\$latch 6 REG LCCOMB_X24_Y12_N28 1 " "Info: 6: + IC(1.413 ns) + CELL(0.178 ns) = 10.109 ns; Loc. = LCCOMB_X24_Y12_N28; Fanout = 1; REG Node = 'hex0\[6\]\$latch'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.591 ns" { hex0[0]~1332clkctrl hex0[6]$latch } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.521 ns ( 24.94 % ) " "Info: Total cell delay = 2.521 ns ( 24.94 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.588 ns ( 75.06 % ) " "Info: Total interconnect delay = 7.588 ns ( 75.06 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.109 ns" { key[1] state[1] hex0[0]~1331 hex0[0]~1332 hex0[0]~1332clkctrl hex0[6]$latch } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "10.109 ns" { key[1] {} key[1]~combout {} state[1] {} hex0[0]~1331 {} hex0[0]~1332 {} hex0[0]~1332clkctrl {} hex0[6]$latch {} } { 0.000ns 0.000ns 1.986ns 1.353ns 1.180ns 1.656ns 1.413ns } { 0.000ns 0.864ns 0.879ns 0.322ns 0.278ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[1\] source 3.452 ns - Shortest register " "Info: - Shortest clock path from clock \"key\[1\]\" to source register is 3.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns key\[1\] 1 CLK PIN_R21 29 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 29; CLK Node = 'key\[1\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.986 ns) + CELL(0.602 ns) 3.452 ns errorCase\[0\] 2 REG LCFF_X35_Y16_N5 39 " "Info: 2: + IC(1.986 ns) + CELL(0.602 ns) = 3.452 ns; Loc. = LCFF_X35_Y16_N5; Fanout = 39; REG Node = 'errorCase\[0\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.588 ns" { key[1] errorCase[0] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 42.47 % ) " "Info: Total cell delay = 1.466 ns ( 42.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.986 ns ( 57.53 % ) " "Info: Total interconnect delay = 1.986 ns ( 57.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.452 ns" { key[1] errorCase[0] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.452 ns" { key[1] {} key[1]~combout {} errorCase[0] {} } { 0.000ns 0.000ns 1.986ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.109 ns" { key[1] state[1] hex0[0]~1331 hex0[0]~1332 hex0[0]~1332clkctrl hex0[6]$latch } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "10.109 ns" { key[1] {} key[1]~combout {} state[1] {} hex0[0]~1331 {} hex0[0]~1332 {} hex0[0]~1332clkctrl {} hex0[6]$latch {} } { 0.000ns 0.000ns 1.986ns 1.353ns 1.180ns 1.656ns 1.413ns } { 0.000ns 0.864ns 0.879ns 0.322ns 0.278ns 0.000ns 0.178ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.452 ns" { key[1] errorCase[0] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.452 ns" { key[1] {} key[1]~combout {} errorCase[0] {} } { 0.000ns 0.000ns 1.986ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns - " "Info: - Micro clock to output delay of source is 0.277 ns" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.087 ns - Shortest register register " "Info: - Shortest register to register delay is 3.087 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns errorCase\[0\] 1 REG LCFF_X35_Y16_N5 39 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y16_N5; Fanout = 39; REG Node = 'errorCase\[0\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { errorCase[0] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.152 ns) + CELL(0.322 ns) 2.474 ns hex0\[6\]~1348 2 COMB LCCOMB_X24_Y12_N4 1 " "Info: 2: + IC(2.152 ns) + CELL(0.322 ns) = 2.474 ns; Loc. = LCCOMB_X24_Y12_N4; Fanout = 1; COMB Node = 'hex0\[6\]~1348'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.474 ns" { errorCase[0] hex0[6]~1348 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.294 ns) + CELL(0.319 ns) 3.087 ns hex0\[6\]\$latch 3 REG LCCOMB_X24_Y12_N28 1 " "Info: 3: + IC(0.294 ns) + CELL(0.319 ns) = 3.087 ns; Loc. = LCCOMB_X24_Y12_N28; Fanout = 1; REG Node = 'hex0\[6\]\$latch'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.613 ns" { hex0[6]~1348 hex0[6]$latch } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.641 ns ( 20.76 % ) " "Info: Total cell delay = 0.641 ns ( 20.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.446 ns ( 79.24 % ) " "Info: Total interconnect delay = 2.446 ns ( 79.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.087 ns" { errorCase[0] hex0[6]~1348 hex0[6]$latch } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.087 ns" { errorCase[0] {} hex0[6]~1348 {} hex0[6]$latch {} } { 0.000ns 2.152ns 0.294ns } { 0.000ns 0.322ns 0.319ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "10.109 ns" { key[1] state[1] hex0[0]~1331 hex0[0]~1332 hex0[0]~1332clkctrl hex0[6]$latch } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "10.109 ns" { key[1] {} key[1]~combout {} state[1] {} hex0[0]~1331 {} hex0[0]~1332 {} hex0[0]~1332clkctrl {} hex0[6]$latch {} } { 0.000ns 0.000ns 1.986ns 1.353ns 1.180ns 1.656ns 1.413ns } { 0.000ns 0.864ns 0.879ns 0.322ns 0.278ns 0.000ns 0.178ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.452 ns" { key[1] errorCase[0] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.452 ns" { key[1] {} key[1]~combout {} errorCase[0] {} } { 0.000ns 0.000ns 1.986ns } { 0.000ns 0.864ns 0.602ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.087 ns" { errorCase[0] hex0[6]~1348 hex0[6]$latch } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.087 ns" { errorCase[0] {} hex0[6]~1348 {} hex0[6]$latch {} } { 0.000ns 2.152ns 0.294ns } { 0.000ns 0.322ns 0.319ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "totalDispensed\[5\] sw\[4\] key\[1\] 10.320 ns register " "Info: tsu for register \"totalDispensed\[5\]\" (data pin = \"sw\[4\]\", clock pin = \"key\[1\]\") is 10.320 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.242 ns + Longest pin register " "Info: + Longest pin to register delay is 14.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.006 ns) 1.006 ns sw\[4\] 1 PIN PIN_W12 11 " "Info: 1: + IC(0.000 ns) + CELL(1.006 ns) = 1.006 ns; Loc. = PIN_W12; Fanout = 11; PIN Node = 'sw\[4\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[4] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.809 ns) + CELL(0.521 ns) 3.336 ns always1~622 2 COMB LCCOMB_X35_Y15_N28 1 " "Info: 2: + IC(1.809 ns) + CELL(0.521 ns) = 3.336 ns; Loc. = LCCOMB_X35_Y15_N28; Fanout = 1; COMB Node = 'always1~622'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.330 ns" { sw[4] always1~622 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.553 ns) + CELL(0.545 ns) 4.434 ns always1~623 3 COMB LCCOMB_X35_Y15_N22 3 " "Info: 3: + IC(0.553 ns) + CELL(0.545 ns) = 4.434 ns; Loc. = LCCOMB_X35_Y15_N22; Fanout = 3; COMB Node = 'always1~623'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.098 ns" { always1~622 always1~623 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.298 ns) + CELL(0.178 ns) 4.910 ns deposit~2458 4 COMB LCCOMB_X35_Y15_N30 74 " "Info: 4: + IC(0.298 ns) + CELL(0.178 ns) = 4.910 ns; Loc. = LCCOMB_X35_Y15_N30; Fanout = 74; COMB Node = 'deposit~2458'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.476 ns" { always1~623 deposit~2458 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.360 ns) + CELL(0.495 ns) 5.765 ns Add3~93 5 COMB LCCOMB_X35_Y15_N4 2 " "Info: 5: + IC(0.360 ns) + CELL(0.495 ns) = 5.765 ns; Loc. = LCCOMB_X35_Y15_N4; Fanout = 2; COMB Node = 'Add3~93'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.855 ns" { deposit~2458 Add3~93 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.845 ns Add3~95 6 COMB LCCOMB_X35_Y15_N6 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 5.845 ns; Loc. = LCCOMB_X35_Y15_N6; Fanout = 2; COMB Node = 'Add3~95'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add3~93 Add3~95 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 5.925 ns Add3~97 7 COMB LCCOMB_X35_Y15_N8 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 5.925 ns; Loc. = LCCOMB_X35_Y15_N8; Fanout = 2; COMB Node = 'Add3~97'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add3~95 Add3~97 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.005 ns Add3~99 8 COMB LCCOMB_X35_Y15_N10 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 6.005 ns; Loc. = LCCOMB_X35_Y15_N10; Fanout = 2; COMB Node = 'Add3~99'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add3~97 Add3~99 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 6.085 ns Add3~101 9 COMB LCCOMB_X35_Y15_N12 2 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 6.085 ns; Loc. = LCCOMB_X35_Y15_N12; Fanout = 2; COMB Node = 'Add3~101'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { Add3~99 Add3~101 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 6.259 ns Add3~103 10 COMB LCCOMB_X35_Y15_N14 1 " "Info: 10: + IC(0.000 ns) + CELL(0.174 ns) = 6.259 ns; Loc. = LCCOMB_X35_Y15_N14; Fanout = 1; COMB Node = 'Add3~103'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { Add3~101 Add3~103 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 6.717 ns Add3~104 11 COMB LCCOMB_X35_Y15_N16 1 " "Info: 11: + IC(0.000 ns) + CELL(0.458 ns) = 6.717 ns; Loc. = LCCOMB_X35_Y15_N16; Fanout = 1; COMB Node = 'Add3~104'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { Add3~103 Add3~104 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 82 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.322 ns) 7.926 ns deposit~2467 12 COMB LCCOMB_X35_Y17_N0 1 " "Info: 12: + IC(0.887 ns) + CELL(0.322 ns) = 7.926 ns; Loc. = LCCOMB_X35_Y17_N0; Fanout = 1; COMB Node = 'deposit~2467'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.209 ns" { Add3~104 deposit~2467 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.872 ns) + CELL(0.178 ns) 8.976 ns Add1~929 13 COMB LCCOMB_X35_Y16_N18 1 " "Info: 13: + IC(0.872 ns) + CELL(0.178 ns) = 8.976 ns; Loc. = LCCOMB_X35_Y16_N18; Fanout = 1; COMB Node = 'Add1~929'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.050 ns" { deposit~2467 Add1~929 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.178 ns) 9.446 ns Add1~939 14 COMB LCCOMB_X35_Y16_N6 6 " "Info: 14: + IC(0.292 ns) + CELL(0.178 ns) = 9.446 ns; Loc. = LCCOMB_X35_Y16_N6; Fanout = 6; COMB Node = 'Add1~939'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.470 ns" { Add1~929 Add1~939 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 70 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.882 ns) + CELL(0.178 ns) 10.506 ns deposit~2487 15 COMB LCCOMB_X35_Y17_N28 2 " "Info: 15: + IC(0.882 ns) + CELL(0.178 ns) = 10.506 ns; Loc. = LCCOMB_X35_Y17_N28; Fanout = 2; COMB Node = 'deposit~2487'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.060 ns" { Add1~939 deposit~2487 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.297 ns) + CELL(0.177 ns) 10.980 ns totalDispensed\[6\]~408 16 COMB LCCOMB_X35_Y17_N26 1 " "Info: 16: + IC(0.297 ns) + CELL(0.177 ns) = 10.980 ns; Loc. = LCCOMB_X35_Y17_N26; Fanout = 1; COMB Node = 'totalDispensed\[6\]~408'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.474 ns" { deposit~2487 totalDispensed[6]~408 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.289 ns) + CELL(0.178 ns) 11.447 ns totalDispensed\[6\]~409 17 COMB LCCOMB_X35_Y17_N24 1 " "Info: 17: + IC(0.289 ns) + CELL(0.178 ns) = 11.447 ns; Loc. = LCCOMB_X35_Y17_N24; Fanout = 1; COMB Node = 'totalDispensed\[6\]~409'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.467 ns" { totalDispensed[6]~408 totalDispensed[6]~409 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.296 ns) + CELL(0.322 ns) 12.065 ns totalDispensed\[0\]~411 18 COMB LCCOMB_X35_Y17_N18 7 " "Info: 18: + IC(0.296 ns) + CELL(0.322 ns) = 12.065 ns; Loc. = LCCOMB_X35_Y17_N18; Fanout = 7; COMB Node = 'totalDispensed\[0\]~411'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.618 ns" { totalDispensed[6]~409 totalDispensed[0]~411 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.419 ns) + CELL(0.758 ns) 14.242 ns totalDispensed\[5\] 19 REG LCFF_X27_Y13_N17 5 " "Info: 19: + IC(1.419 ns) + CELL(0.758 ns) = 14.242 ns; Loc. = LCFF_X27_Y13_N17; Fanout = 5; REG Node = 'totalDispensed\[5\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.177 ns" { totalDispensed[0]~411 totalDispensed[5] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.988 ns ( 42.04 % ) " "Info: Total cell delay = 5.988 ns ( 42.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.254 ns ( 57.96 % ) " "Info: Total interconnect delay = 8.254 ns ( 57.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "14.242 ns" { sw[4] always1~622 always1~623 deposit~2458 Add3~93 Add3~95 Add3~97 Add3~99 Add3~101 Add3~103 Add3~104 deposit~2467 Add1~929 Add1~939 deposit~2487 totalDispensed[6]~408 totalDispensed[6]~409 totalDispensed[0]~411 totalDispensed[5] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "14.242 ns" { sw[4] {} sw[4]~combout {} always1~622 {} always1~623 {} deposit~2458 {} Add3~93 {} Add3~95 {} Add3~97 {} Add3~99 {} Add3~101 {} Add3~103 {} Add3~104 {} deposit~2467 {} Add1~929 {} Add1~939 {} deposit~2487 {} totalDispensed[6]~408 {} totalDispensed[6]~409 {} totalDispensed[0]~411 {} totalDispensed[5] {} } { 0.000ns 0.000ns 1.809ns 0.553ns 0.298ns 0.360ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.887ns 0.872ns 0.292ns 0.882ns 0.297ns 0.289ns 0.296ns 1.419ns } { 0.000ns 1.006ns 0.521ns 0.545ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.322ns 0.178ns 0.178ns 0.178ns 0.177ns 0.178ns 0.322ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[1\] destination 3.884 ns - Shortest register " "Info: - Shortest clock path from clock \"key\[1\]\" to destination register is 3.884 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns key\[1\] 1 CLK PIN_R21 29 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 29; CLK Node = 'key\[1\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.418 ns) + CELL(0.602 ns) 3.884 ns totalDispensed\[5\] 2 REG LCFF_X27_Y13_N17 5 " "Info: 2: + IC(2.418 ns) + CELL(0.602 ns) = 3.884 ns; Loc. = LCFF_X27_Y13_N17; Fanout = 5; REG Node = 'totalDispensed\[5\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.020 ns" { key[1] totalDispensed[5] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.466 ns ( 37.74 % ) " "Info: Total cell delay = 1.466 ns ( 37.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.418 ns ( 62.26 % ) " "Info: Total interconnect delay = 2.418 ns ( 62.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.884 ns" { key[1] totalDispensed[5] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.884 ns" { key[1] {} key[1]~combout {} totalDispensed[5] {} } { 0.000ns 0.000ns 2.418ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "14.242 ns" { sw[4] always1~622 always1~623 deposit~2458 Add3~93 Add3~95 Add3~97 Add3~99 Add3~101 Add3~103 Add3~104 deposit~2467 Add1~929 Add1~939 deposit~2487 totalDispensed[6]~408 totalDispensed[6]~409 totalDispensed[0]~411 totalDispensed[5] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "14.242 ns" { sw[4] {} sw[4]~combout {} always1~622 {} always1~623 {} deposit~2458 {} Add3~93 {} Add3~95 {} Add3~97 {} Add3~99 {} Add3~101 {} Add3~103 {} Add3~104 {} deposit~2467 {} Add1~929 {} Add1~939 {} deposit~2487 {} totalDispensed[6]~408 {} totalDispensed[6]~409 {} totalDispensed[0]~411 {} totalDispensed[5] {} } { 0.000ns 0.000ns 1.809ns 0.553ns 0.298ns 0.360ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.887ns 0.872ns 0.292ns 0.882ns 0.297ns 0.289ns 0.296ns 1.419ns } { 0.000ns 1.006ns 0.521ns 0.545ns 0.178ns 0.495ns 0.080ns 0.080ns 0.080ns 0.080ns 0.174ns 0.458ns 0.322ns 0.178ns 0.178ns 0.178ns 0.177ns 0.178ns 0.322ns 0.758ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.884 ns" { key[1] totalDispensed[5] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.884 ns" { key[1] {} key[1]~combout {} totalDispensed[5] {} } { 0.000ns 0.000ns 2.418ns } { 0.000ns 0.864ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "key\[1\] hex2\[4\] hex2\[4\]\$latch 16.292 ns register " "Info: tco from clock \"key\[1\]\" to destination pin \"hex2\[4\]\" through register \"hex2\[4\]\$latch\" is 16.292 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[1\] source 9.261 ns + Longest register " "Info: + Longest clock path from clock \"key\[1\]\" to source register is 9.261 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns key\[1\] 1 CLK PIN_R21 29 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 29; CLK Node = 'key\[1\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.986 ns) + CELL(0.879 ns) 3.729 ns state\[0\] 2 REG LCFF_X35_Y16_N21 29 " "Info: 2: + IC(1.986 ns) + CELL(0.879 ns) = 3.729 ns; Loc. = LCFF_X35_Y16_N21; Fanout = 29; REG Node = 'state\[0\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { key[1] state[0] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.575 ns) + CELL(0.544 ns) 5.848 ns hex2\[6\]~171 3 COMB LCCOMB_X27_Y12_N20 1 " "Info: 3: + IC(1.575 ns) + CELL(0.544 ns) = 5.848 ns; Loc. = LCCOMB_X27_Y12_N20; Fanout = 1; COMB Node = 'hex2\[6\]~171'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.119 ns" { state[0] hex2[6]~171 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.865 ns) + CELL(0.000 ns) 7.713 ns hex2\[6\]~171clkctrl 4 COMB CLKCTRL_G14 7 " "Info: 4: + IC(1.865 ns) + CELL(0.000 ns) = 7.713 ns; Loc. = CLKCTRL_G14; Fanout = 7; COMB Node = 'hex2\[6\]~171clkctrl'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.865 ns" { hex2[6]~171 hex2[6]~171clkctrl } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.370 ns) + CELL(0.178 ns) 9.261 ns hex2\[4\]\$latch 5 REG LCCOMB_X35_Y14_N30 1 " "Info: 5: + IC(1.370 ns) + CELL(0.178 ns) = 9.261 ns; Loc. = LCCOMB_X35_Y14_N30; Fanout = 1; REG Node = 'hex2\[4\]\$latch'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.548 ns" { hex2[6]~171clkctrl hex2[4]$latch } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.465 ns ( 26.62 % ) " "Info: Total cell delay = 2.465 ns ( 26.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.796 ns ( 73.38 % ) " "Info: Total interconnect delay = 6.796 ns ( 73.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.261 ns" { key[1] state[0] hex2[6]~171 hex2[6]~171clkctrl hex2[4]$latch } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "9.261 ns" { key[1] {} key[1]~combout {} state[0] {} hex2[6]~171 {} hex2[6]~171clkctrl {} hex2[4]$latch {} } { 0.000ns 0.000ns 1.986ns 1.575ns 1.865ns 1.370ns } { 0.000ns 0.864ns 0.879ns 0.544ns 0.000ns 0.178ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.031 ns + Longest register pin " "Info: + Longest register to pin delay is 7.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns hex2\[4\]\$latch 1 REG LCCOMB_X35_Y14_N30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X35_Y14_N30; Fanout = 1; REG Node = 'hex2\[4\]\$latch'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { hex2[4]$latch } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.191 ns) + CELL(2.840 ns) 7.031 ns hex2\[4\] 2 PIN PIN_E3 0 " "Info: 2: + IC(4.191 ns) + CELL(2.840 ns) = 7.031 ns; Loc. = PIN_E3; Fanout = 0; PIN Node = 'hex2\[4\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.031 ns" { hex2[4]$latch hex2[4] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.840 ns ( 40.39 % ) " "Info: Total cell delay = 2.840 ns ( 40.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.191 ns ( 59.61 % ) " "Info: Total interconnect delay = 4.191 ns ( 59.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.031 ns" { hex2[4]$latch hex2[4] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "7.031 ns" { hex2[4]$latch {} hex2[4] {} } { 0.000ns 4.191ns } { 0.000ns 2.840ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.261 ns" { key[1] state[0] hex2[6]~171 hex2[6]~171clkctrl hex2[4]$latch } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "9.261 ns" { key[1] {} key[1]~combout {} state[0] {} hex2[6]~171 {} hex2[6]~171clkctrl {} hex2[4]$latch {} } { 0.000ns 0.000ns 1.986ns 1.575ns 1.865ns 1.370ns } { 0.000ns 0.864ns 0.879ns 0.544ns 0.000ns 0.178ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "7.031 ns" { hex2[4]$latch hex2[4] } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "7.031 ns" { hex2[4]$latch {} hex2[4] {} } { 0.000ns 4.191ns } { 0.000ns 2.840ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "hex2\[6\]\$latch sw\[9\] key\[1\] 5.762 ns register " "Info: th for register \"hex2\[6\]\$latch\" (data pin = \"sw\[9\]\", clock pin = \"key\[1\]\") is 5.762 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "key\[1\] destination 9.413 ns + Longest register " "Info: + Longest clock path from clock \"key\[1\]\" to destination register is 9.413 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.864 ns) 0.864 ns key\[1\] 1 CLK PIN_R21 29 " "Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R21; Fanout = 29; CLK Node = 'key\[1\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { key[1] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.986 ns) + CELL(0.879 ns) 3.729 ns state\[0\] 2 REG LCFF_X35_Y16_N21 29 " "Info: 2: + IC(1.986 ns) + CELL(0.879 ns) = 3.729 ns; Loc. = LCFF_X35_Y16_N21; Fanout = 29; REG Node = 'state\[0\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.865 ns" { key[1] state[0] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.575 ns) + CELL(0.544 ns) 5.848 ns hex2\[6\]~171 3 COMB LCCOMB_X27_Y12_N20 1 " "Info: 3: + IC(1.575 ns) + CELL(0.544 ns) = 5.848 ns; Loc. = LCCOMB_X27_Y12_N20; Fanout = 1; COMB Node = 'hex2\[6\]~171'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.119 ns" { state[0] hex2[6]~171 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.865 ns) + CELL(0.000 ns) 7.713 ns hex2\[6\]~171clkctrl 4 COMB CLKCTRL_G14 7 " "Info: 4: + IC(1.865 ns) + CELL(0.000 ns) = 7.713 ns; Loc. = CLKCTRL_G14; Fanout = 7; COMB Node = 'hex2\[6\]~171clkctrl'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.865 ns" { hex2[6]~171 hex2[6]~171clkctrl } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.381 ns) + CELL(0.319 ns) 9.413 ns hex2\[6\]\$latch 5 REG LCCOMB_X29_Y17_N16 1 " "Info: 5: + IC(1.381 ns) + CELL(0.319 ns) = 9.413 ns; Loc. = LCCOMB_X29_Y17_N16; Fanout = 1; REG Node = 'hex2\[6\]\$latch'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { hex2[6]~171clkctrl hex2[6]$latch } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.606 ns ( 27.69 % ) " "Info: Total cell delay = 2.606 ns ( 27.69 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.807 ns ( 72.31 % ) " "Info: Total interconnect delay = 6.807 ns ( 72.31 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.413 ns" { key[1] state[0] hex2[6]~171 hex2[6]~171clkctrl hex2[6]$latch } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "9.413 ns" { key[1] {} key[1]~combout {} state[0] {} hex2[6]~171 {} hex2[6]~171clkctrl {} hex2[6]$latch {} } { 0.000ns 0.000ns 1.986ns 1.575ns 1.865ns 1.381ns } { 0.000ns 0.864ns 0.879ns 0.544ns 0.000ns 0.319ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.651 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.651 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.026 ns) 1.026 ns sw\[9\] 1 CLK PIN_L2 25 " "Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L2; Fanout = 25; CLK Node = 'sw\[9\]'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { sw[9] } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.876 ns) + CELL(0.278 ns) 3.180 ns hex2\[6\]~177 2 COMB LCCOMB_X29_Y17_N22 1 " "Info: 2: + IC(1.876 ns) + CELL(0.278 ns) = 3.180 ns; Loc. = LCCOMB_X29_Y17_N22; Fanout = 1; COMB Node = 'hex2\[6\]~177'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.154 ns" { sw[9] hex2[6]~177 } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.178 ns) 3.651 ns hex2\[6\]\$latch 3 REG LCCOMB_X29_Y17_N16 1 " "Info: 3: + IC(0.293 ns) + CELL(0.178 ns) = 3.651 ns; Loc. = LCCOMB_X29_Y17_N16; Fanout = 1; REG Node = 'hex2\[6\]\$latch'" {  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.471 ns" { hex2[6]~177 hex2[6]$latch } "NODE_NAME" } } { "L3C268.v" "" { Text "E:/My Documents/DropBox/CSE 140L/L3C268/L3C268.v" 20 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.482 ns ( 40.59 % ) " "Info: Total cell delay = 1.482 ns ( 40.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.169 ns ( 59.41 % ) " "Info: Total interconnect delay = 2.169 ns ( 59.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.651 ns" { sw[9] hex2[6]~177 hex2[6]$latch } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.651 ns" { sw[9] {} sw[9]~combout {} hex2[6]~177 {} hex2[6]$latch {} } { 0.000ns 0.000ns 1.876ns 0.293ns } { 0.000ns 1.026ns 0.278ns 0.178ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "9.413 ns" { key[1] state[0] hex2[6]~171 hex2[6]~171clkctrl hex2[6]$latch } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "9.413 ns" { key[1] {} key[1]~combout {} state[0] {} hex2[6]~171 {} hex2[6]~171clkctrl {} hex2[6]$latch {} } { 0.000ns 0.000ns 1.986ns 1.575ns 1.865ns 1.381ns } { 0.000ns 0.864ns 0.879ns 0.544ns 0.000ns 0.319ns } "" } } { "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.651 ns" { sw[9] hex2[6]~177 hex2[6]$latch } "NODE_NAME" } } { "e:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/quartus/bin/Technology_Viewer.qrui" "3.651 ns" { sw[9] {} sw[9]~combout {} hex2[6]~177 {} hex2[6]$latch {} } { 0.000ns 0.000ns 1.876ns 0.293ns } { 0.000ns 1.026ns 0.278ns 0.178ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 32 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Allocated 164 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 20 11:06:28 2014 " "Info: Processing ended: Tue May 20 11:06:28 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 187 s " "Info: Quartus II Full Compilation was successful. 0 errors, 187 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
