Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=/home/esl22/git/ESL_lab/opd_14/DE0/ --output-directory=/home/esl22/git/ESL_lab/opd_14/DE0/nios/ --report-file=bsf:/home/esl22/git/ESL_lab/opd_14/DE0/nios.bsf --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22F17C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=/home/esl22/git/ESL_lab/opd_14/DE0/nios.qsys
Progress: Loading DE0/nios.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 13.1]
Progress: Parameterizing module timer_0
Progress: Adding uart_0 [altera_avalon_uart 13.1]
Progress: Parameterizing module uart_0
Progress: Adding esl_encoder_0 [esl_encoder 1.0]
Progress: Parameterizing module esl_encoder_0
Progress: Adding esl_encoder_1 [esl_encoder 1.0]
Progress: Parameterizing module esl_encoder_1
Progress: Adding esl_pwm_0 [esl_pwm 1.0]
Progress: Parameterizing module esl_pwm_0
Progress: Adding esl_pwm_1 [esl_pwm 1.0]
Progress: Parameterizing module esl_pwm_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=/home/esl22/git/ESL_lab/opd_14/DE0/ --output-directory=/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/ --file-set=QUARTUS_SYNTH --report-file=html:/home/esl22/git/ESL_lab/opd_14/DE0/nios.html --report-file=sopcinfo:/home/esl22/git/ESL_lab/opd_14/DE0/nios.sopcinfo --report-file=cmp:/home/esl22/git/ESL_lab/opd_14/DE0/nios.cmp --report-file=qip:/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/nios.qip --report-file=svd --report-file=regmap:/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/nios.regmap --report-file=debuginfo:/home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/nios.debuginfo --system-info=DEVICE_FAMILY="Cyclone IV E" --system-info=DEVICE=EP4CE22F17C6 --system-info=DEVICE_SPEEDGRADE=6 --component-file=/home/esl22/git/ESL_lab/opd_14/DE0/nios.qsys --language=VERILOG
Progress: Loading DE0/nios.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.1]
Progress: Parameterizing module clk_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.1]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 13.1]
Progress: Parameterizing module jtag_uart_0
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.1]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding timer_0 [altera_avalon_timer 13.1]
Progress: Parameterizing module timer_0
Progress: Adding uart_0 [altera_avalon_uart 13.1]
Progress: Parameterizing module uart_0
Progress: Adding esl_encoder_0 [esl_encoder 1.0]
Progress: Parameterizing module esl_encoder_0
Progress: Adding esl_encoder_1 [esl_encoder 1.0]
Progress: Parameterizing module esl_encoder_1
Progress: Adding esl_pwm_0 [esl_pwm 1.0]
Progress: Parameterizing module esl_pwm_0
Progress: Adding esl_pwm_1 [esl_pwm 1.0]
Progress: Parameterizing module esl_pwm_1
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: nios: Generating nios "nios" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 11 modules, 35 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 11 modules, 32 connections
Info: merlin_translator_transform: After transform: 23 modules, 68 connections
Info: merlin_domain_transform: After transform: 46 modules, 190 connections
Info: merlin_router_transform: After transform: 58 modules, 226 connections
Info: merlin_traffic_limiter_transform: After transform: 59 modules, 230 connections
Info: merlin_network_to_switch_transform: After transform: 82 modules, 278 connections
Info: limiter_update_transform: After transform: 82 modules, 279 connections
Info: merlin_clock_and_reset_bridge_transform: After transform: 84 modules, 362 connections
Info: merlin_hierarchy_transform: After transform: 12 modules, 37 connections
Info: merlin_mm_transform: After transform: 12 modules, 37 connections
Info: merlin_interrupt_mapper_transform: After transform: 13 modules, 40 connections
Info: reset_adaptation_transform: After transform: 15 modules, 53 connections
Warning: nios: "No matching role found for uart_0:s1:dataavailable (dataavailable)"
Warning: nios: "No matching role found for uart_0:s1:readyfordata (readyfordata)"
Info: nios2_qsys_0: Starting RTL generation for module 'nios_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec /opt/altera/13.1/quartus/linux/eperlcmd -I /opt/altera/13.1/quartus/linux/perl/lib -I /opt/altera/13.1/quartus/sopc_builder/bin/europa -I /opt/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.1/quartus/sopc_builder/bin -I /opt/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /opt/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /opt/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /opt/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /opt/altera/13.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_nios2_qsys_0 --dir=/tmp/alt8800_257687750764892245.dir/0045_nios2_qsys_0_gen/ --quartus_dir=/opt/altera/13.1/quartus --verilog --config=/tmp/alt8800_257687750764892245.dir/0045_nios2_qsys_0_gen//nios_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info: nios2_qsys_0: # 2021.06.22 13:12:26 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2021.06.22 13:12:26 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2021.06.22 13:12:29 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2021.06.22 13:12:29 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2021.06.22 13:12:31 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: nios2_qsys_0: # 2021.06.22 13:12:31 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2021.06.22 13:12:31 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2021.06.22 13:12:32 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2021.06.22 13:12:34 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2021.06.22 13:12:37 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2021.06.22 13:12:38 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'nios_nios2_qsys_0'
Info: nios2_qsys_0: "nios" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: onchip_memory2_0: Starting RTL generation for module 'nios_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec /opt/altera/13.1/quartus/linux/perl/bin/perl -I /opt/altera/13.1/quartus/linux/perl/lib -I /opt/altera/13.1/quartus/sopc_builder/bin/europa -I /opt/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.1/quartus/sopc_builder/bin -I /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_onchip_memory2_0 --dir=/tmp/alt8800_257687750764892245.dir/0046_onchip_memory2_0_gen/ --quartus_dir=/opt/altera/13.1/quartus --verilog --config=/tmp/alt8800_257687750764892245.dir/0046_onchip_memory2_0_gen//nios_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios_onchip_memory2_0'
Info: onchip_memory2_0: "nios" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: jtag_uart_0: Starting RTL generation for module 'nios_jtag_uart_0'
Info: jtag_uart_0:   Generation command is [exec /opt/altera/13.1/quartus/linux/perl/bin/perl -I /opt/altera/13.1/quartus/linux/perl/lib -I /opt/altera/13.1/quartus/sopc_builder/bin/europa -I /opt/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.1/quartus/sopc_builder/bin -I /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=nios_jtag_uart_0 --dir=/tmp/alt8800_257687750764892245.dir/0047_jtag_uart_0_gen/ --quartus_dir=/opt/altera/13.1/quartus --verilog --config=/tmp/alt8800_257687750764892245.dir/0047_jtag_uart_0_gen//nios_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart_0: Done RTL generation for module 'nios_jtag_uart_0'
Info: jtag_uart_0: "nios" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info: sysid_qsys_0: "nios" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: timer_0: Starting RTL generation for module 'nios_timer_0'
Info: timer_0:   Generation command is [exec /opt/altera/13.1/quartus/linux//perl/bin/perl -I /opt/altera/13.1/quartus/linux//perl/lib -I /opt/altera/13.1/quartus/sopc_builder/bin/europa -I /opt/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.1/quartus/sopc_builder/bin -I /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=nios_timer_0 --dir=/tmp/alt8800_257687750764892245.dir/0049_timer_0_gen/ --quartus_dir=/opt/altera/13.1/quartus --verilog --config=/tmp/alt8800_257687750764892245.dir/0049_timer_0_gen//nios_timer_0_component_configuration.pl  --do_build_sim=0  ]
Info: timer_0: Done RTL generation for module 'nios_timer_0'
Info: timer_0: "nios" instantiated altera_avalon_timer "timer_0"
Info: uart_0: Starting RTL generation for module 'nios_uart_0'
Info: uart_0:   Generation command is [exec /opt/altera/13.1/quartus/linux/perl/bin/perl -I /opt/altera/13.1/quartus/linux/perl/lib -I /opt/altera/13.1/quartus/sopc_builder/bin/europa -I /opt/altera/13.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera/13.1/quartus/sopc_builder/bin -I /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart -- /opt/altera/13.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_uart/generate_rtl.pl --name=nios_uart_0 --dir=/tmp/alt8800_257687750764892245.dir/0050_uart_0_gen/ --quartus_dir=/opt/altera/13.1/quartus --verilog --config=/tmp/alt8800_257687750764892245.dir/0050_uart_0_gen//nios_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info: uart_0: Done RTL generation for module 'nios_uart_0'
Info: uart_0: "nios" instantiated altera_avalon_uart "uart_0"
Info: esl_encoder_0: "nios" instantiated esl_encoder "esl_encoder_0"
Info: esl_pwm_0: "nios" instantiated esl_pwm "esl_pwm_0"
Info: pipeline_bridge_swap_transform: After transform: 73 modules, 248 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 73 modules, 248 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 73 modules, 248 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 73 modules, 248 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 73 modules, 248 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 73 modules, 248 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 73 modules, 248 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 73 modules, 248 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 73 modules, 248 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 73 modules, 248 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 73 modules, 248 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 73 modules, 248 connections
Info: merlin_initial_interconnect_transform: After transform: 0 modules, 0 connections
Info: No Avalon connections, skipping transform 
Info: merlin_hierarchy_transform: After transform: 73 modules, 248 connections
Info: mm_interconnect_0: "nios" instantiated altera_merlin_interconnect_wrapper "mm_interconnect_0"
Info: irq_mapper: "nios" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "nios" instantiated altera_reset_controller "rst_controller"
Info: nios2_qsys_0_instruction_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "mm_interconnect_0" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "mm_interconnect_0" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "mm_interconnect_0" instantiated altera_merlin_router "id_router"
Info: id_router_002: "mm_interconnect_0" instantiated altera_merlin_router "id_router_002"
Info: limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "limiter"
Info: Reusing file /home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/altera_avalon_sc_fifo.v
Info: cmd_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: cmd_xbar_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_xbar_mux_002"
Info: Reusing file /home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file /home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file /home/esl22/git/ESL_lab/opd_14/DE0/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: nios: Done "nios" with 30 modules, 52 files, 1304019 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
