<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Projeto_AC.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Banco_de_Registos.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Banco_de_Registos.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Banco_de_Registos.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_PC.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX_PC.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX_PC.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_PC_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MUX_R.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MUX_R.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MUX_R.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Memoria_de_Dados.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Memoria_de_Dados.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Memoria_de_Dados.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="NOR_Operando.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="NOR_Operando.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="NOR_Operando.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PC.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PC.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Periferico_de_Entrada.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Periferico_de_Entrada.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Periferico_de_Entrada.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Periferico_de_Saida.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Periferico_de_Saida.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Periferico_de_Saida.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Placa_Mae.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Placa_Mae.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Placa_Mae.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Placa_Mae.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Placa_Mae.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Placa_Mae.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Placa_Mae.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Placa_Mae.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Placa_Mae_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Placa_Mae_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Placa_Mae_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Processador.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Processador.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Processador.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Registo_Flags.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Registo_Flags.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Registo_Flags.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_ALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_ALU_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_Banco_de_Registos_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_Banco_de_Registos_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_MUX_PC_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_MUX_PC_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_MUX_R_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_MUX_R_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_Memoria_de_Instrucoes_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_Memoria_de_Instrucoes_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_PC_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_PC_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_Periferico_de_Entrada_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_Periferico_de_Entrada_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_Periferico_de_Saida_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_Periferico_de_Saida_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_Placa_Mae_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_Placa_Mae_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Test_Placa_Mae_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_Placa_Mae_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_Processador_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_Processador_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_RAM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_RAM_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_ROM_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_ROM_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_Registo_Flags_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_Registo_Flags_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1710277118" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1710277117">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710360082" xil_pn:in_ck="480837221714737877" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1710360082">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="Banco_de_Registos.vhd"/>
      <outfile xil_pn:name="MUX_PC.vhd"/>
      <outfile xil_pn:name="MUX_R.vhd"/>
      <outfile xil_pn:name="Memoria_de_Dados.vhd"/>
      <outfile xil_pn:name="Memoria_de_Instrucoes.vhd"/>
      <outfile xil_pn:name="NOR_Operando.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="Periferico_de_Entrada.vhd"/>
      <outfile xil_pn:name="Periferico_de_Saida.vhd"/>
      <outfile xil_pn:name="Placa_Mae.vhd"/>
      <outfile xil_pn:name="Processador.vhd"/>
      <outfile xil_pn:name="ROM_de_Descodificacao.vhd"/>
      <outfile xil_pn:name="Registo_Flags.vhd"/>
      <outfile xil_pn:name="Test_ALU.vhd"/>
      <outfile xil_pn:name="Test_Banco_de_Registos.vhd"/>
      <outfile xil_pn:name="Test_MUX_PC.vhd"/>
      <outfile xil_pn:name="Test_MUX_R.vhd"/>
      <outfile xil_pn:name="Test_Memoria_de_Instrucoes.vhd"/>
      <outfile xil_pn:name="Test_PC.vhd"/>
      <outfile xil_pn:name="Test_Periferico_de_Entrada.vhd"/>
      <outfile xil_pn:name="Test_Periferico_de_Saida.vhd"/>
      <outfile xil_pn:name="Test_Placa_Mae.vhd"/>
      <outfile xil_pn:name="Test_Processador.vhd"/>
      <outfile xil_pn:name="Test_RAM.vhd"/>
      <outfile xil_pn:name="Test_ROM.vhd"/>
      <outfile xil_pn:name="Test_Registo_Flags.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1710278839" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-622219300938895160" xil_pn:start_ts="1710278839">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710278839" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="5064371436470943946" xil_pn:start_ts="1710278839">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710277118" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2356984265666782214" xil_pn:start_ts="1710277118">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710360082" xil_pn:in_ck="480837221714737877" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1710360082">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vhd"/>
      <outfile xil_pn:name="Banco_de_Registos.vhd"/>
      <outfile xil_pn:name="MUX_PC.vhd"/>
      <outfile xil_pn:name="MUX_R.vhd"/>
      <outfile xil_pn:name="Memoria_de_Dados.vhd"/>
      <outfile xil_pn:name="Memoria_de_Instrucoes.vhd"/>
      <outfile xil_pn:name="NOR_Operando.vhd"/>
      <outfile xil_pn:name="PC.vhd"/>
      <outfile xil_pn:name="Periferico_de_Entrada.vhd"/>
      <outfile xil_pn:name="Periferico_de_Saida.vhd"/>
      <outfile xil_pn:name="Placa_Mae.vhd"/>
      <outfile xil_pn:name="Processador.vhd"/>
      <outfile xil_pn:name="ROM_de_Descodificacao.vhd"/>
      <outfile xil_pn:name="Registo_Flags.vhd"/>
      <outfile xil_pn:name="Test_ALU.vhd"/>
      <outfile xil_pn:name="Test_Banco_de_Registos.vhd"/>
      <outfile xil_pn:name="Test_MUX_PC.vhd"/>
      <outfile xil_pn:name="Test_MUX_R.vhd"/>
      <outfile xil_pn:name="Test_Memoria_de_Instrucoes.vhd"/>
      <outfile xil_pn:name="Test_PC.vhd"/>
      <outfile xil_pn:name="Test_Periferico_de_Entrada.vhd"/>
      <outfile xil_pn:name="Test_Periferico_de_Saida.vhd"/>
      <outfile xil_pn:name="Test_Placa_Mae.vhd"/>
      <outfile xil_pn:name="Test_Processador.vhd"/>
      <outfile xil_pn:name="Test_RAM.vhd"/>
      <outfile xil_pn:name="Test_ROM.vhd"/>
      <outfile xil_pn:name="Test_Registo_Flags.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1710360089" xil_pn:in_ck="480837221714737877" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="2240770307319808370" xil_pn:start_ts="1710360082">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Test_Placa_Mae_beh.prj"/>
      <outfile xil_pn:name="Test_Placa_Mae_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1710360089" xil_pn:in_ck="-8167494650688538966" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7986096138864046145" xil_pn:start_ts="1710360089">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="Test_Placa_Mae_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1710350135" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1710350135">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710350135" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-6866796306733749280" xil_pn:start_ts="1710350135">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710350135" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2356984265666782214" xil_pn:start_ts="1710350135">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710350135" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1710350135">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710350135" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-2405322141325516322" xil_pn:start_ts="1710350135">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710350135" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1710350135">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710350135" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="1201251427068446416" xil_pn:start_ts="1710350135">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1710350170" xil_pn:in_ck="-7904072534293979330" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-5222541819441134621" xil_pn:start_ts="1710350135">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
      <outfile xil_pn:name="Placa_Mae.lso"/>
      <outfile xil_pn:name="Placa_Mae.ngc"/>
      <outfile xil_pn:name="Placa_Mae.ngr"/>
      <outfile xil_pn:name="Placa_Mae.prj"/>
      <outfile xil_pn:name="Placa_Mae.stx"/>
      <outfile xil_pn:name="Placa_Mae.syr"/>
      <outfile xil_pn:name="Placa_Mae.xst"/>
      <outfile xil_pn:name="Placa_Mae_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
