$date
	Mon May 20 21:42:59 2019
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module BUF $end
$var wire 1 ! A $end
$var wire 1 " Y $end
$upscope $end
$scope module DFFSR $end
$var wire 1 # C $end
$var wire 1 $ D $end
$var wire 1 % R $end
$var wire 1 & S $end
$var reg 1 ' Q $end
$upscope $end
$scope module tb $end
$var wire 1 ( valid_out_e $end
$var wire 1 ) valid_out_c $end
$var wire 1 * valid_in_1 $end
$var wire 1 + valid_in_0 $end
$var wire 1 , reset_L $end
$var wire 8 - data_out_e [7:0] $end
$var wire 8 . data_out_c [7:0] $end
$var wire 8 / data_in_1 [7:0] $end
$var wire 8 0 data_in_0 [7:0] $end
$var wire 1 1 clk $end
$scope module mux_con $end
$var wire 1 * valid_in_1 $end
$var wire 1 + valid_in_0 $end
$var wire 1 , reset_L $end
$var wire 8 2 data_in_1 [7:0] $end
$var wire 8 3 data_in_0 [7:0] $end
$var wire 1 1 clk $end
$var reg 1 4 channel $end
$var reg 1 5 channel_i $end
$var reg 8 6 data_out [7:0] $end
$var reg 8 7 data_reg [7:0] $end
$var reg 1 8 ignore $end
$var reg 1 9 ignore_i $end
$var reg 1 : selector $end
$var reg 1 ) valid_out $end
$var reg 1 ; write $end
$upscope $end
$scope module mux_est $end
$var wire 1 < ignore $end
$var wire 1 ( valid_out $end
$var wire 1 * valid_in_1 $end
$var wire 1 + valid_in_0 $end
$var wire 1 = selector $end
$var wire 1 , reset_L $end
$var wire 8 > data_out [7:0] $end
$var wire 8 ? data_in_1 [7:0] $end
$var wire 8 @ data_in_0 [7:0] $end
$var wire 1 1 clk $end
$var wire 1 A channel $end
$var wire 1 B _36_ $end
$var wire 1 C _35_ $end
$var wire 1 D _34_ $end
$var wire 1 E _33_ $end
$var wire 1 F _32_ $end
$var wire 1 G _31_ $end
$var wire 1 H _30_ $end
$var wire 1 I _29_ $end
$var wire 1 J _28_ $end
$var wire 1 K _27_ $end
$var wire 1 L _26_ $end
$var wire 1 M _25_ $end
$var wire 1 N _24_ $end
$var wire 1 O _23_ $end
$var wire 1 P _22_ $end
$var wire 1 Q _21_ $end
$var wire 1 R _20_ $end
$var wire 1 S _19_ $end
$var wire 1 T _18_ $end
$var wire 1 U _17_ $end
$var wire 1 V _16_ $end
$var wire 1 W _15_ $end
$var wire 1 X _14_ $end
$var wire 1 Y _13_ $end
$var wire 1 Z _12_ $end
$var wire 1 [ _11_ $end
$var wire 1 \ _10_ $end
$var wire 1 ] _09_ $end
$var wire 1 ^ _08_ $end
$var wire 1 _ _07_ $end
$var wire 1 ` _06_ $end
$var wire 1 a _05_ $end
$var wire 1 b _04_ $end
$var wire 1 c _03_ $end
$var wire 1 d _02_ $end
$var wire 8 e _01_ [7:0] $end
$var wire 1 f _00_ $end
$scope module _37_ $end
$var wire 1 b Y $end
$var wire 1 = A $end
$upscope $end
$scope module _38_ $end
$var wire 1 b A $end
$var wire 1 a Y $end
$var wire 1 ( B $end
$upscope $end
$scope module _39_ $end
$var wire 1 ` Y $end
$var wire 1 ( B $end
$var wire 1 A A $end
$upscope $end
$scope module _40_ $end
$var wire 1 ` A $end
$var wire 1 _ Y $end
$var wire 1 + B $end
$upscope $end
$scope module _41_ $end
$var wire 1 _ A $end
$var wire 1 a B $end
$var wire 1 ^ Y $end
$upscope $end
$scope module _42_ $end
$var wire 1 ] Y $end
$var wire 1 * B $end
$var wire 1 , A $end
$upscope $end
$scope module _43_ $end
$var wire 1 ] A $end
$var wire 1 ^ B $end
$var wire 1 f Y $end
$upscope $end
$scope module _44_ $end
$var wire 1 \ Y $end
$var wire 1 + B $end
$var wire 1 * A $end
$upscope $end
$scope module _45_ $end
$var wire 1 \ A $end
$var wire 1 [ Y $end
$var wire 1 ( B $end
$upscope $end
$scope module _46_ $end
$var wire 1 [ A $end
$var wire 1 Z Y $end
$var wire 1 = B $end
$upscope $end
$scope module _47_ $end
$var wire 1 [ A $end
$var wire 1 Y Y $end
$var wire 1 = B $end
$upscope $end
$scope module _48_ $end
$var wire 1 Y A $end
$var wire 1 X Y $end
$var wire 1 , B $end
$upscope $end
$scope module _49_ $end
$var wire 1 X A $end
$var wire 1 Z B $end
$var wire 1 c Y $end
$upscope $end
$scope module _50_ $end
$var wire 1 W Y $end
$var wire 1 , A $end
$upscope $end
$scope module _51_ $end
$var wire 1 V Y $end
$var wire 1 + B $end
$var wire 1 * A $end
$upscope $end
$scope module _52_ $end
$var wire 1 V A $end
$var wire 1 W B $end
$var wire 1 d Y $end
$upscope $end
$scope module _53_ $end
$var wire 1 U Y $end
$var wire 1 + A $end
$upscope $end
$scope module _54_ $end
$var wire 1 U B $end
$var wire 1 T Y $end
$var wire 1 * A $end
$upscope $end
$scope module _55_ $end
$var wire 1 T A $end
$var wire 1 ^ B $end
$var wire 1 S Y $end
$upscope $end
$scope module _56_ $end
$var wire 1 S A $end
$var wire 1 W B $end
$var wire 1 R Y $end
$upscope $end
$scope module _57_ $end
$var wire 1 R A $end
$var wire 1 g B $end
$var wire 1 Q Y $end
$upscope $end
$scope module _58_ $end
$var wire 1 f A $end
$var wire 1 h B $end
$var wire 1 P Y $end
$upscope $end
$scope module _59_ $end
$var wire 1 P A $end
$var wire 1 Q B $end
$var wire 1 i Y $end
$upscope $end
$scope module _60_ $end
$var wire 1 f A $end
$var wire 1 j B $end
$var wire 1 O Y $end
$upscope $end
$scope module _61_ $end
$var wire 1 R A $end
$var wire 1 k B $end
$var wire 1 N Y $end
$upscope $end
$scope module _62_ $end
$var wire 1 N A $end
$var wire 1 O B $end
$var wire 1 l Y $end
$upscope $end
$scope module _63_ $end
$var wire 1 f A $end
$var wire 1 m B $end
$var wire 1 M Y $end
$upscope $end
$scope module _64_ $end
$var wire 1 R A $end
$var wire 1 n B $end
$var wire 1 L Y $end
$upscope $end
$scope module _65_ $end
$var wire 1 L A $end
$var wire 1 M B $end
$var wire 1 o Y $end
$upscope $end
$scope module _66_ $end
$var wire 1 f A $end
$var wire 1 p B $end
$var wire 1 K Y $end
$upscope $end
$scope module _67_ $end
$var wire 1 R A $end
$var wire 1 q B $end
$var wire 1 J Y $end
$upscope $end
$scope module _68_ $end
$var wire 1 J A $end
$var wire 1 K B $end
$var wire 1 r Y $end
$upscope $end
$scope module _69_ $end
$var wire 1 f A $end
$var wire 1 s B $end
$var wire 1 I Y $end
$upscope $end
$scope module _70_ $end
$var wire 1 R A $end
$var wire 1 t B $end
$var wire 1 H Y $end
$upscope $end
$scope module _71_ $end
$var wire 1 H A $end
$var wire 1 I B $end
$var wire 1 u Y $end
$upscope $end
$scope module _72_ $end
$var wire 1 f A $end
$var wire 1 v B $end
$var wire 1 G Y $end
$upscope $end
$scope module _73_ $end
$var wire 1 R A $end
$var wire 1 w B $end
$var wire 1 F Y $end
$upscope $end
$scope module _74_ $end
$var wire 1 F A $end
$var wire 1 G B $end
$var wire 1 x Y $end
$upscope $end
$scope module _75_ $end
$var wire 1 f A $end
$var wire 1 y B $end
$var wire 1 E Y $end
$upscope $end
$scope module _76_ $end
$var wire 1 R A $end
$var wire 1 z B $end
$var wire 1 D Y $end
$upscope $end
$scope module _77_ $end
$var wire 1 D A $end
$var wire 1 E B $end
$var wire 1 { Y $end
$upscope $end
$scope module _78_ $end
$var wire 1 f A $end
$var wire 1 | B $end
$var wire 1 C Y $end
$upscope $end
$scope module _79_ $end
$var wire 1 R A $end
$var wire 1 } B $end
$var wire 1 B Y $end
$upscope $end
$scope module _80_ $end
$var wire 1 B A $end
$var wire 1 C B $end
$var wire 1 ~ Y $end
$upscope $end
$scope module _81_ $end
$var wire 1 !" D $end
$var wire 1 1 C $end
$var reg 1 "" Q $end
$upscope $end
$scope module _82_ $end
$var wire 1 #" D $end
$var wire 1 1 C $end
$var reg 1 $" Q $end
$upscope $end
$scope module _83_ $end
$var wire 1 %" D $end
$var wire 1 1 C $end
$var reg 1 &" Q $end
$upscope $end
$scope module _84_ $end
$var wire 1 '" D $end
$var wire 1 1 C $end
$var reg 1 (" Q $end
$upscope $end
$scope module _85_ $end
$var wire 1 )" D $end
$var wire 1 1 C $end
$var reg 1 *" Q $end
$upscope $end
$scope module _86_ $end
$var wire 1 +" D $end
$var wire 1 1 C $end
$var reg 1 ," Q $end
$upscope $end
$scope module _87_ $end
$var wire 1 -" D $end
$var wire 1 1 C $end
$var reg 1 ." Q $end
$upscope $end
$scope module _88_ $end
$var wire 1 /" D $end
$var wire 1 1 C $end
$var reg 1 0" Q $end
$upscope $end
$scope module _89_ $end
$var wire 1 d D $end
$var wire 1 1 C $end
$var reg 1 ( Q $end
$upscope $end
$scope module _90_ $end
$var wire 1 c D $end
$var wire 1 1 C $end
$var reg 1 = Q $end
$upscope $end
$scope module _91_ $end
$var wire 1 f D $end
$var wire 1 1 C $end
$var reg 1 A Q $end
$upscope $end
$upscope $end
$scope module test $end
$var wire 8 1" data_out_c [7:0] $end
$var wire 8 2" data_out_e [7:0] $end
$var wire 1 ) valid_out_c $end
$var wire 1 ( valid_out_e $end
$var wire 1 3" check_valid $end
$var wire 1 4" check_data_out $end
$var reg 1 1 clk $end
$var reg 8 5" data_in_0 [7:0] $end
$var reg 8 6" data_in_1 [7:0] $end
$var reg 1 , reset_L $end
$var reg 1 + valid_in_0 $end
$var reg 1 * valid_in_1 $end
$scope module c0 $end
$var wire 1 1 clk $end
$var wire 8 7" data_out_c [7:0] $end
$var wire 8 8" data_out_e [7:0] $end
$var wire 1 , reset_L $end
$var wire 1 ) valid_out_c $end
$var wire 1 ( valid_out_e $end
$var reg 1 4" check_data_out $end
$var reg 1 3" check_valid $end
$var reg 8 9" out_c [7:0] $end
$var reg 8 :" out_e [7:0] $end
$var reg 1 ;" valid_c $end
$var reg 1 <" valid_e $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x<"
x;"
bx :"
bx 9"
bx 8"
bx 7"
b0 6"
b0 5"
x4"
x3"
bx 2"
bx 1"
x0"
0/"
x."
0-"
x,"
0+"
x*"
0)"
x("
0'"
x&"
0%"
x$"
0#"
x""
0!"
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
b0 e
0d
0c
xb
xa
x`
1_
0^
1]
1\
0[
xZ
1Y
1X
1W
1V
1U
0T
1S
0R
1Q
1P
1O
1N
1M
1L
1K
1J
1I
1H
1G
1F
1E
1D
1C
1B
xA
b0 @
b0 ?
bx >
x=
x<
0;
x:
09
x8
b0 7
bx 6
05
x4
b0 3
b0 2
01
b0 0
b0 /
bx .
bx -
0,
0+
0*
x)
x(
x'
z&
z%
z$
z#
z"
z!
$end
#100
0a
1Z
1`
0X
1b
0W
04
08
b0 .
b0 6
b0 1"
b0 7"
0)
0:
0""
0$"
0&"
0("
0*"
0,"
0."
b0 -
b0 >
b0 2"
b0 8"
00"
0<
0(
0=
0A
0<"
0;"
b0 :"
b0 9"
13"
14"
1,
11
#200
01
#300
11
#400
01
#500
11
#600
01
#700
1!"
1#"
1%"
1'"
1)"
1+"
1-"
1/"
1i
1l
1o
1r
1u
1x
1{
b11111111 e
1~
0Q
0N
0L
0J
0H
0F
0D
0B
1R
0S
1d
1^
1T
0V
0_
1}
1z
1w
1t
1q
1n
1k
1g
0U
19
1;
b11111111 7
b11111111 0
b11111111 3
b11111111 @
b11111111 5"
1+
11
#800
01
#900
0)"
0!"
0u
b11101110 e
0i
1H
1Q
0T
0\
0]
0t
0g
19
1;
b11101110 7
18
1)
b11111111 .
b11111111 6
b11111111 1"
b11111111 7"
1""
1$"
1&"
1("
1*"
1,"
1."
b11111111 -
b11111111 >
b11111111 2"
b11111111 8"
10"
1<
1(
1*
b11101110 0
b11101110 3
b11101110 @
b11101110 5"
11
#1000
01
#1100
0+"
1)"
0#"
1!"
0x
1u
0l
b11011101 e
1i
1F
0H
1N
0Q
1s
1h
0w
1t
0k
1g
19
1;
b11011101 7
b10001 /
b10001 2
b10001 ?
b10001 6"
b11011101 0
b11011101 3
b11011101 @
b11011101 5"
1<"
1;"
b11111111 :"
b11111111 9"
0*"
b11101110 -
b11101110 >
b11101110 2"
b11101110 8"
0""
b11101110 .
b11101110 6
b11101110 1"
b11101110 7"
11
#1200
01
#1300
0)"
0!"
0u
b11001100 e
0i
1H
1Q
1v
0s
1j
0h
0t
0g
19
1;
b11001100 7
b11011101 .
b11011101 6
b11011101 1"
b11011101 7"
1""
0$"
1*"
b11011101 -
b11011101 >
b11011101 2"
b11011101 8"
0,"
b11101110 :"
b11101110 9"
b100010 /
b100010 2
b100010 ?
b100010 6"
b11001100 0
b11001100 3
b11001100 @
b11001100 5"
11
#1400
01
#1500
0%"
0'"
0-"
0/"
0o
0r
0{
b0 e
0~
1L
1J
1D
1B
0R
1S
0d
0^
1]
1V
1\
1_
1U
09
0;
b0 7
0*
0+
b11011101 :"
b11011101 9"
0*"
b11001100 -
b11001100 >
b11001100 2"
b11001100 8"
0""
b11001100 .
b11001100 6
b11001100 1"
b11001100 7"
11
#1600
01
#1700
08
0)
b0 .
b0 6
b0 1"
b0 7"
0&"
0("
0."
b0 -
b0 >
b0 2"
b0 8"
00"
0<
0(
b11001100 :"
b11001100 9"
11
#1800
01
#1900
1!"
1#"
1)"
1+"
1i
1l
1u
b110011 e
1x
0P
0O
0I
0G
1d
1f
0V
0]
1s
1h
15
19
1;
b110011 7
b110011 /
b110011 2
b110011 ?
b110011 6"
1*
0<"
0;"
b0 :"
b0 9"
11
#2000
01
#2100
0'"
0/"
0r
0~
1Q
1N
1J
1H
1F
1B
0R
1-"
0+"
0)"
1%"
0#"
0!"
1f
1S
1{
0x
0u
1o
0l
b1000100 e
0i
0^
0E
1G
1I
0M
1O
1P
0`
0\
1_
1y
0v
0s
1m
0j
0h
0U
0z
1w
1t
0n
1k
1g
15
19
1;
b1000100 7
14
18
1)
b110011 .
b110011 6
b110011 1"
b110011 7"
1""
1$"
1*"
b110011 -
b110011 >
b110011 2"
b110011 8"
1,"
1<
1(
1A
b1000100 /
b1000100 2
b1000100 ?
b1000100 6"
1+
b10111011 0
b10111011 3
b10111011 @
b10111011 5"
11
#2200
01
#2300
0%"
0-"
0o
b0 e
0{
1M
1E
0f
0d
1]
1V
1\
1U
05
09
0;
b0 7
0*
0+
1<"
1;"
b110011 :"
b110011 9"
1."
0,"
0*"
1&"
0$"
b1000100 -
b1000100 >
b1000100 2"
b1000100 8"
0""
b1000100 .
b1000100 6
b1000100 1"
b1000100 7"
11
#2400
01
#2500
1`
04
08
0)
b0 .
b0 6
b0 1"
b0 7"
0&"
b0 -
b0 >
b0 2"
b0 8"
0."
0<
0(
0A
b1000100 :"
b1000100 9"
11
#2600
01
#2700
1#"
1'"
1+"
1/"
1l
1r
1x
1~
0N
0J
0F
0B
0!"
0%"
0)"
0-"
0i
0o
0u
b10101010 e
0{
1c
1R
1P
1M
1I
1E
0Z
0S
0f
1d
1[
1^
0]
0V
0\
0_
1s
1h
0t
0g
0U
b10101010 7
19
1;
b1010101 /
b1010101 2
b1010101 ?
b1010101 6"
b10101010 0
b10101010 3
b10101010 @
b10101010 5"
1*
1+
0<"
0;"
b0 :"
b0 9"
11
#2800
01
#2900
1c
0+"
1)"
0#"
1!"
0x
1u
0l
b10011001 e
1i
0X
1F
0H
1N
0Q
0[
1Y
0b
1v
0s
1j
0h
0w
1t
0k
1g
19
1;
b10011001 7
1:
18
1)
b10101010 .
b10101010 6
b10101010 1"
b10101010 7"
1$"
1("
1,"
b10101010 -
b10101010 >
b10101010 2"
b10101010 8"
10"
1<
1(
1=
b1100110 /
b1100110 2
b1100110 ?
b1100110 6"
b10011001 0
b10011001 3
b10011001 @
b10011001 5"
11
#3000
01
#3100
0!"
0'"
0)"
0/"
0i
0r
0u
b0 e
0~
1Q
1J
1H
1B
0R
1S
0d
0^
1]
1V
1\
1_
1U
09
0;
b0 7
0*
0+
1<"
1;"
b10101010 :"
b10101010 9"
0,"
1*"
0$"
b10011001 -
b10011001 >
b10011001 2"
b10011001 8"
1""
b10011001 .
b10011001 6
b10011001 1"
b10011001 7"
11
#3200
01
#3300
1a
08
0)
b0 .
b0 6
b0 1"
b0 7"
0""
0("
0*"
b0 -
b0 >
b0 2"
b0 8"
00"
0<
0(
b10011001 :"
b10011001 9"
11
#3400
01
#3500
0c
1!"
1#"
1%"
1)"
1+"
1-"
1i
1l
1o
1u
1x
b1110111 e
1{
1X
0P
0O
0M
0I
0G
0E
0Y
1f
1d
1[
0]
0V
0\
0_
1s
1h
0t
0g
0U
b1110111 7
19
1;
b1110111 /
b1110111 2
b1110111 ?
b1110111 6"
b10001000 0
b10001000 3
b10001000 @
b10001000 5"
1*
1+
0<"
0;"
b0 :"
b0 9"
11
#3600
01
#3700
1Q
1N
1L
1H
1F
1D
0R
1f
1S
1/"
0-"
0+"
0)"
1'"
0%"
0#"
0!"
1~
0{
0x
0u
1r
0o
0l
b10001000 e
0i
1Z
0^
0X
1_
0C
1E
1G
1I
0K
1M
1O
1P
0[
0a
1Y
0`
1b
1|
0y
0v
0s
1p
0m
0j
0h
0}
1z
1w
1t
0q
1n
1k
1g
15
19
1;
b10001000 7
14
0:
18
1)
b1110111 .
b1110111 6
b1110111 1"
b1110111 7"
1""
1$"
1&"
1*"
1,"
b1110111 -
b1110111 >
b1110111 2"
b1110111 8"
1."
1<
1(
0=
1A
b10001000 /
b10001000 2
b10001000 ?
b10001000 6"
b1110111 0
b1110111 3
b1110111 @
b1110111 5"
11
#3800
01
#3900
0'"
0/"
0r
b0 e
0~
1K
1C
0f
0d
1]
1V
1\
1U
05
09
0;
b0 7
0*
0+
1<"
1;"
b1110111 :"
b1110111 9"
10"
0."
0,"
0*"
1("
0&"
0$"
b10001000 -
b10001000 >
b10001000 2"
b10001000 8"
0""
b10001000 .
b10001000 6
b10001000 1"
b10001000 7"
11
#4000
01
#4100
1`
04
08
0)
b0 .
b0 6
b0 1"
b0 7"
0("
b0 -
b0 >
b0 2"
b0 8"
00"
0<
0(
0A
b10001000 :"
b10001000 9"
11
#4200
01
#4300
1X
1W
0,
0<"
0;"
b0 :"
b0 9"
11
#4400
01
