{
  "Top": "min_max_shmem",
  "RtlTop": "min_max_shmem",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "all",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-e"
  },
  "HlsSolution": {
    "Config": [
      "config_rtl -enable_maxiConservative=1",
      "config_rtl -reset=all",
      "config_rtl -reset_async=1",
      "config_rtl -reset_level=low",
      "config_bind -effort=low",
      "config_schedule -effort=medium",
      "config_export -format=ip_catalog",
      "config_export -vendor=vsi.com",
      "config_export -version=1.0"
    ],
    "DirectiveTcl": [
      "set_directive_inline min_max_shmem ",
      "set_directive_interface min_max_shmem ",
      "set_directive_interface min_max_shmem ",
      "set_directive_interface min_max_shmem "
    ],
    "DirectiveInfo": [
      "inline min_max_shmem {} {}",
      "interface min_max_shmem {{axis positionBoolean0mode} {port positionBooleanTextRequiredstart}} {}",
      "interface min_max_shmem {{axis positionBoolean0mode} {port positionBooleanTextRequireddone}} {}",
      "interface min_max_shmem {{m_axi positionBoolean0mode} {depth 76800} {latency 110} {port positionBooleanTextRequiredio_frame} {offset slave}} {}"
    ]
  },
  "Args": {
    "start": {
      "index": "0",
      "type": {
        "kinds": ["struct"],
        "dataType": "st",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint"
          },
          "last": {
            "order": "1",
            "dataType": "ap_uint"
          }
        }
      }
    },
    "done": {
      "index": "1",
      "type": {
        "kinds": ["struct"],
        "dataType": "st",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint"
          },
          "last": {
            "order": "1",
            "dataType": "ap_uint"
          }
        }
      }
    },
    "io_frame": {
      "index": "2",
      "type": {
        "kinds": ["array"],
        "dataType": "unsigned",
        "dataWidth": "32",
        "arraySizes": ["19200"],
        "interfaceRef": "m_axi_gmem"
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "undef",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "vsi.com",
    "Library": "hls",
    "Name": "min_max_shmem",
    "Version": "1.0",
    "DisplayName": "Min_max_shmem",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/annotated_src\/image_algos_694f8a7303f53d8b98d7dda9570eba69\/image_algos.cc"],
    "Vhdl": [
      "impl\/vhdl\/min_max_shmem_am_cud.vhd",
      "impl\/vhdl\/min_max_shmem_AXILiteS_s_axi.vhd",
      "impl\/vhdl\/min_max_shmem_cambkb.vhd",
      "impl\/vhdl\/min_max_shmem_gmem_m_axi.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/min_max_shmem.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/min_max_shmem_am_cud.v",
      "impl\/verilog\/min_max_shmem_AXILiteS_s_axi.v",
      "impl\/verilog\/min_max_shmem_cambkb.v",
      "impl\/verilog\/min_max_shmem_gmem_m_axi.v",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/min_max_shmem.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/min_max_shmem_v1_0\/data\/min_max_shmem.mdd",
      "impl\/misc\/drivers\/min_max_shmem_v1_0\/data\/min_max_shmem.tcl",
      "impl\/misc\/drivers\/min_max_shmem_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/min_max_shmem_v1_0\/src\/xmin_max_shmem.c",
      "impl\/misc\/drivers\/min_max_shmem_v1_0\/src\/xmin_max_shmem.h",
      "impl\/misc\/drivers\/min_max_shmem_v1_0\/src\/xmin_max_shmem_hw.h",
      "impl\/misc\/drivers\/min_max_shmem_v1_0\/src\/xmin_max_shmem_linux.c",
      "impl\/misc\/drivers\/min_max_shmem_v1_0\/src\/xmin_max_shmem_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/dwq\/Documents\/Workspace\/vsi_dfx_lab\/vsi_auto_gen\/hls\/system_1\/u96_pl\/min_max\/min_max\/solution1\/.autopilot\/db\/min_max_shmem.design.xml",
    "DebugDir": "\/home\/dwq\/Documents\/Workspace\/vsi_dfx_lab\/vsi_auto_gen\/hls\/system_1\/u96_pl\/min_max\/min_max\/solution1\/.debug",
    "ProtoInst": ["\/home\/dwq\/Documents\/Workspace\/vsi_dfx_lab\/vsi_auto_gen\/hls\/system_1\/u96_pl\/min_max\/min_max\/solution1\/.debug\/min_max_shmem.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "s_axi_AXILiteS m_axi_gmem start done",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "done": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "done",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1"
      }
    },
    "m_axi_gmem": {
      "type": "native_axim",
      "is_adaptor": "true",
      "mode": "master",
      "port_prefix": "m_axi_gmem",
      "data_width": "32",
      "param_prefix": "C_M_AXI_GMEM",
      "ctype": {
        "AWLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "AWSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "AWQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WLAST": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLEN": {
          "Type": "integer unsigned",
          "Width": "8"
        },
        "ARSIZE": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARBURST": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARLOCK": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARREGION": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARCACHE": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARPROT": {
          "Type": "integer unsigned",
          "Width": "3"
        },
        "ARQOS": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RLAST": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "AWID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "AWUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "WID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "WUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "ARID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "ARUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "RID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "RUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BID": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "BUSER": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "HasOffset": "1",
      "preferred_usage_value": "MEMORY",
      "has_dependant_on": "1",
      "NUM_READ_OUTSTANDING": "16",
      "NUM_WRITE_OUTSTANDING": "16",
      "MAX_READ_BURST_LENGTH": "16",
      "MAX_WRITE_BURST_LENGTH": "16",
      "offset_slave_name": "s_axi_AXILiteS",
      "port_width": {
        "ARADDR": "32",
        "ARID": "1",
        "ARUSER": "1",
        "AWADDR": "32",
        "AWID": "1",
        "AWUSER": "1",
        "BID": "1",
        "BUSER": "1",
        "RDATA": "32",
        "RID": "1",
        "RUSER": "1",
        "WDATA": "32",
        "WID": "1",
        "WSTRB": "4",
        "WUSER": "1"
      }
    },
    "s_axi_AXILiteS": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_AXILiteS",
      "param_prefix": "C_S_AXI_AXILITES",
      "addr_bits": "5",
      "registers": [{
          "offset": "0x10",
          "name": "io_frame",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of io_frame",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "io_frame",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of io_frame"
            }]
        }],
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "WDATA": {
          "Type": "null",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "RDATA": {
          "Type": "null",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "5",
        "AWADDR": "5",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    },
    "start": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "start",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"},
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        }
      },
      "port_width": {
        "TDATA": "32",
        "TLAST": "1"
      }
    }
  },
  "RtlPorts": {
    "s_axi_AXILiteS_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_AWADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_AXILiteS_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_AXILiteS_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_AXILiteS_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_ARADDR": {
      "dir": "in",
      "width": "5"
    },
    "s_axi_AXILiteS_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_AXILiteS_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_AXILiteS_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_AXILiteS_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_AXILiteS_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_AWADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_ARADDR": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_gmem_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_gmem_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "start_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "start_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "start_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "start_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "done_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "done_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "done_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "done_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "min_max_shmem"},
    "Info": {"min_max_shmem": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }},
    "Metrics": {"min_max_shmem": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.750"
        },
        "Loops": [
          {
            "Name": "VSI_LOOP_33",
            "TripCount": "19200",
            "Latency": "38401",
            "PipelineII": "2",
            "PipelineDepth": "4"
          },
          {
            "Name": "VSI_LOOP_34_VSI_LOOP_35",
            "TripCount": "75129",
            "Latency": "375646",
            "PipelineII": "5",
            "PipelineDepth": "6"
          },
          {
            "Name": "VSI_LOOP_29",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "233",
            "PipelineDepth": "234"
          },
          {
            "Name": "VSI_LOOP_29",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "233",
            "PipelineDepth": "234"
          },
          {
            "Name": "VSI_LOOP_29",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "233",
            "PipelineDepth": "234"
          },
          {
            "Name": "VSI_LOOP_29",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "233",
            "PipelineDepth": "234"
          },
          {
            "Name": "VSI_LOOP_29",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "233",
            "PipelineDepth": "234"
          },
          {
            "Name": "VSI_LOOP_29",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "233",
            "PipelineDepth": "234"
          },
          {
            "Name": "VSI_LOOP_29",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "233",
            "PipelineDepth": "234"
          },
          {
            "Name": "VSI_LOOP_29",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "233",
            "PipelineDepth": "234"
          }
        ],
        "Area": {
          "BRAM_18K": "40",
          "DSP48E": "1",
          "FF": "5828",
          "LUT": "9659",
          "URAM": "0"
        }
      }}
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "min_max_shmem",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2020-03-12 04:18:21 PDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2"
  }
}
