#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Tue Oct  1 09:58:37 2024
# Process ID: 4956
# Current directory: C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.runs/sistema_protocheck_ip_0_0_synth_1
# Command line: vivado.exe -log sistema_protocheck_ip_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source sistema_protocheck_ip_0_0.tcl
# Log file: C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.runs/sistema_protocheck_ip_0_0_synth_1/sistema_protocheck_ip_0_0.vds
# Journal file: C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.runs/sistema_protocheck_ip_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
Sourcing tcl script 'C:/Users/gusta/AppData/Roaming/Xilinx/Vivado/Vivado_init.tcl'
source sistema_protocheck_ip_0_0.tcl -notrace
Command: synth_design -top sistema_protocheck_ip_0_0 -part xc7z010clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7164 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 440.609 ; gain = 99.191
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sistema_protocheck_ip_0_0' [c:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.srcs/sources_1/bd/sistema/ip/sistema_protocheck_ip_0_0/synth/sistema_protocheck_ip_0_0.vhd:82]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'protocheck_ip_v1_0' declared at 'c:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.srcs/sources_1/bd/sistema/ipshared/7843/hdl/protocheck_ip_v1_0.vhd:5' bound to instance 'U0' of component 'protocheck_ip_v1_0' [c:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.srcs/sources_1/bd/sistema/ip/sistema_protocheck_ip_0_0/synth/sistema_protocheck_ip_0_0.vhd:148]
INFO: [Synth 8-638] synthesizing module 'protocheck_ip_v1_0' [c:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.srcs/sources_1/bd/sistema/ipshared/7843/hdl/protocheck_ip_v1_0.vhd:49]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'protocheck_ip_v1_0_S00_AXI' declared at 'c:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.srcs/sources_1/bd/sistema/ipshared/7843/hdl/protocheck_ip_v1_0_S00_AXI.vhd:5' bound to instance 'protocheck_ip_v1_0_S00_AXI_inst' of component 'protocheck_ip_v1_0_S00_AXI' [c:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.srcs/sources_1/bd/sistema/ipshared/7843/hdl/protocheck_ip_v1_0.vhd:85]
INFO: [Synth 8-638] synthesizing module 'protocheck_ip_v1_0_S00_AXI' [c:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.srcs/sources_1/bd/sistema/ipshared/7843/hdl/protocheck_ip_v1_0_S00_AXI.vhd:86]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'protocheck' [c:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.srcs/sources_1/bd/sistema/ipshared/7843/src/protocheck2.vhd:18]
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'comparador' [c:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.srcs/sources_1/bd/sistema/ipshared/7843/src/comparador.vhd:17]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'comparador' (1#1) [c:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.srcs/sources_1/bd/sistema/ipshared/7843/src/comparador.vhd:17]
INFO: [Synth 8-638] synthesizing module 'comparador__parameterized0' [c:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.srcs/sources_1/bd/sistema/ipshared/7843/src/comparador.vhd:17]
	Parameter N bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'comparador__parameterized0' (1#1) [c:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.srcs/sources_1/bd/sistema/ipshared/7843/src/comparador.vhd:17]
INFO: [Synth 8-638] synthesizing module 'shiftreg' [c:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.srcs/sources_1/bd/sistema/ipshared/7843/src/shiftreg.vhd:18]
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ffd' [c:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.srcs/sources_1/bd/sistema/ipshared/7843/src/ffd.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'ffd' (2#1) [c:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.srcs/sources_1/bd/sistema/ipshared/7843/src/ffd.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'shiftreg' (3#1) [c:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.srcs/sources_1/bd/sistema/ipshared/7843/src/shiftreg.vhd:18]
INFO: [Synth 8-638] synthesizing module 'genEna' [c:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.srcs/sources_1/bd/sistema/ipshared/7843/src/genEna.vhd:16]
	Parameter N bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'genEna' (4#1) [c:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.srcs/sources_1/bd/sistema/ipshared/7843/src/genEna.vhd:16]
INFO: [Synth 8-638] synthesizing module 'serial_sender' [c:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.srcs/sources_1/bd/sistema/ipshared/7843/src/serializar.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'serial_sender' (5#1) [c:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.srcs/sources_1/bd/sistema/ipshared/7843/src/serializar.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'protocheck' (6#1) [c:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.srcs/sources_1/bd/sistema/ipshared/7843/src/protocheck2.vhd:18]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [c:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.srcs/sources_1/bd/sistema/ipshared/7843/hdl/protocheck_ip_v1_0_S00_AXI.vhd:222]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [c:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.srcs/sources_1/bd/sistema/ipshared/7843/hdl/protocheck_ip_v1_0_S00_AXI.vhd:223]
WARNING: [Synth 8-6014] Unused sequential element loc_addr_reg was removed.  [c:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.srcs/sources_1/bd/sistema/ipshared/7843/hdl/protocheck_ip_v1_0_S00_AXI.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'protocheck_ip_v1_0_S00_AXI' (7#1) [c:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.srcs/sources_1/bd/sistema/ipshared/7843/hdl/protocheck_ip_v1_0_S00_AXI.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'protocheck_ip_v1_0' (8#1) [c:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.srcs/sources_1/bd/sistema/ipshared/7843/hdl/protocheck_ip_v1_0.vhd:49]
INFO: [Synth 8-256] done synthesizing module 'sistema_protocheck_ip_0_0' (9#1) [c:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.srcs/sources_1/bd/sistema/ip/sistema_protocheck_ip_0_0/synth/sistema_protocheck_ip_0_0.vhd:82]
WARNING: [Synth 8-3331] design protocheck_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design protocheck_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design protocheck_ip_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design protocheck_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design protocheck_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design protocheck_ip_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 495.387 ; gain = 153.969
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 495.387 ; gain = 153.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 495.387 ; gain = 153.969
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.034 . Memory (MB): peak = 814.242 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 814.242 ; gain = 472.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 814.242 ; gain = 472.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:34 . Memory (MB): peak = 814.242 ; gain = 472.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 814.242 ; gain = 472.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 20    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   7 Input     32 Bit        Muxes := 4     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module ffd 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module genEna 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module serial_sender 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module protocheck_ip_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                5 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   7 Input     32 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design sistema_protocheck_ip_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design sistema_protocheck_ip_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design sistema_protocheck_ip_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design sistema_protocheck_ip_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design sistema_protocheck_ip_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design sistema_protocheck_ip_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\U0/protocheck_ip_v1_0_S00_AXI_inst/aw_en_reg )
INFO: [Synth 8-3886] merging instance 'U0/protocheck_ip_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'U0/protocheck_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/protocheck_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'U0/protocheck_ip_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'U0/protocheck_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/protocheck_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
INFO: [Synth 8-3332] Sequential element (U0/protocheck_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[1]) is unused and will be removed from module sistema_protocheck_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/protocheck_ip_v1_0_S00_AXI_inst/axi_awaddr_reg[0]) is unused and will be removed from module sistema_protocheck_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/protocheck_ip_v1_0_S00_AXI_inst/aw_en_reg) is unused and will be removed from module sistema_protocheck_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/protocheck_ip_v1_0_S00_AXI_inst/axi_bresp_reg[1]) is unused and will be removed from module sistema_protocheck_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/protocheck_ip_v1_0_S00_AXI_inst/axi_araddr_reg[1]) is unused and will be removed from module sistema_protocheck_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/protocheck_ip_v1_0_S00_AXI_inst/axi_araddr_reg[0]) is unused and will be removed from module sistema_protocheck_ip_0_0.
INFO: [Synth 8-3332] Sequential element (U0/protocheck_ip_v1_0_S00_AXI_inst/axi_rresp_reg[1]) is unused and will be removed from module sistema_protocheck_ip_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:33 ; elapsed = 00:00:37 . Memory (MB): peak = 814.242 ; gain = 472.824
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:48 ; elapsed = 00:00:52 . Memory (MB): peak = 820.758 ; gain = 479.340
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 820.980 ; gain = 479.562
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 832.105 ; gain = 490.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 832.105 ; gain = 490.688
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 832.105 ; gain = 490.688
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 832.105 ; gain = 490.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 832.105 ; gain = 490.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 832.105 ; gain = 490.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 832.105 ; gain = 490.688
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    19|
|2     |LUT1   |     3|
|3     |LUT2   |     3|
|4     |LUT3   |    15|
|5     |LUT4   |     8|
|6     |LUT5   |    42|
|7     |LUT6   |    45|
|8     |FDCE   |     5|
|9     |FDRE   |   213|
|10    |FDSE   |     3|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------------+---------------------------+------+
|      |Instance                              |Module                     |Cells |
+------+--------------------------------------+---------------------------+------+
|1     |top                                   |                           |   356|
|2     |  U0                                  |protocheck_ip_v1_0         |   356|
|3     |    protocheck_ip_v1_0_S00_AXI_inst   |protocheck_ip_v1_0_S00_AXI |   356|
|4     |      sum_inst                        |protocheck                 |   114|
|5     |        inst_genEna                   |genEna                     |    65|
|6     |        inst_serializar               |serial_sender              |    10|
|7     |        inst_shiftreg                 |shiftreg                   |    39|
|8     |          \shiftreg_gen[0].ffd_inst   |ffd                        |     4|
|9     |          \shiftreg_gen[10].ffd_inst  |ffd_0                      |     3|
|10    |          \shiftreg_gen[11].ffd_inst  |ffd_1                      |     3|
|11    |          \shiftreg_gen[1].ffd_inst   |ffd_2                      |     3|
|12    |          \shiftreg_gen[2].ffd_inst   |ffd_3                      |     3|
|13    |          \shiftreg_gen[3].ffd_inst   |ffd_4                      |     3|
|14    |          \shiftreg_gen[4].ffd_inst   |ffd_5                      |     3|
|15    |          \shiftreg_gen[5].ffd_inst   |ffd_6                      |     3|
|16    |          \shiftreg_gen[6].ffd_inst   |ffd_7                      |     4|
|17    |          \shiftreg_gen[7].ffd_inst   |ffd_8                      |     4|
|18    |          \shiftreg_gen[8].ffd_inst   |ffd_9                      |     3|
|19    |          \shiftreg_gen[9].ffd_inst   |ffd_10                     |     3|
+------+--------------------------------------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 832.105 ; gain = 490.688
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:42 . Memory (MB): peak = 832.105 ; gain = 171.832
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:54 . Memory (MB): peak = 832.105 ; gain = 490.688
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
45 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:57 . Memory (MB): peak = 840.543 ; gain = 510.617
INFO: [Common 17-1381] The checkpoint 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.runs/sistema_protocheck_ip_0_0_synth_1/sistema_protocheck_ip_0_0.dcp' has been generated.
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.srcs/sources_1/bd/sistema/ip/sistema_protocheck_ip_0_0/sistema_protocheck_ip_0_0.xci
INFO: [Coretcl 2-1174] Renamed 18 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Working/MyS/Sistema_PLC/Sintesis/sistema_plc.runs/sistema_protocheck_ip_0_0_synth_1/sistema_protocheck_ip_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sistema_protocheck_ip_0_0_utilization_synth.rpt -pb sistema_protocheck_ip_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 840.543 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Oct  1 09:59:47 2024...
