0.6
2018.2
Jun 14 2018
20:41:02
C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sim_1/new/28F640P30.v,1540647232,verilog,,C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/ALU.v,C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sim_1/new/include/def.h;C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h;C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sim_1/new/include/data.h;C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sim_1/new/include/UserData.h;C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sim_1/new/include/BankLib.h;C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sim_1/new/include/TimingData.h,BlankCheckModule;BlockLockModule;BuffEnhancedFactProgramModule;BurstModule;CFIqueryModule;CUIdecoder1;CUIdecoder2;CUIdecoder_Busy1;ConfigRegModule;DataErrorModule;DebugModule;EraseModule;KernelModule;MemoryModule;OutputBufferModule;ProgramBufferModule;ProgramModule;ProtectRegModule;ReadModule;SignatureModule;StatusRegModule;TimingLibModule;x28fxxxp30,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sim_1/new/clock.v,1540647232,verilog,,C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/select32.v,,clock,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sim_1/new/include/BankLib.h,1540647232,verilog,,,C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sim_1/new/include/def.h;C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sim_1/new/include/data.h;C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sim_1/new/include/UserData.h,BankLib,,,,,,,,
C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sim_1/new/include/CUIcommandData.h,1540647232,verilog,,,,,,,,,,,,
C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sim_1/new/include/TimingData.h,1540647232,verilog,,,C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sim_1/new/include/data.h;C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sim_1/new/include/UserData.h,TimingDataModule,,,,,,,,
C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sim_1/new/include/UserData.h,1540647232,verilog,,,,,,,,,,,,
C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sim_1/new/include/data.h,1540647232,verilog,,,C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sim_1/new/include/UserData.h,,,,,,,,,
C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sim_1/new/include/def.h,1540647232,verilog,,,,,,,,,,,,
C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sim_1/new/single_sim.v,1541037885,verilog,,,,single_sim,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sim_1/new/sram_model.v,1540647232,verilog,,C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/thinpad_top.v,,sram_model,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sim_1/new/tb.sv,1540647232,systemVerilog,,,,tb,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/ip/pll_example/pll_example_sim_netlist.v,1540647232,verilog,,C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sim_1/new/28F640P30.v,,pll_example;pll_example_pll_example_clk_wiz,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/ALU.v,1540968561,verilog,,C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/ControlUnit.v,,ALU,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/ControlUnit.v,1540969201,verilog,,C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/DataMemory.v,,ControlUnit,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/DataMemory.v,1540985342,verilog,,C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/InstructionMemory.v,,DataMemory,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/InstructionMemory.v,1540963990,verilog,,C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/PC.v,,InstructionMemory,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/PC.v,1540895809,verilog,,C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/PCJump.v,,PC,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/PCJump.v,1540898102,verilog,,C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/PCNext.v,,PCJump,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/PCNext.v,1541038590,verilog,,C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/RegisterHeap.v,,PCNext,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/RegisterHeap.v,1541037683,verilog,,C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/SignZeroExtend.v,,RegisterHeap,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/SignZeroExtend.v,1540896605,verilog,,C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/SingleCycleCPU.v,,SignZeroExtend,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/SingleCycleCPU.v,1541037835,verilog,,C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/select32.v,,SingleCycleCPU,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/async.v,1540647232,verilog,,C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sim_1/new/clock.v,,ASSERTION_ERROR;BaudTickGen;async_receiver;async_transmitter,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/select32.v,1540901044,verilog,,C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/select5.v,,Select32bits,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/select5.v,1540901051,verilog,,C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sim_1/new/single_sim.v,,Select5bits,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/thinpad_top.v,1540907145,verilog,,C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/vga.v,,thinpad_top,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
C:/Users/liujiashuo/Desktop/computerPrinciple/homework4/thinpad_top.srcs/sources_1/new/vga.v,1540647232,verilog,,,,vga,,,../../../../thinpad_top.srcs/sim_1/new/include,,,,,
