// Seed: 4124393502
module module_4 (
    output supply0 module_0,
    input  supply0 id_1,
    input  uwire   id_2
);
  wire id_4;
  supply1 id_5 = id_1 == 1;
endmodule
module module_1 #(
    parameter id_36 = 32'd28,
    parameter id_37 = 32'd88
) (
    input uwire id_0,
    input wor id_1,
    output tri0 id_2,
    input tri1 id_3,
    output wand id_4,
    input wand id_5,
    input wire id_6,
    output supply0 id_7,
    input tri0 id_8,
    output supply1 id_9,
    output uwire id_10
    , id_33,
    input tri1 id_11,
    output supply1 id_12,
    input tri1 id_13,
    input tri1 id_14,
    output tri0 id_15,
    input tri0 id_16,
    input tri0 id_17,
    output wor id_18,
    output tri id_19,
    output tri0 id_20,
    input tri id_21,
    input supply1 id_22,
    input uwire id_23,
    input tri0 id_24,
    input wor id_25,
    output tri1 id_26,
    output tri0 id_27,
    input wire id_28,
    input tri0 id_29,
    output wire id_30,
    input wor id_31
);
  wire id_34;
  module_0(
      id_4, id_3, id_28
  ); id_35(
      1
  );
  assign id_9  = (1);
  defparam id_36.id_37 = (1) & 1;
  assign id_33 = (1);
endmodule
