<stg><name>Bytes2AXIMMvideo_Pipeline_VITIS_LOOP_1316_1</name>


<trans_list>

<trans id="44" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %x = alloca i32 1

]]></Node>
<StgValue><ssdm name="x"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="27">
<![CDATA[
newFuncRoot:1 %muxLogicCE_to_sext_ln1316_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_sext_ln1316_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="27" op_0_bw="27" op_1_bw="27" op_2_bw="1">
<![CDATA[
newFuncRoot:2 %sext_ln1316_read = read i27 @_ssdm_op_Read.ap_auto.i27, i27 %sext_ln1316

]]></Node>
<StgValue><ssdm name="sext_ln1316_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="12">
<![CDATA[
newFuncRoot:3 %muxLogicCE_to_div_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_div_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="12" op_0_bw="12" op_1_bw="12" op_2_bw="1">
<![CDATA[
newFuncRoot:4 %div_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %div

]]></Node>
<StgValue><ssdm name="div_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="27">
<![CDATA[
newFuncRoot:5 %sext_ln1316_cast = sext i27 %sext_ln1316_read

]]></Node>
<StgValue><ssdm name="sext_ln1316_cast"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %bytePlanes_plane0, i64 666, i64 8, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %mm_video, void @empty_22, i32 0, i32 0, void @empty_23, i32 100, i32 2073600, void @empty_24, void @empty_25, void @empty_23, i32 16, i32 8, i32 16, i32 16, void @empty_23, void @empty_23, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bytePlanes_plane0, void @empty_5, i32 0, i32 0, void @empty_23, i32 0, i32 0, void @empty_23, void @empty_23, void @empty_23, i32 0, i32 0, i32 0, i32 0, void @empty_23, void @empty_23, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="12">
<![CDATA[
newFuncRoot:9 %muxLogicData_to_store_ln1316 = muxlogic i12 0

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln1316"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="12">
<![CDATA[
newFuncRoot:10 %muxLogicAddr_to_store_ln1316 = muxlogic i12 %x

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln1316"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:11 %store_ln1316 = store i12 0, i12 %x

]]></Node>
<StgValue><ssdm name="store_ln1316"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:12 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="12">
<![CDATA[
for.inc:0 %MuxLogicAddr_to_x_8 = muxlogic i12 %x

]]></Node>
<StgValue><ssdm name="MuxLogicAddr_to_x_8"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc:1 %x_8 = load i12 %x

]]></Node>
<StgValue><ssdm name="x_8"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:2 %add_ln1316 = add i12 %x_8, i12 1

]]></Node>
<StgValue><ssdm name="add_ln1316"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc:3 %icmp_ln1316 = icmp_eq  i12 %x_8, i12 %div_read

]]></Node>
<StgValue><ssdm name="icmp_ln1316"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2048, i64 2047

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln1316 = br i1 %icmp_ln1316, void %for.inc.split, void %for.end.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln1316"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="12">
<![CDATA[
for.inc.split:7 %muxLogicData_to_store_ln1316 = muxlogic i12 %add_ln1316

]]></Node>
<StgValue><ssdm name="muxLogicData_to_store_ln1316"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="12">
<![CDATA[
for.inc.split:8 %muxLogicAddr_to_store_ln1316 = muxlogic i12 %x

]]></Node>
<StgValue><ssdm name="muxLogicAddr_to_store_ln1316"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1316" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.split:9 %store_ln1316 = store i12 %add_ln1316, i12 %x

]]></Node>
<StgValue><ssdm name="store_ln1316"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln1316" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0">
<![CDATA[
for.end.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc.split:0 %mm_video_addr = getelementptr i256 %mm_video, i32 %sext_ln1316_cast

]]></Node>
<StgValue><ssdm name="mm_video_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.split:1 %specpipeline_ln1318 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_23

]]></Node>
<StgValue><ssdm name="specpipeline_ln1318"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:2 %specloopname_ln1316 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19

]]></Node>
<StgValue><ssdm name="specloopname_ln1316"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="256">
<![CDATA[
for.inc.split:3 %muxLogicCE_to_bytePlanes_plane0_read = muxlogic

]]></Node>
<StgValue><ssdm name="muxLogicCE_to_bytePlanes_plane0_read"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="1">
<![CDATA[
for.inc.split:4 %bytePlanes_plane0_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %bytePlanes_plane0

]]></Node>
<StgValue><ssdm name="bytePlanes_plane0_read"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="256">
<![CDATA[
for.inc.split:5 %muxLogicData_to_write_ln1320 = muxlogic i256 %bytePlanes_plane0_read

]]></Node>
<StgValue><ssdm name="muxLogicData_to_write_ln1320"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256" op_3_bw="32">
<![CDATA[
for.inc.split:6 %write_ln1320 = write void @_ssdm_op_Write.m_axi.p1i256, i32 %mm_video_addr, i256 %bytePlanes_plane0_read, i32 4294967295

]]></Node>
<StgValue><ssdm name="write_ln1320"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
for.inc.split:10 %br_ln1316 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln1316"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="45" name="div" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="div"/></StgValue>
</port>
<port id="46" name="mm_video" dir="1" iftype="4">
<core>NULL</core><StgValue><ssdm name="mm_video"/></StgValue>
</port>
<port id="47" name="sext_ln1316" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sext_ln1316"/></StgValue>
</port>
<port id="48" name="bytePlanes_plane0" dir="0" iftype="3">
<core>FIFO_BRAM</core><StgValue><ssdm name="bytePlanes_plane0"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="50" from="StgValue_49" to="x" fromId="49" toId="5">
</dataflow>
<dataflow id="52" from="_ssdm_op_Read.ap_auto.i27" to="sext_ln1316_read" fromId="51" toId="7">
</dataflow>
<dataflow id="53" from="sext_ln1316" to="sext_ln1316_read" fromId="47" toId="7">
</dataflow>
<dataflow id="55" from="_ssdm_op_Read.ap_auto.i12" to="div_read" fromId="54" toId="9">
</dataflow>
<dataflow id="56" from="div" to="div_read" fromId="45" toId="9">
</dataflow>
<dataflow id="57" from="sext_ln1316_read" to="sext_ln1316_cast" fromId="7" toId="10">
</dataflow>
<dataflow id="59" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="58" toId="11">
</dataflow>
<dataflow id="60" from="bytePlanes_plane0" to="specmemcore_ln0" fromId="48" toId="11">
</dataflow>
<dataflow id="62" from="StgValue_61" to="specmemcore_ln0" fromId="61" toId="11">
</dataflow>
<dataflow id="64" from="StgValue_63" to="specmemcore_ln0" fromId="63" toId="11">
</dataflow>
<dataflow id="66" from="StgValue_65" to="specmemcore_ln0" fromId="65" toId="11">
</dataflow>
<dataflow id="68" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="67" toId="12">
</dataflow>
<dataflow id="69" from="mm_video" to="specinterface_ln0" fromId="46" toId="12">
</dataflow>
<dataflow id="71" from="empty_22" to="specinterface_ln0" fromId="70" toId="12">
</dataflow>
<dataflow id="73" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="12">
</dataflow>
<dataflow id="74" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="12">
</dataflow>
<dataflow id="76" from="empty_23" to="specinterface_ln0" fromId="75" toId="12">
</dataflow>
<dataflow id="78" from="StgValue_77" to="specinterface_ln0" fromId="77" toId="12">
</dataflow>
<dataflow id="80" from="StgValue_79" to="specinterface_ln0" fromId="79" toId="12">
</dataflow>
<dataflow id="82" from="empty_24" to="specinterface_ln0" fromId="81" toId="12">
</dataflow>
<dataflow id="84" from="empty_25" to="specinterface_ln0" fromId="83" toId="12">
</dataflow>
<dataflow id="85" from="empty_23" to="specinterface_ln0" fromId="75" toId="12">
</dataflow>
<dataflow id="87" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="12">
</dataflow>
<dataflow id="89" from="StgValue_88" to="specinterface_ln0" fromId="88" toId="12">
</dataflow>
<dataflow id="90" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="12">
</dataflow>
<dataflow id="91" from="StgValue_86" to="specinterface_ln0" fromId="86" toId="12">
</dataflow>
<dataflow id="92" from="empty_23" to="specinterface_ln0" fromId="75" toId="12">
</dataflow>
<dataflow id="93" from="empty_23" to="specinterface_ln0" fromId="75" toId="12">
</dataflow>
<dataflow id="95" from="StgValue_94" to="specinterface_ln0" fromId="94" toId="12">
</dataflow>
<dataflow id="96" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="12">
</dataflow>
<dataflow id="97" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="67" toId="13">
</dataflow>
<dataflow id="98" from="bytePlanes_plane0" to="specinterface_ln0" fromId="48" toId="13">
</dataflow>
<dataflow id="100" from="empty_5" to="specinterface_ln0" fromId="99" toId="13">
</dataflow>
<dataflow id="101" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="13">
</dataflow>
<dataflow id="102" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="13">
</dataflow>
<dataflow id="103" from="empty_23" to="specinterface_ln0" fromId="75" toId="13">
</dataflow>
<dataflow id="104" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="13">
</dataflow>
<dataflow id="105" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="13">
</dataflow>
<dataflow id="106" from="empty_23" to="specinterface_ln0" fromId="75" toId="13">
</dataflow>
<dataflow id="107" from="empty_23" to="specinterface_ln0" fromId="75" toId="13">
</dataflow>
<dataflow id="108" from="empty_23" to="specinterface_ln0" fromId="75" toId="13">
</dataflow>
<dataflow id="109" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="13">
</dataflow>
<dataflow id="110" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="13">
</dataflow>
<dataflow id="111" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="13">
</dataflow>
<dataflow id="112" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="13">
</dataflow>
<dataflow id="113" from="empty_23" to="specinterface_ln0" fromId="75" toId="13">
</dataflow>
<dataflow id="114" from="empty_23" to="specinterface_ln0" fromId="75" toId="13">
</dataflow>
<dataflow id="115" from="StgValue_94" to="specinterface_ln0" fromId="94" toId="13">
</dataflow>
<dataflow id="116" from="StgValue_72" to="specinterface_ln0" fromId="72" toId="13">
</dataflow>
<dataflow id="118" from="StgValue_117" to="muxLogicData_to_store_ln1316" fromId="117" toId="14">
</dataflow>
<dataflow id="119" from="x" to="muxLogicAddr_to_store_ln1316" fromId="5" toId="15">
</dataflow>
<dataflow id="120" from="StgValue_117" to="store_ln1316" fromId="117" toId="16">
</dataflow>
<dataflow id="121" from="x" to="store_ln1316" fromId="5" toId="16">
</dataflow>
<dataflow id="122" from="x" to="MuxLogicAddr_to_x_8" fromId="5" toId="18">
</dataflow>
<dataflow id="123" from="x" to="x_8" fromId="5" toId="19">
</dataflow>
<dataflow id="124" from="x_8" to="add_ln1316" fromId="19" toId="20">
</dataflow>
<dataflow id="126" from="StgValue_125" to="add_ln1316" fromId="125" toId="20">
</dataflow>
<dataflow id="127" from="x_8" to="icmp_ln1316" fromId="19" toId="21">
</dataflow>
<dataflow id="128" from="div_read" to="icmp_ln1316" fromId="9" toId="21">
</dataflow>
<dataflow id="130" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="129" toId="22">
</dataflow>
<dataflow id="132" from="StgValue_131" to="speclooptripcount_ln0" fromId="131" toId="22">
</dataflow>
<dataflow id="134" from="StgValue_133" to="speclooptripcount_ln0" fromId="133" toId="22">
</dataflow>
<dataflow id="136" from="StgValue_135" to="speclooptripcount_ln0" fromId="135" toId="22">
</dataflow>
<dataflow id="137" from="icmp_ln1316" to="br_ln1316" fromId="21" toId="23">
</dataflow>
<dataflow id="138" from="add_ln1316" to="muxLogicData_to_store_ln1316" fromId="20" toId="24">
</dataflow>
<dataflow id="139" from="x" to="muxLogicAddr_to_store_ln1316" fromId="5" toId="25">
</dataflow>
<dataflow id="140" from="add_ln1316" to="store_ln1316" fromId="20" toId="26">
</dataflow>
<dataflow id="141" from="x" to="store_ln1316" fromId="5" toId="26">
</dataflow>
<dataflow id="142" from="mm_video" to="mm_video_addr" fromId="46" toId="27">
</dataflow>
<dataflow id="143" from="sext_ln1316_cast" to="mm_video_addr" fromId="10" toId="27">
</dataflow>
<dataflow id="145" from="_ssdm_op_SpecPipeline" to="specpipeline_ln1318" fromId="144" toId="28">
</dataflow>
<dataflow id="146" from="StgValue_49" to="specpipeline_ln1318" fromId="49" toId="28">
</dataflow>
<dataflow id="147" from="StgValue_72" to="specpipeline_ln1318" fromId="72" toId="28">
</dataflow>
<dataflow id="148" from="StgValue_72" to="specpipeline_ln1318" fromId="72" toId="28">
</dataflow>
<dataflow id="149" from="StgValue_72" to="specpipeline_ln1318" fromId="72" toId="28">
</dataflow>
<dataflow id="150" from="empty_23" to="specpipeline_ln1318" fromId="75" toId="28">
</dataflow>
<dataflow id="152" from="_ssdm_op_SpecLoopName" to="specloopname_ln1316" fromId="151" toId="29">
</dataflow>
<dataflow id="154" from="empty_19" to="specloopname_ln1316" fromId="153" toId="29">
</dataflow>
<dataflow id="156" from="_ssdm_op_Read.ap_fifo.volatile.i256P0A" to="bytePlanes_plane0_read" fromId="155" toId="31">
</dataflow>
<dataflow id="157" from="bytePlanes_plane0" to="bytePlanes_plane0_read" fromId="48" toId="31">
</dataflow>
<dataflow id="158" from="bytePlanes_plane0_read" to="muxLogicData_to_write_ln1320" fromId="31" toId="32">
</dataflow>
<dataflow id="160" from="_ssdm_op_Write.m_axi.p1i256" to="write_ln1320" fromId="159" toId="33">
</dataflow>
<dataflow id="161" from="mm_video_addr" to="write_ln1320" fromId="27" toId="33">
</dataflow>
<dataflow id="162" from="bytePlanes_plane0_read" to="write_ln1320" fromId="31" toId="33">
</dataflow>
<dataflow id="163" from="StgValue_94" to="write_ln1320" fromId="94" toId="33">
</dataflow>
<dataflow id="164" from="icmp_ln1316" to="StgValue_2" fromId="21" toId="2">
</dataflow>
</dataflows>


</stg>
