Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sat Dec  7 19:46:52 2024
| Host         : eecs-digital-18 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_route_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.826ns  (required time - arrival time)
  Source:                 draw_characters/v_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            draw_characters/character_image/BRAM_reg_1_6/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_pixel_clk_wiz_0  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_clk_wiz_0 rise@13.468ns - clk_pixel_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.588ns  (logic 3.823ns (39.872%)  route 5.765ns (60.128%))
  Logic Levels:           9  (CARRY4=6 LUT2=1 LUT5=2)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 11.929 - 13.468 ) 
    Source Clock Delay      (SCD):    -0.907ns
    Clock Pessimism Removal (CPR):    0.490ns
  Clock Uncertainty:      0.168ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.329ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.673    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.291 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.625    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.529 r  mhdmicw/clkout1_buf/O
                         net (fo=243, routed)         1.622    -0.907    draw_characters/clk_pixel
    SLICE_X5Y29          FDRE                                         r  draw_characters/v_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y29          FDRE (Prop_fdre_C_Q)         0.456    -0.451 f  draw_characters/v_reg[1][4]/Q
                         net (fo=7, routed)           0.984     0.533    draw_characters/v_reg[1]_3[4]
    SLICE_X6Y26          LUT5 (Prop_lut5_I3_O)        0.124     0.657 r  draw_characters/image_addr2_carry_i_3/O
                         net (fo=1, routed)           0.000     0.657    draw_characters/image_addr2_carry_i_3_n_0
    SLICE_X6Y26          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     1.235 r  draw_characters/image_addr2_carry/O[2]
                         net (fo=2, routed)           0.669     1.905    draw_characters/terminal_grid/image_addr_carry[1]
    SLICE_X8Y26          LUT5 (Prop_lut5_I0_O)        0.301     2.206 r  draw_characters/terminal_grid/image_addr_carry_i_2/O
                         net (fo=1, routed)           0.000     2.206    draw_characters/terminal_grid_n_13
    SLICE_X8Y26          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     2.586 r  draw_characters/image_addr_carry/CO[3]
                         net (fo=1, routed)           0.000     2.586    draw_characters/image_addr_carry_n_0
    SLICE_X8Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     2.805 r  draw_characters/image_addr_carry__0/O[0]
                         net (fo=1, routed)           0.811     3.616    draw_characters/terminal_grid/BRAM_reg_1_7[3]
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.671     4.287 r  draw_characters/terminal_grid/i___5_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000     4.287    draw_characters/terminal_grid/i___5_carry__0_i_1_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     4.506 r  draw_characters/terminal_grid/i___5_carry__1_i_5/O[0]
                         net (fo=1, routed)           0.578     5.084    draw_characters/terminal_grid/PCOUT[12]
    SLICE_X11Y23         LUT2 (Prop_lut2_I1_O)        0.295     5.379 r  draw_characters/terminal_grid/i___5_carry__1_i_3/O
                         net (fo=1, routed)           0.000     5.379    draw_characters/terminal_grid_n_22
    SLICE_X11Y23         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     5.959 r  draw_characters/image_addr_inferred__1/i___5_carry__1/O[2]
                         net (fo=16, routed)          2.723     8.682    draw_characters/character_image/ADDRARDADDR[10]
    RAMB36_X2Y4          RAMB36E1                                     r  draw_characters/character_image/BRAM_reg_1_6/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_clk_wiz_0 rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    mhdmicw/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  mhdmicw/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    16.000    mhdmicw/clk_ref_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     8.779 r  mhdmicw/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    10.366    mhdmicw/clk_pixel_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.457 r  mhdmicw/clkout1_buf/O
                         net (fo=243, routed)         1.473    11.929    draw_characters/character_image/clk_pixel
    RAMB36_X2Y4          RAMB36E1                                     r  draw_characters/character_image/BRAM_reg_1_6/CLKARDCLK
                         clock pessimism              0.490    12.420    
                         clock uncertainty           -0.168    12.252    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.744    11.508    draw_characters/character_image/BRAM_reg_1_6
  -------------------------------------------------------------------
                         required time                         11.508    
                         arrival time                          -8.682    
  -------------------------------------------------------------------
                         slack                                  2.826    




