$date
	Sat Oct 22 19:48:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#723739
b1 !
1"
#723742
b1 &
b1 %
1$
#723743
0"
#723746
1#
#723750
b0 &
0#
b0 %
0$
#1793006
b10110 &
b10110 %
1$
b10110 !
1"
#1793007
0"
#1793010
b1011 &
b1011 %
#1793014
b100010 &
b100010 %
#1793018
b10001 &
b10001 %
#1793022
b110100 &
b110100 %
#1793026
b11010 &
b11010 %
#1793030
b1101 &
b1101 %
#1793034
b101000 &
b101000 %
#1793038
b10100 &
b10100 %
#1793042
b1010 &
b1010 %
#1793046
b101 &
b101 %
#1793050
b10000 &
b10000 %
#1793054
b1000 &
b1000 %
#1793058
b100 &
b100 %
#1793062
b10 &
b10 %
#1793066
b1 &
b1 %
1#
#1793070
b0 &
0#
b0 %
0$
#2781151
b11101 !
1"
#2781154
b11101 &
b11101 %
1$
#2781155
0"
#2781158
b1011000 &
b1011000 %
#2781162
b101100 &
b101100 %
#2781166
b10110 &
b10110 %
#2781170
b1011 &
b1011 %
#2781174
b100010 &
b100010 %
#2781178
b10001 &
b10001 %
#2781182
b110100 &
b110100 %
#2781186
b11010 &
b11010 %
#2781190
b1101 &
b1101 %
#2781194
b101000 &
b101000 %
#2781198
b10100 &
b10100 %
#2781202
b1010 &
b1010 %
#2781206
b101 &
b101 %
#2781210
b10000 &
b10000 %
#2781214
b1000 &
b1000 %
#2781218
b100 &
b100 %
#2781222
b10 &
b10 %
#2781226
b1 &
b1 %
1#
#2781230
b0 &
0#
b0 %
0$
#4500012
