<stg><name>Conv_sysarr</name>


<trans_list>

<trans id="1564" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1565" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1566" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1567" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1568" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2042" from="6" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2043" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2041" from="7" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1573" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1574" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1575" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1576" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2046" from="12" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2047" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2045" from="13" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1581" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1582" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1583" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1584" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2050" from="18" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2051" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2049" from="19" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1589" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1590" from="21" to="95">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1591" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1592" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1593" from="22" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1595" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2056" from="24" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2057" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2053" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2054" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2055" from="27" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1602" from="28" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1604" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1605" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1606" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1607" from="32" to="33">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2026" from="32" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1609" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1610" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1611" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1612" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1613" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1614" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1615" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1616" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2059" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2060" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2061" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2062" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2064" from="45" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2065" from="45" to="46">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2063" from="46" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1629" from="47" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2067" from="48" to="49">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2068" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2069" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2070" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2071" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2072" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2073" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2074" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2075" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2076" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2077" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2078" from="59" to="60">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2079" from="60" to="61">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2080" from="61" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2081" from="62" to="63">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2082" from="63" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2083" from="64" to="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2084" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2085" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2086" from="67" to="68">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2087" from="68" to="69">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2088" from="69" to="70">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2089" from="70" to="71">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2090" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2091" from="72" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2092" from="73" to="74">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2093" from="74" to="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2094" from="75" to="76">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2095" from="76" to="77">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2096" from="77" to="78">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2097" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2098" from="79" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2099" from="80" to="81">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2100" from="81" to="82">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2101" from="82" to="83">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2102" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2103" from="84" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2104" from="85" to="86">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2105" from="86" to="87">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2106" from="87" to="88">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2112" from="88" to="94">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2113" from="88" to="89">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2107" from="89" to="90">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2108" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2109" from="91" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2110" from="92" to="93">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2111" from="93" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2025" from="94" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2028" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2029" from="96" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2030" from="97" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2115" from="98" to="99">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2116" from="99" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2119" from="100" to="103">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2120" from="100" to="101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2117" from="101" to="102">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2118" from="102" to="98">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="104" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="64">
<![CDATA[
bb1099:9 %bias_l2_0 = alloca i64

]]></Node>
<StgValue><ssdm name="bias_l2_0"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="64">
<![CDATA[
bb1099:10 %bias_l2_1 = alloca i64

]]></Node>
<StgValue><ssdm name="bias_l2_1"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="64">
<![CDATA[
bb1099:11 %bias_l2_2 = alloca i64

]]></Node>
<StgValue><ssdm name="bias_l2_2"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="64">
<![CDATA[
bb1099:12 %bias_l2_3 = alloca i64

]]></Node>
<StgValue><ssdm name="bias_l2_3"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="64">
<![CDATA[
bb1099:13 %weight_l2_0 = alloca i64

]]></Node>
<StgValue><ssdm name="weight_l2_0"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="64">
<![CDATA[
bb1099:14 %weight_l2_1 = alloca i64

]]></Node>
<StgValue><ssdm name="weight_l2_1"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="64">
<![CDATA[
bb1099:15 %weight_l2_2 = alloca i64

]]></Node>
<StgValue><ssdm name="weight_l2_2"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="64">
<![CDATA[
bb1099:16 %weight_l2_3 = alloca i64

]]></Node>
<StgValue><ssdm name="weight_l2_3"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="8" op_0_bw="64">
<![CDATA[
bb1099:17 %data_l2_0 = alloca i64

]]></Node>
<StgValue><ssdm name="data_l2_0"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="8" op_0_bw="64">
<![CDATA[
bb1099:18 %data_l2_1 = alloca i64

]]></Node>
<StgValue><ssdm name="data_l2_1"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="64">
<![CDATA[
bb1099:19 %data_l2_2 = alloca i64

]]></Node>
<StgValue><ssdm name="data_l2_2"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="8" op_0_bw="64">
<![CDATA[
bb1099:20 %data_l2_3 = alloca i64

]]></Node>
<StgValue><ssdm name="data_l2_3"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="64">
<![CDATA[
bb1099:21 %data_l1_0_0 = alloca i64

]]></Node>
<StgValue><ssdm name="data_l1_0_0"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="64">
<![CDATA[
bb1099:22 %data_l1_1_0 = alloca i64

]]></Node>
<StgValue><ssdm name="data_l1_1_0"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="64">
<![CDATA[
bb1099:23 %data_l1_2_0 = alloca i64

]]></Node>
<StgValue><ssdm name="data_l1_2_0"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="64">
<![CDATA[
bb1099:24 %data_l1_3_0 = alloca i64

]]></Node>
<StgValue><ssdm name="data_l1_3_0"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
bb1099:25 %output_l1_0 = alloca i64

]]></Node>
<StgValue><ssdm name="output_l1_0"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
bb1099:26 %output_l1_1 = alloca i64

]]></Node>
<StgValue><ssdm name="output_l1_1"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
bb1099:27 %output_l1_2 = alloca i64

]]></Node>
<StgValue><ssdm name="output_l1_2"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
bb1099:28 %output_l1_3 = alloca i64

]]></Node>
<StgValue><ssdm name="output_l1_3"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb1099:29 %bias_in_V_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V

]]></Node>
<StgValue><ssdm name="bias_in_V_read"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="64">
<![CDATA[
bb1099:30 %K = trunc i64 %bias_in_V_read

]]></Node>
<StgValue><ssdm name="K"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="126" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
bb1099:32 %bias_in_V_read_1 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read

]]></Node>
<StgValue><ssdm name="bias_in_V_read_1"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="64">
<![CDATA[
bb1099:33 %C = trunc i64 %bias_in_V_read_1

]]></Node>
<StgValue><ssdm name="C"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="128" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
bb1099:36 %bias_in_V_read_2 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read_1

]]></Node>
<StgValue><ssdm name="bias_in_V_read_2"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="64">
<![CDATA[
bb1099:37 %WH = trunc i64 %bias_in_V_read_2

]]></Node>
<StgValue><ssdm name="WH"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="130" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
bb1099:40 %bias_in_V_read_3 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read_2

]]></Node>
<StgValue><ssdm name="bias_in_V_read_3"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="64">
<![CDATA[
bb1099:41 %WH_in = trunc i64 %bias_in_V_read_3

]]></Node>
<StgValue><ssdm name="WH_in"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb1099:0 %spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb1099:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %bias_in_V, void @empty_3, i32, i32, void @empty_10, i32, i32, void @empty_10, void @empty_10, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_10

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
bb1099:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %bias_in_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb1099:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %weight_in_V, void @empty_3, i32, i32, void @empty_10, i32, i32, void @empty_10, void @empty_10, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_10

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
bb1099:4 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %weight_in_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb1099:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %data_in_V, void @empty_3, i32, i32, void @empty_10, i32, i32, void @empty_10, void @empty_10, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_10

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
bb1099:6 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %data_in_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
bb1099:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %conv_out_V, void @empty_3, i32, i32, void @empty_10, i32, i32, void @empty_10, void @empty_10, void @empty_10, i32, i32, i32, i32, void @empty_10, void @empty_10

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
bb1099:8 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %conv_out_V

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="8">
<![CDATA[
bb1099:31 %zext_ln58 = zext i8 %K

]]></Node>
<StgValue><ssdm name="zext_ln58"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="8">
<![CDATA[
bb1099:34 %zext_ln60 = zext i8 %C

]]></Node>
<StgValue><ssdm name="zext_ln60"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="8">
<![CDATA[
bb1099:35 %zext_ln60_1 = zext i8 %C

]]></Node>
<StgValue><ssdm name="zext_ln60_1"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="8">
<![CDATA[
bb1099:38 %zext_ln62 = zext i8 %WH

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="8">
<![CDATA[
bb1099:39 %zext_ln62_1 = zext i8 %WH

]]></Node>
<StgValue><ssdm name="zext_ln62_1"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="24" op_0_bw="8">
<![CDATA[
bb1099:42 %zext_ln66 = zext i8 %WH_in

]]></Node>
<StgValue><ssdm name="zext_ln66"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="8">
<![CDATA[
bb1099:43 %zext_ln66_1 = zext i8 %WH_in

]]></Node>
<StgValue><ssdm name="zext_ln66_1"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0">
<![CDATA[
bb1099:44 %bias_in_V_read_4 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read_3

]]></Node>
<StgValue><ssdm name="bias_in_V_read_4"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="64">
<![CDATA[
bb1099:45 %RS = trunc i64 %bias_in_V_read_4

]]></Node>
<StgValue><ssdm name="RS"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="8">
<![CDATA[
bb1099:46 %zext_ln70 = zext i8 %RS

]]></Node>
<StgValue><ssdm name="zext_ln70"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="0">
<![CDATA[
bb1099:47 %br_ln73 = br void %bb1098

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="152" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb1098:0 %k = phi i8 %add_ln73, void %bb1098.split119, i8, void %bb1099

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb1098:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb1098:2 %icmp_ln73 = icmp_eq  i8 %k, i8 %K

]]></Node>
<StgValue><ssdm name="icmp_ln73"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb1098:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb1098:4 %add_ln73 = add i8 %k, i8

]]></Node>
<StgValue><ssdm name="add_ln73"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb1098:5 %br_ln73 = br i1 %icmp_ln73, void %bb1098.split, void %._crit_edge338.loopexit

]]></Node>
<StgValue><ssdm name="br_ln73"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="8">
<![CDATA[
bb1098.split:3 %trunc_ln74 = trunc i8 %k

]]></Node>
<StgValue><ssdm name="trunc_ln74"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb1098.split:4 %lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %k, i32, i32

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
bb1098.split:10 %switch_ln74 = switch i2 %trunc_ln74, void %branch3, i2, void %branch0, i2, void %branch1, i2, void %branch2

]]></Node>
<StgValue><ssdm name="switch_ln74"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln73" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0">
<![CDATA[
bb1098.split119:0 %br_ln0 = br void %bb1098

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="162" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb1098.split:0 %specloopname_ln73 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln73"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
bb1098.split:1 %bias_in_V_read_5 = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %bias_in_V, i64 %bias_in_V_read, i64 %bias_in_V_read_1, i64 %bias_in_V_read_2, i64 %bias_in_V_read_3, i64 %bias_in_V_read_4

]]></Node>
<StgValue><ssdm name="bias_in_V_read_5"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="64">
<![CDATA[
bb1098.split:2 %trunc_ln708 = trunc i64 %bias_in_V_read_5

]]></Node>
<StgValue><ssdm name="trunc_ln708"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="64" op_0_bw="6">
<![CDATA[
bb1098.split:5 %zext_ln74 = zext i6 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln74"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1098.split:6 %bias_l2_0_addr = getelementptr i8 %bias_l2_0, i64, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="bias_l2_0_addr"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1098.split:7 %bias_l2_1_addr = getelementptr i8 %bias_l2_1, i64, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="bias_l2_1_addr"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1098.split:8 %bias_l2_2_addr = getelementptr i8 %bias_l2_2, i64, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="bias_l2_2_addr"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1098.split:9 %bias_l2_3_addr = getelementptr i8 %bias_l2_3, i64, i64 %zext_ln74

]]></Node>
<StgValue><ssdm name="bias_l2_3_addr"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch2:0 %store_ln74 = store i8 %trunc_ln708, i9 %bias_l2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="0">
<![CDATA[
branch2:1 %br_ln74 = br void %bb1098.split119

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch1:0 %store_ln74 = store i8 %trunc_ln708, i9 %bias_l2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0">
<![CDATA[
branch1:1 %br_ln74 = br void %bb1098.split119

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch0:0 %store_ln74 = store i8 %trunc_ln708, i9 %bias_l2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0">
<![CDATA[
branch0:1 %br_ln74 = br void %bb1098.split119

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch3:0 %store_ln74 = store i8 %trunc_ln708, i9 %bias_l2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln74" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln74 = br void %bb1098.split119

]]></Node>
<StgValue><ssdm name="br_ln74"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="178" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge338.loopexit:0 %tmp = mul i16 %zext_ln60_1, i16 %zext_ln58

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge338.loopexit:1 %tmp_cast = zext i16 %tmp

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge338.loopexit:2 %tmp1 = mul i16 %zext_ln70, i16 %zext_ln70

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge338.loopexit:3 %tmp1_cast = zext i16 %tmp1

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge338.loopexit:4 %mul42 = mul i32 %tmp1_cast, i32 %tmp_cast

]]></Node>
<StgValue><ssdm name="mul42"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="183" st_id="9" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge338.loopexit:4 %mul42 = mul i32 %tmp1_cast, i32 %tmp_cast

]]></Node>
<StgValue><ssdm name="mul42"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="184" st_id="10" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge338.loopexit:4 %mul42 = mul i32 %tmp1_cast, i32 %tmp_cast

]]></Node>
<StgValue><ssdm name="mul42"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="185" st_id="11" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge338.loopexit:4 %mul42 = mul i32 %tmp1_cast, i32 %tmp_cast

]]></Node>
<StgValue><ssdm name="mul42"/></StgValue>
</operation>

<operation id="186" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge338.loopexit:5 %br_ln76 = br void %bb1097

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="187" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
bb1097:0 %k_1 = phi i32 %add_ln76, void %bb1097.split134, i32, void %._crit_edge338.loopexit

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb1097:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1097:2 %icmp_ln76 = icmp_eq  i32 %k_1, i32 %mul42

]]></Node>
<StgValue><ssdm name="icmp_ln76"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1097:3 %add_ln76 = add i32 %k_1, i32

]]></Node>
<StgValue><ssdm name="add_ln76"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb1097:4 %br_ln76 = br i1 %icmp_ln76, void %bb1097.split, void %._crit_edge331.loopexit

]]></Node>
<StgValue><ssdm name="br_ln76"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="2" op_0_bw="32">
<![CDATA[
bb1097.split:3 %trunc_ln77 = trunc i32 %k_1

]]></Node>
<StgValue><ssdm name="trunc_ln77"/></StgValue>
</operation>

<operation id="193" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="9" op_0_bw="9" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb1097.split:4 %lshr_ln1 = partselect i9 @_ssdm_op_PartSelect.i9.i32.i32.i32, i32 %k_1, i32, i32

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="194" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
bb1097.split:10 %switch_ln77 = switch i2 %trunc_ln77, void %branch7, i2, void %branch4, i2, void %branch5, i2, void %branch6

]]></Node>
<StgValue><ssdm name="switch_ln77"/></StgValue>
</operation>

<operation id="195" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln76" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
bb1097.split134:0 %br_ln0 = br void %bb1097

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="196" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb1097.split:0 %specloopname_ln76 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln76"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb1097.split:1 %weight_in_V_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %weight_in_V

]]></Node>
<StgValue><ssdm name="weight_in_V_read"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="64">
<![CDATA[
bb1097.split:2 %trunc_ln708_1 = trunc i64 %weight_in_V_read

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="9">
<![CDATA[
bb1097.split:5 %zext_ln77 = zext i9 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln77"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1097.split:6 %weight_l2_0_addr = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="weight_l2_0_addr"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1097.split:7 %weight_l2_1_addr = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="weight_l2_1_addr"/></StgValue>
</operation>

<operation id="202" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1097.split:8 %weight_l2_2_addr = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="weight_l2_2_addr"/></StgValue>
</operation>

<operation id="203" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1097.split:9 %weight_l2_3_addr = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln77

]]></Node>
<StgValue><ssdm name="weight_l2_3_addr"/></StgValue>
</operation>

<operation id="204" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln77" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch6:0 %store_ln77 = store i8 %trunc_ln708_1, i9 %weight_l2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="205" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln77" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln77 = br void %bb1097.split134

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="206" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch5:0 %store_ln77 = store i8 %trunc_ln708_1, i9 %weight_l2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="207" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln77" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln77 = br void %bb1097.split134

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="208" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch4:0 %store_ln77 = store i8 %trunc_ln708_1, i9 %weight_l2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="209" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln77" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln77 = br void %bb1097.split134

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>

<operation id="210" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln77" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch7:0 %store_ln77 = store i8 %trunc_ln708_1, i9 %weight_l2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="211" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln77" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln77 = br void %bb1097.split134

]]></Node>
<StgValue><ssdm name="br_ln77"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="212" st_id="14" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge331.loopexit:0 %tmp2 = mul i16 %zext_ln60_1, i16 %zext_ln66_1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="24" op_0_bw="16">
<![CDATA[
._crit_edge331.loopexit:1 %tmp2_cast = zext i16 %tmp2

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="214" st_id="14" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge331.loopexit:2 %mul55 = mul i24 %tmp2_cast, i24 %zext_ln66

]]></Node>
<StgValue><ssdm name="mul55"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="215" st_id="15" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge331.loopexit:2 %mul55 = mul i24 %tmp2_cast, i24 %zext_ln66

]]></Node>
<StgValue><ssdm name="mul55"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="216" st_id="16" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge331.loopexit:2 %mul55 = mul i24 %tmp2_cast, i24 %zext_ln66

]]></Node>
<StgValue><ssdm name="mul55"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="217" st_id="17" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge331.loopexit:2 %mul55 = mul i24 %tmp2_cast, i24 %zext_ln66

]]></Node>
<StgValue><ssdm name="mul55"/></StgValue>
</operation>

<operation id="218" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge331.loopexit:3 %br_ln79 = br void %bb1096

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="219" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
bb1096:0 %k_2 = phi i24 %add_ln79, void %bb1096.split254, i24, void %._crit_edge331.loopexit

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="220" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb1096:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="221" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
bb1096:2 %icmp_ln79 = icmp_eq  i24 %k_2, i24 %mul55

]]></Node>
<StgValue><ssdm name="icmp_ln79"/></StgValue>
</operation>

<operation id="222" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb1096:3 %empty_43 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="223" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
bb1096:4 %add_ln79 = add i24 %k_2, i24

]]></Node>
<StgValue><ssdm name="add_ln79"/></StgValue>
</operation>

<operation id="224" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb1096:5 %br_ln79 = br i1 %icmp_ln79, void %bb1096.split, void %._crit_edge324.loopexit

]]></Node>
<StgValue><ssdm name="br_ln79"/></StgValue>
</operation>

<operation id="225" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="2" op_0_bw="24">
<![CDATA[
bb1096.split:3 %trunc_ln80 = trunc i24 %k_2

]]></Node>
<StgValue><ssdm name="trunc_ln80"/></StgValue>
</operation>

<operation id="226" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="9" op_0_bw="9" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
bb1096.split:4 %lshr_ln2 = partselect i9 @_ssdm_op_PartSelect.i9.i24.i32.i32, i24 %k_2, i32, i32

]]></Node>
<StgValue><ssdm name="lshr_ln2"/></StgValue>
</operation>

<operation id="227" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
bb1096.split:10 %switch_ln80 = switch i2 %trunc_ln80, void %branch11, i2, void %branch8, i2, void %branch9, i2, void %branch10

]]></Node>
<StgValue><ssdm name="switch_ln80"/></StgValue>
</operation>

<operation id="228" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln79" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0">
<![CDATA[
bb1096.split254:0 %br_ln0 = br void %bb1096

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="229" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb1096.split:0 %specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7

]]></Node>
<StgValue><ssdm name="specloopname_ln79"/></StgValue>
</operation>

<operation id="230" st_id="19" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
bb1096.split:1 %data_in_V_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P, i64 %data_in_V

]]></Node>
<StgValue><ssdm name="data_in_V_read"/></StgValue>
</operation>

<operation id="231" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="8" op_0_bw="64">
<![CDATA[
bb1096.split:2 %trunc_ln708_2 = trunc i64 %data_in_V_read

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="232" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="9">
<![CDATA[
bb1096.split:5 %zext_ln80 = zext i9 %lshr_ln2

]]></Node>
<StgValue><ssdm name="zext_ln80"/></StgValue>
</operation>

<operation id="233" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1096.split:6 %data_l2_0_addr = getelementptr i8 %data_l2_0, i64, i64 %zext_ln80

]]></Node>
<StgValue><ssdm name="data_l2_0_addr"/></StgValue>
</operation>

<operation id="234" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1096.split:7 %data_l2_1_addr = getelementptr i8 %data_l2_1, i64, i64 %zext_ln80

]]></Node>
<StgValue><ssdm name="data_l2_1_addr"/></StgValue>
</operation>

<operation id="235" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1096.split:8 %data_l2_2_addr = getelementptr i8 %data_l2_2, i64, i64 %zext_ln80

]]></Node>
<StgValue><ssdm name="data_l2_2_addr"/></StgValue>
</operation>

<operation id="236" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1096.split:9 %data_l2_3_addr = getelementptr i8 %data_l2_3, i64, i64 %zext_ln80

]]></Node>
<StgValue><ssdm name="data_l2_3_addr"/></StgValue>
</operation>

<operation id="237" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln80" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch10:0 %store_ln80 = store i8 %trunc_ln708_2, i9 %data_l2_2_addr

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="238" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln80" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
branch10:1 %br_ln80 = br void %bb1096.split254

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="239" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch9:0 %store_ln80 = store i8 %trunc_ln708_2, i9 %data_l2_1_addr

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="240" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln80" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
branch9:1 %br_ln80 = br void %bb1096.split254

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="241" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch8:0 %store_ln80 = store i8 %trunc_ln708_2, i9 %data_l2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="242" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln80" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
branch8:1 %br_ln80 = br void %bb1096.split254

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>

<operation id="243" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln80" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch11:0 %store_ln80 = store i8 %trunc_ln708_2, i9 %data_l2_3_addr

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>

<operation id="244" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln80" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
branch11:1 %br_ln80 = br void %bb1096.split254

]]></Node>
<StgValue><ssdm name="br_ln80"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="245" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge324.loopexit:0 %arrayidx2562_promoted748 = alloca i32

]]></Node>
<StgValue><ssdm name="arrayidx2562_promoted748"/></StgValue>
</operation>

<operation id="246" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge324.loopexit:1 %arrayidx2924_promoted755 = alloca i32

]]></Node>
<StgValue><ssdm name="arrayidx2924_promoted755"/></StgValue>
</operation>

<operation id="247" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge324.loopexit:2 %arrayidx2562_1392_promoted762 = alloca i32

]]></Node>
<StgValue><ssdm name="arrayidx2562_1392_promoted762"/></StgValue>
</operation>

<operation id="248" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge324.loopexit:3 %arrayidx2924_1396_promoted769 = alloca i32

]]></Node>
<StgValue><ssdm name="arrayidx2924_1396_promoted769"/></StgValue>
</operation>

<operation id="249" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge324.loopexit:4 %arrayidx2562_2419_promoted776 = alloca i32

]]></Node>
<StgValue><ssdm name="arrayidx2562_2419_promoted776"/></StgValue>
</operation>

<operation id="250" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge324.loopexit:5 %arrayidx2924_2423_promoted783 = alloca i32

]]></Node>
<StgValue><ssdm name="arrayidx2924_2423_promoted783"/></StgValue>
</operation>

<operation id="251" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge324.loopexit:6 %arrayidx2562_3446_promoted790 = alloca i32

]]></Node>
<StgValue><ssdm name="arrayidx2562_3446_promoted790"/></StgValue>
</operation>

<operation id="252" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge324.loopexit:7 %arrayidx2562_1_promoted797 = alloca i32

]]></Node>
<StgValue><ssdm name="arrayidx2562_1_promoted797"/></StgValue>
</operation>

<operation id="253" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge324.loopexit:8 %arrayidx2924_1_promoted804 = alloca i32

]]></Node>
<StgValue><ssdm name="arrayidx2924_1_promoted804"/></StgValue>
</operation>

<operation id="254" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge324.loopexit:9 %arrayidx2562_1_1_promoted811 = alloca i32

]]></Node>
<StgValue><ssdm name="arrayidx2562_1_1_promoted811"/></StgValue>
</operation>

<operation id="255" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge324.loopexit:10 %arrayidx2924_1_1_promoted818 = alloca i32

]]></Node>
<StgValue><ssdm name="arrayidx2924_1_1_promoted818"/></StgValue>
</operation>

<operation id="256" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge324.loopexit:11 %arrayidx2562_1_2_promoted825 = alloca i32

]]></Node>
<StgValue><ssdm name="arrayidx2562_1_2_promoted825"/></StgValue>
</operation>

<operation id="257" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge324.loopexit:12 %arrayidx2924_1_2_promoted832 = alloca i32

]]></Node>
<StgValue><ssdm name="arrayidx2924_1_2_promoted832"/></StgValue>
</operation>

<operation id="258" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge324.loopexit:13 %arrayidx2562_1_3_promoted839 = alloca i32

]]></Node>
<StgValue><ssdm name="arrayidx2562_1_3_promoted839"/></StgValue>
</operation>

<operation id="259" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge324.loopexit:14 %arrayidx2562_2_promoted846 = alloca i32

]]></Node>
<StgValue><ssdm name="arrayidx2562_2_promoted846"/></StgValue>
</operation>

<operation id="260" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge324.loopexit:15 %arrayidx2924_2_promoted853 = alloca i32

]]></Node>
<StgValue><ssdm name="arrayidx2924_2_promoted853"/></StgValue>
</operation>

<operation id="261" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge324.loopexit:16 %arrayidx2562_2_1_promoted860 = alloca i32

]]></Node>
<StgValue><ssdm name="arrayidx2562_2_1_promoted860"/></StgValue>
</operation>

<operation id="262" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge324.loopexit:17 %arrayidx2924_2_1_promoted867 = alloca i32

]]></Node>
<StgValue><ssdm name="arrayidx2924_2_1_promoted867"/></StgValue>
</operation>

<operation id="263" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge324.loopexit:18 %arrayidx2562_2_2_promoted874 = alloca i32

]]></Node>
<StgValue><ssdm name="arrayidx2562_2_2_promoted874"/></StgValue>
</operation>

<operation id="264" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge324.loopexit:19 %arrayidx2924_2_2_promoted881 = alloca i32

]]></Node>
<StgValue><ssdm name="arrayidx2924_2_2_promoted881"/></StgValue>
</operation>

<operation id="265" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge324.loopexit:20 %arrayidx2562_2_3_promoted888 = alloca i32

]]></Node>
<StgValue><ssdm name="arrayidx2562_2_3_promoted888"/></StgValue>
</operation>

<operation id="266" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge324.loopexit:21 %arrayidx2924_3_promoted895 = alloca i32

]]></Node>
<StgValue><ssdm name="arrayidx2924_3_promoted895"/></StgValue>
</operation>

<operation id="267" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge324.loopexit:22 %arrayidx2924_3_1_promoted902 = alloca i32

]]></Node>
<StgValue><ssdm name="arrayidx2924_3_1_promoted902"/></StgValue>
</operation>

<operation id="268" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge324.loopexit:23 %arrayidx2924_3_2_promoted909 = alloca i32

]]></Node>
<StgValue><ssdm name="arrayidx2924_3_2_promoted909"/></StgValue>
</operation>

<operation id="269" st_id="20" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge324.loopexit:24 %mul216 = mul i16 %zext_ln62_1, i16 %zext_ln62_1

]]></Node>
<StgValue><ssdm name="mul216"/></StgValue>
</operation>

<operation id="270" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="17" op_0_bw="16">
<![CDATA[
._crit_edge324.loopexit:25 %zext_ln83 = zext i16 %mul216

]]></Node>
<StgValue><ssdm name="zext_ln83"/></StgValue>
</operation>

<operation id="271" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="9" op_0_bw="16">
<![CDATA[
._crit_edge324.loopexit:26 %trunc_ln213 = trunc i16 %mul216

]]></Node>
<StgValue><ssdm name="trunc_ln213"/></StgValue>
</operation>

<operation id="272" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge324.loopexit:27 %trunc_ln3_cast49 = zext i8 %WH_in

]]></Node>
<StgValue><ssdm name="trunc_ln3_cast49"/></StgValue>
</operation>

<operation id="273" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge324.loopexit:28 %add_ln83 = add i9, i9 %zext_ln60

]]></Node>
<StgValue><ssdm name="add_ln83"/></StgValue>
</operation>

<operation id="274" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="9">
<![CDATA[
._crit_edge324.loopexit:29 %zext_ln83_1 = zext i9 %add_ln83

]]></Node>
<StgValue><ssdm name="zext_ln83_1"/></StgValue>
</operation>

<operation id="275" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge324.loopexit:30 %add_ln83_1 = add i16 %zext_ln83_1, i16 %mul216

]]></Node>
<StgValue><ssdm name="add_ln83_1"/></StgValue>
</operation>

<operation id="276" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="64" op_0_bw="8">
<![CDATA[
._crit_edge324.loopexit:31 %zext_ln83_2 = zext i8 %RS

]]></Node>
<StgValue><ssdm name="zext_ln83_2"/></StgValue>
</operation>

<operation id="277" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge324.loopexit:32 %RS_cast = zext i8 %RS

]]></Node>
<StgValue><ssdm name="RS_cast"/></StgValue>
</operation>

<operation id="278" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge324.loopexit:33 %trunc_ln4_cast22 = zext i8 %RS

]]></Node>
<StgValue><ssdm name="trunc_ln4_cast22"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge324.loopexit:34 %div68_cast = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %bias_in_V_read_1, i32, i32

]]></Node>
<StgValue><ssdm name="div68_cast"/></StgValue>
</operation>

<operation id="280" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="6" op_0_bw="6" op_1_bw="64" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge324.loopexit:35 %div66_cast = partselect i6 @_ssdm_op_PartSelect.i6.i64.i32.i32, i64 %bias_in_V_read, i32, i32

]]></Node>
<StgValue><ssdm name="div66_cast"/></StgValue>
</operation>

<operation id="281" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge324.loopexit:36 %WH_cast = zext i8 %WH

]]></Node>
<StgValue><ssdm name="WH_cast"/></StgValue>
</operation>

<operation id="282" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge324.loopexit:37 %C_cast = zext i8 %C

]]></Node>
<StgValue><ssdm name="C_cast"/></StgValue>
</operation>

<operation id="283" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="11" op_0_bw="16">
<![CDATA[
._crit_edge324.loopexit:38 %empty_44 = trunc i16 %tmp1

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="284" st_id="20" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge324.loopexit:39 %tmp5_cast = mul i11 %trunc_ln3_cast49, i11 %trunc_ln3_cast49

]]></Node>
<StgValue><ssdm name="tmp5_cast"/></StgValue>
</operation>

<operation id="285" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="18" op_0_bw="18" op_1_bw="16" op_2_bw="2">
<![CDATA[
._crit_edge324.loopexit:40 %tmp_20 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i16.i2, i16 %mul216, i2

]]></Node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="286" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="19" op_0_bw="18">
<![CDATA[
._crit_edge324.loopexit:41 %bound20 = zext i18 %tmp_20

]]></Node>
<StgValue><ssdm name="bound20"/></StgValue>
</operation>

<operation id="287" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge324.loopexit:42 %add_ln83_2 = add i9, i9 %RS_cast

]]></Node>
<StgValue><ssdm name="add_ln83_2"/></StgValue>
</operation>

<operation id="288" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="8" op_0_bw="8" op_1_bw="9" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge324.loopexit:43 %tmp_21 = partselect i8 @_ssdm_op_PartSelect.i8.i9.i32.i32, i9 %add_ln83_2, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="289" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="71" op_0_bw="8">
<![CDATA[
._crit_edge324.loopexit:44 %RS_cast221 = zext i8 %RS

]]></Node>
<StgValue><ssdm name="RS_cast221"/></StgValue>
</operation>

<operation id="290" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="71" op_0_bw="8">
<![CDATA[
._crit_edge324.loopexit:45 %tmp_23_cast = zext i8 %tmp_21

]]></Node>
<StgValue><ssdm name="tmp_23_cast"/></StgValue>
</operation>

<operation id="291" st_id="20" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="71" op_0_bw="71" op_1_bw="71">
<![CDATA[
._crit_edge324.loopexit:46 %bound52 = mul i71 %tmp_23_cast, i71 %RS_cast221

]]></Node>
<StgValue><ssdm name="bound52"/></StgValue>
</operation>

<operation id="292" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="6">
<![CDATA[
._crit_edge324.loopexit:47 %cast108 = zext i6 %div66_cast

]]></Node>
<StgValue><ssdm name="cast108"/></StgValue>
</operation>

<operation id="293" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="12" op_0_bw="6">
<![CDATA[
._crit_edge324.loopexit:48 %cast109 = zext i6 %div68_cast

]]></Node>
<StgValue><ssdm name="cast109"/></StgValue>
</operation>

<operation id="294" st_id="20" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge324.loopexit:49 %bound110 = mul i12 %cast109, i12 %cast108

]]></Node>
<StgValue><ssdm name="bound110"/></StgValue>
</operation>

<operation id="295" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge324.loopexit:50 %icmp_ln136 = icmp_eq  i8 %WH, i8

]]></Node>
<StgValue><ssdm name="icmp_ln136"/></StgValue>
</operation>

<operation id="296" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge324.loopexit:51 %br_ln83 = br void

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="297" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten142 = phi i12, void %._crit_edge324.loopexit, i12 %add_ln83_3, void %._crit_edge307.loopexit

]]></Node>
<StgValue><ssdm name="indvar_flatten142"/></StgValue>
</operation>

<operation id="298" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:1 %ko = phi i6, void %._crit_edge324.loopexit, i6 %select_ln83_1, void %._crit_edge307.loopexit

]]></Node>
<StgValue><ssdm name="ko"/></StgValue>
</operation>

<operation id="299" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:2 %co = phi i6, void %._crit_edge324.loopexit, i6 %add_ln85, void %._crit_edge307.loopexit

]]></Node>
<StgValue><ssdm name="co"/></StgValue>
</operation>

<operation id="300" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3 %icmp_ln83 = icmp_eq  i12 %indvar_flatten142, i12 %bound110

]]></Node>
<StgValue><ssdm name="icmp_ln83"/></StgValue>
</operation>

<operation id="301" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:4 %add_ln83_3 = add i12 %indvar_flatten142, i12

]]></Node>
<StgValue><ssdm name="add_ln83_3"/></StgValue>
</operation>

<operation id="302" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln83 = br i1 %icmp_ln83, void %._crit_edge314.loopexit, void %._crit_edge319.loopexit.preheader

]]></Node>
<StgValue><ssdm name="br_ln83"/></StgValue>
</operation>

<operation id="303" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge314.loopexit:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_83_4_VITIS_LOOP_85_5_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="304" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge314.loopexit:1 %empty_58 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="305" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge314.loopexit:2 %icmp_ln85 = icmp_eq  i6 %co, i6 %div68_cast

]]></Node>
<StgValue><ssdm name="icmp_ln85"/></StgValue>
</operation>

<operation id="306" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge314.loopexit:3 %select_ln83 = select i1 %icmp_ln85, i6, i6 %co

]]></Node>
<StgValue><ssdm name="select_ln83"/></StgValue>
</operation>

<operation id="307" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge314.loopexit:4 %add_ln83_4 = add i6 %ko, i6

]]></Node>
<StgValue><ssdm name="add_ln83_4"/></StgValue>
</operation>

<operation id="308" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge314.loopexit:5 %select_ln83_1 = select i1 %icmp_ln85, i6 %add_ln83_4, i6 %ko

]]></Node>
<StgValue><ssdm name="select_ln83_1"/></StgValue>
</operation>

<operation id="309" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
._crit_edge314.loopexit:6 %p_mid = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln83_1, i2

]]></Node>
<StgValue><ssdm name="p_mid"/></StgValue>
</operation>

<operation id="310" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="9" op_0_bw="6">
<![CDATA[
._crit_edge314.loopexit:7 %zext_ln83_3 = zext i6 %select_ln83_1

]]></Node>
<StgValue><ssdm name="zext_ln83_3"/></StgValue>
</operation>

<operation id="311" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge314.loopexit:8 %mul_ln83 = mul i9 %WH_cast, i9 %zext_ln83_3

]]></Node>
<StgValue><ssdm name="mul_ln83"/></StgValue>
</operation>

<operation id="312" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge314.loopexit:9 %mul_ln83_1 = mul i9 %WH_cast, i9 %mul_ln83

]]></Node>
<StgValue><ssdm name="mul_ln83_1"/></StgValue>
</operation>

<operation id="313" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge314.loopexit:10 %zext_ln83_4 = zext i8 %p_mid

]]></Node>
<StgValue><ssdm name="zext_ln83_4"/></StgValue>
</operation>

<operation id="314" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge314.loopexit:11 %mul_ln83_2 = mul i11 %C_cast, i11 %zext_ln83_4

]]></Node>
<StgValue><ssdm name="mul_ln83_2"/></StgValue>
</operation>

<operation id="315" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge314.loopexit:12 %or_ln83 = or i8 %p_mid, i8

]]></Node>
<StgValue><ssdm name="or_ln83"/></StgValue>
</operation>

<operation id="316" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge314.loopexit:13 %zext_ln83_5 = zext i8 %or_ln83

]]></Node>
<StgValue><ssdm name="zext_ln83_5"/></StgValue>
</operation>

<operation id="317" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge314.loopexit:14 %mul_ln83_3 = mul i11 %C_cast, i11 %zext_ln83_5

]]></Node>
<StgValue><ssdm name="mul_ln83_3"/></StgValue>
</operation>

<operation id="318" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge314.loopexit:15 %or_ln83_1 = or i8 %p_mid, i8

]]></Node>
<StgValue><ssdm name="or_ln83_1"/></StgValue>
</operation>

<operation id="319" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge314.loopexit:16 %zext_ln83_6 = zext i8 %or_ln83_1

]]></Node>
<StgValue><ssdm name="zext_ln83_6"/></StgValue>
</operation>

<operation id="320" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge314.loopexit:17 %mul_ln83_4 = mul i11 %C_cast, i11 %zext_ln83_6

]]></Node>
<StgValue><ssdm name="mul_ln83_4"/></StgValue>
</operation>

<operation id="321" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge314.loopexit:18 %or_ln83_2 = or i8 %p_mid, i8

]]></Node>
<StgValue><ssdm name="or_ln83_2"/></StgValue>
</operation>

<operation id="322" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge314.loopexit:19 %zext_ln83_7 = zext i8 %or_ln83_2

]]></Node>
<StgValue><ssdm name="zext_ln83_7"/></StgValue>
</operation>

<operation id="323" st_id="21" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge314.loopexit:20 %mul_ln83_5 = mul i11 %C_cast, i11 %zext_ln83_7

]]></Node>
<StgValue><ssdm name="mul_ln83_5"/></StgValue>
</operation>

<operation id="324" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge314.loopexit:21 %specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln85"/></StgValue>
</operation>

<operation id="325" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
._crit_edge314.loopexit:22 %tmp_22 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln83, i2

]]></Node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="326" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge314.loopexit:23 %p_cast16 = zext i8 %tmp_22

]]></Node>
<StgValue><ssdm name="p_cast16"/></StgValue>
</operation>

<operation id="327" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge314.loopexit:24 %empty_59 = or i8 %tmp_22, i8

]]></Node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="328" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge314.loopexit:25 %zext_ln92 = zext i8 %empty_59

]]></Node>
<StgValue><ssdm name="zext_ln92"/></StgValue>
</operation>

<operation id="329" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge314.loopexit:26 %br_ln92 = br void

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="330" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="24" op_0_bw="6">
<![CDATA[
._crit_edge319.loopexit.preheader:0 %zext_ln212 = zext i6 %div66_cast

]]></Node>
<StgValue><ssdm name="zext_ln212"/></StgValue>
</operation>

<operation id="331" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="24" op_0_bw="18">
<![CDATA[
._crit_edge319.loopexit.preheader:1 %zext_ln212_1 = zext i18 %tmp_20

]]></Node>
<StgValue><ssdm name="zext_ln212_1"/></StgValue>
</operation>

<operation id="332" st_id="21" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge319.loopexit.preheader:2 %mul_ln212 = mul i24 %zext_ln212, i24 %zext_ln212_1

]]></Node>
<StgValue><ssdm name="mul_ln212"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="333" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0 %ki_1 = phi i3 %add_ln92, void %._crit_edge262.loopexit, i3, void %._crit_edge314.loopexit

]]></Node>
<StgValue><ssdm name="ki_1"/></StgValue>
</operation>

<operation id="334" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1 %icmp_ln92 = icmp_eq  i3 %ki_1, i3

]]></Node>
<StgValue><ssdm name="icmp_ln92"/></StgValue>
</operation>

<operation id="335" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2 %empty_45 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="336" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3 %add_ln92 = add i3 %ki_1, i3

]]></Node>
<StgValue><ssdm name="add_ln92"/></StgValue>
</operation>

<operation id="337" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln92 = br i1 %icmp_ln92, void %.split18, void %.lr.ph306

]]></Node>
<StgValue><ssdm name="br_ln92"/></StgValue>
</operation>

<operation id="338" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="8" op_0_bw="3">
<![CDATA[
.split18:0 %zext_ln92_1 = zext i3 %ki_1

]]></Node>
<StgValue><ssdm name="zext_ln92_1"/></StgValue>
</operation>

<operation id="339" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="2" op_0_bw="3">
<![CDATA[
.split18:2 %empty_46 = trunc i3 %ki_1

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="340" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split18:3 %empty_47 = add i8 %p_mid, i8 %zext_ln92_1

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="341" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split18:5 %newIndex = partselect i6 @_ssdm_op_PartSelect.i6.i8.i32.i32, i8 %empty_47, i32, i32

]]></Node>
<StgValue><ssdm name="newIndex"/></StgValue>
</operation>

<operation id="342" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="64" op_0_bw="6">
<![CDATA[
.split18:6 %newIndex122_cast = zext i6 %newIndex

]]></Node>
<StgValue><ssdm name="newIndex122_cast"/></StgValue>
</operation>

<operation id="343" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:7 %bias_l2_0_addr_1 = getelementptr i8 %bias_l2_0, i64, i64 %newIndex122_cast

]]></Node>
<StgValue><ssdm name="bias_l2_0_addr_1"/></StgValue>
</operation>

<operation id="344" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="9">
<![CDATA[
.split18:8 %bias_l2_0_load = load i9 %bias_l2_0_addr_1

]]></Node>
<StgValue><ssdm name="bias_l2_0_load"/></StgValue>
</operation>

<operation id="345" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:9 %bias_l2_1_addr_1 = getelementptr i8 %bias_l2_1, i64, i64 %newIndex122_cast

]]></Node>
<StgValue><ssdm name="bias_l2_1_addr_1"/></StgValue>
</operation>

<operation id="346" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="9">
<![CDATA[
.split18:10 %bias_l2_1_load = load i9 %bias_l2_1_addr_1

]]></Node>
<StgValue><ssdm name="bias_l2_1_load"/></StgValue>
</operation>

<operation id="347" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:11 %bias_l2_2_addr_1 = getelementptr i8 %bias_l2_2, i64, i64 %newIndex122_cast

]]></Node>
<StgValue><ssdm name="bias_l2_2_addr_1"/></StgValue>
</operation>

<operation id="348" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="9">
<![CDATA[
.split18:12 %bias_l2_2_load = load i9 %bias_l2_2_addr_1

]]></Node>
<StgValue><ssdm name="bias_l2_2_load"/></StgValue>
</operation>

<operation id="349" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split18:13 %bias_l2_3_addr_1 = getelementptr i8 %bias_l2_3, i64, i64 %newIndex122_cast

]]></Node>
<StgValue><ssdm name="bias_l2_3_addr_1"/></StgValue>
</operation>

<operation id="350" st_id="22" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="9">
<![CDATA[
.split18:14 %bias_l2_3_load = load i9 %bias_l2_3_addr_1

]]></Node>
<StgValue><ssdm name="bias_l2_3_load"/></StgValue>
</operation>

<operation id="351" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph306:0 %empty_49 = or i8 %tmp_22, i8

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="352" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="11" op_0_bw="8">
<![CDATA[
.lr.ph306:1 %p_cast18 = zext i8 %empty_49

]]></Node>
<StgValue><ssdm name="p_cast18"/></StgValue>
</operation>

<operation id="353" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph306:2 %empty_50 = or i8 %tmp_22, i8

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="354" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="11" op_0_bw="8">
<![CDATA[
.lr.ph306:3 %p_cast17 = zext i8 %empty_50

]]></Node>
<StgValue><ssdm name="p_cast17"/></StgValue>
</operation>

<operation id="355" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:4 %mul103_2194 = add i11 %p_cast16, i11 %mul_ln83_4

]]></Node>
<StgValue><ssdm name="mul103_2194"/></StgValue>
</operation>

<operation id="356" st_id="22" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:5 %add107_2_cast = mul i11 %mul103_2194, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_2_cast"/></StgValue>
</operation>

<operation id="357" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:6 %mul103_1196 = add i11 %p_cast16, i11 %mul_ln83_3

]]></Node>
<StgValue><ssdm name="mul103_1196"/></StgValue>
</operation>

<operation id="358" st_id="22" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:7 %add107_1_cast = mul i11 %mul103_1196, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_1_cast"/></StgValue>
</operation>

<operation id="359" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:8 %mul103_3198 = add i11 %p_cast16, i11 %mul_ln83_5

]]></Node>
<StgValue><ssdm name="mul103_3198"/></StgValue>
</operation>

<operation id="360" st_id="22" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:9 %add107_3_cast = mul i11 %mul103_3198, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_3_cast"/></StgValue>
</operation>

<operation id="361" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:10 %mul103_1200 = add i11 %p_cast17, i11 %mul_ln83_3

]]></Node>
<StgValue><ssdm name="mul103_1200"/></StgValue>
</operation>

<operation id="362" st_id="22" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:11 %add107_1_2_cast = mul i11 %mul103_1200, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_1_2_cast"/></StgValue>
</operation>

<operation id="363" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:12 %mul103_2202 = add i11 %p_cast17, i11 %mul_ln83_4

]]></Node>
<StgValue><ssdm name="mul103_2202"/></StgValue>
</operation>

<operation id="364" st_id="22" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:13 %add107_2_2_cast = mul i11 %mul103_2202, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_2_2_cast"/></StgValue>
</operation>

<operation id="365" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:14 %mul103_3204 = add i11 %p_cast17, i11 %mul_ln83_5

]]></Node>
<StgValue><ssdm name="mul103_3204"/></StgValue>
</operation>

<operation id="366" st_id="22" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:15 %add107_3_2_cast = mul i11 %mul103_3204, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_3_2_cast"/></StgValue>
</operation>

<operation id="367" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:16 %mul103206 = add i11 %p_cast16, i11 %mul_ln83_2

]]></Node>
<StgValue><ssdm name="mul103206"/></StgValue>
</operation>

<operation id="368" st_id="22" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:17 %add107_cast = mul i11 %mul103206, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_cast"/></StgValue>
</operation>

<operation id="369" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:18 %mul103208 = add i11 %p_cast18, i11 %mul_ln83_2

]]></Node>
<StgValue><ssdm name="mul103208"/></StgValue>
</operation>

<operation id="370" st_id="22" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:19 %add107_1343_cast = mul i11 %mul103208, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_1343_cast"/></StgValue>
</operation>

<operation id="371" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:20 %mul103210 = add i11 %p_cast17, i11 %mul_ln83_2

]]></Node>
<StgValue><ssdm name="mul103210"/></StgValue>
</operation>

<operation id="372" st_id="22" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:21 %add107_2351_cast = mul i11 %mul103210, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_2351_cast"/></StgValue>
</operation>

<operation id="373" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:22 %mul103212 = add i11 %zext_ln92, i11 %mul_ln83_2

]]></Node>
<StgValue><ssdm name="mul103212"/></StgValue>
</operation>

<operation id="374" st_id="22" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:23 %add107_3359_cast = mul i11 %mul103212, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_3359_cast"/></StgValue>
</operation>

<operation id="375" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:24 %mul103_1214 = add i11 %p_cast18, i11 %mul_ln83_3

]]></Node>
<StgValue><ssdm name="mul103_1214"/></StgValue>
</operation>

<operation id="376" st_id="22" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:25 %add107_1_1_cast = mul i11 %mul103_1214, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_1_1_cast"/></StgValue>
</operation>

<operation id="377" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:26 %mul103_1216 = add i11 %zext_ln92, i11 %mul_ln83_3

]]></Node>
<StgValue><ssdm name="mul103_1216"/></StgValue>
</operation>

<operation id="378" st_id="22" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:27 %add107_1_3_cast = mul i11 %mul103_1216, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_1_3_cast"/></StgValue>
</operation>

<operation id="379" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:28 %mul103_2218 = add i11 %p_cast18, i11 %mul_ln83_4

]]></Node>
<StgValue><ssdm name="mul103_2218"/></StgValue>
</operation>

<operation id="380" st_id="22" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:29 %add107_2_1_cast = mul i11 %mul103_2218, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_2_1_cast"/></StgValue>
</operation>

<operation id="381" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:30 %mul103_2220 = add i11 %zext_ln92, i11 %mul_ln83_4

]]></Node>
<StgValue><ssdm name="mul103_2220"/></StgValue>
</operation>

<operation id="382" st_id="22" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:31 %add107_2_3_cast = mul i11 %mul103_2220, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_2_3_cast"/></StgValue>
</operation>

<operation id="383" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:32 %mul103_3222 = add i11 %p_cast18, i11 %mul_ln83_5

]]></Node>
<StgValue><ssdm name="mul103_3222"/></StgValue>
</operation>

<operation id="384" st_id="22" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:33 %add107_3_1_cast = mul i11 %mul103_3222, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_3_1_cast"/></StgValue>
</operation>

<operation id="385" st_id="22" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:34 %mul103_3224 = add i11 %zext_ln92, i11 %mul_ln83_5

]]></Node>
<StgValue><ssdm name="mul103_3224"/></StgValue>
</operation>

<operation id="386" st_id="22" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln92" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:35 %add107_3_3_cast = mul i11 %mul103_3224, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_3_3_cast"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="387" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split18:1 %specloopname_ln92 = specloopname void @_ssdm_op_SpecLoopName, void @empty

]]></Node>
<StgValue><ssdm name="specloopname_ln92"/></StgValue>
</operation>

<operation id="388" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="64" op_0_bw="2">
<![CDATA[
.split18:4 %arrayNo121 = zext i2 %empty_46

]]></Node>
<StgValue><ssdm name="arrayNo121"/></StgValue>
</operation>

<operation id="389" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="8" op_0_bw="9">
<![CDATA[
.split18:8 %bias_l2_0_load = load i9 %bias_l2_0_addr_1

]]></Node>
<StgValue><ssdm name="bias_l2_0_load"/></StgValue>
</operation>

<operation id="390" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="8" op_0_bw="9">
<![CDATA[
.split18:10 %bias_l2_1_load = load i9 %bias_l2_1_addr_1

]]></Node>
<StgValue><ssdm name="bias_l2_1_load"/></StgValue>
</operation>

<operation id="391" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="8" op_0_bw="9">
<![CDATA[
.split18:12 %bias_l2_2_load = load i9 %bias_l2_2_addr_1

]]></Node>
<StgValue><ssdm name="bias_l2_2_load"/></StgValue>
</operation>

<operation id="392" st_id="23" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="8" op_0_bw="9">
<![CDATA[
.split18:14 %bias_l2_3_load = load i9 %bias_l2_3_addr_1

]]></Node>
<StgValue><ssdm name="bias_l2_3_load"/></StgValue>
</operation>

<operation id="393" st_id="23" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
.split18:15 %tmp_1 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %bias_l2_0_load, i8 %bias_l2_1_load, i8 %bias_l2_2_load, i8 %bias_l2_3_load, i64 %arrayNo121

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="394" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="32" op_0_bw="8">
<![CDATA[
.split18:16 %conv79 = sext i8 %tmp_1

]]></Node>
<StgValue><ssdm name="conv79"/></StgValue>
</operation>

<operation id="395" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="0" op_0_bw="0">
<![CDATA[
.split18:17 %br_ln93 = br void %bb1095

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="396" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
bb1095:0 %indvar_flatten = phi i16, void %.split18, i16 %add_ln93, void %bb1095.split367

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="397" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb1095:1 %hi = phi i8, void %.split18, i8 %select_ln93_1, void %bb1095.split367

]]></Node>
<StgValue><ssdm name="hi"/></StgValue>
</operation>

<operation id="398" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb1095:2 %wi = phi i8, void %.split18, i8 %add_ln94, void %bb1095.split367

]]></Node>
<StgValue><ssdm name="wi"/></StgValue>
</operation>

<operation id="399" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb1095:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="400" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1095:4 %icmp_ln93 = icmp_eq  i16 %indvar_flatten, i16 %mul216

]]></Node>
<StgValue><ssdm name="icmp_ln93"/></StgValue>
</operation>

<operation id="401" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1095:5 %add_ln93 = add i16 %indvar_flatten, i16

]]></Node>
<StgValue><ssdm name="add_ln93"/></StgValue>
</operation>

<operation id="402" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb1095:6 %br_ln93 = br i1 %icmp_ln93, void %._crit_edge257, void %._crit_edge262.loopexit

]]></Node>
<StgValue><ssdm name="br_ln93"/></StgValue>
</operation>

<operation id="403" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge257:2 %icmp_ln94 = icmp_eq  i8 %wi, i8 %WH

]]></Node>
<StgValue><ssdm name="icmp_ln94"/></StgValue>
</operation>

<operation id="404" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge257:3 %select_ln93 = select i1 %icmp_ln94, i8, i8 %wi

]]></Node>
<StgValue><ssdm name="select_ln93"/></StgValue>
</operation>

<operation id="405" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge257:4 %add_ln93_1 = add i8 %hi, i8

]]></Node>
<StgValue><ssdm name="add_ln93_1"/></StgValue>
</operation>

<operation id="406" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge257:5 %select_ln93_1 = select i1 %icmp_ln94, i8 %add_ln93_1, i8 %hi

]]></Node>
<StgValue><ssdm name="select_ln93_1"/></StgValue>
</operation>

<operation id="407" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge257:6 %zext_ln93 = zext i8 %select_ln93_1

]]></Node>
<StgValue><ssdm name="zext_ln93"/></StgValue>
</operation>

<operation id="408" st_id="24" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge257:7 %mul_ln93 = mul i9 %zext_ln93, i9 %WH_cast

]]></Node>
<StgValue><ssdm name="mul_ln93"/></StgValue>
</operation>

<operation id="409" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge257:18 %switch_ln97 = switch i2 %empty_46, void %branch23, i2, void %branch20, i2, void %branch21, i2, void %branch22

]]></Node>
<StgValue><ssdm name="switch_ln97"/></StgValue>
</operation>

<operation id="410" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb1095.split367:0 %add_ln94 = add i8 %select_ln93, i8

]]></Node>
<StgValue><ssdm name="add_ln94"/></StgValue>
</operation>

<operation id="411" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="0" op_0_bw="0">
<![CDATA[
bb1095.split367:1 %br_ln0 = br void %bb1095

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="412" st_id="25" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge257:7 %mul_ln93 = mul i9 %zext_ln93, i9 %WH_cast

]]></Node>
<StgValue><ssdm name="mul_ln93"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="413" st_id="26" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge257:7 %mul_ln93 = mul i9 %zext_ln93, i9 %WH_cast

]]></Node>
<StgValue><ssdm name="mul_ln93"/></StgValue>
</operation>

<operation id="414" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge257:9 %wi_cast = zext i8 %select_ln93

]]></Node>
<StgValue><ssdm name="wi_cast"/></StgValue>
</operation>

<operation id="415" st_id="26" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge257:11 %add_ln97_1 = add i9 %wi_cast, i9 %mul_ln83_1

]]></Node>
<StgValue><ssdm name="add_ln97_1"/></StgValue>
</operation>

<operation id="416" st_id="26" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge257:12 %add_ln97 = add i9 %add_ln97_1, i9 %mul_ln93

]]></Node>
<StgValue><ssdm name="add_ln97"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="417" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge257:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_93_9_VITIS_LOOP_94_10_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="418" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge257:1 %empty_48 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="419" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge257:8 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="420" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge257:10 %specloopname_ln94 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln94"/></StgValue>
</operation>

<operation id="421" st_id="27" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge257:12 %add_ln97 = add i9 %add_ln97_1, i9 %mul_ln93

]]></Node>
<StgValue><ssdm name="add_ln97"/></StgValue>
</operation>

<operation id="422" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge257:13 %zext_ln97 = zext i9 %add_ln97

]]></Node>
<StgValue><ssdm name="zext_ln97"/></StgValue>
</operation>

<operation id="423" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge257:14 %output_l1_0_addr = getelementptr i32 %output_l1_0, i64, i64 %zext_ln97

]]></Node>
<StgValue><ssdm name="output_l1_0_addr"/></StgValue>
</operation>

<operation id="424" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge257:15 %output_l1_1_addr = getelementptr i32 %output_l1_1, i64, i64 %zext_ln97

]]></Node>
<StgValue><ssdm name="output_l1_1_addr"/></StgValue>
</operation>

<operation id="425" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge257:16 %output_l1_2_addr = getelementptr i32 %output_l1_2, i64, i64 %zext_ln97

]]></Node>
<StgValue><ssdm name="output_l1_2_addr"/></StgValue>
</operation>

<operation id="426" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln93" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge257:17 %output_l1_3_addr = getelementptr i32 %output_l1_3, i64, i64 %zext_ln97

]]></Node>
<StgValue><ssdm name="output_l1_3_addr"/></StgValue>
</operation>

<operation id="427" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch22:0 %store_ln97 = store i32 %conv79, i9 %output_l1_2_addr

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="428" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_46" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
branch22:1 %br_ln97 = br void %bb1095.split367

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="429" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch21:0 %store_ln97 = store i32 %conv79, i9 %output_l1_1_addr

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="430" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_46" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
branch21:1 %br_ln97 = br void %bb1095.split367

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="431" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch20:0 %store_ln97 = store i32 %conv79, i9 %output_l1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="432" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_46" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
branch20:1 %br_ln97 = br void %bb1095.split367

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>

<operation id="433" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
branch23:0 %store_ln97 = store i32 %conv79, i9 %output_l1_3_addr

]]></Node>
<StgValue><ssdm name="store_ln97"/></StgValue>
</operation>

<operation id="434" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty_46" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
branch23:1 %br_ln97 = br void %bb1095.split367

]]></Node>
<StgValue><ssdm name="br_ln97"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="435" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge262.loopexit:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="436" st_id="29" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:5 %add107_2_cast = mul i11 %mul103_2194, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_2_cast"/></StgValue>
</operation>

<operation id="437" st_id="29" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:7 %add107_1_cast = mul i11 %mul103_1196, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_1_cast"/></StgValue>
</operation>

<operation id="438" st_id="29" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:9 %add107_3_cast = mul i11 %mul103_3198, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_3_cast"/></StgValue>
</operation>

<operation id="439" st_id="29" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:11 %add107_1_2_cast = mul i11 %mul103_1200, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_1_2_cast"/></StgValue>
</operation>

<operation id="440" st_id="29" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:13 %add107_2_2_cast = mul i11 %mul103_2202, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_2_2_cast"/></StgValue>
</operation>

<operation id="441" st_id="29" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:15 %add107_3_2_cast = mul i11 %mul103_3204, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_3_2_cast"/></StgValue>
</operation>

<operation id="442" st_id="29" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:17 %add107_cast = mul i11 %mul103206, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_cast"/></StgValue>
</operation>

<operation id="443" st_id="29" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:19 %add107_1343_cast = mul i11 %mul103208, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_1343_cast"/></StgValue>
</operation>

<operation id="444" st_id="29" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:21 %add107_2351_cast = mul i11 %mul103210, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_2351_cast"/></StgValue>
</operation>

<operation id="445" st_id="29" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:23 %add107_3359_cast = mul i11 %mul103212, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_3359_cast"/></StgValue>
</operation>

<operation id="446" st_id="29" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:25 %add107_1_1_cast = mul i11 %mul103_1214, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_1_1_cast"/></StgValue>
</operation>

<operation id="447" st_id="29" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:27 %add107_1_3_cast = mul i11 %mul103_1216, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_1_3_cast"/></StgValue>
</operation>

<operation id="448" st_id="29" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:29 %add107_2_1_cast = mul i11 %mul103_2218, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_2_1_cast"/></StgValue>
</operation>

<operation id="449" st_id="29" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:31 %add107_2_3_cast = mul i11 %mul103_2220, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_2_3_cast"/></StgValue>
</operation>

<operation id="450" st_id="29" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:33 %add107_3_1_cast = mul i11 %mul103_3222, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_3_1_cast"/></StgValue>
</operation>

<operation id="451" st_id="29" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:35 %add107_3_3_cast = mul i11 %mul103_3224, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_3_3_cast"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="452" st_id="30" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:5 %add107_2_cast = mul i11 %mul103_2194, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_2_cast"/></StgValue>
</operation>

<operation id="453" st_id="30" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:7 %add107_1_cast = mul i11 %mul103_1196, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_1_cast"/></StgValue>
</operation>

<operation id="454" st_id="30" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:9 %add107_3_cast = mul i11 %mul103_3198, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_3_cast"/></StgValue>
</operation>

<operation id="455" st_id="30" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:11 %add107_1_2_cast = mul i11 %mul103_1200, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_1_2_cast"/></StgValue>
</operation>

<operation id="456" st_id="30" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:13 %add107_2_2_cast = mul i11 %mul103_2202, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_2_2_cast"/></StgValue>
</operation>

<operation id="457" st_id="30" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:15 %add107_3_2_cast = mul i11 %mul103_3204, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_3_2_cast"/></StgValue>
</operation>

<operation id="458" st_id="30" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:17 %add107_cast = mul i11 %mul103206, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_cast"/></StgValue>
</operation>

<operation id="459" st_id="30" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:19 %add107_1343_cast = mul i11 %mul103208, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_1343_cast"/></StgValue>
</operation>

<operation id="460" st_id="30" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:21 %add107_2351_cast = mul i11 %mul103210, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_2351_cast"/></StgValue>
</operation>

<operation id="461" st_id="30" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:23 %add107_3359_cast = mul i11 %mul103212, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_3359_cast"/></StgValue>
</operation>

<operation id="462" st_id="30" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:25 %add107_1_1_cast = mul i11 %mul103_1214, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_1_1_cast"/></StgValue>
</operation>

<operation id="463" st_id="30" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:27 %add107_1_3_cast = mul i11 %mul103_1216, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_1_3_cast"/></StgValue>
</operation>

<operation id="464" st_id="30" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:29 %add107_2_1_cast = mul i11 %mul103_2218, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_2_1_cast"/></StgValue>
</operation>

<operation id="465" st_id="30" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:31 %add107_2_3_cast = mul i11 %mul103_2220, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_2_3_cast"/></StgValue>
</operation>

<operation id="466" st_id="30" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:33 %add107_3_1_cast = mul i11 %mul103_3222, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_3_1_cast"/></StgValue>
</operation>

<operation id="467" st_id="30" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:35 %add107_3_3_cast = mul i11 %mul103_3224, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_3_3_cast"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="468" st_id="31" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:5 %add107_2_cast = mul i11 %mul103_2194, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_2_cast"/></StgValue>
</operation>

<operation id="469" st_id="31" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:7 %add107_1_cast = mul i11 %mul103_1196, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_1_cast"/></StgValue>
</operation>

<operation id="470" st_id="31" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:9 %add107_3_cast = mul i11 %mul103_3198, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_3_cast"/></StgValue>
</operation>

<operation id="471" st_id="31" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:11 %add107_1_2_cast = mul i11 %mul103_1200, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_1_2_cast"/></StgValue>
</operation>

<operation id="472" st_id="31" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:13 %add107_2_2_cast = mul i11 %mul103_2202, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_2_2_cast"/></StgValue>
</operation>

<operation id="473" st_id="31" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:15 %add107_3_2_cast = mul i11 %mul103_3204, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_3_2_cast"/></StgValue>
</operation>

<operation id="474" st_id="31" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:17 %add107_cast = mul i11 %mul103206, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_cast"/></StgValue>
</operation>

<operation id="475" st_id="31" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:19 %add107_1343_cast = mul i11 %mul103208, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_1343_cast"/></StgValue>
</operation>

<operation id="476" st_id="31" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:21 %add107_2351_cast = mul i11 %mul103210, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_2351_cast"/></StgValue>
</operation>

<operation id="477" st_id="31" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:23 %add107_3359_cast = mul i11 %mul103212, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_3359_cast"/></StgValue>
</operation>

<operation id="478" st_id="31" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:25 %add107_1_1_cast = mul i11 %mul103_1214, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_1_1_cast"/></StgValue>
</operation>

<operation id="479" st_id="31" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:27 %add107_1_3_cast = mul i11 %mul103_1216, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_1_3_cast"/></StgValue>
</operation>

<operation id="480" st_id="31" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:29 %add107_2_1_cast = mul i11 %mul103_2218, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_2_1_cast"/></StgValue>
</operation>

<operation id="481" st_id="31" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:31 %add107_2_3_cast = mul i11 %mul103_2220, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_2_3_cast"/></StgValue>
</operation>

<operation id="482" st_id="31" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:33 %add107_3_1_cast = mul i11 %mul103_3222, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_3_1_cast"/></StgValue>
</operation>

<operation id="483" st_id="31" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.lr.ph306:35 %add107_3_3_cast = mul i11 %mul103_3224, i11 %empty_44

]]></Node>
<StgValue><ssdm name="add107_3_3_cast"/></StgValue>
</operation>

<operation id="484" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph306:36 %br_ln103 = br void %bb1094

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="485" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="71" op_0_bw="71" op_1_bw="0" op_2_bw="71" op_3_bw="0">
<![CDATA[
bb1094:0 %indvar_flatten105 = phi i71, void %.lr.ph306, i71 %add_ln103, void %._crit_edge297.loopexit

]]></Node>
<StgValue><ssdm name="indvar_flatten105"/></StgValue>
</operation>

<operation id="486" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb1094:1 %r = phi i8, void %.lr.ph306, i8 %select_ln103_1, void %._crit_edge297.loopexit

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="487" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
bb1094:2 %s = phi i64, void %.lr.ph306, i64 %add_ln105, void %._crit_edge297.loopexit

]]></Node>
<StgValue><ssdm name="s"/></StgValue>
</operation>

<operation id="488" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="1" op_0_bw="71" op_1_bw="71">
<![CDATA[
bb1094:3 %icmp_ln103 = icmp_eq  i71 %indvar_flatten105, i71 %bound52

]]></Node>
<StgValue><ssdm name="icmp_ln103"/></StgValue>
</operation>

<operation id="489" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="71" op_0_bw="71" op_1_bw="71">
<![CDATA[
bb1094:4 %add_ln103 = add i71 %indvar_flatten105, i71

]]></Node>
<StgValue><ssdm name="add_ln103"/></StgValue>
</operation>

<operation id="490" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb1094:5 %empty_62 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="491" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb1094:6 %br_ln103 = br i1 %icmp_ln103, void %._crit_edge302.loopexit, void %._crit_edge307.loopexit

]]></Node>
<StgValue><ssdm name="br_ln103"/></StgValue>
</operation>

<operation id="492" st_id="32" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge302.loopexit:1 %icmp_ln105 = icmp_ult  i64 %s, i64 %zext_ln83_2

]]></Node>
<StgValue><ssdm name="icmp_ln105"/></StgValue>
</operation>

<operation id="493" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:2 %select_ln103 = select i1 %icmp_ln105, i64 %s, i64

]]></Node>
<StgValue><ssdm name="select_ln103"/></StgValue>
</operation>

<operation id="494" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge302.loopexit:3 %add_ln103_17 = add i8, i8 %r

]]></Node>
<StgValue><ssdm name="add_ln103_17"/></StgValue>
</operation>

<operation id="495" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge302.loopexit:4 %select_ln103_1 = select i1 %icmp_ln105, i8 %r, i8 %add_ln103_17

]]></Node>
<StgValue><ssdm name="select_ln103_1"/></StgValue>
</operation>

<operation id="496" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge302.loopexit:6 %zext_ln103_1 = zext i8 %select_ln103_1

]]></Node>
<StgValue><ssdm name="zext_ln103_1"/></StgValue>
</operation>

<operation id="497" st_id="32" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge302.loopexit:7 %mul_ln103 = mul i11 %zext_ln103_1, i11 %trunc_ln4_cast22

]]></Node>
<StgValue><ssdm name="mul_ln103"/></StgValue>
</operation>

<operation id="498" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge302.loopexit:8 %add_ln103_1 = add i11 %mul_ln103, i11 %add107_cast

]]></Node>
<StgValue><ssdm name="add_ln103_1"/></StgValue>
</operation>

<operation id="499" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge302.loopexit:9 %trunc_ln103 = trunc i11 %add_ln103_1

]]></Node>
<StgValue><ssdm name="trunc_ln103"/></StgValue>
</operation>

<operation id="500" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge302.loopexit:10 %add_ln103_2 = add i11 %mul_ln103, i11 %add107_1343_cast

]]></Node>
<StgValue><ssdm name="add_ln103_2"/></StgValue>
</operation>

<operation id="501" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge302.loopexit:11 %trunc_ln103_1 = trunc i11 %add_ln103_2

]]></Node>
<StgValue><ssdm name="trunc_ln103_1"/></StgValue>
</operation>

<operation id="502" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge302.loopexit:12 %add_ln103_3 = add i11 %mul_ln103, i11 %add107_2351_cast

]]></Node>
<StgValue><ssdm name="add_ln103_3"/></StgValue>
</operation>

<operation id="503" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge302.loopexit:13 %trunc_ln103_2 = trunc i11 %add_ln103_3

]]></Node>
<StgValue><ssdm name="trunc_ln103_2"/></StgValue>
</operation>

<operation id="504" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge302.loopexit:14 %add_ln103_4 = add i11 %mul_ln103, i11 %add107_3359_cast

]]></Node>
<StgValue><ssdm name="add_ln103_4"/></StgValue>
</operation>

<operation id="505" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge302.loopexit:15 %trunc_ln103_3 = trunc i11 %add_ln103_4

]]></Node>
<StgValue><ssdm name="trunc_ln103_3"/></StgValue>
</operation>

<operation id="506" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge302.loopexit:16 %add_ln103_5 = add i11 %mul_ln103, i11 %add107_1_cast

]]></Node>
<StgValue><ssdm name="add_ln103_5"/></StgValue>
</operation>

<operation id="507" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge302.loopexit:17 %trunc_ln103_4 = trunc i11 %add_ln103_5

]]></Node>
<StgValue><ssdm name="trunc_ln103_4"/></StgValue>
</operation>

<operation id="508" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge302.loopexit:18 %add_ln103_6 = add i11 %mul_ln103, i11 %add107_1_1_cast

]]></Node>
<StgValue><ssdm name="add_ln103_6"/></StgValue>
</operation>

<operation id="509" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge302.loopexit:19 %trunc_ln103_5 = trunc i11 %add_ln103_6

]]></Node>
<StgValue><ssdm name="trunc_ln103_5"/></StgValue>
</operation>

<operation id="510" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge302.loopexit:20 %add_ln103_7 = add i11 %mul_ln103, i11 %add107_1_2_cast

]]></Node>
<StgValue><ssdm name="add_ln103_7"/></StgValue>
</operation>

<operation id="511" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge302.loopexit:21 %trunc_ln103_6 = trunc i11 %add_ln103_7

]]></Node>
<StgValue><ssdm name="trunc_ln103_6"/></StgValue>
</operation>

<operation id="512" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge302.loopexit:22 %add_ln103_8 = add i11 %mul_ln103, i11 %add107_1_3_cast

]]></Node>
<StgValue><ssdm name="add_ln103_8"/></StgValue>
</operation>

<operation id="513" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge302.loopexit:23 %trunc_ln103_7 = trunc i11 %add_ln103_8

]]></Node>
<StgValue><ssdm name="trunc_ln103_7"/></StgValue>
</operation>

<operation id="514" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge302.loopexit:24 %add_ln103_9 = add i11 %mul_ln103, i11 %add107_2_cast

]]></Node>
<StgValue><ssdm name="add_ln103_9"/></StgValue>
</operation>

<operation id="515" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge302.loopexit:25 %trunc_ln103_8 = trunc i11 %add_ln103_9

]]></Node>
<StgValue><ssdm name="trunc_ln103_8"/></StgValue>
</operation>

<operation id="516" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge302.loopexit:26 %add_ln103_10 = add i11 %mul_ln103, i11 %add107_2_1_cast

]]></Node>
<StgValue><ssdm name="add_ln103_10"/></StgValue>
</operation>

<operation id="517" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge302.loopexit:27 %trunc_ln103_9 = trunc i11 %add_ln103_10

]]></Node>
<StgValue><ssdm name="trunc_ln103_9"/></StgValue>
</operation>

<operation id="518" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge302.loopexit:28 %add_ln103_11 = add i11 %mul_ln103, i11 %add107_2_2_cast

]]></Node>
<StgValue><ssdm name="add_ln103_11"/></StgValue>
</operation>

<operation id="519" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge302.loopexit:29 %trunc_ln103_10 = trunc i11 %add_ln103_11

]]></Node>
<StgValue><ssdm name="trunc_ln103_10"/></StgValue>
</operation>

<operation id="520" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge302.loopexit:30 %add_ln103_12 = add i11 %mul_ln103, i11 %add107_2_3_cast

]]></Node>
<StgValue><ssdm name="add_ln103_12"/></StgValue>
</operation>

<operation id="521" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge302.loopexit:31 %trunc_ln103_11 = trunc i11 %add_ln103_12

]]></Node>
<StgValue><ssdm name="trunc_ln103_11"/></StgValue>
</operation>

<operation id="522" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge302.loopexit:32 %add_ln103_13 = add i11 %mul_ln103, i11 %add107_3_cast

]]></Node>
<StgValue><ssdm name="add_ln103_13"/></StgValue>
</operation>

<operation id="523" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge302.loopexit:33 %trunc_ln103_12 = trunc i11 %add_ln103_13

]]></Node>
<StgValue><ssdm name="trunc_ln103_12"/></StgValue>
</operation>

<operation id="524" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge302.loopexit:34 %add_ln103_14 = add i11 %mul_ln103, i11 %add107_3_1_cast

]]></Node>
<StgValue><ssdm name="add_ln103_14"/></StgValue>
</operation>

<operation id="525" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge302.loopexit:35 %trunc_ln103_13 = trunc i11 %add_ln103_14

]]></Node>
<StgValue><ssdm name="trunc_ln103_13"/></StgValue>
</operation>

<operation id="526" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge302.loopexit:36 %add_ln103_15 = add i11 %mul_ln103, i11 %add107_3_2_cast

]]></Node>
<StgValue><ssdm name="add_ln103_15"/></StgValue>
</operation>

<operation id="527" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge302.loopexit:37 %trunc_ln103_14 = trunc i11 %add_ln103_15

]]></Node>
<StgValue><ssdm name="trunc_ln103_14"/></StgValue>
</operation>

<operation id="528" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge302.loopexit:38 %add_ln103_16 = add i11 %mul_ln103, i11 %add107_3_3_cast

]]></Node>
<StgValue><ssdm name="add_ln103_16"/></StgValue>
</operation>

<operation id="529" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge302.loopexit:39 %trunc_ln103_15 = trunc i11 %add_ln103_16

]]></Node>
<StgValue><ssdm name="trunc_ln103_15"/></StgValue>
</operation>

<operation id="530" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="11" op_0_bw="64">
<![CDATA[
._crit_edge302.loopexit:40 %trunc_ln105 = trunc i64 %select_ln103

]]></Node>
<StgValue><ssdm name="trunc_ln105"/></StgValue>
</operation>

<operation id="531" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="2" op_0_bw="64">
<![CDATA[
._crit_edge302.loopexit:42 %trunc_ln119 = trunc i64 %select_ln103

]]></Node>
<StgValue><ssdm name="trunc_ln119"/></StgValue>
</operation>

<operation id="532" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge302.loopexit:43 %add_ln119 = add i11 %trunc_ln105, i11 %add_ln103_1

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>

<operation id="533" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge302.loopexit:46 %lshr_ln3 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln119, i32, i32

]]></Node>
<StgValue><ssdm name="lshr_ln3"/></StgValue>
</operation>

<operation id="534" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:47 %zext_ln119_16 = zext i9 %lshr_ln3

]]></Node>
<StgValue><ssdm name="zext_ln119_16"/></StgValue>
</operation>

<operation id="535" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:48 %weight_l2_0_addr_1 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln119_16

]]></Node>
<StgValue><ssdm name="weight_l2_0_addr_1"/></StgValue>
</operation>

<operation id="536" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:49 %weight_l2_0_load = load i9 %weight_l2_0_addr_1

]]></Node>
<StgValue><ssdm name="weight_l2_0_load"/></StgValue>
</operation>

<operation id="537" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:50 %weight_l2_1_addr_1 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln119_16

]]></Node>
<StgValue><ssdm name="weight_l2_1_addr_1"/></StgValue>
</operation>

<operation id="538" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:51 %weight_l2_1_load = load i9 %weight_l2_1_addr_1

]]></Node>
<StgValue><ssdm name="weight_l2_1_load"/></StgValue>
</operation>

<operation id="539" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:52 %weight_l2_2_addr_1 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln119_16

]]></Node>
<StgValue><ssdm name="weight_l2_2_addr_1"/></StgValue>
</operation>

<operation id="540" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:53 %weight_l2_2_load = load i9 %weight_l2_2_addr_1

]]></Node>
<StgValue><ssdm name="weight_l2_2_load"/></StgValue>
</operation>

<operation id="541" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:54 %weight_l2_3_addr_1 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln119_16

]]></Node>
<StgValue><ssdm name="weight_l2_3_addr_1"/></StgValue>
</operation>

<operation id="542" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:55 %weight_l2_3_load = load i9 %weight_l2_3_addr_1

]]></Node>
<StgValue><ssdm name="weight_l2_3_load"/></StgValue>
</operation>

<operation id="543" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge302.loopexit:57 %add_ln119_1 = add i11 %trunc_ln105, i11 %add_ln103_2

]]></Node>
<StgValue><ssdm name="add_ln119_1"/></StgValue>
</operation>

<operation id="544" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge302.loopexit:60 %lshr_ln119_1 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln119_1, i32, i32

]]></Node>
<StgValue><ssdm name="lshr_ln119_1"/></StgValue>
</operation>

<operation id="545" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:61 %zext_ln119_17 = zext i9 %lshr_ln119_1

]]></Node>
<StgValue><ssdm name="zext_ln119_17"/></StgValue>
</operation>

<operation id="546" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:62 %weight_l2_0_addr_2 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln119_17

]]></Node>
<StgValue><ssdm name="weight_l2_0_addr_2"/></StgValue>
</operation>

<operation id="547" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:63 %weight_l2_0_load_1 = load i9 %weight_l2_0_addr_2

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_1"/></StgValue>
</operation>

<operation id="548" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:64 %weight_l2_1_addr_2 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln119_17

]]></Node>
<StgValue><ssdm name="weight_l2_1_addr_2"/></StgValue>
</operation>

<operation id="549" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:65 %weight_l2_1_load_1 = load i9 %weight_l2_1_addr_2

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_1"/></StgValue>
</operation>

<operation id="550" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:66 %weight_l2_2_addr_2 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln119_17

]]></Node>
<StgValue><ssdm name="weight_l2_2_addr_2"/></StgValue>
</operation>

<operation id="551" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:67 %weight_l2_2_load_1 = load i9 %weight_l2_2_addr_2

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_1"/></StgValue>
</operation>

<operation id="552" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:68 %weight_l2_3_addr_2 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln119_17

]]></Node>
<StgValue><ssdm name="weight_l2_3_addr_2"/></StgValue>
</operation>

<operation id="553" st_id="32" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:69 %weight_l2_3_load_1 = load i9 %weight_l2_3_addr_2

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_1"/></StgValue>
</operation>

<operation id="554" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge302.loopexit:71 %add_ln119_2 = add i11 %trunc_ln105, i11 %add_ln103_3

]]></Node>
<StgValue><ssdm name="add_ln119_2"/></StgValue>
</operation>

<operation id="555" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge302.loopexit:72 %add_ln119_18 = add i2 %trunc_ln103_2, i2 %trunc_ln119

]]></Node>
<StgValue><ssdm name="add_ln119_18"/></StgValue>
</operation>

<operation id="556" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge302.loopexit:74 %lshr_ln119_2 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln119_2, i32, i32

]]></Node>
<StgValue><ssdm name="lshr_ln119_2"/></StgValue>
</operation>

<operation id="557" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge302.loopexit:85 %add_ln119_3 = add i11 %trunc_ln105, i11 %add_ln103_4

]]></Node>
<StgValue><ssdm name="add_ln119_3"/></StgValue>
</operation>

<operation id="558" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge302.loopexit:86 %add_ln119_19 = add i2 %trunc_ln103_3, i2 %trunc_ln119

]]></Node>
<StgValue><ssdm name="add_ln119_19"/></StgValue>
</operation>

<operation id="559" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge302.loopexit:88 %lshr_ln119_3 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln119_3, i32, i32

]]></Node>
<StgValue><ssdm name="lshr_ln119_3"/></StgValue>
</operation>

<operation id="560" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge302.loopexit:99 %add_ln119_4 = add i11 %trunc_ln105, i11 %add_ln103_5

]]></Node>
<StgValue><ssdm name="add_ln119_4"/></StgValue>
</operation>

<operation id="561" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge302.loopexit:100 %add_ln119_20 = add i2 %trunc_ln103_4, i2 %trunc_ln119

]]></Node>
<StgValue><ssdm name="add_ln119_20"/></StgValue>
</operation>

<operation id="562" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge302.loopexit:102 %lshr_ln119_4 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln119_4, i32, i32

]]></Node>
<StgValue><ssdm name="lshr_ln119_4"/></StgValue>
</operation>

<operation id="563" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge302.loopexit:113 %add_ln119_5 = add i11 %trunc_ln105, i11 %add_ln103_6

]]></Node>
<StgValue><ssdm name="add_ln119_5"/></StgValue>
</operation>

<operation id="564" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge302.loopexit:114 %add_ln119_21 = add i2 %trunc_ln103_5, i2 %trunc_ln119

]]></Node>
<StgValue><ssdm name="add_ln119_21"/></StgValue>
</operation>

<operation id="565" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge302.loopexit:116 %lshr_ln119_5 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln119_5, i32, i32

]]></Node>
<StgValue><ssdm name="lshr_ln119_5"/></StgValue>
</operation>

<operation id="566" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge302.loopexit:127 %add_ln119_6 = add i11 %trunc_ln105, i11 %add_ln103_7

]]></Node>
<StgValue><ssdm name="add_ln119_6"/></StgValue>
</operation>

<operation id="567" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge302.loopexit:130 %lshr_ln119_6 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln119_6, i32, i32

]]></Node>
<StgValue><ssdm name="lshr_ln119_6"/></StgValue>
</operation>

<operation id="568" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge302.loopexit:141 %add_ln119_7 = add i11 %trunc_ln105, i11 %add_ln103_8

]]></Node>
<StgValue><ssdm name="add_ln119_7"/></StgValue>
</operation>

<operation id="569" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge302.loopexit:144 %lshr_ln119_7 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln119_7, i32, i32

]]></Node>
<StgValue><ssdm name="lshr_ln119_7"/></StgValue>
</operation>

<operation id="570" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge302.loopexit:155 %add_ln119_8 = add i11 %trunc_ln105, i11 %add_ln103_9

]]></Node>
<StgValue><ssdm name="add_ln119_8"/></StgValue>
</operation>

<operation id="571" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge302.loopexit:158 %lshr_ln119_8 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln119_8, i32, i32

]]></Node>
<StgValue><ssdm name="lshr_ln119_8"/></StgValue>
</operation>

<operation id="572" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge302.loopexit:169 %add_ln119_9 = add i11 %trunc_ln105, i11 %add_ln103_10

]]></Node>
<StgValue><ssdm name="add_ln119_9"/></StgValue>
</operation>

<operation id="573" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge302.loopexit:172 %lshr_ln119_9 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln119_9, i32, i32

]]></Node>
<StgValue><ssdm name="lshr_ln119_9"/></StgValue>
</operation>

<operation id="574" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge302.loopexit:183 %add_ln119_10 = add i11 %trunc_ln105, i11 %add_ln103_11

]]></Node>
<StgValue><ssdm name="add_ln119_10"/></StgValue>
</operation>

<operation id="575" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge302.loopexit:186 %lshr_ln119_s = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln119_10, i32, i32

]]></Node>
<StgValue><ssdm name="lshr_ln119_s"/></StgValue>
</operation>

<operation id="576" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge302.loopexit:197 %add_ln119_11 = add i11 %trunc_ln105, i11 %add_ln103_12

]]></Node>
<StgValue><ssdm name="add_ln119_11"/></StgValue>
</operation>

<operation id="577" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge302.loopexit:200 %lshr_ln119_10 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln119_11, i32, i32

]]></Node>
<StgValue><ssdm name="lshr_ln119_10"/></StgValue>
</operation>

<operation id="578" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge302.loopexit:211 %add_ln119_12 = add i11 %trunc_ln105, i11 %add_ln103_13

]]></Node>
<StgValue><ssdm name="add_ln119_12"/></StgValue>
</operation>

<operation id="579" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge302.loopexit:212 %add_ln119_28 = add i2 %trunc_ln103_12, i2 %trunc_ln119

]]></Node>
<StgValue><ssdm name="add_ln119_28"/></StgValue>
</operation>

<operation id="580" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge302.loopexit:214 %lshr_ln119_11 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln119_12, i32, i32

]]></Node>
<StgValue><ssdm name="lshr_ln119_11"/></StgValue>
</operation>

<operation id="581" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge302.loopexit:225 %add_ln119_13 = add i11 %trunc_ln105, i11 %add_ln103_14

]]></Node>
<StgValue><ssdm name="add_ln119_13"/></StgValue>
</operation>

<operation id="582" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge302.loopexit:228 %lshr_ln119_12 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln119_13, i32, i32

]]></Node>
<StgValue><ssdm name="lshr_ln119_12"/></StgValue>
</operation>

<operation id="583" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge302.loopexit:239 %add_ln119_14 = add i11 %trunc_ln105, i11 %add_ln103_15

]]></Node>
<StgValue><ssdm name="add_ln119_14"/></StgValue>
</operation>

<operation id="584" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge302.loopexit:242 %lshr_ln119_13 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln119_14, i32, i32

]]></Node>
<StgValue><ssdm name="lshr_ln119_13"/></StgValue>
</operation>

<operation id="585" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge302.loopexit:253 %add_ln119_15 = add i11 %trunc_ln105, i11 %add_ln103_16

]]></Node>
<StgValue><ssdm name="add_ln119_15"/></StgValue>
</operation>

<operation id="586" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge302.loopexit:256 %lshr_ln119_14 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln119_15, i32, i32

]]></Node>
<StgValue><ssdm name="lshr_ln119_14"/></StgValue>
</operation>

<operation id="587" st_id="32" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge302.loopexit:267 %p_mid131 = mul i11 %zext_ln103_1, i11 %trunc_ln3_cast49

]]></Node>
<StgValue><ssdm name="p_mid131"/></StgValue>
</operation>

<operation id="588" st_id="32" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge307.loopexit:0 %add_ln85 = add i6 %select_ln83, i6

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="589" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln103" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge307.loopexit:1 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="590" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge302.loopexit:44 %add_ln119_16 = add i2 %trunc_ln103, i2 %trunc_ln119

]]></Node>
<StgValue><ssdm name="add_ln119_16"/></StgValue>
</operation>

<operation id="591" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge302.loopexit:45 %zext_ln119 = zext i2 %add_ln119_16

]]></Node>
<StgValue><ssdm name="zext_ln119"/></StgValue>
</operation>

<operation id="592" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:49 %weight_l2_0_load = load i9 %weight_l2_0_addr_1

]]></Node>
<StgValue><ssdm name="weight_l2_0_load"/></StgValue>
</operation>

<operation id="593" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:51 %weight_l2_1_load = load i9 %weight_l2_1_addr_1

]]></Node>
<StgValue><ssdm name="weight_l2_1_load"/></StgValue>
</operation>

<operation id="594" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:53 %weight_l2_2_load = load i9 %weight_l2_2_addr_1

]]></Node>
<StgValue><ssdm name="weight_l2_2_load"/></StgValue>
</operation>

<operation id="595" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:55 %weight_l2_3_load = load i9 %weight_l2_3_addr_1

]]></Node>
<StgValue><ssdm name="weight_l2_3_load"/></StgValue>
</operation>

<operation id="596" st_id="33" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
._crit_edge302.loopexit:56 %tmp_3 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load, i8 %weight_l2_1_load, i8 %weight_l2_2_load, i8 %weight_l2_3_load, i64 %zext_ln119

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="597" st_id="33" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge302.loopexit:58 %add_ln119_17 = add i2 %trunc_ln103_1, i2 %trunc_ln119

]]></Node>
<StgValue><ssdm name="add_ln119_17"/></StgValue>
</operation>

<operation id="598" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge302.loopexit:59 %zext_ln119_1 = zext i2 %add_ln119_17

]]></Node>
<StgValue><ssdm name="zext_ln119_1"/></StgValue>
</operation>

<operation id="599" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:63 %weight_l2_0_load_1 = load i9 %weight_l2_0_addr_2

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_1"/></StgValue>
</operation>

<operation id="600" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:65 %weight_l2_1_load_1 = load i9 %weight_l2_1_addr_2

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_1"/></StgValue>
</operation>

<operation id="601" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:67 %weight_l2_2_load_1 = load i9 %weight_l2_2_addr_2

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_1"/></StgValue>
</operation>

<operation id="602" st_id="33" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:69 %weight_l2_3_load_1 = load i9 %weight_l2_3_addr_2

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_1"/></StgValue>
</operation>

<operation id="603" st_id="33" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
._crit_edge302.loopexit:70 %tmp_4 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_1, i8 %weight_l2_1_load_1, i8 %weight_l2_2_load_1, i8 %weight_l2_3_load_1, i64 %zext_ln119_1

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="604" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:75 %zext_ln119_18 = zext i9 %lshr_ln119_2

]]></Node>
<StgValue><ssdm name="zext_ln119_18"/></StgValue>
</operation>

<operation id="605" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:76 %weight_l2_0_addr_3 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln119_18

]]></Node>
<StgValue><ssdm name="weight_l2_0_addr_3"/></StgValue>
</operation>

<operation id="606" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:77 %weight_l2_0_load_2 = load i9 %weight_l2_0_addr_3

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_2"/></StgValue>
</operation>

<operation id="607" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:78 %weight_l2_1_addr_3 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln119_18

]]></Node>
<StgValue><ssdm name="weight_l2_1_addr_3"/></StgValue>
</operation>

<operation id="608" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:79 %weight_l2_1_load_2 = load i9 %weight_l2_1_addr_3

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_2"/></StgValue>
</operation>

<operation id="609" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:80 %weight_l2_2_addr_3 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln119_18

]]></Node>
<StgValue><ssdm name="weight_l2_2_addr_3"/></StgValue>
</operation>

<operation id="610" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:81 %weight_l2_2_load_2 = load i9 %weight_l2_2_addr_3

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_2"/></StgValue>
</operation>

<operation id="611" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:82 %weight_l2_3_addr_3 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln119_18

]]></Node>
<StgValue><ssdm name="weight_l2_3_addr_3"/></StgValue>
</operation>

<operation id="612" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:83 %weight_l2_3_load_2 = load i9 %weight_l2_3_addr_3

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_2"/></StgValue>
</operation>

<operation id="613" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:89 %zext_ln119_19 = zext i9 %lshr_ln119_3

]]></Node>
<StgValue><ssdm name="zext_ln119_19"/></StgValue>
</operation>

<operation id="614" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:90 %weight_l2_0_addr_4 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln119_19

]]></Node>
<StgValue><ssdm name="weight_l2_0_addr_4"/></StgValue>
</operation>

<operation id="615" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:91 %weight_l2_0_load_3 = load i9 %weight_l2_0_addr_4

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_3"/></StgValue>
</operation>

<operation id="616" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:92 %weight_l2_1_addr_4 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln119_19

]]></Node>
<StgValue><ssdm name="weight_l2_1_addr_4"/></StgValue>
</operation>

<operation id="617" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:93 %weight_l2_1_load_3 = load i9 %weight_l2_1_addr_4

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_3"/></StgValue>
</operation>

<operation id="618" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:94 %weight_l2_2_addr_4 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln119_19

]]></Node>
<StgValue><ssdm name="weight_l2_2_addr_4"/></StgValue>
</operation>

<operation id="619" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:95 %weight_l2_2_load_3 = load i9 %weight_l2_2_addr_4

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_3"/></StgValue>
</operation>

<operation id="620" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:96 %weight_l2_3_addr_4 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln119_19

]]></Node>
<StgValue><ssdm name="weight_l2_3_addr_4"/></StgValue>
</operation>

<operation id="621" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:97 %weight_l2_3_load_3 = load i9 %weight_l2_3_addr_4

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_3"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="622" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge302.loopexit:73 %zext_ln119_2 = zext i2 %add_ln119_18

]]></Node>
<StgValue><ssdm name="zext_ln119_2"/></StgValue>
</operation>

<operation id="623" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:77 %weight_l2_0_load_2 = load i9 %weight_l2_0_addr_3

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_2"/></StgValue>
</operation>

<operation id="624" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:79 %weight_l2_1_load_2 = load i9 %weight_l2_1_addr_3

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_2"/></StgValue>
</operation>

<operation id="625" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:81 %weight_l2_2_load_2 = load i9 %weight_l2_2_addr_3

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_2"/></StgValue>
</operation>

<operation id="626" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:83 %weight_l2_3_load_2 = load i9 %weight_l2_3_addr_3

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_2"/></StgValue>
</operation>

<operation id="627" st_id="34" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
._crit_edge302.loopexit:84 %tmp_5 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_2, i8 %weight_l2_1_load_2, i8 %weight_l2_2_load_2, i8 %weight_l2_3_load_2, i64 %zext_ln119_2

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="628" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge302.loopexit:87 %zext_ln119_3 = zext i2 %add_ln119_19

]]></Node>
<StgValue><ssdm name="zext_ln119_3"/></StgValue>
</operation>

<operation id="629" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:91 %weight_l2_0_load_3 = load i9 %weight_l2_0_addr_4

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_3"/></StgValue>
</operation>

<operation id="630" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:93 %weight_l2_1_load_3 = load i9 %weight_l2_1_addr_4

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_3"/></StgValue>
</operation>

<operation id="631" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:95 %weight_l2_2_load_3 = load i9 %weight_l2_2_addr_4

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_3"/></StgValue>
</operation>

<operation id="632" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:97 %weight_l2_3_load_3 = load i9 %weight_l2_3_addr_4

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_3"/></StgValue>
</operation>

<operation id="633" st_id="34" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
._crit_edge302.loopexit:98 %tmp_6 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_3, i8 %weight_l2_1_load_3, i8 %weight_l2_2_load_3, i8 %weight_l2_3_load_3, i64 %zext_ln119_3

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="634" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:103 %zext_ln119_20 = zext i9 %lshr_ln119_4

]]></Node>
<StgValue><ssdm name="zext_ln119_20"/></StgValue>
</operation>

<operation id="635" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:104 %weight_l2_0_addr_5 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln119_20

]]></Node>
<StgValue><ssdm name="weight_l2_0_addr_5"/></StgValue>
</operation>

<operation id="636" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:105 %weight_l2_0_load_4 = load i9 %weight_l2_0_addr_5

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_4"/></StgValue>
</operation>

<operation id="637" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:106 %weight_l2_1_addr_5 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln119_20

]]></Node>
<StgValue><ssdm name="weight_l2_1_addr_5"/></StgValue>
</operation>

<operation id="638" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:107 %weight_l2_1_load_4 = load i9 %weight_l2_1_addr_5

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_4"/></StgValue>
</operation>

<operation id="639" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:108 %weight_l2_2_addr_5 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln119_20

]]></Node>
<StgValue><ssdm name="weight_l2_2_addr_5"/></StgValue>
</operation>

<operation id="640" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:109 %weight_l2_2_load_4 = load i9 %weight_l2_2_addr_5

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_4"/></StgValue>
</operation>

<operation id="641" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:110 %weight_l2_3_addr_5 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln119_20

]]></Node>
<StgValue><ssdm name="weight_l2_3_addr_5"/></StgValue>
</operation>

<operation id="642" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:111 %weight_l2_3_load_4 = load i9 %weight_l2_3_addr_5

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_4"/></StgValue>
</operation>

<operation id="643" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:117 %zext_ln119_21 = zext i9 %lshr_ln119_5

]]></Node>
<StgValue><ssdm name="zext_ln119_21"/></StgValue>
</operation>

<operation id="644" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:118 %weight_l2_0_addr_6 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln119_21

]]></Node>
<StgValue><ssdm name="weight_l2_0_addr_6"/></StgValue>
</operation>

<operation id="645" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:119 %weight_l2_0_load_5 = load i9 %weight_l2_0_addr_6

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_5"/></StgValue>
</operation>

<operation id="646" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:120 %weight_l2_1_addr_6 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln119_21

]]></Node>
<StgValue><ssdm name="weight_l2_1_addr_6"/></StgValue>
</operation>

<operation id="647" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:121 %weight_l2_1_load_5 = load i9 %weight_l2_1_addr_6

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_5"/></StgValue>
</operation>

<operation id="648" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:122 %weight_l2_2_addr_6 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln119_21

]]></Node>
<StgValue><ssdm name="weight_l2_2_addr_6"/></StgValue>
</operation>

<operation id="649" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:123 %weight_l2_2_load_5 = load i9 %weight_l2_2_addr_6

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_5"/></StgValue>
</operation>

<operation id="650" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:124 %weight_l2_3_addr_6 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln119_21

]]></Node>
<StgValue><ssdm name="weight_l2_3_addr_6"/></StgValue>
</operation>

<operation id="651" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:125 %weight_l2_3_load_5 = load i9 %weight_l2_3_addr_6

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_5"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="652" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge302.loopexit:101 %zext_ln119_4 = zext i2 %add_ln119_20

]]></Node>
<StgValue><ssdm name="zext_ln119_4"/></StgValue>
</operation>

<operation id="653" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:105 %weight_l2_0_load_4 = load i9 %weight_l2_0_addr_5

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_4"/></StgValue>
</operation>

<operation id="654" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:107 %weight_l2_1_load_4 = load i9 %weight_l2_1_addr_5

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_4"/></StgValue>
</operation>

<operation id="655" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:109 %weight_l2_2_load_4 = load i9 %weight_l2_2_addr_5

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_4"/></StgValue>
</operation>

<operation id="656" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:111 %weight_l2_3_load_4 = load i9 %weight_l2_3_addr_5

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_4"/></StgValue>
</operation>

<operation id="657" st_id="35" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
._crit_edge302.loopexit:112 %tmp_7 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_4, i8 %weight_l2_1_load_4, i8 %weight_l2_2_load_4, i8 %weight_l2_3_load_4, i64 %zext_ln119_4

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="658" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge302.loopexit:115 %zext_ln119_5 = zext i2 %add_ln119_21

]]></Node>
<StgValue><ssdm name="zext_ln119_5"/></StgValue>
</operation>

<operation id="659" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:119 %weight_l2_0_load_5 = load i9 %weight_l2_0_addr_6

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_5"/></StgValue>
</operation>

<operation id="660" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:121 %weight_l2_1_load_5 = load i9 %weight_l2_1_addr_6

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_5"/></StgValue>
</operation>

<operation id="661" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:123 %weight_l2_2_load_5 = load i9 %weight_l2_2_addr_6

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_5"/></StgValue>
</operation>

<operation id="662" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:125 %weight_l2_3_load_5 = load i9 %weight_l2_3_addr_6

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_5"/></StgValue>
</operation>

<operation id="663" st_id="35" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
._crit_edge302.loopexit:126 %tmp_8 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_5, i8 %weight_l2_1_load_5, i8 %weight_l2_2_load_5, i8 %weight_l2_3_load_5, i64 %zext_ln119_5

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="664" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:131 %zext_ln119_22 = zext i9 %lshr_ln119_6

]]></Node>
<StgValue><ssdm name="zext_ln119_22"/></StgValue>
</operation>

<operation id="665" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:132 %weight_l2_0_addr_7 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln119_22

]]></Node>
<StgValue><ssdm name="weight_l2_0_addr_7"/></StgValue>
</operation>

<operation id="666" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:133 %weight_l2_0_load_6 = load i9 %weight_l2_0_addr_7

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_6"/></StgValue>
</operation>

<operation id="667" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:134 %weight_l2_1_addr_7 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln119_22

]]></Node>
<StgValue><ssdm name="weight_l2_1_addr_7"/></StgValue>
</operation>

<operation id="668" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:135 %weight_l2_1_load_6 = load i9 %weight_l2_1_addr_7

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_6"/></StgValue>
</operation>

<operation id="669" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:136 %weight_l2_2_addr_7 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln119_22

]]></Node>
<StgValue><ssdm name="weight_l2_2_addr_7"/></StgValue>
</operation>

<operation id="670" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:137 %weight_l2_2_load_6 = load i9 %weight_l2_2_addr_7

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_6"/></StgValue>
</operation>

<operation id="671" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:138 %weight_l2_3_addr_7 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln119_22

]]></Node>
<StgValue><ssdm name="weight_l2_3_addr_7"/></StgValue>
</operation>

<operation id="672" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:139 %weight_l2_3_load_6 = load i9 %weight_l2_3_addr_7

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_6"/></StgValue>
</operation>

<operation id="673" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:145 %zext_ln119_23 = zext i9 %lshr_ln119_7

]]></Node>
<StgValue><ssdm name="zext_ln119_23"/></StgValue>
</operation>

<operation id="674" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:146 %weight_l2_0_addr_8 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln119_23

]]></Node>
<StgValue><ssdm name="weight_l2_0_addr_8"/></StgValue>
</operation>

<operation id="675" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:147 %weight_l2_0_load_7 = load i9 %weight_l2_0_addr_8

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_7"/></StgValue>
</operation>

<operation id="676" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:148 %weight_l2_1_addr_8 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln119_23

]]></Node>
<StgValue><ssdm name="weight_l2_1_addr_8"/></StgValue>
</operation>

<operation id="677" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:149 %weight_l2_1_load_7 = load i9 %weight_l2_1_addr_8

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_7"/></StgValue>
</operation>

<operation id="678" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:150 %weight_l2_2_addr_8 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln119_23

]]></Node>
<StgValue><ssdm name="weight_l2_2_addr_8"/></StgValue>
</operation>

<operation id="679" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:151 %weight_l2_2_load_7 = load i9 %weight_l2_2_addr_8

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_7"/></StgValue>
</operation>

<operation id="680" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:152 %weight_l2_3_addr_8 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln119_23

]]></Node>
<StgValue><ssdm name="weight_l2_3_addr_8"/></StgValue>
</operation>

<operation id="681" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:153 %weight_l2_3_load_7 = load i9 %weight_l2_3_addr_8

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_7"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="682" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge302.loopexit:128 %add_ln119_22 = add i2 %trunc_ln103_6, i2 %trunc_ln119

]]></Node>
<StgValue><ssdm name="add_ln119_22"/></StgValue>
</operation>

<operation id="683" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge302.loopexit:129 %zext_ln119_6 = zext i2 %add_ln119_22

]]></Node>
<StgValue><ssdm name="zext_ln119_6"/></StgValue>
</operation>

<operation id="684" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:133 %weight_l2_0_load_6 = load i9 %weight_l2_0_addr_7

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_6"/></StgValue>
</operation>

<operation id="685" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:135 %weight_l2_1_load_6 = load i9 %weight_l2_1_addr_7

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_6"/></StgValue>
</operation>

<operation id="686" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:137 %weight_l2_2_load_6 = load i9 %weight_l2_2_addr_7

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_6"/></StgValue>
</operation>

<operation id="687" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:139 %weight_l2_3_load_6 = load i9 %weight_l2_3_addr_7

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_6"/></StgValue>
</operation>

<operation id="688" st_id="36" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
._crit_edge302.loopexit:140 %tmp_9 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_6, i8 %weight_l2_1_load_6, i8 %weight_l2_2_load_6, i8 %weight_l2_3_load_6, i64 %zext_ln119_6

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="689" st_id="36" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge302.loopexit:142 %add_ln119_23 = add i2 %trunc_ln103_7, i2 %trunc_ln119

]]></Node>
<StgValue><ssdm name="add_ln119_23"/></StgValue>
</operation>

<operation id="690" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge302.loopexit:143 %zext_ln119_7 = zext i2 %add_ln119_23

]]></Node>
<StgValue><ssdm name="zext_ln119_7"/></StgValue>
</operation>

<operation id="691" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:147 %weight_l2_0_load_7 = load i9 %weight_l2_0_addr_8

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_7"/></StgValue>
</operation>

<operation id="692" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:149 %weight_l2_1_load_7 = load i9 %weight_l2_1_addr_8

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_7"/></StgValue>
</operation>

<operation id="693" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:151 %weight_l2_2_load_7 = load i9 %weight_l2_2_addr_8

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_7"/></StgValue>
</operation>

<operation id="694" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:153 %weight_l2_3_load_7 = load i9 %weight_l2_3_addr_8

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_7"/></StgValue>
</operation>

<operation id="695" st_id="36" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
._crit_edge302.loopexit:154 %tmp_s = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_7, i8 %weight_l2_1_load_7, i8 %weight_l2_2_load_7, i8 %weight_l2_3_load_7, i64 %zext_ln119_7

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="696" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:159 %zext_ln119_24 = zext i9 %lshr_ln119_8

]]></Node>
<StgValue><ssdm name="zext_ln119_24"/></StgValue>
</operation>

<operation id="697" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:160 %weight_l2_0_addr_9 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln119_24

]]></Node>
<StgValue><ssdm name="weight_l2_0_addr_9"/></StgValue>
</operation>

<operation id="698" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:161 %weight_l2_0_load_8 = load i9 %weight_l2_0_addr_9

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_8"/></StgValue>
</operation>

<operation id="699" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:162 %weight_l2_1_addr_9 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln119_24

]]></Node>
<StgValue><ssdm name="weight_l2_1_addr_9"/></StgValue>
</operation>

<operation id="700" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:163 %weight_l2_1_load_8 = load i9 %weight_l2_1_addr_9

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_8"/></StgValue>
</operation>

<operation id="701" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:164 %weight_l2_2_addr_9 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln119_24

]]></Node>
<StgValue><ssdm name="weight_l2_2_addr_9"/></StgValue>
</operation>

<operation id="702" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:165 %weight_l2_2_load_8 = load i9 %weight_l2_2_addr_9

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_8"/></StgValue>
</operation>

<operation id="703" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:166 %weight_l2_3_addr_9 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln119_24

]]></Node>
<StgValue><ssdm name="weight_l2_3_addr_9"/></StgValue>
</operation>

<operation id="704" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:167 %weight_l2_3_load_8 = load i9 %weight_l2_3_addr_9

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_8"/></StgValue>
</operation>

<operation id="705" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:173 %zext_ln119_25 = zext i9 %lshr_ln119_9

]]></Node>
<StgValue><ssdm name="zext_ln119_25"/></StgValue>
</operation>

<operation id="706" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:174 %weight_l2_0_addr_10 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln119_25

]]></Node>
<StgValue><ssdm name="weight_l2_0_addr_10"/></StgValue>
</operation>

<operation id="707" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:175 %weight_l2_0_load_9 = load i9 %weight_l2_0_addr_10

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_9"/></StgValue>
</operation>

<operation id="708" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:176 %weight_l2_1_addr_10 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln119_25

]]></Node>
<StgValue><ssdm name="weight_l2_1_addr_10"/></StgValue>
</operation>

<operation id="709" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:177 %weight_l2_1_load_9 = load i9 %weight_l2_1_addr_10

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_9"/></StgValue>
</operation>

<operation id="710" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:178 %weight_l2_2_addr_10 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln119_25

]]></Node>
<StgValue><ssdm name="weight_l2_2_addr_10"/></StgValue>
</operation>

<operation id="711" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:179 %weight_l2_2_load_9 = load i9 %weight_l2_2_addr_10

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_9"/></StgValue>
</operation>

<operation id="712" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:180 %weight_l2_3_addr_10 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln119_25

]]></Node>
<StgValue><ssdm name="weight_l2_3_addr_10"/></StgValue>
</operation>

<operation id="713" st_id="36" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:181 %weight_l2_3_load_9 = load i9 %weight_l2_3_addr_10

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_9"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="714" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge302.loopexit:156 %add_ln119_24 = add i2 %trunc_ln103_8, i2 %trunc_ln119

]]></Node>
<StgValue><ssdm name="add_ln119_24"/></StgValue>
</operation>

<operation id="715" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge302.loopexit:157 %zext_ln119_8 = zext i2 %add_ln119_24

]]></Node>
<StgValue><ssdm name="zext_ln119_8"/></StgValue>
</operation>

<operation id="716" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:161 %weight_l2_0_load_8 = load i9 %weight_l2_0_addr_9

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_8"/></StgValue>
</operation>

<operation id="717" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:163 %weight_l2_1_load_8 = load i9 %weight_l2_1_addr_9

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_8"/></StgValue>
</operation>

<operation id="718" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:165 %weight_l2_2_load_8 = load i9 %weight_l2_2_addr_9

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_8"/></StgValue>
</operation>

<operation id="719" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:167 %weight_l2_3_load_8 = load i9 %weight_l2_3_addr_9

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_8"/></StgValue>
</operation>

<operation id="720" st_id="37" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
._crit_edge302.loopexit:168 %tmp_10 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_8, i8 %weight_l2_1_load_8, i8 %weight_l2_2_load_8, i8 %weight_l2_3_load_8, i64 %zext_ln119_8

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="721" st_id="37" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge302.loopexit:170 %add_ln119_25 = add i2 %trunc_ln103_9, i2 %trunc_ln119

]]></Node>
<StgValue><ssdm name="add_ln119_25"/></StgValue>
</operation>

<operation id="722" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge302.loopexit:171 %zext_ln119_9 = zext i2 %add_ln119_25

]]></Node>
<StgValue><ssdm name="zext_ln119_9"/></StgValue>
</operation>

<operation id="723" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:175 %weight_l2_0_load_9 = load i9 %weight_l2_0_addr_10

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_9"/></StgValue>
</operation>

<operation id="724" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:177 %weight_l2_1_load_9 = load i9 %weight_l2_1_addr_10

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_9"/></StgValue>
</operation>

<operation id="725" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:179 %weight_l2_2_load_9 = load i9 %weight_l2_2_addr_10

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_9"/></StgValue>
</operation>

<operation id="726" st_id="37" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:181 %weight_l2_3_load_9 = load i9 %weight_l2_3_addr_10

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_9"/></StgValue>
</operation>

<operation id="727" st_id="37" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
._crit_edge302.loopexit:182 %tmp_11 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_9, i8 %weight_l2_1_load_9, i8 %weight_l2_2_load_9, i8 %weight_l2_3_load_9, i64 %zext_ln119_9

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="728" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:187 %zext_ln119_26 = zext i9 %lshr_ln119_s

]]></Node>
<StgValue><ssdm name="zext_ln119_26"/></StgValue>
</operation>

<operation id="729" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:188 %weight_l2_0_addr_11 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln119_26

]]></Node>
<StgValue><ssdm name="weight_l2_0_addr_11"/></StgValue>
</operation>

<operation id="730" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:189 %weight_l2_0_load_10 = load i9 %weight_l2_0_addr_11

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_10"/></StgValue>
</operation>

<operation id="731" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:190 %weight_l2_1_addr_11 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln119_26

]]></Node>
<StgValue><ssdm name="weight_l2_1_addr_11"/></StgValue>
</operation>

<operation id="732" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:191 %weight_l2_1_load_10 = load i9 %weight_l2_1_addr_11

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_10"/></StgValue>
</operation>

<operation id="733" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:192 %weight_l2_2_addr_11 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln119_26

]]></Node>
<StgValue><ssdm name="weight_l2_2_addr_11"/></StgValue>
</operation>

<operation id="734" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:193 %weight_l2_2_load_10 = load i9 %weight_l2_2_addr_11

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_10"/></StgValue>
</operation>

<operation id="735" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:194 %weight_l2_3_addr_11 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln119_26

]]></Node>
<StgValue><ssdm name="weight_l2_3_addr_11"/></StgValue>
</operation>

<operation id="736" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:195 %weight_l2_3_load_10 = load i9 %weight_l2_3_addr_11

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_10"/></StgValue>
</operation>

<operation id="737" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:201 %zext_ln119_27 = zext i9 %lshr_ln119_10

]]></Node>
<StgValue><ssdm name="zext_ln119_27"/></StgValue>
</operation>

<operation id="738" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:202 %weight_l2_0_addr_12 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln119_27

]]></Node>
<StgValue><ssdm name="weight_l2_0_addr_12"/></StgValue>
</operation>

<operation id="739" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:203 %weight_l2_0_load_11 = load i9 %weight_l2_0_addr_12

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_11"/></StgValue>
</operation>

<operation id="740" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:204 %weight_l2_1_addr_12 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln119_27

]]></Node>
<StgValue><ssdm name="weight_l2_1_addr_12"/></StgValue>
</operation>

<operation id="741" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:205 %weight_l2_1_load_11 = load i9 %weight_l2_1_addr_12

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_11"/></StgValue>
</operation>

<operation id="742" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:206 %weight_l2_2_addr_12 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln119_27

]]></Node>
<StgValue><ssdm name="weight_l2_2_addr_12"/></StgValue>
</operation>

<operation id="743" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:207 %weight_l2_2_load_11 = load i9 %weight_l2_2_addr_12

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_11"/></StgValue>
</operation>

<operation id="744" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:208 %weight_l2_3_addr_12 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln119_27

]]></Node>
<StgValue><ssdm name="weight_l2_3_addr_12"/></StgValue>
</operation>

<operation id="745" st_id="37" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:209 %weight_l2_3_load_11 = load i9 %weight_l2_3_addr_12

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_11"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="746" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge302.loopexit:184 %add_ln119_26 = add i2 %trunc_ln103_10, i2 %trunc_ln119

]]></Node>
<StgValue><ssdm name="add_ln119_26"/></StgValue>
</operation>

<operation id="747" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge302.loopexit:185 %zext_ln119_10 = zext i2 %add_ln119_26

]]></Node>
<StgValue><ssdm name="zext_ln119_10"/></StgValue>
</operation>

<operation id="748" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:189 %weight_l2_0_load_10 = load i9 %weight_l2_0_addr_11

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_10"/></StgValue>
</operation>

<operation id="749" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:191 %weight_l2_1_load_10 = load i9 %weight_l2_1_addr_11

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_10"/></StgValue>
</operation>

<operation id="750" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:193 %weight_l2_2_load_10 = load i9 %weight_l2_2_addr_11

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_10"/></StgValue>
</operation>

<operation id="751" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:195 %weight_l2_3_load_10 = load i9 %weight_l2_3_addr_11

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_10"/></StgValue>
</operation>

<operation id="752" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
._crit_edge302.loopexit:196 %tmp_12 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_10, i8 %weight_l2_1_load_10, i8 %weight_l2_2_load_10, i8 %weight_l2_3_load_10, i64 %zext_ln119_10

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="753" st_id="38" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge302.loopexit:198 %add_ln119_27 = add i2 %trunc_ln103_11, i2 %trunc_ln119

]]></Node>
<StgValue><ssdm name="add_ln119_27"/></StgValue>
</operation>

<operation id="754" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge302.loopexit:199 %zext_ln119_11 = zext i2 %add_ln119_27

]]></Node>
<StgValue><ssdm name="zext_ln119_11"/></StgValue>
</operation>

<operation id="755" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:203 %weight_l2_0_load_11 = load i9 %weight_l2_0_addr_12

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_11"/></StgValue>
</operation>

<operation id="756" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:205 %weight_l2_1_load_11 = load i9 %weight_l2_1_addr_12

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_11"/></StgValue>
</operation>

<operation id="757" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:207 %weight_l2_2_load_11 = load i9 %weight_l2_2_addr_12

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_11"/></StgValue>
</operation>

<operation id="758" st_id="38" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:209 %weight_l2_3_load_11 = load i9 %weight_l2_3_addr_12

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_11"/></StgValue>
</operation>

<operation id="759" st_id="38" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
._crit_edge302.loopexit:210 %tmp_13 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_11, i8 %weight_l2_1_load_11, i8 %weight_l2_2_load_11, i8 %weight_l2_3_load_11, i64 %zext_ln119_11

]]></Node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="760" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:215 %zext_ln119_28 = zext i9 %lshr_ln119_11

]]></Node>
<StgValue><ssdm name="zext_ln119_28"/></StgValue>
</operation>

<operation id="761" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:216 %weight_l2_0_addr_13 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln119_28

]]></Node>
<StgValue><ssdm name="weight_l2_0_addr_13"/></StgValue>
</operation>

<operation id="762" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:217 %weight_l2_0_load_12 = load i9 %weight_l2_0_addr_13

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_12"/></StgValue>
</operation>

<operation id="763" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:218 %weight_l2_1_addr_13 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln119_28

]]></Node>
<StgValue><ssdm name="weight_l2_1_addr_13"/></StgValue>
</operation>

<operation id="764" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:219 %weight_l2_1_load_12 = load i9 %weight_l2_1_addr_13

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_12"/></StgValue>
</operation>

<operation id="765" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:220 %weight_l2_2_addr_13 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln119_28

]]></Node>
<StgValue><ssdm name="weight_l2_2_addr_13"/></StgValue>
</operation>

<operation id="766" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:221 %weight_l2_2_load_12 = load i9 %weight_l2_2_addr_13

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_12"/></StgValue>
</operation>

<operation id="767" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:222 %weight_l2_3_addr_13 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln119_28

]]></Node>
<StgValue><ssdm name="weight_l2_3_addr_13"/></StgValue>
</operation>

<operation id="768" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:223 %weight_l2_3_load_12 = load i9 %weight_l2_3_addr_13

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_12"/></StgValue>
</operation>

<operation id="769" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:229 %zext_ln119_29 = zext i9 %lshr_ln119_12

]]></Node>
<StgValue><ssdm name="zext_ln119_29"/></StgValue>
</operation>

<operation id="770" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:230 %weight_l2_0_addr_14 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln119_29

]]></Node>
<StgValue><ssdm name="weight_l2_0_addr_14"/></StgValue>
</operation>

<operation id="771" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:231 %weight_l2_0_load_13 = load i9 %weight_l2_0_addr_14

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_13"/></StgValue>
</operation>

<operation id="772" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:232 %weight_l2_1_addr_14 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln119_29

]]></Node>
<StgValue><ssdm name="weight_l2_1_addr_14"/></StgValue>
</operation>

<operation id="773" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:233 %weight_l2_1_load_13 = load i9 %weight_l2_1_addr_14

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_13"/></StgValue>
</operation>

<operation id="774" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:234 %weight_l2_2_addr_14 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln119_29

]]></Node>
<StgValue><ssdm name="weight_l2_2_addr_14"/></StgValue>
</operation>

<operation id="775" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:235 %weight_l2_2_load_13 = load i9 %weight_l2_2_addr_14

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_13"/></StgValue>
</operation>

<operation id="776" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:236 %weight_l2_3_addr_14 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln119_29

]]></Node>
<StgValue><ssdm name="weight_l2_3_addr_14"/></StgValue>
</operation>

<operation id="777" st_id="38" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:237 %weight_l2_3_load_13 = load i9 %weight_l2_3_addr_14

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_13"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="778" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge302.loopexit:213 %zext_ln119_12 = zext i2 %add_ln119_28

]]></Node>
<StgValue><ssdm name="zext_ln119_12"/></StgValue>
</operation>

<operation id="779" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:217 %weight_l2_0_load_12 = load i9 %weight_l2_0_addr_13

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_12"/></StgValue>
</operation>

<operation id="780" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:219 %weight_l2_1_load_12 = load i9 %weight_l2_1_addr_13

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_12"/></StgValue>
</operation>

<operation id="781" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:221 %weight_l2_2_load_12 = load i9 %weight_l2_2_addr_13

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_12"/></StgValue>
</operation>

<operation id="782" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:223 %weight_l2_3_load_12 = load i9 %weight_l2_3_addr_13

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_12"/></StgValue>
</operation>

<operation id="783" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
._crit_edge302.loopexit:224 %tmp_14 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_12, i8 %weight_l2_1_load_12, i8 %weight_l2_2_load_12, i8 %weight_l2_3_load_12, i64 %zext_ln119_12

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="784" st_id="39" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge302.loopexit:226 %add_ln119_29 = add i2 %trunc_ln103_13, i2 %trunc_ln119

]]></Node>
<StgValue><ssdm name="add_ln119_29"/></StgValue>
</operation>

<operation id="785" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge302.loopexit:227 %zext_ln119_13 = zext i2 %add_ln119_29

]]></Node>
<StgValue><ssdm name="zext_ln119_13"/></StgValue>
</operation>

<operation id="786" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:231 %weight_l2_0_load_13 = load i9 %weight_l2_0_addr_14

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_13"/></StgValue>
</operation>

<operation id="787" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:233 %weight_l2_1_load_13 = load i9 %weight_l2_1_addr_14

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_13"/></StgValue>
</operation>

<operation id="788" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:235 %weight_l2_2_load_13 = load i9 %weight_l2_2_addr_14

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_13"/></StgValue>
</operation>

<operation id="789" st_id="39" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:237 %weight_l2_3_load_13 = load i9 %weight_l2_3_addr_14

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_13"/></StgValue>
</operation>

<operation id="790" st_id="39" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
._crit_edge302.loopexit:238 %tmp_15 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_13, i8 %weight_l2_1_load_13, i8 %weight_l2_2_load_13, i8 %weight_l2_3_load_13, i64 %zext_ln119_13

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="791" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:243 %zext_ln119_30 = zext i9 %lshr_ln119_13

]]></Node>
<StgValue><ssdm name="zext_ln119_30"/></StgValue>
</operation>

<operation id="792" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:244 %weight_l2_0_addr_15 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln119_30

]]></Node>
<StgValue><ssdm name="weight_l2_0_addr_15"/></StgValue>
</operation>

<operation id="793" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:245 %weight_l2_0_load_14 = load i9 %weight_l2_0_addr_15

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_14"/></StgValue>
</operation>

<operation id="794" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:246 %weight_l2_1_addr_15 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln119_30

]]></Node>
<StgValue><ssdm name="weight_l2_1_addr_15"/></StgValue>
</operation>

<operation id="795" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:247 %weight_l2_1_load_14 = load i9 %weight_l2_1_addr_15

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_14"/></StgValue>
</operation>

<operation id="796" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:248 %weight_l2_2_addr_15 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln119_30

]]></Node>
<StgValue><ssdm name="weight_l2_2_addr_15"/></StgValue>
</operation>

<operation id="797" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:249 %weight_l2_2_load_14 = load i9 %weight_l2_2_addr_15

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_14"/></StgValue>
</operation>

<operation id="798" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:250 %weight_l2_3_addr_15 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln119_30

]]></Node>
<StgValue><ssdm name="weight_l2_3_addr_15"/></StgValue>
</operation>

<operation id="799" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:251 %weight_l2_3_load_14 = load i9 %weight_l2_3_addr_15

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_14"/></StgValue>
</operation>

<operation id="800" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:257 %zext_ln119_31 = zext i9 %lshr_ln119_14

]]></Node>
<StgValue><ssdm name="zext_ln119_31"/></StgValue>
</operation>

<operation id="801" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:258 %weight_l2_0_addr_16 = getelementptr i8 %weight_l2_0, i64, i64 %zext_ln119_31

]]></Node>
<StgValue><ssdm name="weight_l2_0_addr_16"/></StgValue>
</operation>

<operation id="802" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:259 %weight_l2_0_load_15 = load i9 %weight_l2_0_addr_16

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_15"/></StgValue>
</operation>

<operation id="803" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:260 %weight_l2_1_addr_16 = getelementptr i8 %weight_l2_1, i64, i64 %zext_ln119_31

]]></Node>
<StgValue><ssdm name="weight_l2_1_addr_16"/></StgValue>
</operation>

<operation id="804" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:261 %weight_l2_1_load_15 = load i9 %weight_l2_1_addr_16

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_15"/></StgValue>
</operation>

<operation id="805" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:262 %weight_l2_2_addr_16 = getelementptr i8 %weight_l2_2, i64, i64 %zext_ln119_31

]]></Node>
<StgValue><ssdm name="weight_l2_2_addr_16"/></StgValue>
</operation>

<operation id="806" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:263 %weight_l2_2_load_15 = load i9 %weight_l2_2_addr_16

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_15"/></StgValue>
</operation>

<operation id="807" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge302.loopexit:264 %weight_l2_3_addr_16 = getelementptr i8 %weight_l2_3, i64, i64 %zext_ln119_31

]]></Node>
<StgValue><ssdm name="weight_l2_3_addr_16"/></StgValue>
</operation>

<operation id="808" st_id="39" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:265 %weight_l2_3_load_15 = load i9 %weight_l2_3_addr_16

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_15"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="809" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge302.loopexit:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_103_11_VITIS_LOOP_105_12_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="810" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge302.loopexit:5 %zext_ln103 = zext i8 %select_ln103_1

]]></Node>
<StgValue><ssdm name="zext_ln103"/></StgValue>
</operation>

<operation id="811" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge302.loopexit:41 %specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln105"/></StgValue>
</operation>

<operation id="812" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge302.loopexit:240 %add_ln119_30 = add i2 %trunc_ln103_14, i2 %trunc_ln119

]]></Node>
<StgValue><ssdm name="add_ln119_30"/></StgValue>
</operation>

<operation id="813" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge302.loopexit:241 %zext_ln119_14 = zext i2 %add_ln119_30

]]></Node>
<StgValue><ssdm name="zext_ln119_14"/></StgValue>
</operation>

<operation id="814" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:245 %weight_l2_0_load_14 = load i9 %weight_l2_0_addr_15

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_14"/></StgValue>
</operation>

<operation id="815" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:247 %weight_l2_1_load_14 = load i9 %weight_l2_1_addr_15

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_14"/></StgValue>
</operation>

<operation id="816" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:249 %weight_l2_2_load_14 = load i9 %weight_l2_2_addr_15

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_14"/></StgValue>
</operation>

<operation id="817" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:251 %weight_l2_3_load_14 = load i9 %weight_l2_3_addr_15

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_14"/></StgValue>
</operation>

<operation id="818" st_id="40" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
._crit_edge302.loopexit:252 %tmp_16 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_14, i8 %weight_l2_1_load_14, i8 %weight_l2_2_load_14, i8 %weight_l2_3_load_14, i64 %zext_ln119_14

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="819" st_id="40" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge302.loopexit:254 %add_ln119_31 = add i2 %trunc_ln103_15, i2 %trunc_ln119

]]></Node>
<StgValue><ssdm name="add_ln119_31"/></StgValue>
</operation>

<operation id="820" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge302.loopexit:255 %zext_ln119_15 = zext i2 %add_ln119_31

]]></Node>
<StgValue><ssdm name="zext_ln119_15"/></StgValue>
</operation>

<operation id="821" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:259 %weight_l2_0_load_15 = load i9 %weight_l2_0_addr_16

]]></Node>
<StgValue><ssdm name="weight_l2_0_load_15"/></StgValue>
</operation>

<operation id="822" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:261 %weight_l2_1_load_15 = load i9 %weight_l2_1_addr_16

]]></Node>
<StgValue><ssdm name="weight_l2_1_load_15"/></StgValue>
</operation>

<operation id="823" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:263 %weight_l2_2_load_15 = load i9 %weight_l2_2_addr_16

]]></Node>
<StgValue><ssdm name="weight_l2_2_load_15"/></StgValue>
</operation>

<operation id="824" st_id="40" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge302.loopexit:265 %weight_l2_3_load_15 = load i9 %weight_l2_3_addr_16

]]></Node>
<StgValue><ssdm name="weight_l2_3_load_15"/></StgValue>
</operation>

<operation id="825" st_id="40" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
._crit_edge302.loopexit:266 %tmp_17 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %weight_l2_0_load_15, i8 %weight_l2_1_load_15, i8 %weight_l2_2_load_15, i8 %weight_l2_3_load_15, i64 %zext_ln119_15

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="826" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge302.loopexit:268 %br_ln134 = br void %bb1093

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="827" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="18" op_0_bw="18" op_1_bw="0" op_2_bw="18" op_3_bw="0">
<![CDATA[
bb1093:0 %indvar_flatten47 = phi i18, void %._crit_edge302.loopexit, i18 %add_ln134, void %bb1093.split298

]]></Node>
<StgValue><ssdm name="indvar_flatten47"/></StgValue>
</operation>

<operation id="828" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
bb1093:1 %ci = phi i3, void %._crit_edge302.loopexit, i3 %select_ln134_6, void %bb1093.split298

]]></Node>
<StgValue><ssdm name="ci"/></StgValue>
</operation>

<operation id="829" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
bb1093:2 %indvar_flatten15 = phi i16, void %._crit_edge302.loopexit, i16 %select_ln136_4, void %bb1093.split298

]]></Node>
<StgValue><ssdm name="indvar_flatten15"/></StgValue>
</operation>

<operation id="830" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb1093:4 %wi_1 = phi i8, void %._crit_edge302.loopexit, i8 %add_ln137, void %bb1093.split298

]]></Node>
<StgValue><ssdm name="wi_1"/></StgValue>
</operation>

<operation id="831" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="2" op_0_bw="3">
<![CDATA[
bb1093:5 %empty_51 = trunc i3 %ci

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="832" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
bb1093:6 %tmp_18 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln83, i2 %empty_51

]]></Node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="833" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="11" op_0_bw="8">
<![CDATA[
bb1093:7 %p_cast42 = zext i8 %tmp_18

]]></Node>
<StgValue><ssdm name="p_cast42"/></StgValue>
</operation>

<operation id="834" st_id="41" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb1093:8 %mul165 = mul i11 %tmp5_cast, i11 %p_cast42

]]></Node>
<StgValue><ssdm name="mul165"/></StgValue>
</operation>

<operation id="835" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="18" op_1_bw="18">
<![CDATA[
bb1093:16 %icmp_ln134 = icmp_eq  i18 %indvar_flatten47, i18 %tmp_20

]]></Node>
<StgValue><ssdm name="icmp_ln134"/></StgValue>
</operation>

<operation id="836" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
bb1093:17 %add_ln134 = add i18, i18 %indvar_flatten47

]]></Node>
<StgValue><ssdm name="add_ln134"/></StgValue>
</operation>

<operation id="837" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb1093:18 %br_ln134 = br i1 %icmp_ln134, void %._crit_edge277.loopexit, void %.lr.ph296

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="838" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge277.loopexit:2 %icmp_ln136_1 = icmp_eq  i16 %indvar_flatten15, i16 %mul216

]]></Node>
<StgValue><ssdm name="icmp_ln136_1"/></StgValue>
</operation>

<operation id="839" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge277.loopexit:4 %add_ln134_1 = add i3, i3 %ci

]]></Node>
<StgValue><ssdm name="add_ln134_1"/></StgValue>
</operation>

<operation id="840" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="2" op_0_bw="3">
<![CDATA[
._crit_edge277.loopexit:5 %empty_55 = trunc i3 %add_ln134_1

]]></Node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="841" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge277.loopexit:6 %select_ln134_1 = select i1 %icmp_ln136_1, i2 %empty_55, i2 %empty_51

]]></Node>
<StgValue><ssdm name="select_ln134_1"/></StgValue>
</operation>

<operation id="842" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
._crit_edge277.loopexit:7 %tmp_19_mid1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %select_ln83, i2 %empty_55

]]></Node>
<StgValue><ssdm name="tmp_19_mid1"/></StgValue>
</operation>

<operation id="843" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge277.loopexit:8 %p_cast42_mid1 = zext i8 %tmp_19_mid1

]]></Node>
<StgValue><ssdm name="p_cast42_mid1"/></StgValue>
</operation>

<operation id="844" st_id="41" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge277.loopexit:9 %mul165_mid1 = mul i11 %tmp5_cast, i11 %p_cast42_mid1

]]></Node>
<StgValue><ssdm name="mul165_mid1"/></StgValue>
</operation>

<operation id="845" st_id="41" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge277.loopexit:15 %icmp_ln137 = icmp_eq  i8 %wi_1, i8 %WH

]]></Node>
<StgValue><ssdm name="icmp_ln137"/></StgValue>
</operation>

<operation id="846" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge277.loopexit:16 %select_ln134_5 = select i1 %icmp_ln136_1, i1 %icmp_ln136, i1 %icmp_ln137

]]></Node>
<StgValue><ssdm name="select_ln134_5"/></StgValue>
</operation>

<operation id="847" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge277.loopexit:17 %select_ln134_6 = select i1 %icmp_ln136_1, i3 %add_ln134_1, i3 %ci

]]></Node>
<StgValue><ssdm name="select_ln134_6"/></StgValue>
</operation>

<operation id="848" st_id="41" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge277.loopexit:20 %or_ln136 = or i1 %select_ln134_5, i1 %icmp_ln136_1

]]></Node>
<StgValue><ssdm name="or_ln136"/></StgValue>
</operation>

<operation id="849" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge277.loopexit:21 %select_ln136 = select i1 %or_ln136, i8, i8 %wi_1

]]></Node>
<StgValue><ssdm name="select_ln136"/></StgValue>
</operation>

<operation id="850" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="2" op_0_bw="8">
<![CDATA[
._crit_edge277.loopexit:38 %trunc_ln141 = trunc i8 %select_ln136

]]></Node>
<StgValue><ssdm name="trunc_ln141"/></StgValue>
</operation>

<operation id="851" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
._crit_edge277.loopexit:59 %switch_ln141 = switch i2 %select_ln134_1, void %branch19, i2, void %branch16, i2, void %branch17, i2, void %branch18

]]></Node>
<StgValue><ssdm name="switch_ln141"/></StgValue>
</operation>

<operation id="852" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
bb1093.split298:0 %add_ln137 = add i8 %select_ln136, i8

]]></Node>
<StgValue><ssdm name="add_ln137"/></StgValue>
</operation>

<operation id="853" st_id="41" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1093.split298:1 %add_ln136_3 = add i16 %indvar_flatten15, i16

]]></Node>
<StgValue><ssdm name="add_ln136_3"/></StgValue>
</operation>

<operation id="854" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
bb1093.split298:2 %select_ln136_4 = select i1 %icmp_ln136_1, i16, i16 %add_ln136_3

]]></Node>
<StgValue><ssdm name="select_ln136_4"/></StgValue>
</operation>

<operation id="855" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="0">
<![CDATA[
bb1093.split298:3 %br_ln0 = br void %bb1093

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="856" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb1093:3 %hi_1 = phi i8, void %._crit_edge302.loopexit, i8 %select_ln136_3, void %bb1093.split298

]]></Node>
<StgValue><ssdm name="hi_1"/></StgValue>
</operation>

<operation id="857" st_id="42" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb1093:8 %mul165 = mul i11 %tmp5_cast, i11 %p_cast42

]]></Node>
<StgValue><ssdm name="mul165"/></StgValue>
</operation>

<operation id="858" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="9" op_0_bw="8">
<![CDATA[
bb1093:9 %zext_ln136 = zext i8 %hi_1

]]></Node>
<StgValue><ssdm name="zext_ln136"/></StgValue>
</operation>

<operation id="859" st_id="42" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136_1" val="0"/>
<literal name="select_ln134_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb1093:10 %empty_52 = add i9 %zext_ln136, i9 %zext_ln103

]]></Node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="860" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136_1" val="0"/>
<literal name="select_ln134_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="11" op_0_bw="9">
<![CDATA[
bb1093:11 %p_cast48 = zext i9 %empty_52

]]></Node>
<StgValue><ssdm name="p_cast48"/></StgValue>
</operation>

<operation id="861" st_id="42" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136_1" val="0"/>
<literal name="select_ln134_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb1093:12 %empty_53 = mul i11 %p_cast48, i11 %trunc_ln3_cast49

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="862" st_id="42" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136_1" val="0"/>
<literal name="select_ln134_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb1093:13 %mul_ln140 = mul i9 %zext_ln136, i9 %WH_cast

]]></Node>
<StgValue><ssdm name="mul_ln140"/></StgValue>
</operation>

<operation id="863" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge277.loopexit:3 %select_ln134 = select i1 %icmp_ln136_1, i8, i8 %hi_1

]]></Node>
<StgValue><ssdm name="select_ln134"/></StgValue>
</operation>

<operation id="864" st_id="42" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge277.loopexit:9 %mul165_mid1 = mul i11 %tmp5_cast, i11 %p_cast42_mid1

]]></Node>
<StgValue><ssdm name="mul165_mid1"/></StgValue>
</operation>

<operation id="865" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="select_ln134_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge277.loopexit:11 %select_ln134_3 = select i1 %icmp_ln136_1, i9, i9 %mul_ln140

]]></Node>
<StgValue><ssdm name="select_ln134_3"/></StgValue>
</operation>

<operation id="866" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
._crit_edge277.loopexit:18 %add_ln136 = add i8, i8 %select_ln134

]]></Node>
<StgValue><ssdm name="add_ln136"/></StgValue>
</operation>

<operation id="867" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge277.loopexit:22 %zext_ln136_1 = zext i8 %add_ln136

]]></Node>
<StgValue><ssdm name="zext_ln136_1"/></StgValue>
</operation>

<operation id="868" st_id="42" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="select_ln134_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge277.loopexit:23 %p_mid19 = add i9 %zext_ln136_1, i9 %zext_ln103

]]></Node>
<StgValue><ssdm name="p_mid19"/></StgValue>
</operation>

<operation id="869" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="select_ln134_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="11" op_0_bw="9">
<![CDATA[
._crit_edge277.loopexit:24 %p_cast48_mid1 = zext i9 %p_mid19

]]></Node>
<StgValue><ssdm name="p_cast48_mid1"/></StgValue>
</operation>

<operation id="870" st_id="42" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="select_ln134_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge277.loopexit:25 %p_mid111 = mul i11 %p_cast48_mid1, i11 %trunc_ln3_cast49

]]></Node>
<StgValue><ssdm name="p_mid111"/></StgValue>
</operation>

<operation id="871" st_id="42" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="select_ln134_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge277.loopexit:26 %mul_ln140_1 = mul i9 %zext_ln136_1, i9 %WH_cast

]]></Node>
<StgValue><ssdm name="mul_ln140_1"/></StgValue>
</operation>

<operation id="872" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
._crit_edge277.loopexit:27 %select_ln136_1 = select i1 %select_ln134_5, i9 %mul_ln140_1, i9 %select_ln134_3

]]></Node>
<StgValue><ssdm name="select_ln136_1"/></StgValue>
</operation>

<operation id="873" st_id="42" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
._crit_edge277.loopexit:34 %select_ln136_3 = select i1 %select_ln134_5, i8 %add_ln136, i8 %select_ln134

]]></Node>
<StgValue><ssdm name="select_ln136_3"/></StgValue>
</operation>

<operation id="874" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="9" op_0_bw="8">
<![CDATA[
._crit_edge277.loopexit:35 %wi_2_cast63 = zext i8 %select_ln136

]]></Node>
<StgValue><ssdm name="wi_2_cast63"/></StgValue>
</operation>

<operation id="875" st_id="42" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge277.loopexit:53 %add_ln141_1 = add i9 %select_ln136_1, i9 %wi_2_cast63

]]></Node>
<StgValue><ssdm name="add_ln141_1"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="876" st_id="43" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb1093:8 %mul165 = mul i11 %tmp5_cast, i11 %p_cast42

]]></Node>
<StgValue><ssdm name="mul165"/></StgValue>
</operation>

<operation id="877" st_id="43" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136_1" val="0"/>
<literal name="select_ln134_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb1093:12 %empty_53 = mul i11 %p_cast48, i11 %trunc_ln3_cast49

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="878" st_id="43" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge277.loopexit:9 %mul165_mid1 = mul i11 %tmp5_cast, i11 %p_cast42_mid1

]]></Node>
<StgValue><ssdm name="mul165_mid1"/></StgValue>
</operation>

<operation id="879" st_id="43" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="select_ln134_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge277.loopexit:25 %p_mid111 = mul i11 %p_cast48_mid1, i11 %trunc_ln3_cast49

]]></Node>
<StgValue><ssdm name="p_mid111"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="880" st_id="44" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb1093:8 %mul165 = mul i11 %tmp5_cast, i11 %p_cast42

]]></Node>
<StgValue><ssdm name="mul165"/></StgValue>
</operation>

<operation id="881" st_id="44" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136_1" val="0"/>
<literal name="select_ln134_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb1093:12 %empty_53 = mul i11 %p_cast48, i11 %trunc_ln3_cast49

]]></Node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="882" st_id="44" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136_1" val="0"/>
<literal name="select_ln134_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb1093:14 %add_ln140 = add i11 %empty_53, i11 %mul165

]]></Node>
<StgValue><ssdm name="add_ln140"/></StgValue>
</operation>

<operation id="883" st_id="44" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge277.loopexit:9 %mul165_mid1 = mul i11 %tmp5_cast, i11 %p_cast42_mid1

]]></Node>
<StgValue><ssdm name="mul165_mid1"/></StgValue>
</operation>

<operation id="884" st_id="44" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="select_ln134_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge277.loopexit:10 %select_ln134_2 = select i1 %icmp_ln136_1, i11 %mul165_mid1, i11 %mul165

]]></Node>
<StgValue><ssdm name="select_ln134_2"/></StgValue>
</operation>

<operation id="885" st_id="44" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="icmp_ln136_1" val="1"/>
<literal name="select_ln134_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge277.loopexit:12 %add_ln140_1 = add i11 %p_mid131, i11 %mul165_mid1

]]></Node>
<StgValue><ssdm name="add_ln140_1"/></StgValue>
</operation>

<operation id="886" st_id="44" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="select_ln134_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge277.loopexit:25 %p_mid111 = mul i11 %p_cast48_mid1, i11 %trunc_ln3_cast49

]]></Node>
<StgValue><ssdm name="p_mid111"/></StgValue>
</operation>

<operation id="887" st_id="44" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="select_ln134_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge277.loopexit:28 %add_ln140_2 = add i11 %p_mid111, i11 %select_ln134_2

]]></Node>
<StgValue><ssdm name="add_ln140_2"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="888" st_id="45" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln136_1" val="0"/>
<literal name="select_ln134_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
bb1093:14 %add_ln140 = add i11 %empty_53, i11 %mul165

]]></Node>
<StgValue><ssdm name="add_ln140"/></StgValue>
</operation>

<operation id="889" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb1093:15 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="890" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="select_ln134_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge277.loopexit:13 %select_ln134_4 = select i1 %icmp_ln136_1, i11 %add_ln140_1, i11 %add_ln140

]]></Node>
<StgValue><ssdm name="select_ln134_4"/></StgValue>
</operation>

<operation id="891" st_id="45" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
<literal name="select_ln134_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge277.loopexit:28 %add_ln140_2 = add i11 %p_mid111, i11 %select_ln134_2

]]></Node>
<StgValue><ssdm name="add_ln140_2"/></StgValue>
</operation>

<operation id="892" st_id="45" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
._crit_edge277.loopexit:29 %select_ln136_2 = select i1 %select_ln134_5, i11 %add_ln140_2, i11 %select_ln134_4

]]></Node>
<StgValue><ssdm name="select_ln136_2"/></StgValue>
</operation>

<operation id="893" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge277.loopexit:30 %add_ln136_1 = add i11 %select_ln136_2, i11 %trunc_ln105

]]></Node>
<StgValue><ssdm name="add_ln136_1"/></StgValue>
</operation>

<operation id="894" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="2" op_0_bw="11">
<![CDATA[
._crit_edge277.loopexit:31 %trunc_ln136 = trunc i11 %select_ln136_2

]]></Node>
<StgValue><ssdm name="trunc_ln136"/></StgValue>
</operation>

<operation id="895" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge277.loopexit:32 %add_ln136_2 = add i2 %trunc_ln119, i2 %trunc_ln136

]]></Node>
<StgValue><ssdm name="add_ln136_2"/></StgValue>
</operation>

<operation id="896" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge277.loopexit:36 %wi_2_cast = zext i8 %select_ln136

]]></Node>
<StgValue><ssdm name="wi_2_cast"/></StgValue>
</operation>

<operation id="897" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge277.loopexit:39 %add_ln141 = add i11 %wi_2_cast, i11 %add_ln136_1

]]></Node>
<StgValue><ssdm name="add_ln141"/></StgValue>
</operation>

<operation id="898" st_id="45" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge277.loopexit:40 %add_ln141_2 = add i2 %add_ln136_2, i2 %trunc_ln141

]]></Node>
<StgValue><ssdm name="add_ln141_2"/></StgValue>
</operation>

<operation id="899" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="9" op_0_bw="9" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge277.loopexit:42 %lshr_ln4 = partselect i9 @_ssdm_op_PartSelect.i9.i11.i32.i32, i11 %add_ln141, i32, i32

]]></Node>
<StgValue><ssdm name="lshr_ln4"/></StgValue>
</operation>

<operation id="900" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge277.loopexit:43 %zext_ln141_1 = zext i9 %lshr_ln4

]]></Node>
<StgValue><ssdm name="zext_ln141_1"/></StgValue>
</operation>

<operation id="901" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge277.loopexit:44 %data_l2_0_addr_1 = getelementptr i8 %data_l2_0, i64, i64 %zext_ln141_1

]]></Node>
<StgValue><ssdm name="data_l2_0_addr_1"/></StgValue>
</operation>

<operation id="902" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge277.loopexit:45 %data_l2_0_load = load i9 %data_l2_0_addr_1

]]></Node>
<StgValue><ssdm name="data_l2_0_load"/></StgValue>
</operation>

<operation id="903" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge277.loopexit:46 %data_l2_1_addr_1 = getelementptr i8 %data_l2_1, i64, i64 %zext_ln141_1

]]></Node>
<StgValue><ssdm name="data_l2_1_addr_1"/></StgValue>
</operation>

<operation id="904" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge277.loopexit:47 %data_l2_1_load = load i9 %data_l2_1_addr_1

]]></Node>
<StgValue><ssdm name="data_l2_1_load"/></StgValue>
</operation>

<operation id="905" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge277.loopexit:48 %data_l2_2_addr_1 = getelementptr i8 %data_l2_2, i64, i64 %zext_ln141_1

]]></Node>
<StgValue><ssdm name="data_l2_2_addr_1"/></StgValue>
</operation>

<operation id="906" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge277.loopexit:49 %data_l2_2_load = load i9 %data_l2_2_addr_1

]]></Node>
<StgValue><ssdm name="data_l2_2_load"/></StgValue>
</operation>

<operation id="907" st_id="45" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge277.loopexit:50 %data_l2_3_addr_1 = getelementptr i8 %data_l2_3, i64, i64 %zext_ln141_1

]]></Node>
<StgValue><ssdm name="data_l2_3_addr_1"/></StgValue>
</operation>

<operation id="908" st_id="45" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge277.loopexit:51 %data_l2_3_load = load i9 %data_l2_3_addr_1

]]></Node>
<StgValue><ssdm name="data_l2_3_load"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="909" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge277.loopexit:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_134_17_VITIS_LOOP_136_18_VITIS_LOOP_137_19_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="910" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge277.loopexit:1 %empty_54 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="911" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge277.loopexit:14 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="912" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge277.loopexit:19 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_136_18_VITIS_LOOP_137_19_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="913" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge277.loopexit:33 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="914" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge277.loopexit:37 %specloopname_ln137 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln137"/></StgValue>
</operation>

<operation id="915" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="64" op_0_bw="2">
<![CDATA[
._crit_edge277.loopexit:41 %zext_ln141 = zext i2 %add_ln141_2

]]></Node>
<StgValue><ssdm name="zext_ln141"/></StgValue>
</operation>

<operation id="916" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge277.loopexit:45 %data_l2_0_load = load i9 %data_l2_0_addr_1

]]></Node>
<StgValue><ssdm name="data_l2_0_load"/></StgValue>
</operation>

<operation id="917" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge277.loopexit:47 %data_l2_1_load = load i9 %data_l2_1_addr_1

]]></Node>
<StgValue><ssdm name="data_l2_1_load"/></StgValue>
</operation>

<operation id="918" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge277.loopexit:49 %data_l2_2_load = load i9 %data_l2_2_addr_1

]]></Node>
<StgValue><ssdm name="data_l2_2_load"/></StgValue>
</operation>

<operation id="919" st_id="46" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="8" op_0_bw="9">
<![CDATA[
._crit_edge277.loopexit:51 %data_l2_3_load = load i9 %data_l2_3_addr_1

]]></Node>
<StgValue><ssdm name="data_l2_3_load"/></StgValue>
</operation>

<operation id="920" st_id="46" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="64">
<![CDATA[
._crit_edge277.loopexit:52 %tmp_19 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i64, i8 %data_l2_0_load, i8 %data_l2_1_load, i8 %data_l2_2_load, i8 %data_l2_3_load, i64 %zext_ln141

]]></Node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="921" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge277.loopexit:54 %zext_ln141_2 = zext i9 %add_ln141_1

]]></Node>
<StgValue><ssdm name="zext_ln141_2"/></StgValue>
</operation>

<operation id="922" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge277.loopexit:55 %data_l1_0_0_addr_1 = getelementptr i8 %data_l1_0_0, i64, i64 %zext_ln141_2

]]></Node>
<StgValue><ssdm name="data_l1_0_0_addr_1"/></StgValue>
</operation>

<operation id="923" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge277.loopexit:56 %data_l1_1_0_addr = getelementptr i8 %data_l1_1_0, i64, i64 %zext_ln141_2

]]></Node>
<StgValue><ssdm name="data_l1_1_0_addr"/></StgValue>
</operation>

<operation id="924" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge277.loopexit:57 %data_l1_2_0_addr = getelementptr i8 %data_l1_2_0, i64, i64 %zext_ln141_2

]]></Node>
<StgValue><ssdm name="data_l1_2_0_addr"/></StgValue>
</operation>

<operation id="925" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge277.loopexit:58 %data_l1_3_0_addr = getelementptr i8 %data_l1_3_0, i64, i64 %zext_ln141_2

]]></Node>
<StgValue><ssdm name="data_l1_3_0_addr"/></StgValue>
</operation>

<operation id="926" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln134_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch18:0 %store_ln141 = store i8 %tmp_19, i9 %data_l1_2_0_addr

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="927" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln134_1" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="0">
<![CDATA[
branch18:1 %br_ln141 = br void %bb1093.split298

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="928" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln134_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch17:0 %store_ln141 = store i8 %tmp_19, i9 %data_l1_1_0_addr

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="929" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln134_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="0" op_0_bw="0">
<![CDATA[
branch17:1 %br_ln141 = br void %bb1093.split298

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="930" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln134_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch16:0 %store_ln141 = store i8 %tmp_19, i9 %data_l1_0_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="931" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln134_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0">
<![CDATA[
branch16:1 %br_ln141 = br void %bb1093.split298

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="932" st_id="46" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln134_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="8" op_1_bw="9">
<![CDATA[
branch19:0 %store_ln141 = store i8 %tmp_19, i9 %data_l1_3_0_addr

]]></Node>
<StgValue><ssdm name="store_ln141"/></StgValue>
</operation>

<operation id="933" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln134_1" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="0" op_0_bw="0">
<![CDATA[
branch19:1 %br_ln141 = br void %bb1093.split298

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="934" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph296:0 %p_cast45 = sext i8 %tmp_17

]]></Node>
<StgValue><ssdm name="p_cast45"/></StgValue>
</operation>

<operation id="935" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph296:1 %p_cast53 = sext i8 %tmp_16

]]></Node>
<StgValue><ssdm name="p_cast53"/></StgValue>
</operation>

<operation id="936" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph296:2 %p_cast55 = sext i8 %tmp_15

]]></Node>
<StgValue><ssdm name="p_cast55"/></StgValue>
</operation>

<operation id="937" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph296:3 %p_cast59 = sext i8 %tmp_14

]]></Node>
<StgValue><ssdm name="p_cast59"/></StgValue>
</operation>

<operation id="938" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph296:4 %p_cast61 = sext i8 %tmp_13

]]></Node>
<StgValue><ssdm name="p_cast61"/></StgValue>
</operation>

<operation id="939" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph296:5 %p_cast65 = sext i8 %tmp_12

]]></Node>
<StgValue><ssdm name="p_cast65"/></StgValue>
</operation>

<operation id="940" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph296:6 %p_cast67 = sext i8 %tmp_11

]]></Node>
<StgValue><ssdm name="p_cast67"/></StgValue>
</operation>

<operation id="941" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph296:7 %p_cast70 = sext i8 %tmp_10

]]></Node>
<StgValue><ssdm name="p_cast70"/></StgValue>
</operation>

<operation id="942" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph296:8 %p_cast72 = sext i8 %tmp_s

]]></Node>
<StgValue><ssdm name="p_cast72"/></StgValue>
</operation>

<operation id="943" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph296:9 %p_cast74 = sext i8 %tmp_9

]]></Node>
<StgValue><ssdm name="p_cast74"/></StgValue>
</operation>

<operation id="944" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph296:10 %p_cast76 = sext i8 %tmp_8

]]></Node>
<StgValue><ssdm name="p_cast76"/></StgValue>
</operation>

<operation id="945" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph296:11 %p_cast79 = sext i8 %tmp_7

]]></Node>
<StgValue><ssdm name="p_cast79"/></StgValue>
</operation>

<operation id="946" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph296:12 %p_cast81 = sext i8 %tmp_6

]]></Node>
<StgValue><ssdm name="p_cast81"/></StgValue>
</operation>

<operation id="947" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph296:13 %p_cast83 = sext i8 %tmp_5

]]></Node>
<StgValue><ssdm name="p_cast83"/></StgValue>
</operation>

<operation id="948" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph296:14 %p_cast85 = sext i8 %tmp_4

]]></Node>
<StgValue><ssdm name="p_cast85"/></StgValue>
</operation>

<operation id="949" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="16" op_0_bw="8">
<![CDATA[
.lr.ph296:15 %sext_ln161 = sext i8 %tmp_3

]]></Node>
<StgValue><ssdm name="sext_ln161"/></StgValue>
</operation>

<operation id="950" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph296:16 %br_ln161 = br void %bb1091

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="951" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
bb1091:0 %i = phi i16, void %.lr.ph296, i16 %i_1, void %bb1069._crit_edge

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="952" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1091:10 %icmp_ln161 = icmp_eq  i16 %i, i16 %add_ln83_1

]]></Node>
<StgValue><ssdm name="icmp_ln161"/></StgValue>
</operation>

<operation id="953" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb1091:13 %br_ln161 = br i1 %icmp_ln161, void %bb1091.split_ifconv, void %._crit_edge297.loopexit

]]></Node>
<StgValue><ssdm name="br_ln161"/></StgValue>
</operation>

<operation id="954" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="17" op_0_bw="16">
<![CDATA[
bb1091.split_ifconv:3 %i_cast = zext i16 %i

]]></Node>
<StgValue><ssdm name="i_cast"/></StgValue>
</operation>

<operation id="955" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1091.split_ifconv:8 %add_ln166 = add i17, i17 %i_cast

]]></Node>
<StgValue><ssdm name="add_ln166"/></StgValue>
</operation>

<operation id="956" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="32" op_0_bw="17">
<![CDATA[
bb1091.split_ifconv:9 %sext_ln166 = sext i17 %add_ln166

]]></Node>
<StgValue><ssdm name="sext_ln166"/></StgValue>
</operation>

<operation id="957" st_id="48" stage="36" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:10 %hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_2"/></StgValue>
</operation>

<operation id="958" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1091.split_ifconv:22 %add_ln166_1 = add i17, i17 %i_cast

]]></Node>
<StgValue><ssdm name="add_ln166_1"/></StgValue>
</operation>

<operation id="959" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="32" op_0_bw="17">
<![CDATA[
bb1091.split_ifconv:23 %sext_ln166_1 = sext i17 %add_ln166_1

]]></Node>
<StgValue><ssdm name="sext_ln166_1"/></StgValue>
</operation>

<operation id="960" st_id="48" stage="36" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:24 %hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_3"/></StgValue>
</operation>

<operation id="961" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
bb1091.split_ifconv:29 %tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln166_1, i32

]]></Node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="962" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1091.split_ifconv:36 %add_ln166_2 = add i17, i17 %i_cast

]]></Node>
<StgValue><ssdm name="add_ln166_2"/></StgValue>
</operation>

<operation id="963" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="32" op_0_bw="17">
<![CDATA[
bb1091.split_ifconv:37 %sext_ln166_2 = sext i17 %add_ln166_2

]]></Node>
<StgValue><ssdm name="sext_ln166_2"/></StgValue>
</operation>

<operation id="964" st_id="48" stage="36" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:39 %hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_4"/></StgValue>
</operation>

<operation id="965" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
bb1091.split_ifconv:44 %tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln166_2, i32

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="966" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1091.split_ifconv:51 %sub314 = add i17, i17 %i_cast

]]></Node>
<StgValue><ssdm name="sub314"/></StgValue>
</operation>

<operation id="967" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1091.split_ifconv:53 %sub316 = add i17, i17 %i_cast

]]></Node>
<StgValue><ssdm name="sub316"/></StgValue>
</operation>

<operation id="968" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
bb1091.split_ifconv:59 %tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub316, i32

]]></Node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="969" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
bb1091.split_ifconv:60 %icmp_ln192 = icmp_ult  i17 %sub316, i17 %zext_ln83

]]></Node>
<StgValue><ssdm name="icmp_ln192"/></StgValue>
</operation>

<operation id="970" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb1091.split_ifconv:61 %xor_ln192 = xor i1 %icmp_ln192, i1

]]></Node>
<StgValue><ssdm name="xor_ln192"/></StgValue>
</operation>

<operation id="971" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb1091.split_ifconv:62 %or_ln192 = or i1 %tmp_25, i1 %xor_ln192

]]></Node>
<StgValue><ssdm name="or_ln192"/></StgValue>
</operation>

<operation id="972" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb1091.split_ifconv:63 %br_ln192 = br i1 %or_ln192, void %bb1085, void %.thread1161_ifconv

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="973" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.thread1161_ifconv:24 %br_ln192 = br i1 %or_ln192, void %bb1083, void %._crit_edge327

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="974" st_id="48" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge327:1 %sub316_1 = add i17 %i_cast, i17

]]></Node>
<StgValue><ssdm name="sub316_1"/></StgValue>
</operation>

<operation id="975" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
._crit_edge327:7 %tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub316_1, i32

]]></Node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="976" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge327:8 %icmp_ln192_1 = icmp_ult  i17 %sub316_1, i17 %zext_ln83

]]></Node>
<StgValue><ssdm name="icmp_ln192_1"/></StgValue>
</operation>

<operation id="977" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge327:9 %xor_ln192_1 = xor i1 %icmp_ln192_1, i1

]]></Node>
<StgValue><ssdm name="xor_ln192_1"/></StgValue>
</operation>

<operation id="978" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge327:10 %or_ln192_1 = or i1 %tmp_26, i1 %xor_ln192_1

]]></Node>
<StgValue><ssdm name="or_ln192_1"/></StgValue>
</operation>

<operation id="979" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge327:11 %br_ln192 = br i1 %or_ln192_1, void %bb1080, void %.thread1150_ifconv

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="980" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.thread1150_ifconv:21 %br_ln192 = br i1 %or_ln192_1, void %bb1078, void %._crit_edge326

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="981" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
._crit_edge326:5 %tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub314, i32

]]></Node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="982" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge326:6 %icmp_ln192_2 = icmp_ult  i17 %sub314, i17 %zext_ln83

]]></Node>
<StgValue><ssdm name="icmp_ln192_2"/></StgValue>
</operation>

<operation id="983" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge326:7 %xor_ln192_2 = xor i1 %icmp_ln192_2, i1

]]></Node>
<StgValue><ssdm name="xor_ln192_2"/></StgValue>
</operation>

<operation id="984" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge326:8 %or_ln192_2 = or i1 %tmp_27, i1 %xor_ln192_2

]]></Node>
<StgValue><ssdm name="or_ln192_2"/></StgValue>
</operation>

<operation id="985" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge326:9 %br_ln192 = br i1 %or_ln192_2, void %bb1075, void %.thread1139_ifconv

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="986" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.thread1139_ifconv:21 %br_ln192 = br i1 %or_ln192_2, void %bb1073, void %._crit_edge325

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="987" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
._crit_edge325:5 %tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln166_2, i32

]]></Node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="988" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
._crit_edge325:6 %icmp_ln192_3 = icmp_ult  i17 %add_ln166_2, i17 %zext_ln83

]]></Node>
<StgValue><ssdm name="icmp_ln192_3"/></StgValue>
</operation>

<operation id="989" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge325:7 %xor_ln192_3 = xor i1 %icmp_ln192_3, i1

]]></Node>
<StgValue><ssdm name="xor_ln192_3"/></StgValue>
</operation>

<operation id="990" st_id="48" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge325:8 %or_ln192_3 = or i1 %tmp_28, i1 %xor_ln192_3

]]></Node>
<StgValue><ssdm name="or_ln192_3"/></StgValue>
</operation>

<operation id="991" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge325:9 %br_ln192 = br i1 %or_ln192_3, void %bb1070, void %bb1069

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>

<operation id="992" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb1069:18 %br_ln192 = br i1 %or_ln192_3, void %bb1068, void %bb1069._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln192"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="993" st_id="49" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1091:12 %i_1 = add i16 %i, i16

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="994" st_id="49" stage="35" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:10 %hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_2"/></StgValue>
</operation>

<operation id="995" st_id="49" stage="36" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:12 %wi_2 = urem i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_2"/></StgValue>
</operation>

<operation id="996" st_id="49" stage="35" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:24 %hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_3"/></StgValue>
</operation>

<operation id="997" st_id="49" stage="36" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:26 %wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_3"/></StgValue>
</operation>

<operation id="998" st_id="49" stage="35" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:39 %hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_4"/></StgValue>
</operation>

<operation id="999" st_id="49" stage="36" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:41 %wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_4"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1000" st_id="50" stage="34" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:10 %hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_2"/></StgValue>
</operation>

<operation id="1001" st_id="50" stage="35" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:12 %wi_2 = urem i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_2"/></StgValue>
</operation>

<operation id="1002" st_id="50" stage="34" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:24 %hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_3"/></StgValue>
</operation>

<operation id="1003" st_id="50" stage="35" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:26 %wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_3"/></StgValue>
</operation>

<operation id="1004" st_id="50" stage="34" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:39 %hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_4"/></StgValue>
</operation>

<operation id="1005" st_id="50" stage="35" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:41 %wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_4"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1006" st_id="51" stage="33" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:10 %hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_2"/></StgValue>
</operation>

<operation id="1007" st_id="51" stage="34" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:12 %wi_2 = urem i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_2"/></StgValue>
</operation>

<operation id="1008" st_id="51" stage="33" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:24 %hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_3"/></StgValue>
</operation>

<operation id="1009" st_id="51" stage="34" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:26 %wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_3"/></StgValue>
</operation>

<operation id="1010" st_id="51" stage="33" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:39 %hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_4"/></StgValue>
</operation>

<operation id="1011" st_id="51" stage="34" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:41 %wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_4"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1012" st_id="52" stage="32" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:10 %hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_2"/></StgValue>
</operation>

<operation id="1013" st_id="52" stage="33" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:12 %wi_2 = urem i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_2"/></StgValue>
</operation>

<operation id="1014" st_id="52" stage="32" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:24 %hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_3"/></StgValue>
</operation>

<operation id="1015" st_id="52" stage="33" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:26 %wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_3"/></StgValue>
</operation>

<operation id="1016" st_id="52" stage="32" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:39 %hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_4"/></StgValue>
</operation>

<operation id="1017" st_id="52" stage="33" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:41 %wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_4"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1018" st_id="53" stage="31" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:10 %hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_2"/></StgValue>
</operation>

<operation id="1019" st_id="53" stage="32" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:12 %wi_2 = urem i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_2"/></StgValue>
</operation>

<operation id="1020" st_id="53" stage="31" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:24 %hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_3"/></StgValue>
</operation>

<operation id="1021" st_id="53" stage="32" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:26 %wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_3"/></StgValue>
</operation>

<operation id="1022" st_id="53" stage="31" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:39 %hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_4"/></StgValue>
</operation>

<operation id="1023" st_id="53" stage="32" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:41 %wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_4"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1024" st_id="54" stage="30" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:10 %hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_2"/></StgValue>
</operation>

<operation id="1025" st_id="54" stage="31" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:12 %wi_2 = urem i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_2"/></StgValue>
</operation>

<operation id="1026" st_id="54" stage="30" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:24 %hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_3"/></StgValue>
</operation>

<operation id="1027" st_id="54" stage="31" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:26 %wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_3"/></StgValue>
</operation>

<operation id="1028" st_id="54" stage="30" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:39 %hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_4"/></StgValue>
</operation>

<operation id="1029" st_id="54" stage="31" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:41 %wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_4"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1030" st_id="55" stage="29" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:10 %hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_2"/></StgValue>
</operation>

<operation id="1031" st_id="55" stage="30" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:12 %wi_2 = urem i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_2"/></StgValue>
</operation>

<operation id="1032" st_id="55" stage="29" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:24 %hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_3"/></StgValue>
</operation>

<operation id="1033" st_id="55" stage="30" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:26 %wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_3"/></StgValue>
</operation>

<operation id="1034" st_id="55" stage="29" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:39 %hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_4"/></StgValue>
</operation>

<operation id="1035" st_id="55" stage="30" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:41 %wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_4"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1036" st_id="56" stage="28" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:10 %hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_2"/></StgValue>
</operation>

<operation id="1037" st_id="56" stage="29" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:12 %wi_2 = urem i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_2"/></StgValue>
</operation>

<operation id="1038" st_id="56" stage="28" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:24 %hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_3"/></StgValue>
</operation>

<operation id="1039" st_id="56" stage="29" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:26 %wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_3"/></StgValue>
</operation>

<operation id="1040" st_id="56" stage="28" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:39 %hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_4"/></StgValue>
</operation>

<operation id="1041" st_id="56" stage="29" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:41 %wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_4"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1042" st_id="57" stage="27" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:10 %hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_2"/></StgValue>
</operation>

<operation id="1043" st_id="57" stage="28" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:12 %wi_2 = urem i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_2"/></StgValue>
</operation>

<operation id="1044" st_id="57" stage="27" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:24 %hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_3"/></StgValue>
</operation>

<operation id="1045" st_id="57" stage="28" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:26 %wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_3"/></StgValue>
</operation>

<operation id="1046" st_id="57" stage="27" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:39 %hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_4"/></StgValue>
</operation>

<operation id="1047" st_id="57" stage="28" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:41 %wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_4"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1048" st_id="58" stage="26" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:10 %hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_2"/></StgValue>
</operation>

<operation id="1049" st_id="58" stage="27" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:12 %wi_2 = urem i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_2"/></StgValue>
</operation>

<operation id="1050" st_id="58" stage="26" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:24 %hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_3"/></StgValue>
</operation>

<operation id="1051" st_id="58" stage="27" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:26 %wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_3"/></StgValue>
</operation>

<operation id="1052" st_id="58" stage="26" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:39 %hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_4"/></StgValue>
</operation>

<operation id="1053" st_id="58" stage="27" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:41 %wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_4"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1054" st_id="59" stage="25" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:10 %hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_2"/></StgValue>
</operation>

<operation id="1055" st_id="59" stage="26" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:12 %wi_2 = urem i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_2"/></StgValue>
</operation>

<operation id="1056" st_id="59" stage="25" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:24 %hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_3"/></StgValue>
</operation>

<operation id="1057" st_id="59" stage="26" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:26 %wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_3"/></StgValue>
</operation>

<operation id="1058" st_id="59" stage="25" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:39 %hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_4"/></StgValue>
</operation>

<operation id="1059" st_id="59" stage="26" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:41 %wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_4"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1060" st_id="60" stage="24" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:10 %hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_2"/></StgValue>
</operation>

<operation id="1061" st_id="60" stage="25" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:12 %wi_2 = urem i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_2"/></StgValue>
</operation>

<operation id="1062" st_id="60" stage="24" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:24 %hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_3"/></StgValue>
</operation>

<operation id="1063" st_id="60" stage="25" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:26 %wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_3"/></StgValue>
</operation>

<operation id="1064" st_id="60" stage="24" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:39 %hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_4"/></StgValue>
</operation>

<operation id="1065" st_id="60" stage="25" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:41 %wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_4"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1066" st_id="61" stage="23" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:10 %hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_2"/></StgValue>
</operation>

<operation id="1067" st_id="61" stage="24" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:12 %wi_2 = urem i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_2"/></StgValue>
</operation>

<operation id="1068" st_id="61" stage="23" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:24 %hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_3"/></StgValue>
</operation>

<operation id="1069" st_id="61" stage="24" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:26 %wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_3"/></StgValue>
</operation>

<operation id="1070" st_id="61" stage="23" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:39 %hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_4"/></StgValue>
</operation>

<operation id="1071" st_id="61" stage="24" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:41 %wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_4"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1072" st_id="62" stage="22" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:10 %hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_2"/></StgValue>
</operation>

<operation id="1073" st_id="62" stage="23" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:12 %wi_2 = urem i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_2"/></StgValue>
</operation>

<operation id="1074" st_id="62" stage="22" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:24 %hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_3"/></StgValue>
</operation>

<operation id="1075" st_id="62" stage="23" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:26 %wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_3"/></StgValue>
</operation>

<operation id="1076" st_id="62" stage="22" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:39 %hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_4"/></StgValue>
</operation>

<operation id="1077" st_id="62" stage="23" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:41 %wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_4"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1078" st_id="63" stage="21" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:10 %hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_2"/></StgValue>
</operation>

<operation id="1079" st_id="63" stage="22" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:12 %wi_2 = urem i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_2"/></StgValue>
</operation>

<operation id="1080" st_id="63" stage="21" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:24 %hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_3"/></StgValue>
</operation>

<operation id="1081" st_id="63" stage="22" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:26 %wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_3"/></StgValue>
</operation>

<operation id="1082" st_id="63" stage="21" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:39 %hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_4"/></StgValue>
</operation>

<operation id="1083" st_id="63" stage="22" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:41 %wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_4"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1084" st_id="64" stage="20" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:10 %hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_2"/></StgValue>
</operation>

<operation id="1085" st_id="64" stage="21" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:12 %wi_2 = urem i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_2"/></StgValue>
</operation>

<operation id="1086" st_id="64" stage="20" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:24 %hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_3"/></StgValue>
</operation>

<operation id="1087" st_id="64" stage="21" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:26 %wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_3"/></StgValue>
</operation>

<operation id="1088" st_id="64" stage="20" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:39 %hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_4"/></StgValue>
</operation>

<operation id="1089" st_id="64" stage="21" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:41 %wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_4"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1090" st_id="65" stage="19" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:10 %hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_2"/></StgValue>
</operation>

<operation id="1091" st_id="65" stage="20" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:12 %wi_2 = urem i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_2"/></StgValue>
</operation>

<operation id="1092" st_id="65" stage="19" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:24 %hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_3"/></StgValue>
</operation>

<operation id="1093" st_id="65" stage="20" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:26 %wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_3"/></StgValue>
</operation>

<operation id="1094" st_id="65" stage="19" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:39 %hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_4"/></StgValue>
</operation>

<operation id="1095" st_id="65" stage="20" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:41 %wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_4"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1096" st_id="66" stage="18" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:10 %hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_2"/></StgValue>
</operation>

<operation id="1097" st_id="66" stage="19" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:12 %wi_2 = urem i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_2"/></StgValue>
</operation>

<operation id="1098" st_id="66" stage="18" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:24 %hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_3"/></StgValue>
</operation>

<operation id="1099" st_id="66" stage="19" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:26 %wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_3"/></StgValue>
</operation>

<operation id="1100" st_id="66" stage="18" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:39 %hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_4"/></StgValue>
</operation>

<operation id="1101" st_id="66" stage="19" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:41 %wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_4"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1102" st_id="67" stage="17" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:10 %hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_2"/></StgValue>
</operation>

<operation id="1103" st_id="67" stage="18" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:12 %wi_2 = urem i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_2"/></StgValue>
</operation>

<operation id="1104" st_id="67" stage="17" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:24 %hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_3"/></StgValue>
</operation>

<operation id="1105" st_id="67" stage="18" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:26 %wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_3"/></StgValue>
</operation>

<operation id="1106" st_id="67" stage="17" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:39 %hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_4"/></StgValue>
</operation>

<operation id="1107" st_id="67" stage="18" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:41 %wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_4"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1108" st_id="68" stage="16" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:10 %hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_2"/></StgValue>
</operation>

<operation id="1109" st_id="68" stage="17" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:12 %wi_2 = urem i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_2"/></StgValue>
</operation>

<operation id="1110" st_id="68" stage="16" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:24 %hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_3"/></StgValue>
</operation>

<operation id="1111" st_id="68" stage="17" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:26 %wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_3"/></StgValue>
</operation>

<operation id="1112" st_id="68" stage="16" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:39 %hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_4"/></StgValue>
</operation>

<operation id="1113" st_id="68" stage="17" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:41 %wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_4"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1114" st_id="69" stage="15" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:10 %hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_2"/></StgValue>
</operation>

<operation id="1115" st_id="69" stage="16" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:12 %wi_2 = urem i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_2"/></StgValue>
</operation>

<operation id="1116" st_id="69" stage="15" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:24 %hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_3"/></StgValue>
</operation>

<operation id="1117" st_id="69" stage="16" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:26 %wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_3"/></StgValue>
</operation>

<operation id="1118" st_id="69" stage="15" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:39 %hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_4"/></StgValue>
</operation>

<operation id="1119" st_id="69" stage="16" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:41 %wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_4"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1120" st_id="70" stage="14" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:10 %hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_2"/></StgValue>
</operation>

<operation id="1121" st_id="70" stage="15" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:12 %wi_2 = urem i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_2"/></StgValue>
</operation>

<operation id="1122" st_id="70" stage="14" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:24 %hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_3"/></StgValue>
</operation>

<operation id="1123" st_id="70" stage="15" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:26 %wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_3"/></StgValue>
</operation>

<operation id="1124" st_id="70" stage="14" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:39 %hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_4"/></StgValue>
</operation>

<operation id="1125" st_id="70" stage="15" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:41 %wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_4"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1126" st_id="71" stage="13" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:10 %hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_2"/></StgValue>
</operation>

<operation id="1127" st_id="71" stage="14" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:12 %wi_2 = urem i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_2"/></StgValue>
</operation>

<operation id="1128" st_id="71" stage="13" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:24 %hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_3"/></StgValue>
</operation>

<operation id="1129" st_id="71" stage="14" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:26 %wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_3"/></StgValue>
</operation>

<operation id="1130" st_id="71" stage="13" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:39 %hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_4"/></StgValue>
</operation>

<operation id="1131" st_id="71" stage="14" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:41 %wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_4"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1132" st_id="72" stage="12" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:10 %hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_2"/></StgValue>
</operation>

<operation id="1133" st_id="72" stage="13" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:12 %wi_2 = urem i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_2"/></StgValue>
</operation>

<operation id="1134" st_id="72" stage="12" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:24 %hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_3"/></StgValue>
</operation>

<operation id="1135" st_id="72" stage="13" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:26 %wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_3"/></StgValue>
</operation>

<operation id="1136" st_id="72" stage="12" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:39 %hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_4"/></StgValue>
</operation>

<operation id="1137" st_id="72" stage="13" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:41 %wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_4"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1138" st_id="73" stage="11" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:10 %hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_2"/></StgValue>
</operation>

<operation id="1139" st_id="73" stage="12" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:12 %wi_2 = urem i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_2"/></StgValue>
</operation>

<operation id="1140" st_id="73" stage="11" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:24 %hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_3"/></StgValue>
</operation>

<operation id="1141" st_id="73" stage="12" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:26 %wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_3"/></StgValue>
</operation>

<operation id="1142" st_id="73" stage="11" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:39 %hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_4"/></StgValue>
</operation>

<operation id="1143" st_id="73" stage="12" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:41 %wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_4"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1144" st_id="74" stage="10" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:10 %hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_2"/></StgValue>
</operation>

<operation id="1145" st_id="74" stage="11" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:12 %wi_2 = urem i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_2"/></StgValue>
</operation>

<operation id="1146" st_id="74" stage="10" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:24 %hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_3"/></StgValue>
</operation>

<operation id="1147" st_id="74" stage="11" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:26 %wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_3"/></StgValue>
</operation>

<operation id="1148" st_id="74" stage="10" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:39 %hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_4"/></StgValue>
</operation>

<operation id="1149" st_id="74" stage="11" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:41 %wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_4"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1150" st_id="75" stage="9" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:10 %hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_2"/></StgValue>
</operation>

<operation id="1151" st_id="75" stage="10" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:12 %wi_2 = urem i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_2"/></StgValue>
</operation>

<operation id="1152" st_id="75" stage="9" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:24 %hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_3"/></StgValue>
</operation>

<operation id="1153" st_id="75" stage="10" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:26 %wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_3"/></StgValue>
</operation>

<operation id="1154" st_id="75" stage="9" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:39 %hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_4"/></StgValue>
</operation>

<operation id="1155" st_id="75" stage="10" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:41 %wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_4"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1156" st_id="76" stage="8" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:10 %hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_2"/></StgValue>
</operation>

<operation id="1157" st_id="76" stage="9" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:12 %wi_2 = urem i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_2"/></StgValue>
</operation>

<operation id="1158" st_id="76" stage="8" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:24 %hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_3"/></StgValue>
</operation>

<operation id="1159" st_id="76" stage="9" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:26 %wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_3"/></StgValue>
</operation>

<operation id="1160" st_id="76" stage="8" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:39 %hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_4"/></StgValue>
</operation>

<operation id="1161" st_id="76" stage="9" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:41 %wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_4"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1162" st_id="77" stage="7" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:10 %hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_2"/></StgValue>
</operation>

<operation id="1163" st_id="77" stage="8" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:12 %wi_2 = urem i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_2"/></StgValue>
</operation>

<operation id="1164" st_id="77" stage="7" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:24 %hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_3"/></StgValue>
</operation>

<operation id="1165" st_id="77" stage="8" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:26 %wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_3"/></StgValue>
</operation>

<operation id="1166" st_id="77" stage="7" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:39 %hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_4"/></StgValue>
</operation>

<operation id="1167" st_id="77" stage="8" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:41 %wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_4"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1168" st_id="78" stage="6" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:10 %hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_2"/></StgValue>
</operation>

<operation id="1169" st_id="78" stage="7" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:12 %wi_2 = urem i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_2"/></StgValue>
</operation>

<operation id="1170" st_id="78" stage="6" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:24 %hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_3"/></StgValue>
</operation>

<operation id="1171" st_id="78" stage="7" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:26 %wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_3"/></StgValue>
</operation>

<operation id="1172" st_id="78" stage="6" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:39 %hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_4"/></StgValue>
</operation>

<operation id="1173" st_id="78" stage="7" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:41 %wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_4"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1174" st_id="79" stage="5" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:10 %hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_2"/></StgValue>
</operation>

<operation id="1175" st_id="79" stage="6" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:12 %wi_2 = urem i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_2"/></StgValue>
</operation>

<operation id="1176" st_id="79" stage="5" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:24 %hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_3"/></StgValue>
</operation>

<operation id="1177" st_id="79" stage="6" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:26 %wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_3"/></StgValue>
</operation>

<operation id="1178" st_id="79" stage="5" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:39 %hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_4"/></StgValue>
</operation>

<operation id="1179" st_id="79" stage="6" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:41 %wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_4"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1180" st_id="80" stage="4" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:10 %hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_2"/></StgValue>
</operation>

<operation id="1181" st_id="80" stage="5" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:12 %wi_2 = urem i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_2"/></StgValue>
</operation>

<operation id="1182" st_id="80" stage="4" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:24 %hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_3"/></StgValue>
</operation>

<operation id="1183" st_id="80" stage="5" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:26 %wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_3"/></StgValue>
</operation>

<operation id="1184" st_id="80" stage="4" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:39 %hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_4"/></StgValue>
</operation>

<operation id="1185" st_id="80" stage="5" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:41 %wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_4"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1186" st_id="81" stage="3" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:10 %hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_2"/></StgValue>
</operation>

<operation id="1187" st_id="81" stage="4" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:12 %wi_2 = urem i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_2"/></StgValue>
</operation>

<operation id="1188" st_id="81" stage="3" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:24 %hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_3"/></StgValue>
</operation>

<operation id="1189" st_id="81" stage="4" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:26 %wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_3"/></StgValue>
</operation>

<operation id="1190" st_id="81" stage="3" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:39 %hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_4"/></StgValue>
</operation>

<operation id="1191" st_id="81" stage="4" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:41 %wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_4"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1192" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="8" op_0_bw="8">
<![CDATA[
bb1091.split_ifconv:0 %arrayidx2562_promoted748_load = load i8 %arrayidx2562_promoted748

]]></Node>
<StgValue><ssdm name="arrayidx2562_promoted748_load"/></StgValue>
</operation>

<operation id="1193" st_id="82" stage="2" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:10 %hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_2"/></StgValue>
</operation>

<operation id="1194" st_id="82" stage="3" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:12 %wi_2 = urem i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_2"/></StgValue>
</operation>

<operation id="1195" st_id="82" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1091.split_ifconv:15 %icmp_ln168 = icmp_ne  i16 %i, i16

]]></Node>
<StgValue><ssdm name="icmp_ln168"/></StgValue>
</operation>

<operation id="1196" st_id="82" stage="2" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:24 %hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_3"/></StgValue>
</operation>

<operation id="1197" st_id="82" stage="3" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:26 %wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_3"/></StgValue>
</operation>

<operation id="1198" st_id="82" stage="2" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:39 %hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_4"/></StgValue>
</operation>

<operation id="1199" st_id="82" stage="3" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:41 %wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_4"/></StgValue>
</operation>

<operation id="1200" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="16" op_0_bw="8">
<![CDATA[
bb1091.split_ifconv:55 %sext_ln191 = sext i8 %arrayidx2562_promoted748_load

]]></Node>
<StgValue><ssdm name="sext_ln191"/></StgValue>
</operation>

<operation id="1201" st_id="82" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1091.split_ifconv:56 %mul_ln191 = mul i16 %p_cast45, i16 %sext_ln191

]]></Node>
<StgValue><ssdm name="mul_ln191"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1202" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="8" op_0_bw="8">
<![CDATA[
bb1091:1 %arrayidx2562_1_promoted797_load = load i8 %arrayidx2562_1_promoted797

]]></Node>
<StgValue><ssdm name="arrayidx2562_1_promoted797_load"/></StgValue>
</operation>

<operation id="1203" st_id="83" stage="1" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:10 %hi_2 = udiv i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_2"/></StgValue>
</operation>

<operation id="1204" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="9" op_0_bw="9">
<![CDATA[
bb1091.split_ifconv:11 %trunc_ln166 = trunc i9 %hi_2

]]></Node>
<StgValue><ssdm name="trunc_ln166"/></StgValue>
</operation>

<operation id="1205" st_id="83" stage="2" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:12 %wi_2 = urem i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_2"/></StgValue>
</operation>

<operation id="1206" st_id="83" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb1091.split_ifconv:16 %mul_ln168 = mul i9 %WH_cast, i9 %trunc_ln166

]]></Node>
<StgValue><ssdm name="mul_ln168"/></StgValue>
</operation>

<operation id="1207" st_id="83" stage="1" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:24 %hi_3 = udiv i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_3"/></StgValue>
</operation>

<operation id="1208" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="9" op_0_bw="9">
<![CDATA[
bb1091.split_ifconv:25 %trunc_ln166_1 = trunc i9 %hi_3

]]></Node>
<StgValue><ssdm name="trunc_ln166_1"/></StgValue>
</operation>

<operation id="1209" st_id="83" stage="2" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:26 %wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_3"/></StgValue>
</operation>

<operation id="1210" st_id="83" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb1091.split_ifconv:30 %mul_ln168_1 = mul i9 %WH_cast, i9 %trunc_ln166_1

]]></Node>
<StgValue><ssdm name="mul_ln168_1"/></StgValue>
</operation>

<operation id="1211" st_id="83" stage="1" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="9" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:39 %hi_4 = udiv i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="hi_4"/></StgValue>
</operation>

<operation id="1212" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="9" op_0_bw="9">
<![CDATA[
bb1091.split_ifconv:40 %trunc_ln166_2 = trunc i9 %hi_4

]]></Node>
<StgValue><ssdm name="trunc_ln166_2"/></StgValue>
</operation>

<operation id="1213" st_id="83" stage="2" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:41 %wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_4"/></StgValue>
</operation>

<operation id="1214" st_id="83" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb1091.split_ifconv:45 %mul_ln168_2 = mul i9 %WH_cast, i9 %trunc_ln166_2

]]></Node>
<StgValue><ssdm name="mul_ln168_2"/></StgValue>
</operation>

<operation id="1215" st_id="83" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1091.split_ifconv:56 %mul_ln191 = mul i16 %p_cast45, i16 %sext_ln191

]]></Node>
<StgValue><ssdm name="mul_ln191"/></StgValue>
</operation>

<operation id="1216" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="8" op_0_bw="8">
<![CDATA[
.thread1161_ifconv:0 %arrayidx2562_1392_promoted762_load = load i8 %arrayidx2562_1392_promoted762

]]></Node>
<StgValue><ssdm name="arrayidx2562_1392_promoted762_load"/></StgValue>
</operation>

<operation id="1217" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="16" op_0_bw="8">
<![CDATA[
.thread1161_ifconv:5 %sext_ln191_2 = sext i8 %arrayidx2562_1392_promoted762_load

]]></Node>
<StgValue><ssdm name="sext_ln191_2"/></StgValue>
</operation>

<operation id="1218" st_id="83" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.thread1161_ifconv:7 %mul_ln191_1 = mul i16 %sext_ln191_2, i16 %p_cast53

]]></Node>
<StgValue><ssdm name="mul_ln191_1"/></StgValue>
</operation>

<operation id="1219" st_id="83" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.thread1161_ifconv:13 %add_ln186 = add i9 %trunc_ln166_2, i9 %mul_ln83

]]></Node>
<StgValue><ssdm name="add_ln186"/></StgValue>
</operation>

<operation id="1220" st_id="83" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.thread1161_ifconv:14 %mul_ln186 = mul i9 %add_ln186, i9 %WH_cast

]]></Node>
<StgValue><ssdm name="mul_ln186"/></StgValue>
</operation>

<operation id="1221" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge327:3 %sext_ln191_8 = sext i8 %arrayidx2562_1_promoted797_load

]]></Node>
<StgValue><ssdm name="sext_ln191_8"/></StgValue>
</operation>

<operation id="1222" st_id="83" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge327:4 %mul_ln191_4 = mul i16 %p_cast61, i16 %sext_ln191_8

]]></Node>
<StgValue><ssdm name="mul_ln191_4"/></StgValue>
</operation>

<operation id="1223" st_id="83" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.thread1150_ifconv:10 %add_ln186_2 = add i9 %trunc_ln166_1, i9 %mul_ln83

]]></Node>
<StgValue><ssdm name="add_ln186_2"/></StgValue>
</operation>

<operation id="1224" st_id="83" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.thread1150_ifconv:11 %mul_ln186_1 = mul i9 %add_ln186_2, i9 %WH_cast

]]></Node>
<StgValue><ssdm name="mul_ln186_1"/></StgValue>
</operation>

<operation id="1225" st_id="83" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.thread1139_ifconv:10 %add_ln186_4 = add i9 %trunc_ln166, i9 %mul_ln83

]]></Node>
<StgValue><ssdm name="add_ln186_4"/></StgValue>
</operation>

<operation id="1226" st_id="83" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.thread1139_ifconv:11 %mul_ln186_2 = mul i9 %add_ln186_4, i9 %WH_cast

]]></Node>
<StgValue><ssdm name="mul_ln186_2"/></StgValue>
</operation>

<operation id="1227" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
bb1069._crit_edge:23 %store_ln191 = store i8 %arrayidx2562_1_promoted797_load, i8 %arrayidx2562_promoted748, i8 %arrayidx2562_promoted748_load

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1228" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="8" op_0_bw="8">
<![CDATA[
bb1091:2 %arrayidx2562_1_1_promoted811_load = load i8 %arrayidx2562_1_1_promoted811

]]></Node>
<StgValue><ssdm name="arrayidx2562_1_1_promoted811_load"/></StgValue>
</operation>

<operation id="1229" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="32" op_0_bw="32">
<![CDATA[
bb1091.split_ifconv:1 %arrayidx2924_promoted755_load = load i32 %arrayidx2924_promoted755

]]></Node>
<StgValue><ssdm name="arrayidx2924_promoted755_load"/></StgValue>
</operation>

<operation id="1230" st_id="84" stage="1" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:12 %wi_2 = urem i32 %sext_ln166, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_2"/></StgValue>
</operation>

<operation id="1231" st_id="84" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb1091.split_ifconv:16 %mul_ln168 = mul i9 %WH_cast, i9 %trunc_ln166

]]></Node>
<StgValue><ssdm name="mul_ln168"/></StgValue>
</operation>

<operation id="1232" st_id="84" stage="1" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:26 %wi_3 = urem i32 %sext_ln166_1, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_3"/></StgValue>
</operation>

<operation id="1233" st_id="84" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb1091.split_ifconv:30 %mul_ln168_1 = mul i9 %WH_cast, i9 %trunc_ln166_1

]]></Node>
<StgValue><ssdm name="mul_ln168_1"/></StgValue>
</operation>

<operation id="1234" st_id="84" stage="1" lat="36">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="8" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:41 %wi_4 = urem i32 %sext_ln166_2, i32 %zext_ln62

]]></Node>
<StgValue><ssdm name="wi_4"/></StgValue>
</operation>

<operation id="1235" st_id="84" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb1091.split_ifconv:45 %mul_ln168_2 = mul i9 %WH_cast, i9 %trunc_ln166_2

]]></Node>
<StgValue><ssdm name="mul_ln168_2"/></StgValue>
</operation>

<operation id="1236" st_id="84" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1091.split_ifconv:56 %mul_ln191 = mul i16 %p_cast45, i16 %sext_ln191

]]></Node>
<StgValue><ssdm name="mul_ln191"/></StgValue>
</operation>

<operation id="1237" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="32" op_0_bw="16">
<![CDATA[
bb1091.split_ifconv:57 %sext_ln191_1 = sext i16 %mul_ln191

]]></Node>
<StgValue><ssdm name="sext_ln191_1"/></StgValue>
</operation>

<operation id="1238" st_id="84" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:58 %add_ln191 = add i32 %arrayidx2924_promoted755_load, i32 %sext_ln191_1

]]></Node>
<StgValue><ssdm name="add_ln191"/></StgValue>
</operation>

<operation id="1239" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="8" op_0_bw="8">
<![CDATA[
.thread1161_ifconv:2 %arrayidx2562_2419_promoted776_load = load i8 %arrayidx2562_2419_promoted776

]]></Node>
<StgValue><ssdm name="arrayidx2562_2419_promoted776_load"/></StgValue>
</operation>

<operation id="1240" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="16" op_0_bw="8">
<![CDATA[
.thread1161_ifconv:6 %sext_ln191_3 = sext i8 %arrayidx2562_2419_promoted776_load

]]></Node>
<StgValue><ssdm name="sext_ln191_3"/></StgValue>
</operation>

<operation id="1241" st_id="84" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.thread1161_ifconv:7 %mul_ln191_1 = mul i16 %sext_ln191_2, i16 %p_cast53

]]></Node>
<StgValue><ssdm name="mul_ln191_1"/></StgValue>
</operation>

<operation id="1242" st_id="84" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.thread1161_ifconv:9 %mul_ln191_2 = mul i16 %sext_ln191_3, i16 %p_cast55

]]></Node>
<StgValue><ssdm name="mul_ln191_2"/></StgValue>
</operation>

<operation id="1243" st_id="84" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.thread1161_ifconv:14 %mul_ln186 = mul i9 %add_ln186, i9 %WH_cast

]]></Node>
<StgValue><ssdm name="mul_ln186"/></StgValue>
</operation>

<operation id="1244" st_id="84" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge327:4 %mul_ln191_4 = mul i16 %p_cast61, i16 %sext_ln191_8

]]></Node>
<StgValue><ssdm name="mul_ln191_4"/></StgValue>
</operation>

<operation id="1245" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="16" op_0_bw="8">
<![CDATA[
.thread1150_ifconv:2 %sext_ln191_10 = sext i8 %arrayidx2562_1_1_promoted811_load

]]></Node>
<StgValue><ssdm name="sext_ln191_10"/></StgValue>
</operation>

<operation id="1246" st_id="84" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.thread1150_ifconv:4 %mul_ln191_5 = mul i16 %sext_ln191_10, i16 %p_cast65

]]></Node>
<StgValue><ssdm name="mul_ln191_5"/></StgValue>
</operation>

<operation id="1247" st_id="84" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.thread1150_ifconv:11 %mul_ln186_1 = mul i9 %add_ln186_2, i9 %WH_cast

]]></Node>
<StgValue><ssdm name="mul_ln186_1"/></StgValue>
</operation>

<operation id="1248" st_id="84" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.thread1139_ifconv:11 %mul_ln186_2 = mul i9 %add_ln186_4, i9 %WH_cast

]]></Node>
<StgValue><ssdm name="mul_ln186_2"/></StgValue>
</operation>

<operation id="1249" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
bb1069._crit_edge:21 %store_ln191 = store i8 %arrayidx2562_1_1_promoted811_load, i8 %arrayidx2562_1392_promoted762, i8 %arrayidx2562_1392_promoted762_load

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1250" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="8">
<![CDATA[
bb1091:3 %arrayidx2562_1_2_promoted825_load = load i8 %arrayidx2562_1_2_promoted825

]]></Node>
<StgValue><ssdm name="arrayidx2562_1_2_promoted825_load"/></StgValue>
</operation>

<operation id="1251" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="8" op_0_bw="8">
<![CDATA[
bb1091:5 %arrayidx2562_2_promoted846_load = load i8 %arrayidx2562_2_promoted846

]]></Node>
<StgValue><ssdm name="arrayidx2562_2_promoted846_load"/></StgValue>
</operation>

<operation id="1252" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="9" op_0_bw="16">
<![CDATA[
bb1091.split_ifconv:2 %empty_57 = trunc i16 %i

]]></Node>
<StgValue><ssdm name="empty_57"/></StgValue>
</operation>

<operation id="1253" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="8" op_0_bw="8">
<![CDATA[
bb1091.split_ifconv:13 %trunc_ln167 = trunc i8 %wi_2

]]></Node>
<StgValue><ssdm name="trunc_ln167"/></StgValue>
</operation>

<operation id="1254" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="9" op_0_bw="8">
<![CDATA[
bb1091.split_ifconv:14 %zext_ln167 = zext i8 %trunc_ln167

]]></Node>
<StgValue><ssdm name="zext_ln167"/></StgValue>
</operation>

<operation id="1255" st_id="85" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb1091.split_ifconv:16 %mul_ln168 = mul i9 %WH_cast, i9 %trunc_ln166

]]></Node>
<StgValue><ssdm name="mul_ln168"/></StgValue>
</operation>

<operation id="1256" st_id="85" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb1091.split_ifconv:17 %add_ln168 = add i9 %zext_ln167, i9 %mul_ln168

]]></Node>
<StgValue><ssdm name="add_ln168"/></StgValue>
</operation>

<operation id="1257" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="8" op_0_bw="8">
<![CDATA[
bb1091.split_ifconv:27 %trunc_ln167_1 = trunc i8 %wi_3

]]></Node>
<StgValue><ssdm name="trunc_ln167_1"/></StgValue>
</operation>

<operation id="1258" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="9" op_0_bw="8">
<![CDATA[
bb1091.split_ifconv:28 %zext_ln167_1 = zext i8 %trunc_ln167_1

]]></Node>
<StgValue><ssdm name="zext_ln167_1"/></StgValue>
</operation>

<operation id="1259" st_id="85" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb1091.split_ifconv:30 %mul_ln168_1 = mul i9 %WH_cast, i9 %trunc_ln166_1

]]></Node>
<StgValue><ssdm name="mul_ln168_1"/></StgValue>
</operation>

<operation id="1260" st_id="85" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb1091.split_ifconv:31 %add_ln168_1 = add i9 %zext_ln167_1, i9 %mul_ln168_1

]]></Node>
<StgValue><ssdm name="add_ln168_1"/></StgValue>
</operation>

<operation id="1261" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="8" op_0_bw="8">
<![CDATA[
bb1091.split_ifconv:42 %trunc_ln167_2 = trunc i8 %wi_4

]]></Node>
<StgValue><ssdm name="trunc_ln167_2"/></StgValue>
</operation>

<operation id="1262" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="9" op_0_bw="8">
<![CDATA[
bb1091.split_ifconv:43 %zext_ln167_2 = zext i8 %trunc_ln167_2

]]></Node>
<StgValue><ssdm name="zext_ln167_2"/></StgValue>
</operation>

<operation id="1263" st_id="85" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb1091.split_ifconv:45 %mul_ln168_2 = mul i9 %WH_cast, i9 %trunc_ln166_2

]]></Node>
<StgValue><ssdm name="mul_ln168_2"/></StgValue>
</operation>

<operation id="1264" st_id="85" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb1091.split_ifconv:46 %add_ln168_2 = add i9 %zext_ln167_2, i9 %mul_ln168_2

]]></Node>
<StgValue><ssdm name="add_ln168_2"/></StgValue>
</operation>

<operation id="1265" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb1091.split_ifconv:54 %add_ln191_16 = add i9, i9 %empty_57

]]></Node>
<StgValue><ssdm name="add_ln191_16"/></StgValue>
</operation>

<operation id="1266" st_id="85" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1091.split_ifconv:58 %add_ln191 = add i32 %arrayidx2924_promoted755_load, i32 %sext_ln191_1

]]></Node>
<StgValue><ssdm name="add_ln191"/></StgValue>
</operation>

<operation id="1267" st_id="85" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="or_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb1085:0 %add_ln197 = add i9 %add_ln191_16, i9 %mul_ln83_1

]]></Node>
<StgValue><ssdm name="add_ln197"/></StgValue>
</operation>

<operation id="1268" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="or_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="64" op_0_bw="9">
<![CDATA[
bb1085:1 %zext_ln197 = zext i9 %add_ln197

]]></Node>
<StgValue><ssdm name="zext_ln197"/></StgValue>
</operation>

<operation id="1269" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="or_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1085:2 %output_l1_3_addr_1 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln197

]]></Node>
<StgValue><ssdm name="output_l1_3_addr_1"/></StgValue>
</operation>

<operation id="1270" st_id="85" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="or_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
bb1085:3 %store_ln197 = store i32 %add_ln191, i9 %output_l1_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="1271" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="or_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="0">
<![CDATA[
bb1085:4 %br_ln198 = br void %.thread1161_ifconv

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>

<operation id="1272" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32">
<![CDATA[
.thread1161_ifconv:1 %arrayidx2924_1396_promoted769_load = load i32 %arrayidx2924_1396_promoted769

]]></Node>
<StgValue><ssdm name="arrayidx2924_1396_promoted769_load"/></StgValue>
</operation>

<operation id="1273" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="8" op_0_bw="8">
<![CDATA[
.thread1161_ifconv:4 %arrayidx2562_3446_promoted790_load = load i8 %arrayidx2562_3446_promoted790

]]></Node>
<StgValue><ssdm name="arrayidx2562_3446_promoted790_load"/></StgValue>
</operation>

<operation id="1274" st_id="85" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.thread1161_ifconv:7 %mul_ln191_1 = mul i16 %sext_ln191_2, i16 %p_cast53

]]></Node>
<StgValue><ssdm name="mul_ln191_1"/></StgValue>
</operation>

<operation id="1275" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="32" op_0_bw="16">
<![CDATA[
.thread1161_ifconv:8 %sext_ln191_4 = sext i16 %mul_ln191_1

]]></Node>
<StgValue><ssdm name="sext_ln191_4"/></StgValue>
</operation>

<operation id="1276" st_id="85" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.thread1161_ifconv:9 %mul_ln191_2 = mul i16 %sext_ln191_3, i16 %p_cast55

]]></Node>
<StgValue><ssdm name="mul_ln191_2"/></StgValue>
</operation>

<operation id="1277" st_id="85" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.thread1161_ifconv:11 %add_ln191_1 = add i32 %sext_ln191_4, i32 %arrayidx2924_1396_promoted769_load

]]></Node>
<StgValue><ssdm name="add_ln191_1"/></StgValue>
</operation>

<operation id="1278" st_id="85" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.thread1161_ifconv:14 %mul_ln186 = mul i9 %add_ln186, i9 %WH_cast

]]></Node>
<StgValue><ssdm name="mul_ln186"/></StgValue>
</operation>

<operation id="1279" st_id="85" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.thread1161_ifconv:15 %add_ln186_1 = add i9 %mul_ln186, i9 %zext_ln167_2

]]></Node>
<StgValue><ssdm name="add_ln186_1"/></StgValue>
</operation>

<operation id="1280" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="16" op_0_bw="8">
<![CDATA[
.thread1161_ifconv:20 %sext_ln191_6 = sext i8 %arrayidx2562_3446_promoted790_load

]]></Node>
<StgValue><ssdm name="sext_ln191_6"/></StgValue>
</operation>

<operation id="1281" st_id="85" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.thread1161_ifconv:21 %mul_ln191_3 = mul i16 %sext_ln191_6, i16 %p_cast59

]]></Node>
<StgValue><ssdm name="mul_ln191_3"/></StgValue>
</operation>

<operation id="1282" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge327:0 %arrayidx2924_1_promoted804_load = load i32 %arrayidx2924_1_promoted804

]]></Node>
<StgValue><ssdm name="arrayidx2924_1_promoted804_load"/></StgValue>
</operation>

<operation id="1283" st_id="85" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge327:4 %mul_ln191_4 = mul i16 %p_cast61, i16 %sext_ln191_8

]]></Node>
<StgValue><ssdm name="mul_ln191_4"/></StgValue>
</operation>

<operation id="1284" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge327:5 %sext_ln191_9 = sext i16 %mul_ln191_4

]]></Node>
<StgValue><ssdm name="sext_ln191_9"/></StgValue>
</operation>

<operation id="1285" st_id="85" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge327:6 %add_ln191_4 = add i32 %arrayidx2924_1_promoted804_load, i32 %sext_ln191_9

]]></Node>
<StgValue><ssdm name="add_ln191_4"/></StgValue>
</operation>

<operation id="1286" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="16" op_0_bw="8">
<![CDATA[
.thread1150_ifconv:3 %sext_ln191_11 = sext i8 %arrayidx2562_1_2_promoted825_load

]]></Node>
<StgValue><ssdm name="sext_ln191_11"/></StgValue>
</operation>

<operation id="1287" st_id="85" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.thread1150_ifconv:4 %mul_ln191_5 = mul i16 %sext_ln191_10, i16 %p_cast65

]]></Node>
<StgValue><ssdm name="mul_ln191_5"/></StgValue>
</operation>

<operation id="1288" st_id="85" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.thread1150_ifconv:6 %mul_ln191_6 = mul i16 %sext_ln191_11, i16 %p_cast67

]]></Node>
<StgValue><ssdm name="mul_ln191_6"/></StgValue>
</operation>

<operation id="1289" st_id="85" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.thread1150_ifconv:11 %mul_ln186_1 = mul i9 %add_ln186_2, i9 %WH_cast

]]></Node>
<StgValue><ssdm name="mul_ln186_1"/></StgValue>
</operation>

<operation id="1290" st_id="85" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.thread1150_ifconv:12 %add_ln186_3 = add i9 %mul_ln186_1, i9 %zext_ln167_1

]]></Node>
<StgValue><ssdm name="add_ln186_3"/></StgValue>
</operation>

<operation id="1291" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge326:1 %sext_ln191_16 = sext i8 %arrayidx2562_2_promoted846_load

]]></Node>
<StgValue><ssdm name="sext_ln191_16"/></StgValue>
</operation>

<operation id="1292" st_id="85" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge326:2 %mul_ln191_8 = mul i16 %sext_ln191_16, i16 %p_cast72

]]></Node>
<StgValue><ssdm name="mul_ln191_8"/></StgValue>
</operation>

<operation id="1293" st_id="85" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.thread1139_ifconv:11 %mul_ln186_2 = mul i9 %add_ln186_4, i9 %WH_cast

]]></Node>
<StgValue><ssdm name="mul_ln186_2"/></StgValue>
</operation>

<operation id="1294" st_id="85" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.thread1139_ifconv:12 %add_ln186_5 = add i9 %mul_ln186_2, i9 %zext_ln167

]]></Node>
<StgValue><ssdm name="add_ln186_5"/></StgValue>
</operation>

<operation id="1295" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
bb1069._crit_edge:16 %store_ln191 = store i8 %arrayidx2562_2_promoted846_load, i8 %arrayidx2562_1_promoted797, i8 %arrayidx2562_1_promoted797_load

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="1296" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
bb1069._crit_edge:19 %store_ln191 = store i8 %arrayidx2562_1_2_promoted825_load, i8 %arrayidx2562_2419_promoted776, i8 %arrayidx2562_2419_promoted776_load

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1297" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="8" op_0_bw="8">
<![CDATA[
bb1091:4 %arrayidx2562_1_3_promoted839_load = load i8 %arrayidx2562_1_3_promoted839

]]></Node>
<StgValue><ssdm name="arrayidx2562_1_3_promoted839_load"/></StgValue>
</operation>

<operation id="1298" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="8" op_0_bw="8">
<![CDATA[
bb1091:6 %arrayidx2562_2_1_promoted860_load = load i8 %arrayidx2562_2_1_promoted860

]]></Node>
<StgValue><ssdm name="arrayidx2562_2_1_promoted860_load"/></StgValue>
</operation>

<operation id="1299" st_id="86" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb1091.split_ifconv:17 %add_ln168 = add i9 %zext_ln167, i9 %mul_ln168

]]></Node>
<StgValue><ssdm name="add_ln168"/></StgValue>
</operation>

<operation id="1300" st_id="86" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb1091.split_ifconv:31 %add_ln168_1 = add i9 %zext_ln167_1, i9 %mul_ln168_1

]]></Node>
<StgValue><ssdm name="add_ln168_1"/></StgValue>
</operation>

<operation id="1301" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="64" op_0_bw="9">
<![CDATA[
bb1091.split_ifconv:32 %zext_ln168_2 = zext i9 %add_ln168_1

]]></Node>
<StgValue><ssdm name="zext_ln168_2"/></StgValue>
</operation>

<operation id="1302" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1091.split_ifconv:33 %data_l1_2_0_addr_1 = getelementptr i8 %data_l1_2_0, i64, i64 %zext_ln168_2

]]></Node>
<StgValue><ssdm name="data_l1_2_0_addr_1"/></StgValue>
</operation>

<operation id="1303" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="8" op_0_bw="9">
<![CDATA[
bb1091.split_ifconv:34 %data_l1_2_0_load = load i9 %data_l1_2_0_addr_1

]]></Node>
<StgValue><ssdm name="data_l1_2_0_load"/></StgValue>
</operation>

<operation id="1304" st_id="86" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb1091.split_ifconv:46 %add_ln168_2 = add i9 %zext_ln167_2, i9 %mul_ln168_2

]]></Node>
<StgValue><ssdm name="add_ln168_2"/></StgValue>
</operation>

<operation id="1305" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="64" op_0_bw="9">
<![CDATA[
bb1091.split_ifconv:47 %zext_ln168_3 = zext i9 %add_ln168_2

]]></Node>
<StgValue><ssdm name="zext_ln168_3"/></StgValue>
</operation>

<operation id="1306" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1091.split_ifconv:48 %data_l1_3_0_addr_1 = getelementptr i8 %data_l1_3_0, i64, i64 %zext_ln168_3

]]></Node>
<StgValue><ssdm name="data_l1_3_0_addr_1"/></StgValue>
</operation>

<operation id="1307" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="8" op_0_bw="9">
<![CDATA[
bb1091.split_ifconv:49 %data_l1_3_0_load = load i9 %data_l1_3_0_addr_1

]]></Node>
<StgValue><ssdm name="data_l1_3_0_load"/></StgValue>
</operation>

<operation id="1308" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32">
<![CDATA[
.thread1161_ifconv:3 %arrayidx2924_2423_promoted783_load = load i32 %arrayidx2924_2423_promoted783

]]></Node>
<StgValue><ssdm name="arrayidx2924_2423_promoted783_load"/></StgValue>
</operation>

<operation id="1309" st_id="86" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.thread1161_ifconv:9 %mul_ln191_2 = mul i16 %sext_ln191_3, i16 %p_cast55

]]></Node>
<StgValue><ssdm name="mul_ln191_2"/></StgValue>
</operation>

<operation id="1310" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="32" op_0_bw="16">
<![CDATA[
.thread1161_ifconv:10 %sext_ln191_5 = sext i16 %mul_ln191_2

]]></Node>
<StgValue><ssdm name="sext_ln191_5"/></StgValue>
</operation>

<operation id="1311" st_id="86" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.thread1161_ifconv:11 %add_ln191_1 = add i32 %sext_ln191_4, i32 %arrayidx2924_1396_promoted769_load

]]></Node>
<StgValue><ssdm name="add_ln191_1"/></StgValue>
</operation>

<operation id="1312" st_id="86" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.thread1161_ifconv:12 %add_ln191_2 = add i32 %sext_ln191_5, i32 %arrayidx2924_2423_promoted783_load

]]></Node>
<StgValue><ssdm name="add_ln191_2"/></StgValue>
</operation>

<operation id="1313" st_id="86" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.thread1161_ifconv:15 %add_ln186_1 = add i9 %mul_ln186, i9 %zext_ln167_2

]]></Node>
<StgValue><ssdm name="add_ln186_1"/></StgValue>
</operation>

<operation id="1314" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="64" op_0_bw="9">
<![CDATA[
.thread1161_ifconv:16 %zext_ln186 = zext i9 %add_ln186_1

]]></Node>
<StgValue><ssdm name="zext_ln186"/></StgValue>
</operation>

<operation id="1315" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.thread1161_ifconv:17 %output_l1_3_addr_2 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln186

]]></Node>
<StgValue><ssdm name="output_l1_3_addr_2"/></StgValue>
</operation>

<operation id="1316" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
.thread1161_ifconv:18 %output_l1_3_load = load i9 %output_l1_3_addr_2, void %store_ln197

]]></Node>
<StgValue><ssdm name="output_l1_3_load"/></StgValue>
</operation>

<operation id="1317" st_id="86" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.thread1161_ifconv:21 %mul_ln191_3 = mul i16 %sext_ln191_6, i16 %p_cast59

]]></Node>
<StgValue><ssdm name="mul_ln191_3"/></StgValue>
</operation>

<operation id="1318" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="or_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb1083:0 %add_ln197_1 = add i9 %add_ln191_16, i9 %mul_ln83_1

]]></Node>
<StgValue><ssdm name="add_ln197_1"/></StgValue>
</operation>

<operation id="1319" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="or_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="64" op_0_bw="9">
<![CDATA[
bb1083:1 %zext_ln197_1 = zext i9 %add_ln197_1

]]></Node>
<StgValue><ssdm name="zext_ln197_1"/></StgValue>
</operation>

<operation id="1320" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="or_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1083:2 %output_l1_3_addr_3 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln197_1

]]></Node>
<StgValue><ssdm name="output_l1_3_addr_3"/></StgValue>
</operation>

<operation id="1321" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="or_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb1083:3 %store_ln197 = store i32 %add_ln191, i9 %output_l1_3_addr_3, void %store_ln197, i32 %output_l1_3_load

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="1322" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="or_ln192" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0">
<![CDATA[
bb1083:4 %br_ln198 = br void %._crit_edge327

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>

<operation id="1323" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge327:2 %add_ln191_17 = add i9 %empty_57, i9

]]></Node>
<StgValue><ssdm name="add_ln191_17"/></StgValue>
</operation>

<operation id="1324" st_id="86" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge327:6 %add_ln191_4 = add i32 %arrayidx2924_1_promoted804_load, i32 %sext_ln191_9

]]></Node>
<StgValue><ssdm name="add_ln191_4"/></StgValue>
</operation>

<operation id="1325" st_id="86" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="or_ln192_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb1080:0 %add_ln197_2 = add i9 %add_ln191_17, i9 %mul_ln83_1

]]></Node>
<StgValue><ssdm name="add_ln197_2"/></StgValue>
</operation>

<operation id="1326" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="or_ln192_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="64" op_0_bw="9">
<![CDATA[
bb1080:1 %zext_ln197_2 = zext i9 %add_ln197_2

]]></Node>
<StgValue><ssdm name="zext_ln197_2"/></StgValue>
</operation>

<operation id="1327" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="or_ln192_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1080:2 %output_l1_2_addr_1 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln197_2

]]></Node>
<StgValue><ssdm name="output_l1_2_addr_1"/></StgValue>
</operation>

<operation id="1328" st_id="86" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="or_ln192_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
bb1080:3 %store_ln197 = store i32 %add_ln191_4, i9 %output_l1_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="1329" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="or_ln192_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0">
<![CDATA[
bb1080:4 %br_ln198 = br void %.thread1150_ifconv

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>

<operation id="1330" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="32" op_0_bw="32">
<![CDATA[
.thread1150_ifconv:0 %arrayidx2924_1_1_promoted818_load = load i32 %arrayidx2924_1_1_promoted818

]]></Node>
<StgValue><ssdm name="arrayidx2924_1_1_promoted818_load"/></StgValue>
</operation>

<operation id="1331" st_id="86" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.thread1150_ifconv:4 %mul_ln191_5 = mul i16 %sext_ln191_10, i16 %p_cast65

]]></Node>
<StgValue><ssdm name="mul_ln191_5"/></StgValue>
</operation>

<operation id="1332" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="32" op_0_bw="16">
<![CDATA[
.thread1150_ifconv:5 %sext_ln191_12 = sext i16 %mul_ln191_5

]]></Node>
<StgValue><ssdm name="sext_ln191_12"/></StgValue>
</operation>

<operation id="1333" st_id="86" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.thread1150_ifconv:6 %mul_ln191_6 = mul i16 %sext_ln191_11, i16 %p_cast67

]]></Node>
<StgValue><ssdm name="mul_ln191_6"/></StgValue>
</operation>

<operation id="1334" st_id="86" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.thread1150_ifconv:8 %add_ln191_5 = add i32 %sext_ln191_12, i32 %arrayidx2924_1_1_promoted818_load

]]></Node>
<StgValue><ssdm name="add_ln191_5"/></StgValue>
</operation>

<operation id="1335" st_id="86" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.thread1150_ifconv:12 %add_ln186_3 = add i9 %mul_ln186_1, i9 %zext_ln167_1

]]></Node>
<StgValue><ssdm name="add_ln186_3"/></StgValue>
</operation>

<operation id="1336" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="16" op_0_bw="8">
<![CDATA[
.thread1150_ifconv:17 %sext_ln191_14 = sext i8 %arrayidx2562_1_3_promoted839_load

]]></Node>
<StgValue><ssdm name="sext_ln191_14"/></StgValue>
</operation>

<operation id="1337" st_id="86" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.thread1150_ifconv:18 %mul_ln191_7 = mul i16 %sext_ln191_14, i16 %p_cast70

]]></Node>
<StgValue><ssdm name="mul_ln191_7"/></StgValue>
</operation>

<operation id="1338" st_id="86" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge326:2 %mul_ln191_8 = mul i16 %sext_ln191_16, i16 %p_cast72

]]></Node>
<StgValue><ssdm name="mul_ln191_8"/></StgValue>
</operation>

<operation id="1339" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="16" op_0_bw="8">
<![CDATA[
.thread1139_ifconv:2 %sext_ln191_18 = sext i8 %arrayidx2562_2_1_promoted860_load

]]></Node>
<StgValue><ssdm name="sext_ln191_18"/></StgValue>
</operation>

<operation id="1340" st_id="86" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.thread1139_ifconv:4 %mul_ln191_9 = mul i16 %sext_ln191_18, i16 %p_cast74

]]></Node>
<StgValue><ssdm name="mul_ln191_9"/></StgValue>
</operation>

<operation id="1341" st_id="86" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.thread1139_ifconv:12 %add_ln186_5 = add i9 %mul_ln186_2, i9 %zext_ln167

]]></Node>
<StgValue><ssdm name="add_ln186_5"/></StgValue>
</operation>

<operation id="1342" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
bb1069._crit_edge:14 %store_ln191 = store i8 %arrayidx2562_2_1_promoted860_load, i8 %arrayidx2562_1_1_promoted811, i8 %arrayidx2562_1_1_promoted811_load

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="1343" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
bb1069._crit_edge:17 %store_ln191 = store i8 %arrayidx2562_1_3_promoted839_load, i8 %arrayidx2562_3446_promoted790, i8 %arrayidx2562_3446_promoted790_load

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="1344" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
bb1069._crit_edge:22 %store_ln191 = store i32 %add_ln191_1, i32 %arrayidx2924_promoted755, i32 %arrayidx2924_promoted755_load

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1345" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="8" op_0_bw="8">
<![CDATA[
bb1091:7 %arrayidx2562_2_2_promoted874_load = load i8 %arrayidx2562_2_2_promoted874

]]></Node>
<StgValue><ssdm name="arrayidx2562_2_2_promoted874_load"/></StgValue>
</operation>

<operation id="1346" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="8" op_0_bw="9">
<![CDATA[
bb1091.split_ifconv:34 %data_l1_2_0_load = load i9 %data_l1_2_0_addr_1

]]></Node>
<StgValue><ssdm name="data_l1_2_0_load"/></StgValue>
</operation>

<operation id="1347" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="8" op_0_bw="9">
<![CDATA[
bb1091.split_ifconv:49 %data_l1_3_0_load = load i9 %data_l1_3_0_addr_1

]]></Node>
<StgValue><ssdm name="data_l1_3_0_load"/></StgValue>
</operation>

<operation id="1348" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb1091.split_ifconv:50 %select_ln168_2 = select i1 %tmp_24, i8, i8 %data_l1_3_0_load

]]></Node>
<StgValue><ssdm name="select_ln168_2"/></StgValue>
</operation>

<operation id="1349" st_id="87" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.thread1161_ifconv:12 %add_ln191_2 = add i32 %sext_ln191_5, i32 %arrayidx2924_2423_promoted783_load

]]></Node>
<StgValue><ssdm name="add_ln191_2"/></StgValue>
</operation>

<operation id="1350" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
.thread1161_ifconv:18 %output_l1_3_load = load i9 %output_l1_3_addr_2, void %store_ln197

]]></Node>
<StgValue><ssdm name="output_l1_3_load"/></StgValue>
</operation>

<operation id="1351" st_id="87" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.thread1161_ifconv:19 %select_ln168_3 = select i1 %tmp_24, i32, i32 %output_l1_3_load

]]></Node>
<StgValue><ssdm name="select_ln168_3"/></StgValue>
</operation>

<operation id="1352" st_id="87" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.thread1161_ifconv:21 %mul_ln191_3 = mul i16 %sext_ln191_6, i16 %p_cast59

]]></Node>
<StgValue><ssdm name="mul_ln191_3"/></StgValue>
</operation>

<operation id="1353" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="32" op_0_bw="16">
<![CDATA[
.thread1161_ifconv:22 %sext_ln191_7 = sext i16 %mul_ln191_3

]]></Node>
<StgValue><ssdm name="sext_ln191_7"/></StgValue>
</operation>

<operation id="1354" st_id="87" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.thread1161_ifconv:23 %add_ln191_3 = add i32 %select_ln168_3, i32 %sext_ln191_7

]]></Node>
<StgValue><ssdm name="add_ln191_3"/></StgValue>
</operation>

<operation id="1355" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="32" op_0_bw="32">
<![CDATA[
.thread1150_ifconv:1 %arrayidx2924_1_2_promoted832_load = load i32 %arrayidx2924_1_2_promoted832

]]></Node>
<StgValue><ssdm name="arrayidx2924_1_2_promoted832_load"/></StgValue>
</operation>

<operation id="1356" st_id="87" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.thread1150_ifconv:6 %mul_ln191_6 = mul i16 %sext_ln191_11, i16 %p_cast67

]]></Node>
<StgValue><ssdm name="mul_ln191_6"/></StgValue>
</operation>

<operation id="1357" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="32" op_0_bw="16">
<![CDATA[
.thread1150_ifconv:7 %sext_ln191_13 = sext i16 %mul_ln191_6

]]></Node>
<StgValue><ssdm name="sext_ln191_13"/></StgValue>
</operation>

<operation id="1358" st_id="87" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.thread1150_ifconv:8 %add_ln191_5 = add i32 %sext_ln191_12, i32 %arrayidx2924_1_1_promoted818_load

]]></Node>
<StgValue><ssdm name="add_ln191_5"/></StgValue>
</operation>

<operation id="1359" st_id="87" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.thread1150_ifconv:9 %add_ln191_6 = add i32 %sext_ln191_13, i32 %arrayidx2924_1_2_promoted832_load

]]></Node>
<StgValue><ssdm name="add_ln191_6"/></StgValue>
</operation>

<operation id="1360" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="64" op_0_bw="9">
<![CDATA[
.thread1150_ifconv:13 %zext_ln186_1 = zext i9 %add_ln186_3

]]></Node>
<StgValue><ssdm name="zext_ln186_1"/></StgValue>
</operation>

<operation id="1361" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.thread1150_ifconv:14 %output_l1_2_addr_2 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln186_1

]]></Node>
<StgValue><ssdm name="output_l1_2_addr_2"/></StgValue>
</operation>

<operation id="1362" st_id="87" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
.thread1150_ifconv:15 %output_l1_2_load = load i9 %output_l1_2_addr_2, void %store_ln197

]]></Node>
<StgValue><ssdm name="output_l1_2_load"/></StgValue>
</operation>

<operation id="1363" st_id="87" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.thread1150_ifconv:18 %mul_ln191_7 = mul i16 %sext_ln191_14, i16 %p_cast70

]]></Node>
<StgValue><ssdm name="mul_ln191_7"/></StgValue>
</operation>

<operation id="1364" st_id="87" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="or_ln192_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb1078:0 %add_ln197_3 = add i9 %add_ln191_17, i9 %mul_ln83_1

]]></Node>
<StgValue><ssdm name="add_ln197_3"/></StgValue>
</operation>

<operation id="1365" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="or_ln192_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="64" op_0_bw="9">
<![CDATA[
bb1078:1 %zext_ln197_3 = zext i9 %add_ln197_3

]]></Node>
<StgValue><ssdm name="zext_ln197_3"/></StgValue>
</operation>

<operation id="1366" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="or_ln192_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1078:2 %output_l1_2_addr_3 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln197_3

]]></Node>
<StgValue><ssdm name="output_l1_2_addr_3"/></StgValue>
</operation>

<operation id="1367" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="or_ln192_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb1078:3 %store_ln197 = store i32 %add_ln191_4, i9 %output_l1_2_addr_3, void %store_ln197, i32 %output_l1_2_load

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="1368" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="or_ln192_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="0">
<![CDATA[
bb1078:4 %br_ln198 = br void %._crit_edge326

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>

<operation id="1369" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge326:0 %arrayidx2924_2_promoted853_load = load i32 %arrayidx2924_2_promoted853

]]></Node>
<StgValue><ssdm name="arrayidx2924_2_promoted853_load"/></StgValue>
</operation>

<operation id="1370" st_id="87" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge326:2 %mul_ln191_8 = mul i16 %sext_ln191_16, i16 %p_cast72

]]></Node>
<StgValue><ssdm name="mul_ln191_8"/></StgValue>
</operation>

<operation id="1371" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge326:3 %sext_ln191_17 = sext i16 %mul_ln191_8

]]></Node>
<StgValue><ssdm name="sext_ln191_17"/></StgValue>
</operation>

<operation id="1372" st_id="87" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge326:4 %add_ln191_8 = add i32 %sext_ln191_17, i32 %arrayidx2924_2_promoted853_load

]]></Node>
<StgValue><ssdm name="add_ln191_8"/></StgValue>
</operation>

<operation id="1373" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="16" op_0_bw="8">
<![CDATA[
.thread1139_ifconv:3 %sext_ln191_19 = sext i8 %arrayidx2562_2_2_promoted874_load

]]></Node>
<StgValue><ssdm name="sext_ln191_19"/></StgValue>
</operation>

<operation id="1374" st_id="87" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.thread1139_ifconv:4 %mul_ln191_9 = mul i16 %sext_ln191_18, i16 %p_cast74

]]></Node>
<StgValue><ssdm name="mul_ln191_9"/></StgValue>
</operation>

<operation id="1375" st_id="87" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.thread1139_ifconv:6 %mul_ln191_10 = mul i16 %sext_ln191_19, i16 %p_cast76

]]></Node>
<StgValue><ssdm name="mul_ln191_10"/></StgValue>
</operation>

<operation id="1376" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="16" op_0_bw="8">
<![CDATA[
._crit_edge325:1 %sext_ln191_24 = sext i8 %select_ln168_2

]]></Node>
<StgValue><ssdm name="sext_ln191_24"/></StgValue>
</operation>

<operation id="1377" st_id="87" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge325:2 %mul_ln191_12 = mul i16 %sext_ln191_24, i16 %p_cast81

]]></Node>
<StgValue><ssdm name="mul_ln191_12"/></StgValue>
</operation>

<operation id="1378" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
bb1069._crit_edge:9 %store_ln168 = store i8 %select_ln168_2, i8 %arrayidx2562_2_promoted846, i8 %arrayidx2562_2_promoted846_load

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1379" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
bb1069._crit_edge:12 %store_ln191 = store i8 %arrayidx2562_2_2_promoted874_load, i8 %arrayidx2562_1_2_promoted825, i8 %arrayidx2562_1_2_promoted825_load

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="1380" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
bb1069._crit_edge:15 %store_ln191 = store i32 %add_ln191_5, i32 %arrayidx2924_1_promoted804, i32 %arrayidx2924_1_promoted804_load

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="1381" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
bb1069._crit_edge:20 %store_ln191 = store i32 %add_ln191_2, i32 %arrayidx2924_1396_promoted769, i32 %arrayidx2924_1396_promoted769_load

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1382" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="8" op_0_bw="8">
<![CDATA[
bb1091:8 %arrayidx2562_2_3_promoted888_load = load i8 %arrayidx2562_2_3_promoted888

]]></Node>
<StgValue><ssdm name="arrayidx2562_2_3_promoted888_load"/></StgValue>
</operation>

<operation id="1383" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb1091:9 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1384" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb1091:11 %empty_56 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="1385" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="64" op_0_bw="16">
<![CDATA[
bb1091.split_ifconv:5 %zext_ln168 = zext i16 %i

]]></Node>
<StgValue><ssdm name="zext_ln168"/></StgValue>
</operation>

<operation id="1386" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1091.split_ifconv:6 %data_l1_0_0_addr = getelementptr i8 %data_l1_0_0, i64, i64 %zext_ln168

]]></Node>
<StgValue><ssdm name="data_l1_0_0_addr"/></StgValue>
</operation>

<operation id="1387" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="8" op_0_bw="9">
<![CDATA[
bb1091.split_ifconv:7 %data_l1_0_0_load = load i9 %data_l1_0_0_addr

]]></Node>
<StgValue><ssdm name="data_l1_0_0_load"/></StgValue>
</operation>

<operation id="1388" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="64" op_0_bw="9">
<![CDATA[
bb1091.split_ifconv:18 %zext_ln168_1 = zext i9 %add_ln168

]]></Node>
<StgValue><ssdm name="zext_ln168_1"/></StgValue>
</operation>

<operation id="1389" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="9" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1091.split_ifconv:19 %data_l1_1_0_addr_1 = getelementptr i8 %data_l1_1_0, i64, i64 %zext_ln168_1

]]></Node>
<StgValue><ssdm name="data_l1_1_0_addr_1"/></StgValue>
</operation>

<operation id="1390" st_id="88" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="8" op_0_bw="9">
<![CDATA[
bb1091.split_ifconv:20 %data_l1_1_0_load = load i9 %data_l1_1_0_addr_1

]]></Node>
<StgValue><ssdm name="data_l1_1_0_load"/></StgValue>
</operation>

<operation id="1391" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb1091.split_ifconv:35 %select_ln168_1 = select i1 %tmp_23, i8, i8 %data_l1_2_0_load

]]></Node>
<StgValue><ssdm name="select_ln168_1"/></StgValue>
</operation>

<operation id="1392" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb1091.split_ifconv:52 %sub314_cast = add i9, i9 %empty_57

]]></Node>
<StgValue><ssdm name="sub314_cast"/></StgValue>
</operation>

<operation id="1393" st_id="88" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.thread1161_ifconv:23 %add_ln191_3 = add i32 %select_ln168_3, i32 %sext_ln191_7

]]></Node>
<StgValue><ssdm name="add_ln191_3"/></StgValue>
</operation>

<operation id="1394" st_id="88" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.thread1150_ifconv:9 %add_ln191_6 = add i32 %sext_ln191_13, i32 %arrayidx2924_1_2_promoted832_load

]]></Node>
<StgValue><ssdm name="add_ln191_6"/></StgValue>
</operation>

<operation id="1395" st_id="88" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="tmp_23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
.thread1150_ifconv:15 %output_l1_2_load = load i9 %output_l1_2_addr_2, void %store_ln197

]]></Node>
<StgValue><ssdm name="output_l1_2_load"/></StgValue>
</operation>

<operation id="1396" st_id="88" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.thread1150_ifconv:16 %select_ln168_4 = select i1 %tmp_23, i32, i32 %output_l1_2_load

]]></Node>
<StgValue><ssdm name="select_ln168_4"/></StgValue>
</operation>

<operation id="1397" st_id="88" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.thread1150_ifconv:18 %mul_ln191_7 = mul i16 %sext_ln191_14, i16 %p_cast70

]]></Node>
<StgValue><ssdm name="mul_ln191_7"/></StgValue>
</operation>

<operation id="1398" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="32" op_0_bw="16">
<![CDATA[
.thread1150_ifconv:19 %sext_ln191_15 = sext i16 %mul_ln191_7

]]></Node>
<StgValue><ssdm name="sext_ln191_15"/></StgValue>
</operation>

<operation id="1399" st_id="88" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.thread1150_ifconv:20 %add_ln191_7 = add i32 %select_ln168_4, i32 %sext_ln191_15

]]></Node>
<StgValue><ssdm name="add_ln191_7"/></StgValue>
</operation>

<operation id="1400" st_id="88" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge326:4 %add_ln191_8 = add i32 %sext_ln191_17, i32 %arrayidx2924_2_promoted853_load

]]></Node>
<StgValue><ssdm name="add_ln191_8"/></StgValue>
</operation>

<operation id="1401" st_id="88" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="or_ln192_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb1075:0 %add_ln197_4 = add i9 %sub314_cast, i9 %mul_ln83_1

]]></Node>
<StgValue><ssdm name="add_ln197_4"/></StgValue>
</operation>

<operation id="1402" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="or_ln192_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="64" op_0_bw="9">
<![CDATA[
bb1075:1 %zext_ln197_4 = zext i9 %add_ln197_4

]]></Node>
<StgValue><ssdm name="zext_ln197_4"/></StgValue>
</operation>

<operation id="1403" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="or_ln192_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1075:2 %output_l1_1_addr_1 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln197_4

]]></Node>
<StgValue><ssdm name="output_l1_1_addr_1"/></StgValue>
</operation>

<operation id="1404" st_id="88" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="or_ln192_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
bb1075:3 %store_ln197 = store i32 %add_ln191_8, i9 %output_l1_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="1405" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="or_ln192_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="0">
<![CDATA[
bb1075:4 %br_ln198 = br void %.thread1139_ifconv

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>

<operation id="1406" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="32" op_0_bw="32">
<![CDATA[
.thread1139_ifconv:0 %arrayidx2924_2_1_promoted867_load = load i32 %arrayidx2924_2_1_promoted867

]]></Node>
<StgValue><ssdm name="arrayidx2924_2_1_promoted867_load"/></StgValue>
</operation>

<operation id="1407" st_id="88" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.thread1139_ifconv:4 %mul_ln191_9 = mul i16 %sext_ln191_18, i16 %p_cast74

]]></Node>
<StgValue><ssdm name="mul_ln191_9"/></StgValue>
</operation>

<operation id="1408" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="32" op_0_bw="16">
<![CDATA[
.thread1139_ifconv:5 %sext_ln191_20 = sext i16 %mul_ln191_9

]]></Node>
<StgValue><ssdm name="sext_ln191_20"/></StgValue>
</operation>

<operation id="1409" st_id="88" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.thread1139_ifconv:6 %mul_ln191_10 = mul i16 %sext_ln191_19, i16 %p_cast76

]]></Node>
<StgValue><ssdm name="mul_ln191_10"/></StgValue>
</operation>

<operation id="1410" st_id="88" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.thread1139_ifconv:8 %add_ln191_9 = add i32 %sext_ln191_20, i32 %arrayidx2924_2_1_promoted867_load

]]></Node>
<StgValue><ssdm name="add_ln191_9"/></StgValue>
</operation>

<operation id="1411" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="16" op_0_bw="8">
<![CDATA[
.thread1139_ifconv:17 %sext_ln191_22 = sext i8 %arrayidx2562_2_3_promoted888_load

]]></Node>
<StgValue><ssdm name="sext_ln191_22"/></StgValue>
</operation>

<operation id="1412" st_id="88" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.thread1139_ifconv:18 %mul_ln191_11 = mul i16 %sext_ln191_22, i16 %p_cast79

]]></Node>
<StgValue><ssdm name="mul_ln191_11"/></StgValue>
</operation>

<operation id="1413" st_id="88" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge325:2 %mul_ln191_12 = mul i16 %sext_ln191_24, i16 %p_cast81

]]></Node>
<StgValue><ssdm name="mul_ln191_12"/></StgValue>
</operation>

<operation id="1414" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="16" op_0_bw="8">
<![CDATA[
bb1069:2 %sext_ln191_26 = sext i8 %select_ln168_1

]]></Node>
<StgValue><ssdm name="sext_ln191_26"/></StgValue>
</operation>

<operation id="1415" st_id="88" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1069:4 %mul_ln191_13 = mul i16 %sext_ln191_26, i16 %p_cast83

]]></Node>
<StgValue><ssdm name="mul_ln191_13"/></StgValue>
</operation>

<operation id="1416" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
bb1069._crit_edge:7 %store_ln168 = store i8 %select_ln168_1, i8 %arrayidx2562_2_1_promoted860, i8 %arrayidx2562_2_1_promoted860_load

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1417" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
bb1069._crit_edge:10 %store_ln191 = store i8 %arrayidx2562_2_3_promoted888_load, i8 %arrayidx2562_1_3_promoted839, i8 %arrayidx2562_1_3_promoted839_load

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="1418" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
bb1069._crit_edge:13 %store_ln191 = store i32 %add_ln191_6, i32 %arrayidx2924_1_1_promoted818, i32 %arrayidx2924_1_1_promoted818_load

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="1419" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
bb1069._crit_edge:18 %store_ln191 = store i32 %add_ln191_3, i32 %arrayidx2924_2423_promoted783, i32 %arrayidx2924_2423_promoted783_load

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1420" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="8" op_0_bw="9">
<![CDATA[
bb1091.split_ifconv:7 %data_l1_0_0_load = load i9 %data_l1_0_0_addr

]]></Node>
<StgValue><ssdm name="data_l1_0_0_load"/></StgValue>
</operation>

<operation id="1421" st_id="89" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="8" op_0_bw="9">
<![CDATA[
bb1091.split_ifconv:20 %data_l1_1_0_load = load i9 %data_l1_1_0_addr_1

]]></Node>
<StgValue><ssdm name="data_l1_1_0_load"/></StgValue>
</operation>

<operation id="1422" st_id="89" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb1091.split_ifconv:21 %select_ln168 = select i1 %icmp_ln168, i8 %data_l1_1_0_load, i8

]]></Node>
<StgValue><ssdm name="select_ln168"/></StgValue>
</operation>

<operation id="1423" st_id="89" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.thread1150_ifconv:20 %add_ln191_7 = add i32 %select_ln168_4, i32 %sext_ln191_15

]]></Node>
<StgValue><ssdm name="add_ln191_7"/></StgValue>
</operation>

<operation id="1424" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="32" op_0_bw="32">
<![CDATA[
.thread1139_ifconv:1 %arrayidx2924_2_2_promoted881_load = load i32 %arrayidx2924_2_2_promoted881

]]></Node>
<StgValue><ssdm name="arrayidx2924_2_2_promoted881_load"/></StgValue>
</operation>

<operation id="1425" st_id="89" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.thread1139_ifconv:6 %mul_ln191_10 = mul i16 %sext_ln191_19, i16 %p_cast76

]]></Node>
<StgValue><ssdm name="mul_ln191_10"/></StgValue>
</operation>

<operation id="1426" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="32" op_0_bw="16">
<![CDATA[
.thread1139_ifconv:7 %sext_ln191_21 = sext i16 %mul_ln191_10

]]></Node>
<StgValue><ssdm name="sext_ln191_21"/></StgValue>
</operation>

<operation id="1427" st_id="89" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.thread1139_ifconv:8 %add_ln191_9 = add i32 %sext_ln191_20, i32 %arrayidx2924_2_1_promoted867_load

]]></Node>
<StgValue><ssdm name="add_ln191_9"/></StgValue>
</operation>

<operation id="1428" st_id="89" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.thread1139_ifconv:9 %add_ln191_10 = add i32 %sext_ln191_21, i32 %arrayidx2924_2_2_promoted881_load

]]></Node>
<StgValue><ssdm name="add_ln191_10"/></StgValue>
</operation>

<operation id="1429" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="64" op_0_bw="9">
<![CDATA[
.thread1139_ifconv:13 %zext_ln186_2 = zext i9 %add_ln186_5

]]></Node>
<StgValue><ssdm name="zext_ln186_2"/></StgValue>
</operation>

<operation id="1430" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.thread1139_ifconv:14 %output_l1_1_addr_2 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln186_2

]]></Node>
<StgValue><ssdm name="output_l1_1_addr_2"/></StgValue>
</operation>

<operation id="1431" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
.thread1139_ifconv:15 %output_l1_1_load = load i9 %output_l1_1_addr_2, void %store_ln197

]]></Node>
<StgValue><ssdm name="output_l1_1_load"/></StgValue>
</operation>

<operation id="1432" st_id="89" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.thread1139_ifconv:18 %mul_ln191_11 = mul i16 %sext_ln191_22, i16 %p_cast79

]]></Node>
<StgValue><ssdm name="mul_ln191_11"/></StgValue>
</operation>

<operation id="1433" st_id="89" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="or_ln192_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb1073:0 %add_ln197_5 = add i9 %sub314_cast, i9 %mul_ln83_1

]]></Node>
<StgValue><ssdm name="add_ln197_5"/></StgValue>
</operation>

<operation id="1434" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="or_ln192_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="64" op_0_bw="9">
<![CDATA[
bb1073:1 %zext_ln197_5 = zext i9 %add_ln197_5

]]></Node>
<StgValue><ssdm name="zext_ln197_5"/></StgValue>
</operation>

<operation id="1435" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="or_ln192_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1073:2 %output_l1_1_addr_3 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln197_5

]]></Node>
<StgValue><ssdm name="output_l1_1_addr_3"/></StgValue>
</operation>

<operation id="1436" st_id="89" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="or_ln192_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb1073:3 %store_ln197 = store i32 %add_ln191_8, i9 %output_l1_1_addr_3, void %store_ln197, i32 %output_l1_1_load

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="1437" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
<literal name="or_ln192_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="0">
<![CDATA[
bb1073:4 %br_ln198 = br void %._crit_edge325

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>

<operation id="1438" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge325:0 %arrayidx2924_3_promoted895_load = load i32 %arrayidx2924_3_promoted895

]]></Node>
<StgValue><ssdm name="arrayidx2924_3_promoted895_load"/></StgValue>
</operation>

<operation id="1439" st_id="89" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge325:2 %mul_ln191_12 = mul i16 %sext_ln191_24, i16 %p_cast81

]]></Node>
<StgValue><ssdm name="mul_ln191_12"/></StgValue>
</operation>

<operation id="1440" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="32" op_0_bw="16">
<![CDATA[
._crit_edge325:3 %sext_ln191_25 = sext i16 %mul_ln191_12

]]></Node>
<StgValue><ssdm name="sext_ln191_25"/></StgValue>
</operation>

<operation id="1441" st_id="89" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge325:4 %add_ln191_12 = add i32 %sext_ln191_25, i32 %arrayidx2924_3_promoted895_load

]]></Node>
<StgValue><ssdm name="add_ln191_12"/></StgValue>
</operation>

<operation id="1442" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="16" op_0_bw="8">
<![CDATA[
bb1069:3 %sext_ln191_27 = sext i8 %select_ln168

]]></Node>
<StgValue><ssdm name="sext_ln191_27"/></StgValue>
</operation>

<operation id="1443" st_id="89" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1069:4 %mul_ln191_13 = mul i16 %sext_ln191_26, i16 %p_cast83

]]></Node>
<StgValue><ssdm name="mul_ln191_13"/></StgValue>
</operation>

<operation id="1444" st_id="89" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1069:6 %mul_ln191_14 = mul i16 %sext_ln191_27, i16 %p_cast85

]]></Node>
<StgValue><ssdm name="mul_ln191_14"/></StgValue>
</operation>

<operation id="1445" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
bb1069._crit_edge:3 %store_ln168 = store i8 %data_l1_0_0_load, i8 %arrayidx2562_2_3_promoted888, i8 %arrayidx2562_2_3_promoted888_load

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1446" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
bb1069._crit_edge:5 %store_ln168 = store i8 %select_ln168, i8 %arrayidx2562_2_2_promoted874, i8 %arrayidx2562_2_2_promoted874_load

]]></Node>
<StgValue><ssdm name="store_ln168"/></StgValue>
</operation>

<operation id="1447" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
bb1069._crit_edge:8 %store_ln191 = store i32 %add_ln191_9, i32 %arrayidx2924_2_promoted853, i32 %arrayidx2924_2_promoted853_load

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="1448" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
bb1069._crit_edge:11 %store_ln191 = store i32 %add_ln191_7, i32 %arrayidx2924_1_2_promoted832, i32 %arrayidx2924_1_2_promoted832_load

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1449" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
bb1091.split_ifconv:4 %specloopname_ln161 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln161"/></StgValue>
</operation>

<operation id="1450" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb1091.split_ifconv:38 %add_ln166_3 = add i9, i9 %empty_57

]]></Node>
<StgValue><ssdm name="add_ln166_3"/></StgValue>
</operation>

<operation id="1451" st_id="90" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.thread1139_ifconv:9 %add_ln191_10 = add i32 %sext_ln191_21, i32 %arrayidx2924_2_2_promoted881_load

]]></Node>
<StgValue><ssdm name="add_ln191_10"/></StgValue>
</operation>

<operation id="1452" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln168" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
.thread1139_ifconv:15 %output_l1_1_load = load i9 %output_l1_1_addr_2, void %store_ln197

]]></Node>
<StgValue><ssdm name="output_l1_1_load"/></StgValue>
</operation>

<operation id="1453" st_id="90" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="953" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.thread1139_ifconv:16 %select_ln168_5 = select i1 %icmp_ln168, i32 %output_l1_1_load, i32

]]></Node>
<StgValue><ssdm name="select_ln168_5"/></StgValue>
</operation>

<operation id="1454" st_id="90" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.thread1139_ifconv:18 %mul_ln191_11 = mul i16 %sext_ln191_22, i16 %p_cast79

]]></Node>
<StgValue><ssdm name="mul_ln191_11"/></StgValue>
</operation>

<operation id="1455" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="32" op_0_bw="16">
<![CDATA[
.thread1139_ifconv:19 %sext_ln191_23 = sext i16 %mul_ln191_11

]]></Node>
<StgValue><ssdm name="sext_ln191_23"/></StgValue>
</operation>

<operation id="1456" st_id="90" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.thread1139_ifconv:20 %add_ln191_11 = add i32 %select_ln168_5, i32 %sext_ln191_23

]]></Node>
<StgValue><ssdm name="add_ln191_11"/></StgValue>
</operation>

<operation id="1457" st_id="90" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge325:4 %add_ln191_12 = add i32 %sext_ln191_25, i32 %arrayidx2924_3_promoted895_load

]]></Node>
<StgValue><ssdm name="add_ln191_12"/></StgValue>
</operation>

<operation id="1458" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln192_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb1070:0 %add_ln197_6 = add i9 %add_ln166_3, i9 %mul_ln83_1

]]></Node>
<StgValue><ssdm name="add_ln197_6"/></StgValue>
</operation>

<operation id="1459" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln192_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="64" op_0_bw="9">
<![CDATA[
bb1070:1 %zext_ln197_6 = zext i9 %add_ln197_6

]]></Node>
<StgValue><ssdm name="zext_ln197_6"/></StgValue>
</operation>

<operation id="1460" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln192_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1070:2 %output_l1_0_addr_1 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln197_6

]]></Node>
<StgValue><ssdm name="output_l1_0_addr_1"/></StgValue>
</operation>

<operation id="1461" st_id="90" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln192_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
bb1070:3 %store_ln197 = store i32 %add_ln191_12, i9 %output_l1_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="1462" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln192_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="0">
<![CDATA[
bb1070:4 %br_ln198 = br void %bb1069

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>

<operation id="1463" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="32" op_0_bw="32">
<![CDATA[
bb1069:0 %arrayidx2924_3_1_promoted902_load = load i32 %arrayidx2924_3_1_promoted902

]]></Node>
<StgValue><ssdm name="arrayidx2924_3_1_promoted902_load"/></StgValue>
</operation>

<operation id="1464" st_id="90" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1069:4 %mul_ln191_13 = mul i16 %sext_ln191_26, i16 %p_cast83

]]></Node>
<StgValue><ssdm name="mul_ln191_13"/></StgValue>
</operation>

<operation id="1465" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="32" op_0_bw="16">
<![CDATA[
bb1069:5 %sext_ln191_28 = sext i16 %mul_ln191_13

]]></Node>
<StgValue><ssdm name="sext_ln191_28"/></StgValue>
</operation>

<operation id="1466" st_id="90" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1069:6 %mul_ln191_14 = mul i16 %sext_ln191_27, i16 %p_cast85

]]></Node>
<StgValue><ssdm name="mul_ln191_14"/></StgValue>
</operation>

<operation id="1467" st_id="90" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1069:8 %add_ln191_13 = add i32 %sext_ln191_28, i32 %arrayidx2924_3_1_promoted902_load

]]></Node>
<StgValue><ssdm name="add_ln191_13"/></StgValue>
</operation>

<operation id="1468" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="993" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb1069:10 %add_ln186_6 = add i9 %empty_57, i9 %mul_ln83_1

]]></Node>
<StgValue><ssdm name="add_ln186_6"/></StgValue>
</operation>

<operation id="1469" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="16" op_0_bw="8">
<![CDATA[
bb1069:14 %sext_ln191_30 = sext i8 %data_l1_0_0_load

]]></Node>
<StgValue><ssdm name="sext_ln191_30"/></StgValue>
</operation>

<operation id="1470" st_id="90" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1069:15 %mul_ln191_15 = mul i16 %sext_ln191_30, i16 %sext_ln161

]]></Node>
<StgValue><ssdm name="mul_ln191_15"/></StgValue>
</operation>

<operation id="1471" st_id="90" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln192_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
bb1068:0 %add_ln197_7 = add i9 %add_ln166_3, i9 %mul_ln83_1

]]></Node>
<StgValue><ssdm name="add_ln197_7"/></StgValue>
</operation>

<operation id="1472" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
bb1069._crit_edge:6 %store_ln191 = store i32 %add_ln191_10, i32 %arrayidx2924_2_1_promoted867, i32 %arrayidx2924_2_1_promoted867_load

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1473" st_id="91" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.thread1139_ifconv:20 %add_ln191_11 = add i32 %select_ln168_5, i32 %sext_ln191_23

]]></Node>
<StgValue><ssdm name="add_ln191_11"/></StgValue>
</operation>

<operation id="1474" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="32" op_0_bw="32">
<![CDATA[
bb1069:1 %arrayidx2924_3_2_promoted909_load = load i32 %arrayidx2924_3_2_promoted909

]]></Node>
<StgValue><ssdm name="arrayidx2924_3_2_promoted909_load"/></StgValue>
</operation>

<operation id="1475" st_id="91" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1069:6 %mul_ln191_14 = mul i16 %sext_ln191_27, i16 %p_cast85

]]></Node>
<StgValue><ssdm name="mul_ln191_14"/></StgValue>
</operation>

<operation id="1476" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="32" op_0_bw="16">
<![CDATA[
bb1069:7 %sext_ln191_29 = sext i16 %mul_ln191_14

]]></Node>
<StgValue><ssdm name="sext_ln191_29"/></StgValue>
</operation>

<operation id="1477" st_id="91" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1069:8 %add_ln191_13 = add i32 %sext_ln191_28, i32 %arrayidx2924_3_1_promoted902_load

]]></Node>
<StgValue><ssdm name="add_ln191_13"/></StgValue>
</operation>

<operation id="1478" st_id="91" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1069:9 %add_ln191_14 = add i32 %sext_ln191_29, i32 %arrayidx2924_3_2_promoted909_load

]]></Node>
<StgValue><ssdm name="add_ln191_14"/></StgValue>
</operation>

<operation id="1479" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="64" op_0_bw="9">
<![CDATA[
bb1069:11 %zext_ln186_3 = zext i9 %add_ln186_6

]]></Node>
<StgValue><ssdm name="zext_ln186_3"/></StgValue>
</operation>

<operation id="1480" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1069:12 %output_l1_0_addr_2 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln186_3

]]></Node>
<StgValue><ssdm name="output_l1_0_addr_2"/></StgValue>
</operation>

<operation id="1481" st_id="91" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
bb1069:13 %output_l1_0_load = load i9 %output_l1_0_addr_2, void %store_ln197

]]></Node>
<StgValue><ssdm name="output_l1_0_load"/></StgValue>
</operation>

<operation id="1482" st_id="91" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1069:15 %mul_ln191_15 = mul i16 %sext_ln191_30, i16 %sext_ln161

]]></Node>
<StgValue><ssdm name="mul_ln191_15"/></StgValue>
</operation>

<operation id="1483" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln192_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="64" op_0_bw="9">
<![CDATA[
bb1068:1 %zext_ln197_7 = zext i9 %add_ln197_7

]]></Node>
<StgValue><ssdm name="zext_ln197_7"/></StgValue>
</operation>

<operation id="1484" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln192_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
bb1068:2 %output_l1_0_addr_3 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln197_7

]]></Node>
<StgValue><ssdm name="output_l1_0_addr_3"/></StgValue>
</operation>

<operation id="1485" st_id="91" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln192_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="0" op_0_bw="32" op_1_bw="9" op_2_bw="0" op_3_bw="0">
<![CDATA[
bb1068:3 %store_ln197 = store i32 %add_ln191_12, i9 %output_l1_0_addr_3, void %store_ln197, i32 %output_l1_0_load

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="1486" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln192_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="0">
<![CDATA[
bb1068:4 %br_ln198 = br void %bb1069._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln198"/></StgValue>
</operation>

<operation id="1487" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
bb1069._crit_edge:2 %store_ln191 = store i32 %add_ln191_13, i32 %arrayidx2924_3_promoted895, i32 %arrayidx2924_3_promoted895_load

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="1488" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
bb1069._crit_edge:4 %store_ln191 = store i32 %add_ln191_11, i32 %arrayidx2924_2_2_promoted881, i32 %arrayidx2924_2_2_promoted881_load

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1489" st_id="92" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1069:9 %add_ln191_14 = add i32 %sext_ln191_29, i32 %arrayidx2924_3_2_promoted909_load

]]></Node>
<StgValue><ssdm name="add_ln191_14"/></StgValue>
</operation>

<operation id="1490" st_id="92" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="32" op_0_bw="9" op_1_bw="0">
<![CDATA[
bb1069:13 %output_l1_0_load = load i9 %output_l1_0_addr_2, void %store_ln197

]]></Node>
<StgValue><ssdm name="output_l1_0_load"/></StgValue>
</operation>

<operation id="1491" st_id="92" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
bb1069:15 %mul_ln191_15 = mul i16 %sext_ln191_30, i16 %sext_ln161

]]></Node>
<StgValue><ssdm name="mul_ln191_15"/></StgValue>
</operation>

<operation id="1492" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="32" op_0_bw="16">
<![CDATA[
bb1069:16 %sext_ln191_31 = sext i16 %mul_ln191_15

]]></Node>
<StgValue><ssdm name="sext_ln191_31"/></StgValue>
</operation>

<operation id="1493" st_id="92" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1069:17 %add_ln191_15 = add i32 %output_l1_0_load, i32 %sext_ln191_31

]]></Node>
<StgValue><ssdm name="add_ln191_15"/></StgValue>
</operation>

<operation id="1494" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
bb1069._crit_edge:1 %store_ln191 = store i32 %add_ln191_14, i32 %arrayidx2924_3_1_promoted902, i32 %arrayidx2924_3_1_promoted902_load

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1495" st_id="93" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb1069:17 %add_ln191_15 = add i32 %output_l1_0_load, i32 %sext_ln191_31

]]></Node>
<StgValue><ssdm name="add_ln191_15"/></StgValue>
</operation>

<operation id="1496" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
bb1069._crit_edge:0 %store_ln191 = store i32 %add_ln191_15, i32 %arrayidx2924_3_2_promoted909, i32 %arrayidx2924_3_2_promoted909_load

]]></Node>
<StgValue><ssdm name="store_ln191"/></StgValue>
</operation>

<operation id="1497" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln161" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="0" op_0_bw="0">
<![CDATA[
bb1069._crit_edge:24 %br_ln0 = br void %bb1091

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1498" st_id="94" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
._crit_edge297.loopexit:0 %add_ln105 = add i64 %select_ln103, i64

]]></Node>
<StgValue><ssdm name="add_ln105"/></StgValue>
</operation>

<operation id="1499" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge297.loopexit:1 %br_ln0 = br void %bb1094

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1500" st_id="95" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge319.loopexit.preheader:2 %mul_ln212 = mul i24 %zext_ln212, i24 %zext_ln212_1

]]></Node>
<StgValue><ssdm name="mul_ln212"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1501" st_id="96" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge319.loopexit.preheader:2 %mul_ln212 = mul i24 %zext_ln212, i24 %zext_ln212_1

]]></Node>
<StgValue><ssdm name="mul_ln212"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1502" st_id="97" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
._crit_edge319.loopexit.preheader:2 %mul_ln212 = mul i24 %zext_ln212, i24 %zext_ln212_1

]]></Node>
<StgValue><ssdm name="mul_ln212"/></StgValue>
</operation>

<operation id="1503" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge319.loopexit.preheader:3 %icmp_ln214 = icmp_eq  i16 %mul216, i16

]]></Node>
<StgValue><ssdm name="icmp_ln214"/></StgValue>
</operation>

<operation id="1504" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge319.loopexit.preheader:4 %br_ln212 = br void %bb

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1505" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="24" op_0_bw="24" op_1_bw="0" op_2_bw="24" op_3_bw="0">
<![CDATA[
bb:0 %indvar_flatten163 = phi i24, void %._crit_edge319.loopexit.preheader, i24 %add_ln212, void %._crit_edge319.loopexit

]]></Node>
<StgValue><ssdm name="indvar_flatten163"/></StgValue>
</operation>

<operation id="1506" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
bb:1 %k_3 = phi i6, void %._crit_edge319.loopexit.preheader, i6 %select_ln212_1, void %._crit_edge319.loopexit

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="1507" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
bb:2 %indvar_flatten149 = phi i19, void %._crit_edge319.loopexit.preheader, i19 %select_ln213_3, void %._crit_edge319.loopexit

]]></Node>
<StgValue><ssdm name="indvar_flatten149"/></StgValue>
</operation>

<operation id="1508" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="24" op_1_bw="24">
<![CDATA[
bb:6 %icmp_ln212 = icmp_eq  i24 %indvar_flatten163, i24 %mul_ln212

]]></Node>
<StgValue><ssdm name="icmp_ln212"/></StgValue>
</operation>

<operation id="1509" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
bb:7 %add_ln212 = add i24 %indvar_flatten163, i24

]]></Node>
<StgValue><ssdm name="add_ln212"/></StgValue>
</operation>

<operation id="1510" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb:8 %br_ln212 = br i1 %icmp_ln212, void %._crit_edge319.loopexit, void %._crit_edge249.loopexit

]]></Node>
<StgValue><ssdm name="br_ln212"/></StgValue>
</operation>

<operation id="1511" st_id="98" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge319.loopexit:2 %icmp_ln213 = icmp_eq  i19 %indvar_flatten149, i19 %bound20

]]></Node>
<StgValue><ssdm name="icmp_ln213"/></StgValue>
</operation>

<operation id="1512" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge319.loopexit:4 %add_ln212_1 = add i6, i6 %k_3

]]></Node>
<StgValue><ssdm name="add_ln212_1"/></StgValue>
</operation>

<operation id="1513" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
._crit_edge319.loopexit:5 %select_ln212_1 = select i1 %icmp_ln213, i6 %add_ln212_1, i6 %k_3

]]></Node>
<StgValue><ssdm name="select_ln212_1"/></StgValue>
</operation>

<operation id="1514" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="9" op_0_bw="6">
<![CDATA[
._crit_edge319.loopexit:6 %zext_ln212_2 = zext i6 %select_ln212_1

]]></Node>
<StgValue><ssdm name="zext_ln212_2"/></StgValue>
</operation>

<operation id="1515" st_id="98" stage="3" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge319.loopexit:7 %mul_ln212_1 = mul i9 %zext_ln212_2, i9 %trunc_ln213

]]></Node>
<StgValue><ssdm name="mul_ln212_1"/></StgValue>
</operation>

<operation id="1516" st_id="98" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
._crit_edge319.loopexit:39 %add_ln213_1 = add i19, i19 %indvar_flatten149

]]></Node>
<StgValue><ssdm name="add_ln213_1"/></StgValue>
</operation>

<operation id="1517" st_id="98" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="19" op_0_bw="1" op_1_bw="19" op_2_bw="19">
<![CDATA[
._crit_edge319.loopexit:40 %select_ln213_3 = select i1 %icmp_ln213, i19, i19 %add_ln213_1

]]></Node>
<StgValue><ssdm name="select_ln213_3"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1518" st_id="99" stage="2" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge319.loopexit:7 %mul_ln212_1 = mul i9 %zext_ln212_2, i9 %trunc_ln213

]]></Node>
<StgValue><ssdm name="mul_ln212_1"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1519" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
bb:3 %ki = phi i3, void %._crit_edge319.loopexit.preheader, i3 %select_ln213_2, void %._crit_edge319.loopexit

]]></Node>
<StgValue><ssdm name="ki"/></StgValue>
</operation>

<operation id="1520" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
bb:4 %wh = phi i16, void %._crit_edge319.loopexit.preheader, i16 %add_ln214, void %._crit_edge319.loopexit

]]></Node>
<StgValue><ssdm name="wh"/></StgValue>
</operation>

<operation id="1521" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
bb:5 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1522" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge319.loopexit:3 %select_ln212 = select i1 %icmp_ln213, i3, i3 %ki

]]></Node>
<StgValue><ssdm name="select_ln212"/></StgValue>
</operation>

<operation id="1523" st_id="100" stage="1" lat="3">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge319.loopexit:7 %mul_ln212_1 = mul i9 %zext_ln212_2, i9 %trunc_ln213

]]></Node>
<StgValue><ssdm name="mul_ln212_1"/></StgValue>
</operation>

<operation id="1524" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
<literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="2" op_0_bw="3">
<![CDATA[
._crit_edge319.loopexit:8 %trunc_ln215 = trunc i3 %ki

]]></Node>
<StgValue><ssdm name="trunc_ln215"/></StgValue>
</operation>

<operation id="1525" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge319.loopexit:9 %select_ln212_2 = select i1 %icmp_ln213, i2, i2 %trunc_ln215

]]></Node>
<StgValue><ssdm name="select_ln212_2"/></StgValue>
</operation>

<operation id="1526" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
<literal name="icmp_ln213" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge319.loopexit:11 %icmp_ln214_1 = icmp_eq  i16 %wh, i16 %mul216

]]></Node>
<StgValue><ssdm name="icmp_ln214_1"/></StgValue>
</operation>

<operation id="1527" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
._crit_edge319.loopexit:12 %select_ln212_3 = select i1 %icmp_ln213, i1 %icmp_ln214, i1 %icmp_ln214_1

]]></Node>
<StgValue><ssdm name="select_ln212_3"/></StgValue>
</operation>

<operation id="1528" st_id="100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
._crit_edge319.loopexit:13 %add_ln213 = add i3, i3 %select_ln212

]]></Node>
<StgValue><ssdm name="add_ln213"/></StgValue>
</operation>

<operation id="1529" st_id="100" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
._crit_edge319.loopexit:15 %or_ln213 = or i1 %select_ln212_3, i1 %icmp_ln213

]]></Node>
<StgValue><ssdm name="or_ln213"/></StgValue>
</operation>

<operation id="1530" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
._crit_edge319.loopexit:16 %select_ln213 = select i1 %or_ln213, i16, i16 %wh

]]></Node>
<StgValue><ssdm name="select_ln213"/></StgValue>
</operation>

<operation id="1531" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="2" op_0_bw="3">
<![CDATA[
._crit_edge319.loopexit:17 %trunc_ln215_1 = trunc i3 %add_ln213

]]></Node>
<StgValue><ssdm name="trunc_ln215_1"/></StgValue>
</operation>

<operation id="1532" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
._crit_edge319.loopexit:18 %select_ln213_1 = select i1 %select_ln212_3, i2 %trunc_ln215_1, i2 %select_ln212_2

]]></Node>
<StgValue><ssdm name="select_ln213_1"/></StgValue>
</operation>

<operation id="1533" st_id="100" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
._crit_edge319.loopexit:20 %select_ln213_2 = select i1 %select_ln212_3, i3 %add_ln213, i3 %select_ln212

]]></Node>
<StgValue><ssdm name="select_ln213_2"/></StgValue>
</operation>

<operation id="1534" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="9" op_0_bw="16">
<![CDATA[
._crit_edge319.loopexit:21 %empty_61 = trunc i16 %select_ln213

]]></Node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="1535" st_id="100" stage="2" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge319.loopexit:23 %add_ln215 = add i9 %empty_61, i9 %mul_ln212_1

]]></Node>
<StgValue><ssdm name="add_ln215"/></StgValue>
</operation>

<operation id="1536" st_id="100" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge319.loopexit:38 %add_ln214 = add i16, i16 %select_ln213

]]></Node>
<StgValue><ssdm name="add_ln214"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1537" st_id="101" stage="1" lat="2">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
._crit_edge319.loopexit:23 %add_ln215 = add i9 %empty_61, i9 %mul_ln212_1

]]></Node>
<StgValue><ssdm name="add_ln215"/></StgValue>
</operation>

<operation id="1538" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="64" op_0_bw="9">
<![CDATA[
._crit_edge319.loopexit:24 %zext_ln215 = zext i9 %add_ln215

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="1539" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge319.loopexit:25 %output_l1_0_addr_4 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="output_l1_0_addr_4"/></StgValue>
</operation>

<operation id="1540" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge319.loopexit:26 %output_l1_0_load_1 = load i9 %output_l1_0_addr_4

]]></Node>
<StgValue><ssdm name="output_l1_0_load_1"/></StgValue>
</operation>

<operation id="1541" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge319.loopexit:27 %output_l1_1_addr_4 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="output_l1_1_addr_4"/></StgValue>
</operation>

<operation id="1542" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge319.loopexit:28 %output_l1_1_load_1 = load i9 %output_l1_1_addr_4

]]></Node>
<StgValue><ssdm name="output_l1_1_load_1"/></StgValue>
</operation>

<operation id="1543" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge319.loopexit:29 %output_l1_2_addr_4 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="output_l1_2_addr_4"/></StgValue>
</operation>

<operation id="1544" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge319.loopexit:30 %output_l1_2_load_1 = load i9 %output_l1_2_addr_4

]]></Node>
<StgValue><ssdm name="output_l1_2_load_1"/></StgValue>
</operation>

<operation id="1545" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge319.loopexit:31 %output_l1_3_addr_4 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln215

]]></Node>
<StgValue><ssdm name="output_l1_3_addr_4"/></StgValue>
</operation>

<operation id="1546" st_id="101" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge319.loopexit:32 %output_l1_3_load_1 = load i9 %output_l1_3_addr_4

]]></Node>
<StgValue><ssdm name="output_l1_3_load_1"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1547" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge319.loopexit:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_212_27_VITIS_LOOP_213_28_VITIS_LOOP_214_29_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1548" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
._crit_edge319.loopexit:1 %empty_60 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="1549" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge319.loopexit:10 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1550" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge319.loopexit:14 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_213_28_VITIS_LOOP_214_29_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="1551" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
._crit_edge319.loopexit:19 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1552" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge319.loopexit:22 %specloopname_ln214 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln214"/></StgValue>
</operation>

<operation id="1553" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge319.loopexit:26 %output_l1_0_load_1 = load i9 %output_l1_0_addr_4

]]></Node>
<StgValue><ssdm name="output_l1_0_load_1"/></StgValue>
</operation>

<operation id="1554" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge319.loopexit:28 %output_l1_1_load_1 = load i9 %output_l1_1_addr_4

]]></Node>
<StgValue><ssdm name="output_l1_1_load_1"/></StgValue>
</operation>

<operation id="1555" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge319.loopexit:30 %output_l1_2_load_1 = load i9 %output_l1_2_addr_4

]]></Node>
<StgValue><ssdm name="output_l1_2_load_1"/></StgValue>
</operation>

<operation id="1556" st_id="102" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="32" op_0_bw="9">
<![CDATA[
._crit_edge319.loopexit:32 %output_l1_3_load_1 = load i9 %output_l1_3_addr_4

]]></Node>
<StgValue><ssdm name="output_l1_3_load_1"/></StgValue>
</operation>

<operation id="1557" st_id="102" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
._crit_edge319.loopexit:33 %tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %output_l1_0_load_1, i32 %output_l1_1_load_1, i32 %output_l1_2_load_1, i32 %output_l1_3_load_1, i2 %select_ln213_1

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="1558" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="8" op_0_bw="32">
<![CDATA[
._crit_edge319.loopexit:34 %tmp_data_V = trunc i32 %tmp_2

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="1559" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="32" op_0_bw="8">
<![CDATA[
._crit_edge319.loopexit:35 %op_assign_cast_cast_cast_cast = sext i8 %tmp_data_V

]]></Node>
<StgValue><ssdm name="op_assign_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="1560" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="64" op_0_bw="32">
<![CDATA[
._crit_edge319.loopexit:36 %op_assign_cast_cast_cast_cast_cast = zext i32 %op_assign_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="op_assign_cast_cast_cast_cast_cast"/></StgValue>
</operation>

<operation id="1561" st_id="102" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
._crit_edge319.loopexit:37 %write_ln543 = write void @_ssdm_op_Write.ap_fifo.volatile.i64P, i64 %conv_out_V, i64 %op_assign_cast_cast_cast_cast_cast

]]></Node>
<StgValue><ssdm name="write_ln543"/></StgValue>
</operation>

<operation id="1562" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln212" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge319.loopexit:41 %br_ln0 = br void %bb

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1563" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="0">
<![CDATA[
._crit_edge249.loopexit:0 %ret_ln219 = ret

]]></Node>
<StgValue><ssdm name="ret_ln219"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
