###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Mon Oct 16 21:06:37 2023
#  Command:           optDesign -preCTS
###############################################################
Path 1: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[0] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][6] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.252
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.549
- Arrival Time                  9.477
= Slack Time                    0.072
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |             | 0.000 |       |   0.000 |    0.072 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^   | MX2X6M      | 0.000 | 0.000 |   0.000 |    0.072 | 
     | U0_RegFile/\regArr_reg[0][6]            | CK ^ -> Q ^  | SDFFRHQX2M  | 0.103 | 0.269 |   0.269 |    0.341 | 
     | U0_RegFile/FE_OFC23_Operand_A_6_        | A ^ -> Y ^   | BUFX6M      | 0.271 | 0.219 |   0.488 |    0.559 | 
     | U0_ALU/div_52/U26                       | A ^ -> Y v   | CLKINVX2M   | 0.094 | 0.104 |   0.592 |    0.663 | 
     | U0_ALU/div_52/U25                       | B v -> Y ^   | NAND2X2M    | 0.184 | 0.137 |   0.729 |    0.801 | 
     | U0_ALU/div_52/FE_RC_28_0                | AN ^ -> Y ^  | NAND2BX2M   | 0.163 | 0.184 |   0.913 |    0.984 | 
     | U0_ALU/div_52/FE_RC_39_0                | A ^ -> Y v   | INVX2M      | 0.056 | 0.061 |   0.974 |    1.045 | 
     | U0_ALU/div_52/FE_RC_38_0                | B v -> Y ^   | NOR2X2M     | 0.131 | 0.110 |   1.084 |    1.155 | 
     | U0_ALU/div_52/FE_RC_36_0                | B ^ -> Y v   | MXI2X1M     | 0.156 | 0.100 |   1.184 |    1.256 | 
     | U0_ALU/div_52/FE_RC_32_0                | A0 v -> Y v  | AO2B2X2M    | 0.114 | 0.308 |   1.492 |    1.564 | 
     | U0_ALU/div_52/FE_RC_87_0                | A v -> Y v   | AND2X2M     | 0.100 | 0.195 |   1.687 |    1.759 | 
     | U0_ALU/div_52/FE_RC_86_0                | A v -> Y ^   | INVX2M      | 0.061 | 0.065 |   1.753 |    1.824 | 
     | U0_ALU/div_52/FE_RC_108_0               | B ^ -> Y v   | CLKNAND2X2M | 0.106 | 0.090 |   1.843 |    1.915 | 
     | U0_ALU/div_52/FE_RC_107_0               | A v -> Y ^   | CLKNAND2X2M | 0.080 | 0.072 |   1.915 |    1.987 | 
     | U0_ALU/div_52/FE_RC_106_0               | A ^ -> Y v   | NAND2X2M    | 0.096 | 0.076 |   1.991 |    2.063 | 
     | U0_ALU/div_52/FE_RC_105_0               | A v -> Y ^   | NAND2X4M    | 0.253 | 0.171 |   2.162 |    2.233 | 
     | U0_ALU/div_52/FE_RC_158_0               | A ^ -> Y v   | CLKINVX2M   | 0.188 | 0.180 |   2.342 |    2.413 | 
     | U0_ALU/div_52/FE_RC_164_0               | B v -> Y v   | AND2X2M     | 0.095 | 0.236 |   2.577 |    2.649 | 
     | U0_ALU/div_52/FE_RC_165_0               | A1 v -> Y ^  | OAI21X2M    | 0.200 | 0.173 |   2.750 |    2.822 | 
     | U0_ALU/div_52/FE_RC_179_0               | A ^ -> Y v   | INVX2M      | 0.074 | 0.079 |   2.829 |    2.901 | 
     | U0_ALU/div_52/FE_RC_196_0               | A v -> Y ^   | INVX2M      | 0.096 | 0.080 |   2.910 |    2.981 | 
     | U0_ALU/div_52/FE_RC_190_0               | C ^ -> Y v   | NAND3X4M    | 0.106 | 0.108 |   3.017 |    3.089 | 
     | U0_ALU/div_52/FE_RC_202_0               | A v -> Y v   | AND2X8M     | 0.072 | 0.172 |   3.189 |    3.261 | 
     | U0_ALU/div_52/FE_RC_225_0               | B v -> Y v   | AND2X2M     | 0.097 | 0.203 |   3.393 |    3.464 | 
     | U0_ALU/div_52/FE_RC_228_0               | B v -> Y ^   | NOR3X2M     | 0.250 | 0.201 |   3.594 |    3.665 | 
     | U0_ALU/div_52/FE_RC_317_0               | A ^ -> Y ^   | OR2X2M      | 0.149 | 0.200 |   3.794 |    3.866 | 
     | U0_ALU/div_52/FE_RC_322_0               | B ^ -> Y v   | NAND2X2M    | 0.182 | 0.127 |   3.921 |    3.993 | 
     | U0_ALU/div_52/FE_RC_311_0               | A v -> Y ^   | INVX2M      | 0.079 | 0.086 |   4.008 |    4.079 | 
     | U0_ALU/div_52/FE_RC_310_0               | B ^ -> Y v   | CLKNAND2X2M | 0.108 | 0.089 |   4.097 |    4.168 | 
     | U0_ALU/div_52/FE_RC_309_0               | A v -> Y ^   | CLKNAND2X2M | 0.073 | 0.070 |   4.167 |    4.238 | 
     | U0_ALU/div_52/FE_RC_308_0               | A ^ -> Y v   | CLKNAND2X2M | 0.123 | 0.090 |   4.257 |    4.328 | 
     | U0_ALU/div_52/FE_RC_302_0               | B v -> Y ^   | NAND2X2M    | 0.074 | 0.083 |   4.340 |    4.411 | 
     | U0_ALU/div_52/U36                       | B ^ -> Y ^   | CLKMX2X2M   | 0.166 | 0.245 |   4.585 |    4.656 | 
     | U0_ALU/div_52/FE_RC_398_0               | AN ^ -> Y ^  | NAND2BX2M   | 0.157 | 0.177 |   4.761 |    4.833 | 
     | U0_ALU/div_52/FE_RC_433_0               | A ^ -> Y v   | INVX2M      | 0.053 | 0.057 |   4.819 |    4.890 | 
     | U0_ALU/div_52/FE_RC_432_0               | B v -> Y ^   | NOR2X2M     | 0.149 | 0.120 |   4.939 |    5.011 | 
     | U0_ALU/div_52/FE_RC_431_0               | A ^ -> Y v   | NAND2X2M    | 0.094 | 0.095 |   5.034 |    5.105 | 
     | U0_ALU/div_52/FE_RC_430_0               | A v -> Y ^   | NAND3X4M    | 0.109 | 0.083 |   5.117 |    5.189 | 
     | U0_ALU/div_52/FE_RC_429_0               | A ^ -> Y v   | NAND2X5M    | 0.167 | 0.117 |   5.234 |    5.305 | 
     | U0_ALU/div_52/FE_RC_489_0               | A v -> Y ^   | INVX6M      | 0.126 | 0.123 |   5.357 |    5.428 | 
     | U0_ALU/div_52/U48                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.216 | 0.315 |   5.672 |    5.744 | 
     | U0_ALU/div_52/FE_RC_524_0               | A v -> Y ^   | CLKNAND2X2M | 0.149 | 0.146 |   5.819 |    5.890 | 
     | U0_ALU/div_52/FE_RC_530_0               | A ^ -> Y v   | INVX2M      | 0.064 | 0.071 |   5.889 |    5.961 | 
     | U0_ALU/div_52/FE_RC_529_0               | A v -> Y ^   | NOR2X2M     | 0.152 | 0.110 |   5.999 |    6.071 | 
     | U0_ALU/div_52/FE_RC_526_0               | B ^ -> Y v   | NAND2X2M    | 0.088 | 0.093 |   6.092 |    6.164 | 
     | U0_ALU/div_52/FE_RC_525_0               | A v -> Y ^   | CLKNAND2X4M | 0.083 | 0.059 |   6.152 |    6.223 | 
     | U0_ALU/div_52/FE_RC_509_0               | C ^ -> Y v   | NAND4X2M    | 0.149 | 0.139 |   6.290 |    6.362 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFHX1M    | 0.123 | 0.296 |   6.586 |    6.657 | 
     | U0_ALU/div_52/U71                       | A v -> Y v   | AND2X8M     | 0.096 | 0.197 |   6.783 |    6.854 | 
     | U0_ALU/div_52/U61                       | S0 v -> Y v  | MX2X2M      | 0.104 | 0.197 |   6.980 |    7.052 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_1 | A v -> CO v  | ADDFHX2M    | 0.123 | 0.420 |   7.400 |    7.472 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_2 | CI v -> CO v | ADDFHX2M    | 0.098 | 0.255 |   7.655 |    7.727 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_3 | CI v -> CO v | ADDFHX2M    | 0.089 | 0.237 |   7.892 |    7.964 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_4 | CI v -> CO v | ADDFHX2M    | 0.093 | 0.238 |   8.131 |    8.202 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_5 | CI v -> CO v | ADDFHX2M    | 0.106 | 0.255 |   8.386 |    8.457 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_6 | CI v -> CO v | ADDFHX2M    | 0.092 | 0.243 |   8.629 |    8.700 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_0_7 | CI v -> CO v | ADDFHX2M    | 0.121 | 0.271 |   8.900 |    8.972 | 
     | U0_ALU/U88                              | C0 v -> Y ^  | AOI222X4M   | 0.443 | 0.381 |   9.281 |    9.353 | 
     | U0_ALU/U85                              | A1 ^ -> Y v  | AOI31X2M    | 0.190 | 0.195 |   9.477 |    9.548 | 
     | U0_ALU/\ALU_OUT_reg[0]                  | D v          | SDFFRHQX1M  | 0.190 | 0.000 |   9.477 |    9.549 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |            |       |       |  Time   |   Time   | 
     |----------------------------+-------------+------------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |            | 0.000 |       |   0.000 |   -0.072 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE   |       |       |   0.000 |   -0.072 | 
     | U0_ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRHQX1M | 0.000 | 0.000 |   0.000 |   -0.072 | 
     +--------------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[1] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][6] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.432
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.368
- Arrival Time                  7.290
= Slack Time                    2.078
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                Instance                 |     Arc      |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                         |              |             |       |       |  Time   |   Time   | 
     |-----------------------------------------+--------------+-------------+-------+-------+---------+----------| 
     |                                         | REF_CLK ^    |             | 0.000 |       |   0.000 |    2.078 | 
     | U0_mux2X1/U1                            | A ^ -> Y ^   | MX2X6M      | 0.000 | 0.000 |   0.000 |    2.078 | 
     | U0_RegFile/\regArr_reg[0][6]            | CK ^ -> Q ^  | SDFFRHQX2M  | 0.103 | 0.269 |   0.269 |    2.348 | 
     | U0_RegFile/FE_OFC23_Operand_A_6_        | A ^ -> Y ^   | BUFX6M      | 0.271 | 0.219 |   0.488 |    2.566 | 
     | U0_ALU/div_52/U26                       | A ^ -> Y v   | CLKINVX2M   | 0.094 | 0.104 |   0.592 |    2.670 | 
     | U0_ALU/div_52/U25                       | B v -> Y ^   | NAND2X2M    | 0.184 | 0.137 |   0.729 |    2.808 | 
     | U0_ALU/div_52/FE_RC_28_0                | AN ^ -> Y ^  | NAND2BX2M   | 0.163 | 0.184 |   0.913 |    2.991 | 
     | U0_ALU/div_52/FE_RC_39_0                | A ^ -> Y v   | INVX2M      | 0.056 | 0.061 |   0.974 |    3.052 | 
     | U0_ALU/div_52/FE_RC_38_0                | B v -> Y ^   | NOR2X2M     | 0.131 | 0.110 |   1.084 |    3.162 | 
     | U0_ALU/div_52/FE_RC_36_0                | B ^ -> Y v   | MXI2X1M     | 0.156 | 0.100 |   1.184 |    3.263 | 
     | U0_ALU/div_52/FE_RC_32_0                | A0 v -> Y v  | AO2B2X2M    | 0.114 | 0.308 |   1.492 |    3.571 | 
     | U0_ALU/div_52/FE_RC_87_0                | A v -> Y v   | AND2X2M     | 0.100 | 0.195 |   1.687 |    3.766 | 
     | U0_ALU/div_52/FE_RC_86_0                | A v -> Y ^   | INVX2M      | 0.061 | 0.065 |   1.753 |    3.831 | 
     | U0_ALU/div_52/FE_RC_108_0               | B ^ -> Y v   | CLKNAND2X2M | 0.106 | 0.090 |   1.843 |    3.921 | 
     | U0_ALU/div_52/FE_RC_107_0               | A v -> Y ^   | CLKNAND2X2M | 0.080 | 0.072 |   1.915 |    3.994 | 
     | U0_ALU/div_52/FE_RC_106_0               | A ^ -> Y v   | NAND2X2M    | 0.096 | 0.076 |   1.991 |    4.070 | 
     | U0_ALU/div_52/FE_RC_105_0               | A v -> Y ^   | NAND2X4M    | 0.253 | 0.171 |   2.162 |    4.240 | 
     | U0_ALU/div_52/FE_RC_158_0               | A ^ -> Y v   | CLKINVX2M   | 0.188 | 0.180 |   2.342 |    4.420 | 
     | U0_ALU/div_52/FE_RC_164_0               | B v -> Y v   | AND2X2M     | 0.095 | 0.236 |   2.577 |    4.656 | 
     | U0_ALU/div_52/FE_RC_165_0               | A1 v -> Y ^  | OAI21X2M    | 0.200 | 0.173 |   2.750 |    4.828 | 
     | U0_ALU/div_52/FE_RC_179_0               | A ^ -> Y v   | INVX2M      | 0.074 | 0.079 |   2.829 |    4.908 | 
     | U0_ALU/div_52/FE_RC_196_0               | A v -> Y ^   | INVX2M      | 0.096 | 0.080 |   2.910 |    4.988 | 
     | U0_ALU/div_52/FE_RC_190_0               | C ^ -> Y v   | NAND3X4M    | 0.106 | 0.108 |   3.017 |    5.096 | 
     | U0_ALU/div_52/FE_RC_202_0               | A v -> Y v   | AND2X8M     | 0.072 | 0.172 |   3.189 |    5.268 | 
     | U0_ALU/div_52/FE_RC_225_0               | B v -> Y v   | AND2X2M     | 0.097 | 0.203 |   3.393 |    5.471 | 
     | U0_ALU/div_52/FE_RC_228_0               | B v -> Y ^   | NOR3X2M     | 0.250 | 0.201 |   3.594 |    5.672 | 
     | U0_ALU/div_52/FE_RC_317_0               | A ^ -> Y ^   | OR2X2M      | 0.149 | 0.200 |   3.794 |    5.873 | 
     | U0_ALU/div_52/FE_RC_322_0               | B ^ -> Y v   | NAND2X2M    | 0.182 | 0.127 |   3.921 |    6.000 | 
     | U0_ALU/div_52/FE_RC_311_0               | A v -> Y ^   | INVX2M      | 0.079 | 0.086 |   4.007 |    6.086 | 
     | U0_ALU/div_52/FE_RC_310_0               | B ^ -> Y v   | CLKNAND2X2M | 0.108 | 0.089 |   4.097 |    6.175 | 
     | U0_ALU/div_52/FE_RC_309_0               | A v -> Y ^   | CLKNAND2X2M | 0.073 | 0.070 |   4.167 |    6.245 | 
     | U0_ALU/div_52/FE_RC_308_0               | A ^ -> Y v   | CLKNAND2X2M | 0.123 | 0.090 |   4.257 |    6.335 | 
     | U0_ALU/div_52/FE_RC_302_0               | B v -> Y ^   | NAND2X2M    | 0.074 | 0.083 |   4.339 |    6.418 | 
     | U0_ALU/div_52/U36                       | B ^ -> Y ^   | CLKMX2X2M   | 0.166 | 0.245 |   4.584 |    6.663 | 
     | U0_ALU/div_52/FE_RC_398_0               | AN ^ -> Y ^  | NAND2BX2M   | 0.157 | 0.177 |   4.761 |    6.840 | 
     | U0_ALU/div_52/FE_RC_433_0               | A ^ -> Y v   | INVX2M      | 0.053 | 0.057 |   4.819 |    6.897 | 
     | U0_ALU/div_52/FE_RC_432_0               | B v -> Y ^   | NOR2X2M     | 0.149 | 0.120 |   4.939 |    7.018 | 
     | U0_ALU/div_52/FE_RC_431_0               | A ^ -> Y v   | NAND2X2M    | 0.094 | 0.095 |   5.034 |    7.112 | 
     | U0_ALU/div_52/FE_RC_430_0               | A v -> Y ^   | NAND3X4M    | 0.109 | 0.083 |   5.117 |    7.195 | 
     | U0_ALU/div_52/FE_RC_429_0               | A ^ -> Y v   | NAND2X5M    | 0.167 | 0.117 |   5.234 |    7.312 | 
     | U0_ALU/div_52/FE_RC_489_0               | A v -> Y ^   | INVX6M      | 0.126 | 0.123 |   5.357 |    7.435 | 
     | U0_ALU/div_52/U48                       | S0 ^ -> Y v  | CLKMX2X2M   | 0.216 | 0.315 |   5.672 |    7.751 | 
     | U0_ALU/div_52/FE_RC_524_0               | A v -> Y ^   | CLKNAND2X2M | 0.149 | 0.146 |   5.819 |    7.897 | 
     | U0_ALU/div_52/FE_RC_530_0               | A ^ -> Y v   | INVX2M      | 0.064 | 0.071 |   5.889 |    7.968 | 
     | U0_ALU/div_52/FE_RC_529_0               | A v -> Y ^   | NOR2X2M     | 0.152 | 0.110 |   5.999 |    8.078 | 
     | U0_ALU/div_52/FE_RC_526_0               | B ^ -> Y v   | NAND2X2M    | 0.088 | 0.093 |   6.092 |    8.171 | 
     | U0_ALU/div_52/FE_RC_525_0               | A v -> Y ^   | CLKNAND2X4M | 0.083 | 0.059 |   6.151 |    8.230 | 
     | U0_ALU/div_52/FE_RC_509_0               | C ^ -> Y v   | NAND4X2M    | 0.149 | 0.139 |   6.290 |    8.368 | 
     | U0_ALU/div_52/\u_div/u_fa_PartRem_0_1_6 | CI v -> CO v | ADDFHX1M    | 0.123 | 0.296 |   6.586 |    8.664 | 
     | U0_ALU/div_52/U71                       | A v -> Y v   | AND2X8M     | 0.096 | 0.197 |   6.783 |    8.861 | 
     | U0_ALU/U91                              | A0 v -> Y ^  | AOI222X1M   | 0.603 | 0.333 |   7.116 |    9.194 | 
     | U0_ALU/U89                              | A1 ^ -> Y v  | AOI31X2M    | 0.189 | 0.173 |   7.290 |    9.368 | 
     | U0_ALU/\ALU_OUT_reg[1]                  | D v          | SDFFRQX1M   | 0.189 | 0.000 |   7.290 |    9.368 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -2.078 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -2.078 | 
     | U0_ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX1M | 0.000 | 0.000 |   0.000 |   -2.078 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[15] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.409
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.391
- Arrival Time                  7.266
= Slack Time                    2.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.126 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.000 | 0.000 |   0.000 |    2.126 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.628 | 0.668 |   0.668 |    2.794 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.363 | 0.365 |   1.033 |    3.159 | 
     | U0_ALU/mult_49/U107          | B v -> Y ^   | NOR2X1M    | 0.261 | 0.244 |   1.277 |    3.403 | 
     | U0_ALU/mult_49/U5            | B ^ -> Y ^   | AND2X2M    | 0.076 | 0.167 |   1.444 |    3.570 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.546 |   1.990 |    4.116 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.563 |   2.553 |    4.679 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.562 |   3.115 |    5.241 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.565 |   3.681 |    5.806 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.134 | 0.575 |   4.255 |    6.381 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.159 | 0.599 |   4.855 |    6.980 | 
     | U0_ALU/mult_49/U11           | B v -> Y ^   | CLKXOR2X2M | 0.126 | 0.324 |   5.178 |    7.304 | 
     | U0_ALU/mult_49/FS_1/U3       | A ^ -> Y v   | NAND2X2M   | 0.079 | 0.081 |   5.260 |    7.385 | 
     | U0_ALU/mult_49/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.132 | 0.382 |   5.641 |    7.767 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.109 | 0.270 |   5.911 |    8.037 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.142 | 0.410 |   6.321 |    8.447 | 
     | U0_ALU/mult_49/FS_1/U21      | A1 v -> Y ^  | OAI21BX1M  | 0.384 | 0.282 |   6.603 |    8.729 | 
     | U0_ALU/mult_49/FS_1/U19      | A1 ^ -> Y v  | OAI21X1M   | 0.125 | 0.148 |   6.750 |    8.876 | 
     | U0_ALU/mult_49/FS_1/U2       | B0N v -> Y v | AOI21BX2M  | 0.062 | 0.182 |   6.933 |    9.059 | 
     | U0_ALU/mult_49/FS_1/U6       | B v -> Y v   | XNOR2X2M   | 0.103 | 0.157 |   7.090 |    9.215 | 
     | U0_ALU/U39                   | A0N v -> Y v | OAI2BB1X2M | 0.075 | 0.176 |   7.266 |    9.391 | 
     | U0_ALU/\ALU_OUT_reg[15]      | D v          | SDFFRQX2M  | 0.075 | 0.000 |   7.266 |    9.391 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -2.126 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -2.126 | 
     | U0_ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.126 | 
     +-------------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[14] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.411
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.389
- Arrival Time                  7.062
= Slack Time                    2.328
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.327 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.000 | 0.000 |   0.000 |    2.327 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.628 | 0.668 |   0.668 |    2.996 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.363 | 0.365 |   1.033 |    3.361 | 
     | U0_ALU/mult_49/U107          | B v -> Y ^   | NOR2X1M    | 0.261 | 0.244 |   1.277 |    3.605 | 
     | U0_ALU/mult_49/U5            | B ^ -> Y ^   | AND2X2M    | 0.076 | 0.167 |   1.444 |    3.772 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.546 |   1.990 |    4.318 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.563 |   2.553 |    4.881 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.562 |   3.115 |    5.443 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.565 |   3.681 |    6.008 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.134 | 0.575 |   4.255 |    6.583 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.159 | 0.599 |   4.855 |    7.182 | 
     | U0_ALU/mult_49/U11           | B v -> Y ^   | CLKXOR2X2M | 0.126 | 0.324 |   5.178 |    7.506 | 
     | U0_ALU/mult_49/FS_1/U3       | A ^ -> Y v   | NAND2X2M   | 0.079 | 0.081 |   5.260 |    7.587 | 
     | U0_ALU/mult_49/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.132 | 0.382 |   5.641 |    7.969 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.109 | 0.270 |   5.911 |    8.239 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.142 | 0.410 |   6.321 |    8.649 | 
     | U0_ALU/mult_49/FS_1/U21      | A1 v -> Y ^  | OAI21BX1M  | 0.384 | 0.282 |   6.603 |    8.931 | 
     | U0_ALU/mult_49/FS_1/U20      | C ^ -> Y v   | XOR3XLM    | 0.156 | 0.258 |   6.861 |    9.189 | 
     | U0_ALU/U38                   | A0N v -> Y v | OAI2BB1X2M | 0.086 | 0.200 |   7.062 |    9.389 | 
     | U0_ALU/\ALU_OUT_reg[14]      | D v          | SDFFRQX2M  | 0.086 | 0.000 |   7.062 |    9.389 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -2.328 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -2.328 | 
     | U0_ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.328 | 
     +-------------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[13] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.410
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.390
- Arrival Time                  6.655
= Slack Time                    2.735
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    2.735 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.000 | 0.000 |   0.000 |    2.735 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.628 | 0.668 |   0.668 |    3.404 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.363 | 0.365 |   1.033 |    3.769 | 
     | U0_ALU/mult_49/U107          | B v -> Y ^   | NOR2X1M    | 0.261 | 0.244 |   1.277 |    4.013 | 
     | U0_ALU/mult_49/U5            | B ^ -> Y ^   | AND2X2M    | 0.076 | 0.167 |   1.444 |    4.180 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.546 |   1.990 |    4.726 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.563 |   2.554 |    5.289 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.562 |   3.115 |    5.851 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.565 |   3.681 |    6.416 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.134 | 0.575 |   4.256 |    6.991 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.159 | 0.599 |   4.855 |    7.590 | 
     | U0_ALU/mult_49/U11           | B v -> Y ^   | CLKXOR2X2M | 0.126 | 0.324 |   5.178 |    7.914 | 
     | U0_ALU/mult_49/FS_1/U3       | A ^ -> Y v   | NAND2X2M   | 0.079 | 0.081 |   5.260 |    7.995 | 
     | U0_ALU/mult_49/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.132 | 0.382 |   5.641 |    8.376 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.109 | 0.270 |   5.911 |    8.646 | 
     | U0_ALU/mult_49/FS_1/U26      | A1 v -> Y v  | OA21X1M    | 0.142 | 0.410 |   6.321 |    9.057 | 
     | U0_ALU/mult_49/FS_1/U22      | A v -> Y v   | XNOR2X1M   | 0.110 | 0.153 |   6.474 |    9.209 | 
     | U0_ALU/U37                   | A0N v -> Y v | OAI2BB1X2M | 0.080 | 0.181 |   6.655 |    9.390 | 
     | U0_ALU/\ALU_OUT_reg[13]      | D v          | SDFFRQX2M  | 0.080 | 0.000 |   6.655 |    9.390 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -2.735 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -2.735 | 
     | U0_ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -2.735 | 
     +-------------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[12] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.409
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.391
- Arrival Time                  6.312
= Slack Time                    3.078
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.078 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.000 | 0.000 |   0.000 |    3.078 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.628 | 0.668 |   0.668 |    3.747 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.363 | 0.365 |   1.033 |    4.112 | 
     | U0_ALU/mult_49/U107          | B v -> Y ^   | NOR2X1M    | 0.261 | 0.244 |   1.277 |    4.356 | 
     | U0_ALU/mult_49/U5            | B ^ -> Y ^   | AND2X2M    | 0.076 | 0.167 |   1.444 |    4.523 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.546 |   1.990 |    5.069 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.563 |   2.553 |    5.632 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.562 |   3.115 |    6.194 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.565 |   3.681 |    6.759 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.134 | 0.575 |   4.255 |    7.334 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.159 | 0.599 |   4.855 |    7.933 | 
     | U0_ALU/mult_49/U11           | B v -> Y ^   | CLKXOR2X2M | 0.126 | 0.324 |   5.178 |    8.257 | 
     | U0_ALU/mult_49/FS_1/U3       | A ^ -> Y v   | NAND2X2M   | 0.079 | 0.081 |   5.260 |    8.338 | 
     | U0_ALU/mult_49/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.132 | 0.382 |   5.641 |    8.719 | 
     | U0_ALU/mult_49/FS_1/U28      | A0N v -> Y v | AOI2BB1X1M | 0.109 | 0.270 |   5.911 |    8.989 | 
     | U0_ALU/mult_49/FS_1/U27      | B v -> Y v   | CLKXOR2X2M | 0.086 | 0.228 |   6.139 |    9.217 | 
     | U0_ALU/U36                   | A0N v -> Y v | OAI2BB1X2M | 0.078 | 0.173 |   6.312 |    9.391 | 
     | U0_ALU/\ALU_OUT_reg[12]      | D v          | SDFFRQX2M  | 0.078 | 0.000 |   6.312 |    9.391 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -3.078 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -3.078 | 
     | U0_ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.078 | 
     +-------------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[2] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][6] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.435
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.365
- Arrival Time                  6.056
= Slack Time                    3.310
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |             |             |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |             | 0.000 |       |   0.000 |    3.310 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^  | MX2X6M      | 0.000 | 0.000 |   0.000 |    3.310 | 
     | U0_RegFile/\regArr_reg[0][6]     | CK ^ -> Q ^ | SDFFRHQX2M  | 0.103 | 0.269 |   0.269 |    3.579 | 
     | U0_RegFile/FE_OFC23_Operand_A_6_ | A ^ -> Y ^  | BUFX6M      | 0.271 | 0.219 |   0.488 |    3.798 | 
     | U0_ALU/div_52/U26                | A ^ -> Y v  | CLKINVX2M   | 0.094 | 0.104 |   0.592 |    3.901 | 
     | U0_ALU/div_52/U25                | B v -> Y ^  | NAND2X2M    | 0.184 | 0.137 |   0.729 |    4.039 | 
     | U0_ALU/div_52/FE_RC_28_0         | AN ^ -> Y ^ | NAND2BX2M   | 0.163 | 0.184 |   0.913 |    4.222 | 
     | U0_ALU/div_52/FE_RC_39_0         | A ^ -> Y v  | INVX2M      | 0.056 | 0.061 |   0.974 |    4.283 | 
     | U0_ALU/div_52/FE_RC_38_0         | B v -> Y ^  | NOR2X2M     | 0.131 | 0.110 |   1.084 |    4.394 | 
     | U0_ALU/div_52/FE_RC_36_0         | B ^ -> Y v  | MXI2X1M     | 0.156 | 0.100 |   1.184 |    4.494 | 
     | U0_ALU/div_52/FE_RC_32_0         | A0 v -> Y v | AO2B2X2M    | 0.114 | 0.308 |   1.492 |    4.802 | 
     | U0_ALU/div_52/FE_RC_87_0         | A v -> Y v  | AND2X2M     | 0.100 | 0.195 |   1.687 |    4.997 | 
     | U0_ALU/div_52/FE_RC_86_0         | A v -> Y ^  | INVX2M      | 0.061 | 0.065 |   1.753 |    5.062 | 
     | U0_ALU/div_52/FE_RC_108_0        | B ^ -> Y v  | CLKNAND2X2M | 0.106 | 0.090 |   1.843 |    5.153 | 
     | U0_ALU/div_52/FE_RC_107_0        | A v -> Y ^  | CLKNAND2X2M | 0.080 | 0.072 |   1.915 |    5.225 | 
     | U0_ALU/div_52/FE_RC_106_0        | A ^ -> Y v  | NAND2X2M    | 0.096 | 0.076 |   1.991 |    5.301 | 
     | U0_ALU/div_52/FE_RC_105_0        | A v -> Y ^  | NAND2X4M    | 0.253 | 0.171 |   2.162 |    5.471 | 
     | U0_ALU/div_52/FE_RC_158_0        | A ^ -> Y v  | CLKINVX2M   | 0.188 | 0.180 |   2.342 |    5.651 | 
     | U0_ALU/div_52/FE_RC_162_0        | B v -> Y ^  | NOR2BX2M    | 0.291 | 0.228 |   2.570 |    5.880 | 
     | U0_ALU/div_52/FE_RC_161_0        | A ^ -> Y v  | NOR2X2M     | 0.089 | 0.077 |   2.647 |    5.957 | 
     | U0_ALU/div_52/FE_RC_182_0        | A v -> Y ^  | INVX2M      | 0.063 | 0.064 |   2.712 |    6.021 | 
     | U0_ALU/div_52/FE_RC_193_0        | A ^ -> Y v  | INVX2M      | 0.046 | 0.049 |   2.761 |    6.070 | 
     | U0_ALU/div_52/FE_RC_192_0        | A v -> Y ^  | NAND2X4M    | 0.094 | 0.066 |   2.827 |    6.137 | 
     | U0_ALU/div_52/FE_RC_195_0        | A ^ -> Y v  | CLKNAND2X2M | 0.152 | 0.122 |   2.949 |    6.259 | 
     | U0_ALU/div_52/FE_RC_190_0        | B v -> Y ^  | NAND3X4M    | 0.118 | 0.117 |   3.066 |    6.376 | 
     | U0_ALU/div_52/FE_RC_189_0        | A ^ -> Y v  | NAND3X2M    | 0.166 | 0.120 |   3.186 |    6.496 | 
     | U0_ALU/div_52/FE_RC_206_0        | B v -> Y ^  | NAND2X2M    | 0.153 | 0.142 |   3.328 |    6.638 | 
     | U0_ALU/div_52/FE_RC_205_0        | A ^ -> Y v  | NAND2X2M    | 0.073 | 0.077 |   3.405 |    6.715 | 
     | U0_ALU/div_52/FE_RC_204_0        | A v -> Y ^  | CLKNAND2X2M | 0.135 | 0.097 |   3.502 |    6.812 | 
     | U0_ALU/div_52/FE_RC_227_0        | A ^ -> Y v  | INVX2M      | 0.048 | 0.054 |   3.556 |    6.865 | 
     | U0_ALU/div_52/FE_RC_317_0        | B v -> Y v  | OR2X2M      | 0.105 | 0.220 |   3.776 |    7.085 | 
     | U0_ALU/div_52/FE_RC_319_0        | A v -> Y ^  | NAND2X2M    | 0.145 | 0.111 |   3.886 |    7.196 | 
     | U0_ALU/div_52/FE_RC_321_0        | A ^ -> Y v  | INVX2M      | 0.073 | 0.081 |   3.967 |    7.277 | 
     | U0_ALU/div_52/FE_RC_320_0        | A0 v -> Y ^ | OAI21X6M    | 0.361 | 0.244 |   4.211 |    7.521 | 
     | U0_ALU/div_52/U43                | S0 ^ -> Y v | CLKMX2X2M   | 0.201 | 0.356 |   4.567 |    7.877 | 
     | U0_ALU/div_52/FE_RC_387_0        | AN v -> Y v | NOR2BX4M    | 0.101 | 0.177 |   4.745 |    8.055 | 
     | U0_ALU/div_52/FE_RC_386_0        | A v -> Y ^  | INVX2M      | 0.174 | 0.131 |   4.876 |    8.186 | 
     | U0_ALU/div_52/FE_RC_402_0        | A ^ -> Y v  | INVX2M      | 0.056 | 0.059 |   4.936 |    8.245 | 
     | U0_ALU/div_52/FE_RC_401_0        | B v -> Y ^  | NAND2X2M    | 0.126 | 0.095 |   5.031 |    8.340 | 
     | U0_ALU/div_52/FE_RC_430_0        | C ^ -> Y v  | NAND3X4M    | 0.102 | 0.107 |   5.137 |    8.447 | 
     | U0_ALU/div_52/FE_RC_429_0        | A v -> Y ^  | NAND2X5M    | 0.210 | 0.143 |   5.281 |    8.590 | 
     | U0_ALU/div_52/FE_RC_489_0        | A ^ -> Y v  | INVX6M      | 0.084 | 0.091 |   5.372 |    8.681 | 
     | U0_ALU/U64                       | C0 v -> Y ^ | AOI222X1M   | 0.604 | 0.479 |   5.851 |    9.160 | 
     | U0_ALU/U61                       | A1 ^ -> Y v | AOI31X2M    | 0.203 | 0.205 |   6.055 |    9.365 | 
     | U0_ALU/\ALU_OUT_reg[2]           | D v         | SDFFRQX1M   | 0.203 | 0.000 |   6.056 |    9.365 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -3.310 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -3.310 | 
     | U0_ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX1M | 0.000 | 0.000 |   0.000 |   -3.310 | 
     +-------------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[11] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.411
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.389
- Arrival Time                  5.977
= Slack Time                    3.412
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.412 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.000 | 0.000 |   0.000 |    3.412 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.628 | 0.668 |   0.668 |    4.080 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.363 | 0.365 |   1.033 |    4.445 | 
     | U0_ALU/mult_49/U107          | B v -> Y ^   | NOR2X1M    | 0.261 | 0.244 |   1.277 |    4.689 | 
     | U0_ALU/mult_49/U5            | B ^ -> Y ^   | AND2X2M    | 0.076 | 0.167 |   1.444 |    4.856 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.546 |   1.990 |    5.402 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.563 |   2.554 |    5.965 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.562 |   3.115 |    6.527 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.565 |   3.681 |    7.092 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.134 | 0.575 |   4.256 |    7.667 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.159 | 0.599 |   4.855 |    8.266 | 
     | U0_ALU/mult_49/U11           | B v -> Y ^   | CLKXOR2X2M | 0.126 | 0.324 |   5.178 |    8.590 | 
     | U0_ALU/mult_49/FS_1/U3       | A ^ -> Y v   | NAND2X2M   | 0.079 | 0.081 |   5.260 |    8.671 | 
     | U0_ALU/mult_49/FS_1/U31      | A0 v -> Y v  | OA21X1M    | 0.132 | 0.382 |   5.641 |    9.053 | 
     | U0_ALU/mult_49/FS_1/U15      | A v -> Y v   | XNOR2X1M   | 0.109 | 0.148 |   5.790 |    9.201 | 
     | U0_ALU/U35                   | A0N v -> Y v | OAI2BB1X2M | 0.088 | 0.187 |   5.977 |    9.389 | 
     | U0_ALU/\ALU_OUT_reg[11]      | D v          | SDFFRQX2M  | 0.088 | 0.000 |   5.977 |    9.389 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -3.412 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -3.412 | 
     | U0_ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.412 | 
     +-------------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[10] /D      (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.411
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.389
- Arrival Time                  5.834
= Slack Time                    3.555
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.555 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.000 | 0.000 |   0.000 |    3.555 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.628 | 0.668 |   0.668 |    4.223 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.363 | 0.365 |   1.033 |    4.588 | 
     | U0_ALU/mult_49/U106          | B v -> Y ^   | NOR2X1M    | 0.261 | 0.244 |   1.278 |    4.833 | 
     | U0_ALU/mult_49/U4            | B ^ -> Y ^   | AND2X2M    | 0.090 | 0.177 |   1.454 |    5.009 | 
     | U0_ALU/mult_49/S2_2_3        | B ^ -> CO ^  | ADDFX2M    | 0.131 | 0.564 |   2.018 |    5.573 | 
     | U0_ALU/mult_49/S2_3_3        | B ^ -> CO ^  | ADDFX2M    | 0.116 | 0.561 |   2.579 |    6.134 | 
     | U0_ALU/mult_49/S2_4_3        | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.563 |   3.142 |    6.697 | 
     | U0_ALU/mult_49/S2_5_3        | B ^ -> CO ^  | ADDFX2M    | 0.122 | 0.564 |   3.706 |    7.261 | 
     | U0_ALU/mult_49/S2_6_3        | B ^ -> CO ^  | ADDFX2M    | 0.128 | 0.569 |   4.275 |    7.830 | 
     | U0_ALU/mult_49/S4_3          | B ^ -> S v   | ADDFX2M    | 0.153 | 0.589 |   4.865 |    8.420 | 
     | U0_ALU/mult_49/U14           | B v -> Y v   | CLKXOR2X2M | 0.115 | 0.266 |   5.131 |    8.686 | 
     | U0_ALU/mult_49/FS_1/U33      | B v -> Y ^   | NOR2X1M    | 0.174 | 0.148 |   5.279 |    8.834 | 
     | U0_ALU/mult_49/FS_1/U18      | AN ^ -> Y ^  | NAND2BX1M  | 0.111 | 0.157 |   5.436 |    8.991 | 
     | U0_ALU/mult_49/FS_1/U17      | A ^ -> Y v   | CLKXOR2X2M | 0.090 | 0.215 |   5.651 |    9.206 | 
     | U0_ALU/U34                   | A0N v -> Y v | OAI2BB1X2M | 0.089 | 0.183 |   5.834 |    9.389 | 
     | U0_ALU/\ALU_OUT_reg[10]      | D v          | SDFFRQX2M  | 0.089 | 0.000 |   5.834 |    9.389 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -3.555 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -3.555 | 
     | U0_ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.555 | 
     +-------------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[8] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.419
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.381
- Arrival Time                  5.535
= Slack Time                    3.846
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |            |       |       |  Time   |   Time   | 
     |------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |            | 0.000 |       |   0.000 |    3.846 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    3.846 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M  | 0.628 | 0.668 |   0.668 |    4.515 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M     | 0.363 | 0.365 |   1.033 |    4.880 | 
     | U0_ALU/mult_49/U108          | B v -> Y ^  | NOR2X1M    | 0.274 | 0.252 |   1.285 |    5.131 | 
     | U0_ALU/mult_49/U6            | B ^ -> Y ^  | AND2X2M    | 0.085 | 0.175 |   1.460 |    5.306 | 
     | U0_ALU/mult_49/S2_2_1        | B ^ -> CO ^ | ADDFX2M    | 0.120 | 0.553 |   2.013 |    5.860 | 
     | U0_ALU/mult_49/S2_3_1        | B ^ -> CO ^ | ADDFX2M    | 0.121 | 0.563 |   2.576 |    6.423 | 
     | U0_ALU/mult_49/S2_4_1        | B ^ -> CO ^ | ADDFX2M    | 0.126 | 0.568 |   3.144 |    6.991 | 
     | U0_ALU/mult_49/S2_5_1        | B ^ -> CO ^ | ADDFX2M    | 0.116 | 0.560 |   3.704 |    7.551 | 
     | U0_ALU/mult_49/S2_6_1        | B ^ -> CO ^ | ADDFX2M    | 0.126 | 0.566 |   4.270 |    8.117 | 
     | U0_ALU/mult_49/S4_1          | B ^ -> S v  | ADDFX2M    | 0.162 | 0.602 |   4.872 |    8.719 | 
     | U0_ALU/mult_49/U24           | A v -> Y ^  | INVX2M     | 0.076 | 0.083 |   4.955 |    8.802 | 
     | U0_ALU/mult_49/U23           | B ^ -> Y v  | XNOR2X2M   | 0.108 | 0.096 |   5.051 |    8.898 | 
     | U0_ALU/mult_49/FS_1/U7       | A v -> Y ^  | INVX2M     | 0.068 | 0.072 |   5.124 |    8.970 | 
     | U0_ALU/mult_49/FS_1/U8       | A ^ -> Y v  | INVX2M     | 0.035 | 0.042 |   5.165 |    9.012 | 
     | U0_ALU/U97                   | B0 v -> Y ^ | AOI2BB2XLM | 0.398 | 0.257 |   5.422 |    9.269 | 
     | U0_ALU/U95                   | A1 ^ -> Y v | AOI21X2M   | 0.124 | 0.113 |   5.535 |    9.381 | 
     | U0_ALU/\ALU_OUT_reg[8]       | D v         | SDFFRQX2M  | 0.124 | 0.000 |   5.535 |    9.381 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -3.846 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -3.846 | 
     | U0_ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.846 | 
     +-------------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[9] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.413
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.387
- Arrival Time                  5.476
= Slack Time                    3.911
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |              |            |       |       |  Time   |   Time   | 
     |------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^    |            | 0.000 |       |   0.000 |    3.911 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^   | MX2X6M     | 0.000 | 0.000 |   0.000 |    3.911 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^  | SDFFRQX2M  | 0.628 | 0.668 |   0.668 |    4.580 | 
     | U0_ALU/U99                   | A ^ -> Y v   | INVX2M     | 0.363 | 0.365 |   1.033 |    4.945 | 
     | U0_ALU/mult_49/U107          | B v -> Y ^   | NOR2X1M    | 0.261 | 0.244 |   1.277 |    5.189 | 
     | U0_ALU/mult_49/U5            | B ^ -> Y ^   | AND2X2M    | 0.076 | 0.167 |   1.444 |    5.356 | 
     | U0_ALU/mult_49/S2_2_2        | B ^ -> CO ^  | ADDFX2M    | 0.114 | 0.546 |   1.990 |    5.902 | 
     | U0_ALU/mult_49/S2_3_2        | B ^ -> CO ^  | ADDFX2M    | 0.123 | 0.563 |   2.554 |    6.465 | 
     | U0_ALU/mult_49/S2_4_2        | B ^ -> CO ^  | ADDFX2M    | 0.119 | 0.562 |   3.115 |    7.027 | 
     | U0_ALU/mult_49/S2_5_2        | B ^ -> CO ^  | ADDFX2M    | 0.124 | 0.565 |   3.681 |    7.592 | 
     | U0_ALU/mult_49/S2_6_2        | B ^ -> CO ^  | ADDFX2M    | 0.134 | 0.575 |   4.256 |    8.167 | 
     | U0_ALU/mult_49/S4_2          | B ^ -> S v   | ADDFX2M    | 0.159 | 0.599 |   4.855 |    8.766 | 
     | U0_ALU/mult_49/U11           | B v -> Y v   | CLKXOR2X2M | 0.141 | 0.289 |   5.144 |    9.055 | 
     | U0_ALU/mult_49/FS_1/U4       | A v -> Y v   | XNOR2X2M   | 0.103 | 0.140 |   5.284 |    9.195 | 
     | U0_ALU/U33                   | A0N v -> Y v | OAI2BB1X2M | 0.096 | 0.192 |   5.476 |    9.387 | 
     | U0_ALU/\ALU_OUT_reg[9]       | D v          | SDFFRQX2M  | 0.096 | 0.000 |   5.476 |    9.387 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -3.911 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -3.911 | 
     | U0_ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.911 | 
     +-------------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[7] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.427
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.373
- Arrival Time                  5.399
= Slack Time                    3.974
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |           | 0.000 |       |   0.000 |    3.974 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |    3.974 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M | 0.628 | 0.668 |   0.668 |    4.642 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M    | 0.363 | 0.365 |   1.033 |    5.008 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M   | 0.296 | 0.265 |   1.298 |    5.273 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M   | 0.090 | 0.181 |   1.479 |    5.453 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M   | 0.126 | 0.560 |   2.039 |    6.013 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M   | 0.125 | 0.568 |   2.607 |    6.581 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> CO ^ | ADDFX2M   | 0.114 | 0.558 |   3.165 |    7.139 | 
     | U0_ALU/mult_49/S1_5_0        | B ^ -> CO ^ | ADDFX2M   | 0.116 | 0.557 |   3.721 |    7.696 | 
     | U0_ALU/mult_49/S1_6_0        | B ^ -> CO ^ | ADDFX2M   | 0.121 | 0.562 |   4.283 |    8.257 | 
     | U0_ALU/mult_49/S4_0          | B ^ -> S v  | ADDFX2M   | 0.148 | 0.580 |   4.863 |    8.838 | 
     | U0_ALU/mult_49/FS_1/U14      | A v -> Y v  | BUFX2M    | 0.053 | 0.159 |   5.022 |    8.996 | 
     | U0_ALU/U82                   | B0 v -> Y ^ | AOI22X1M  | 0.308 | 0.232 |   5.254 |    9.228 | 
     | U0_ALU/U81                   | A1 ^ -> Y v | AOI31X2M  | 0.164 | 0.145 |   5.399 |    9.373 | 
     | U0_ALU/\ALU_OUT_reg[7]       | D v         | SDFFRQX2M | 0.164 | 0.000 |   5.399 |    9.373 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -3.974 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -3.974 | 
     | U0_ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -3.974 | 
     +-------------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[6] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.431
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.369
- Arrival Time                  5.018
= Slack Time                    4.351
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |           | 0.000 |       |   0.000 |    4.351 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |    4.351 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M | 0.628 | 0.668 |   0.668 |    5.020 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M    | 0.363 | 0.365 |   1.033 |    5.385 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M   | 0.296 | 0.265 |   1.298 |    5.650 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M   | 0.090 | 0.181 |   1.479 |    5.831 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M   | 0.126 | 0.560 |   2.039 |    6.390 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M   | 0.125 | 0.568 |   2.607 |    6.958 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> CO ^ | ADDFX2M   | 0.114 | 0.558 |   3.164 |    7.516 | 
     | U0_ALU/mult_49/S1_5_0        | B ^ -> CO ^ | ADDFX2M   | 0.116 | 0.557 |   3.721 |    8.073 | 
     | U0_ALU/mult_49/S1_6_0        | B ^ -> S v  | ADDFX2M   | 0.144 | 0.574 |   4.295 |    8.646 | 
     | U0_ALU/mult_49/FS_1/U13      | A v -> Y v  | BUFX2M    | 0.068 | 0.171 |   4.466 |    8.817 | 
     | U0_ALU/U80                   | A0 v -> Y ^ | AOI222X1M | 0.678 | 0.367 |   4.833 |    9.185 | 
     | U0_ALU/U77                   | A1 ^ -> Y v | AOI31X2M  | 0.184 | 0.184 |   5.018 |    9.369 | 
     | U0_ALU/\ALU_OUT_reg[6]       | D v         | SDFFRQX2M | 0.184 | 0.000 |   5.018 |    9.369 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -4.351 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -4.351 | 
     | U0_ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -4.351 | 
     +-------------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[3] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][6] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.430
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.370
- Arrival Time                  4.817
= Slack Time                    4.553
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance             |     Arc     |    Cell     |  Slew | Delay | Arrival | Required | 
     |                                  |             |             |       |       |  Time   |   Time   | 
     |----------------------------------+-------------+-------------+-------+-------+---------+----------| 
     |                                  | REF_CLK ^   |             | 0.000 |       |   0.000 |    4.553 | 
     | U0_mux2X1/U1                     | A ^ -> Y ^  | MX2X6M      | 0.000 | 0.000 |   0.000 |    4.553 | 
     | U0_RegFile/\regArr_reg[0][6]     | CK ^ -> Q ^ | SDFFRHQX2M  | 0.103 | 0.269 |   0.269 |    4.823 | 
     | U0_RegFile/FE_OFC23_Operand_A_6_ | A ^ -> Y ^  | BUFX6M      | 0.271 | 0.219 |   0.488 |    5.041 | 
     | U0_ALU/div_52/U26                | A ^ -> Y v  | CLKINVX2M   | 0.094 | 0.104 |   0.592 |    5.145 | 
     | U0_ALU/div_52/U25                | B v -> Y ^  | NAND2X2M    | 0.184 | 0.137 |   0.729 |    5.282 | 
     | U0_ALU/div_52/FE_RC_28_0         | AN ^ -> Y ^ | NAND2BX2M   | 0.163 | 0.184 |   0.913 |    5.466 | 
     | U0_ALU/div_52/FE_RC_39_0         | A ^ -> Y v  | INVX2M      | 0.056 | 0.061 |   0.974 |    5.527 | 
     | U0_ALU/div_52/FE_RC_38_0         | B v -> Y ^  | NOR2X2M     | 0.131 | 0.110 |   1.084 |    5.637 | 
     | U0_ALU/div_52/FE_RC_36_0         | B ^ -> Y v  | MXI2X1M     | 0.156 | 0.100 |   1.184 |    5.737 | 
     | U0_ALU/div_52/FE_RC_32_0         | A0 v -> Y v | AO2B2X2M    | 0.114 | 0.308 |   1.492 |    6.046 | 
     | U0_ALU/div_52/FE_RC_87_0         | A v -> Y v  | AND2X2M     | 0.100 | 0.195 |   1.687 |    6.240 | 
     | U0_ALU/div_52/FE_RC_86_0         | A v -> Y ^  | INVX2M      | 0.061 | 0.065 |   1.753 |    6.306 | 
     | U0_ALU/div_52/FE_RC_108_0        | B ^ -> Y v  | CLKNAND2X2M | 0.106 | 0.090 |   1.843 |    6.396 | 
     | U0_ALU/div_52/FE_RC_107_0        | A v -> Y ^  | CLKNAND2X2M | 0.080 | 0.072 |   1.915 |    6.468 | 
     | U0_ALU/div_52/FE_RC_106_0        | A ^ -> Y v  | NAND2X2M    | 0.096 | 0.076 |   1.991 |    6.544 | 
     | U0_ALU/div_52/FE_RC_105_0        | A v -> Y ^  | NAND2X4M    | 0.253 | 0.171 |   2.162 |    6.715 | 
     | U0_ALU/div_52/FE_RC_158_0        | A ^ -> Y v  | CLKINVX2M   | 0.188 | 0.180 |   2.342 |    6.895 | 
     | U0_ALU/div_52/FE_RC_162_0        | B v -> Y ^  | NOR2BX2M    | 0.291 | 0.228 |   2.570 |    7.124 | 
     | U0_ALU/div_52/FE_RC_161_0        | A ^ -> Y v  | NOR2X2M     | 0.089 | 0.077 |   2.647 |    7.201 | 
     | U0_ALU/div_52/FE_RC_182_0        | A v -> Y ^  | INVX2M      | 0.063 | 0.064 |   2.712 |    7.265 | 
     | U0_ALU/div_52/FE_RC_193_0        | A ^ -> Y v  | INVX2M      | 0.046 | 0.049 |   2.761 |    7.314 | 
     | U0_ALU/div_52/FE_RC_192_0        | A v -> Y ^  | NAND2X4M    | 0.094 | 0.066 |   2.827 |    7.380 | 
     | U0_ALU/div_52/FE_RC_195_0        | A ^ -> Y v  | CLKNAND2X2M | 0.152 | 0.122 |   2.949 |    7.502 | 
     | U0_ALU/div_52/FE_RC_190_0        | B v -> Y ^  | NAND3X4M    | 0.118 | 0.117 |   3.066 |    7.619 | 
     | U0_ALU/div_52/FE_RC_202_0        | A ^ -> Y ^  | AND2X8M     | 0.105 | 0.162 |   3.228 |    7.781 | 
     | U0_ALU/div_52/U44                | S0 ^ -> Y v | CLKMX2X2M   | 0.215 | 0.309 |   3.537 |    8.090 | 
     | U0_ALU/div_52/FE_RC_291_0        | A v -> Y ^  | NAND2X2M    | 0.203 | 0.164 |   3.701 |    8.254 | 
     | U0_ALU/div_52/FE_RC_290_0        | A ^ -> Y v  | INVX2M      | 0.061 | 0.062 |   3.763 |    8.316 | 
     | U0_ALU/div_52/FE_RC_287_0        | B v -> Y ^  | CLKNAND2X2M | 0.069 | 0.063 |   3.826 |    8.379 | 
     | U0_ALU/div_52/FE_RC_286_0        | A ^ -> Y v  | CLKNAND2X2M | 0.146 | 0.112 |   3.938 |    8.491 | 
     | U0_ALU/div_52/FE_RC_285_0        | A v -> Y ^  | NAND3X4M    | 0.150 | 0.121 |   4.059 |    8.613 | 
     | U0_ALU/div_52/FE_RC_320_0        | B0 ^ -> Y v | OAI21X6M    | 0.138 | 0.120 |   4.180 |    8.733 | 
     | U0_ALU/U68                       | C0 v -> Y ^ | AOI222X1M   | 0.539 | 0.454 |   4.633 |    9.187 | 
     | U0_ALU/U65                       | A1 ^ -> Y v | AOI31X2M    | 0.178 | 0.183 |   4.817 |    9.370 | 
     | U0_ALU/\ALU_OUT_reg[3]           | D v         | SDFFRQX2M   | 0.178 | 0.000 |   4.817 |    9.370 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -4.553 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -4.553 | 
     | U0_ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -4.553 | 
     +-------------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[5] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.429
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.371
- Arrival Time                  4.414
= Slack Time                    4.956
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |           | 0.000 |       |   0.000 |    4.956 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |    4.956 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M | 0.628 | 0.668 |   0.668 |    5.625 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M    | 0.363 | 0.365 |   1.033 |    5.990 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M   | 0.296 | 0.265 |   1.298 |    6.255 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M   | 0.090 | 0.181 |   1.479 |    6.435 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M   | 0.126 | 0.560 |   2.039 |    6.995 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M   | 0.125 | 0.568 |   2.607 |    7.563 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> CO ^ | ADDFX2M   | 0.114 | 0.558 |   3.165 |    8.121 | 
     | U0_ALU/mult_49/S1_5_0        | B ^ -> S v  | ADDFX2M   | 0.138 | 0.564 |   3.728 |    8.685 | 
     | U0_ALU/mult_49/FS_1/U12      | A v -> Y v  | BUFX2M    | 0.066 | 0.167 |   3.895 |    8.852 | 
     | U0_ALU/U76                   | A0 v -> Y ^ | AOI222X1M | 0.631 | 0.340 |   4.236 |    9.192 | 
     | U0_ALU/U73                   | A1 ^ -> Y v | AOI31X2M  | 0.176 | 0.178 |   4.414 |    9.370 | 
     | U0_ALU/\ALU_OUT_reg[5]       | D v         | SDFFRQX2M | 0.176 | 0.000 |   4.414 |    9.371 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -4.956 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -4.956 | 
     | U0_ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -4.956 | 
     +-------------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin U0_RegFile/\RdData_reg[3] /CK 
Endpoint:   U0_RegFile/\RdData_reg[3] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.385
- Arrival Time                  4.280
= Slack Time                    5.105
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |           | 0.000 |       |   0.000 |    5.105 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |    5.105 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M | 0.181 | 0.517 |   0.517 |    5.622 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M   | 0.405 | 0.292 |   0.808 |    5.913 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M  | 0.209 | 0.200 |   1.008 |    6.113 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M   | 0.292 | 0.226 |   1.234 |    6.339 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M    | 0.114 | 0.119 |   1.353 |    6.458 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M  | 0.298 | 0.152 |   1.505 |    6.610 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M | 1.279 | 0.823 |   2.328 |    7.433 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M    | 0.258 | 0.204 |   2.533 |    7.638 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M    | 0.875 | 0.562 |   3.095 |    8.200 | 
     | U0_RegFile/U274                   | S1 ^ -> Y v | MX4X1M    | 0.225 | 0.398 |   3.493 |    8.598 | 
     | U0_RegFile/U272                   | B v -> Y v  | MX4X1M    | 0.185 | 0.441 |   3.934 |    9.039 | 
     | U0_RegFile/U271                   | A0 v -> Y v | AO22X1M   | 0.108 | 0.346 |   4.280 |    9.385 | 
     | U0_RegFile/\RdData_reg[3]         | D v         | SDFFRQX2M | 0.108 | 0.000 |   4.280 |    9.385 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.105 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.105 | 
     | U0_RegFile/\RdData_reg[3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.105 | 
     +-----------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin U0_RegFile/\RdData_reg[4] /CK 
Endpoint:   U0_RegFile/\RdData_reg[4] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.385
- Arrival Time                  4.252
= Slack Time                    5.133
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |           | 0.000 |       |   0.000 |    5.133 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |    5.133 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M | 0.181 | 0.517 |   0.517 |    5.649 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M   | 0.405 | 0.292 |   0.808 |    5.941 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M  | 0.209 | 0.200 |   1.008 |    6.141 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M   | 0.292 | 0.226 |   1.234 |    6.367 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M    | 0.114 | 0.119 |   1.353 |    6.486 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M  | 0.298 | 0.152 |   1.505 |    6.638 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M | 1.279 | 0.823 |   2.328 |    7.461 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M    | 0.258 | 0.204 |   2.533 |    7.665 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M    | 0.875 | 0.562 |   3.095 |    8.228 | 
     | U0_RegFile/U303                   | S1 ^ -> Y v | MX4X1M    | 0.190 | 0.368 |   3.463 |    8.596 | 
     | U0_RegFile/U276                   | D v -> Y v  | MX4X1M    | 0.185 | 0.443 |   3.906 |    9.039 | 
     | U0_RegFile/U275                   | A0 v -> Y v | AO22X1M   | 0.108 | 0.346 |   4.252 |    9.385 | 
     | U0_RegFile/\RdData_reg[4]         | D v         | SDFFRQX2M | 0.108 | 0.000 |   4.252 |    9.385 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.133 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.133 | 
     | U0_RegFile/\RdData_reg[4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.133 | 
     +-----------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin U0_RegFile/\RdData_reg[2] /CK 
Endpoint:   U0_RegFile/\RdData_reg[2] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.418
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.382
- Arrival Time                  4.228
= Slack Time                    5.154
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |           | 0.000 |       |   0.000 |    5.154 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |    5.154 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M | 0.181 | 0.517 |   0.517 |    5.671 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M   | 0.405 | 0.292 |   0.808 |    5.963 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M  | 0.209 | 0.200 |   1.008 |    6.163 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M   | 0.292 | 0.226 |   1.234 |    6.388 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M    | 0.114 | 0.119 |   1.353 |    6.507 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M  | 0.298 | 0.152 |   1.505 |    6.659 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M | 1.279 | 0.823 |   2.328 |    7.483 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M    | 0.258 | 0.204 |   2.533 |    7.687 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M    | 0.875 | 0.562 |   3.095 |    8.249 | 
     | U0_RegFile/U270                   | S1 ^ -> Y v | MX4X1M    | 0.209 | 0.385 |   3.480 |    8.635 | 
     | U0_RegFile/U268                   | B v -> Y v  | MX4X1M    | 0.148 | 0.398 |   3.878 |    9.033 | 
     | U0_RegFile/U267                   | A0 v -> Y v | AO22X1M   | 0.120 | 0.349 |   4.228 |    9.382 | 
     | U0_RegFile/\RdData_reg[2]         | D v         | SDFFRQX2M | 0.120 | 0.000 |   4.228 |    9.382 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.154 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.154 | 
     | U0_RegFile/\RdData_reg[2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.154 | 
     +-----------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin U0_RegFile/\RdData_reg[0] /CK 
Endpoint:   U0_RegFile/\RdData_reg[0] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.417
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.383
- Arrival Time                  4.214
= Slack Time                    5.169
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |           | 0.000 |       |   0.000 |    5.169 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |    5.169 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M | 0.181 | 0.517 |   0.517 |    5.686 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M   | 0.405 | 0.292 |   0.808 |    5.977 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M  | 0.209 | 0.200 |   1.008 |    6.177 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M   | 0.292 | 0.226 |   1.234 |    6.403 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M    | 0.114 | 0.119 |   1.353 |    6.522 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M | 0.438 | 0.298 |   1.651 |    6.820 | 
     | U4                                | A ^ -> Y ^  | BUFX2M    | 0.678 | 0.500 |   2.151 |    7.320 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M    | 0.222 | 0.219 |   2.370 |    7.539 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M    | 0.840 | 0.527 |   2.897 |    8.066 | 
     | U0_RegFile/U262                   | S0 ^ -> Y v | MX4X1M    | 0.220 | 0.561 |   3.458 |    8.627 | 
     | U0_RegFile/U260                   | B v -> Y v  | MX4X1M    | 0.154 | 0.408 |   3.865 |    9.035 | 
     | U0_RegFile/U259                   | A0 v -> Y v | AO22X1M   | 0.117 | 0.348 |   4.214 |    9.383 | 
     | U0_RegFile/\RdData_reg[0]         | D v         | SDFFRQX2M | 0.117 | 0.000 |   4.214 |    9.383 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.169 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.169 | 
     | U0_RegFile/\RdData_reg[0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.169 | 
     +-----------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin U0_RegFile/\RdData_reg[1] /CK 
Endpoint:   U0_RegFile/\RdData_reg[1] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.416
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.384
- Arrival Time                  4.194
= Slack Time                    5.190
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |           | 0.000 |       |   0.000 |    5.190 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |    5.190 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M | 0.181 | 0.517 |   0.517 |    5.707 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M   | 0.405 | 0.292 |   0.808 |    5.998 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M  | 0.209 | 0.200 |   1.008 |    6.198 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M   | 0.292 | 0.226 |   1.234 |    6.424 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M    | 0.114 | 0.119 |   1.353 |    6.543 | 
     | U0_SYS_CTRL/U68                   | A1 v -> Y ^ | OAI22X1M  | 0.298 | 0.152 |   1.505 |    6.695 | 
     | U5                                | A ^ -> Y ^  | CLKBUFX2M | 1.279 | 0.823 |   2.328 |    7.518 | 
     | U0_RegFile/U308                   | A ^ -> Y v  | INVX2M    | 0.258 | 0.204 |   2.533 |    7.723 | 
     | U0_RegFile/U149                   | A v -> Y ^  | INVX2M    | 0.875 | 0.562 |   3.095 |    8.285 | 
     | U0_RegFile/U266                   | S1 ^ -> Y v | MX4X1M    | 0.180 | 0.359 |   3.454 |    8.643 | 
     | U0_RegFile/U264                   | D v -> Y v  | MX4X1M    | 0.148 | 0.403 |   3.856 |    9.046 | 
     | U0_RegFile/U263                   | A0 v -> Y v | AO22X1M   | 0.110 | 0.338 |   4.194 |    9.384 | 
     | U0_RegFile/\RdData_reg[1]         | D v         | SDFFRQX2M | 0.110 | 0.000 |   4.194 |    9.384 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.190 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.190 | 
     | U0_RegFile/\RdData_reg[1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.190 | 
     +-----------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin U0_RegFile/\RdData_reg[6] /CK 
Endpoint:   U0_RegFile/\RdData_reg[6] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.416
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.384
- Arrival Time                  4.188
= Slack Time                    5.195
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |           | 0.000 |       |   0.000 |    5.195 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |    5.195 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M | 0.181 | 0.517 |   0.517 |    5.712 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M   | 0.405 | 0.292 |   0.808 |    6.004 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M  | 0.209 | 0.200 |   1.008 |    6.204 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M   | 0.292 | 0.226 |   1.234 |    6.429 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M    | 0.114 | 0.119 |   1.353 |    6.548 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M | 0.438 | 0.298 |   1.651 |    6.847 | 
     | U4                                | A ^ -> Y ^  | BUFX2M    | 0.678 | 0.500 |   2.151 |    7.346 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M    | 0.222 | 0.219 |   2.370 |    7.565 | 
     | U0_RegFile/U147                   | A v -> Y ^  | INVX4M    | 0.861 | 0.536 |   2.906 |    8.102 | 
     | U0_RegFile/U286                   | S0 ^ -> Y v | MX4X1M    | 0.206 | 0.553 |   3.460 |    8.655 | 
     | U0_RegFile/U284                   | B v -> Y v  | MX4X1M    | 0.142 | 0.390 |   3.849 |    9.045 | 
     | U0_RegFile/U283                   | A0 v -> Y v | AO22X1M   | 0.112 | 0.339 |   4.188 |    9.384 | 
     | U0_RegFile/\RdData_reg[6]         | D v         | SDFFRQX2M | 0.112 | 0.000 |   4.188 |    9.384 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.195 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.195 | 
     | U0_RegFile/\RdData_reg[6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.195 | 
     +-----------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin U0_RegFile/\RdData_reg[5] /CK 
Endpoint:   U0_RegFile/\RdData_reg[5] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.385
- Arrival Time                  4.171
= Slack Time                    5.213
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |           | 0.000 |       |   0.000 |    5.213 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |    5.213 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M | 0.181 | 0.517 |   0.517 |    5.730 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M   | 0.405 | 0.292 |   0.808 |    6.021 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M  | 0.209 | 0.200 |   1.008 |    6.221 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M   | 0.292 | 0.226 |   1.234 |    6.447 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M    | 0.114 | 0.119 |   1.353 |    6.566 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M | 0.438 | 0.298 |   1.651 |    6.865 | 
     | U4                                | A ^ -> Y ^  | BUFX2M    | 0.678 | 0.500 |   2.151 |    7.364 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M    | 0.222 | 0.219 |   2.370 |    7.583 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M    | 0.840 | 0.527 |   2.897 |    8.111 | 
     | U0_RegFile/U297                   | S0 ^ -> Y v | MX4X1M    | 0.193 | 0.538 |   3.436 |    8.649 | 
     | U0_RegFile/U280                   | C v -> Y v  | MX4X1M    | 0.150 | 0.399 |   3.834 |    9.048 | 
     | U0_RegFile/U279                   | A0 v -> Y v | AO22X1M   | 0.108 | 0.337 |   4.171 |    9.385 | 
     | U0_RegFile/\RdData_reg[5]         | D v         | SDFFRQX2M | 0.108 | 0.000 |   4.171 |    9.385 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.213 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.213 | 
     | U0_RegFile/\RdData_reg[5] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.213 | 
     +-----------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin U0_RegFile/\RdData_reg[7] /CK 
Endpoint:   U0_RegFile/\RdData_reg[7] /D         (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.415
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.385
- Arrival Time                  4.145
= Slack Time                    5.240
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |           |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |           | 0.000 |       |   0.000 |    5.240 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |    5.240 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M | 0.181 | 0.517 |   0.517 |    5.757 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M   | 0.405 | 0.292 |   0.808 |    6.049 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M  | 0.209 | 0.200 |   1.008 |    6.248 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M   | 0.292 | 0.226 |   1.234 |    6.474 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M    | 0.114 | 0.119 |   1.353 |    6.593 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M | 0.438 | 0.298 |   1.651 |    6.892 | 
     | U4                                | A ^ -> Y ^  | BUFX2M    | 0.678 | 0.500 |   2.151 |    7.391 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M    | 0.222 | 0.219 |   2.370 |    7.610 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M    | 0.840 | 0.527 |   2.897 |    8.138 | 
     | U0_RegFile/U299                   | S0 ^ -> Y v | MX4X1M    | 0.172 | 0.519 |   3.416 |    8.656 | 
     | U0_RegFile/U288                   | C v -> Y v  | MX4X1M    | 0.152 | 0.394 |   3.810 |    9.050 | 
     | U0_RegFile/U287                   | A0 v -> Y v | AO22X1M   | 0.106 | 0.335 |   4.145 |    9.385 | 
     | U0_RegFile/\RdData_reg[7]         | D v         | SDFFRQX2M | 0.106 | 0.000 |   4.145 |    9.385 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.240 | 
     | U0_mux2X1/U1              | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.240 | 
     | U0_RegFile/\RdData_reg[7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.240 | 
     +-----------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin U0_ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   U0_ALU/\ALU_OUT_reg[4] /D       (v) checked with  leading edge of 
'ALU_CLK'
Beginpoint: U0_RegFile/\regArr_reg[0][1] /Q (^) triggered by  leading edge of 
'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.431
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.369
- Arrival Time                  3.841
= Slack Time                    5.528
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |             |           |       |       |  Time   |   Time   | 
     |------------------------------+-------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^   |           | 0.000 |       |   0.000 |    5.527 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^  | MX2X6M    | 0.000 | 0.000 |   0.000 |    5.527 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^ -> Q ^ | SDFFRQX2M | 0.628 | 0.668 |   0.668 |    6.196 | 
     | U0_ALU/U99                   | A ^ -> Y v  | INVX2M    | 0.363 | 0.365 |   1.033 |    6.561 | 
     | U0_ALU/mult_49/U109          | B v -> Y ^  | NOR2X1M   | 0.296 | 0.265 |   1.298 |    6.826 | 
     | U0_ALU/mult_49/U8            | B ^ -> Y ^  | AND2X2M   | 0.090 | 0.181 |   1.479 |    7.007 | 
     | U0_ALU/mult_49/S1_2_0        | B ^ -> CO ^ | ADDFX2M   | 0.126 | 0.560 |   2.039 |    7.566 | 
     | U0_ALU/mult_49/S1_3_0        | B ^ -> CO ^ | ADDFX2M   | 0.125 | 0.568 |   2.607 |    8.134 | 
     | U0_ALU/mult_49/S1_4_0        | B ^ -> S v  | ADDFX2M   | 0.147 | 0.580 |   3.186 |    8.714 | 
     | U0_ALU/mult_49/FS_1/U11      | A v -> Y v  | BUFX2M    | 0.067 | 0.171 |   3.357 |    8.885 | 
     | U0_ALU/U72                   | A0 v -> Y ^ | AOI222X1M | 0.549 | 0.294 |   3.651 |    9.179 | 
     | U0_ALU/U69                   | A1 ^ -> Y v | AOI31X2M  | 0.185 | 0.190 |   3.841 |    9.369 | 
     | U0_ALU/\ALU_OUT_reg[4]       | D v         | SDFFRQX2M | 0.185 | 0.000 |   3.841 |    9.369 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                            |             |           |       |       |  Time   |   Time   | 
     |----------------------------+-------------+-----------+-------+-------+---------+----------| 
     | U0_CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.000 |       |   0.000 |   -5.528 | 
     | U0_CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |   -5.528 | 
     | U0_ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.528 | 
     +-------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][0] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.452
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.348
- Arrival Time                  3.637
= Slack Time                    5.710
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.710 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.710 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.181 | 0.517 |   0.517 |    6.227 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.292 |   0.808 |    6.519 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.008 |    6.719 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.226 |   1.234 |    6.944 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.119 |   1.353 |    7.063 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.438 | 0.298 |   1.651 |    7.362 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.678 | 0.500 |   2.151 |    7.861 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.219 |   2.370 |    8.080 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   2.897 |    8.608 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.237 | 0.217 |   3.114 |    8.825 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.501 | 0.354 |   3.468 |    9.179 | 
     | U0_RegFile/U373                   | B1 ^ -> Y v | OAI2BB2X1M | 0.154 | 0.169 |   3.637 |    9.348 | 
     | U0_RegFile/\regArr_reg[2][0]      | D v         | SDFFSQX2M  | 0.154 | 0.000 |   3.637 |    9.348 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.710 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.710 | 
     | U0_RegFile/\regArr_reg[2][0] | CK ^       | SDFFSQX2M | 0.000 | 0.000 |   0.000 |   -5.710 | 
     +--------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][7] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.453
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.347
- Arrival Time                  3.632
= Slack Time                    5.715
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.715 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.715 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.181 | 0.517 |   0.517 |    6.231 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.292 |   0.808 |    6.523 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.008 |    6.723 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.226 |   1.234 |    6.949 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.119 |   1.353 |    7.068 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.438 | 0.298 |   1.651 |    7.366 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.678 | 0.500 |   2.151 |    7.865 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.219 |   2.370 |    8.084 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   2.897 |    8.612 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.237 | 0.217 |   3.114 |    8.829 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.501 | 0.354 |   3.468 |    9.183 | 
     | U0_RegFile/U374                   | B1 ^ -> Y v | OAI2BB2X1M | 0.152 | 0.164 |   3.632 |    9.347 | 
     | U0_RegFile/\regArr_reg[2][7]      | D v         | SDFFSQX1M  | 0.152 | 0.000 |   3.632 |    9.347 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.715 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.715 | 
     | U0_RegFile/\regArr_reg[2][7] | CK ^       | SDFFSQX1M | 0.000 | 0.000 |   0.000 |   -5.715 | 
     +--------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][5] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.428
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.372
- Arrival Time                  3.642
= Slack Time                    5.730
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.730 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.730 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.181 | 0.517 |   0.517 |    6.247 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.292 |   0.808 |    6.538 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.008 |    6.738 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.226 |   1.234 |    6.964 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.119 |   1.353 |    7.083 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.438 | 0.298 |   1.651 |    7.381 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.678 | 0.500 |   2.151 |    7.881 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.219 |   2.370 |    8.100 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   2.897 |    8.627 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.237 | 0.217 |   3.114 |    8.844 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.501 | 0.354 |   3.468 |    9.198 | 
     | U0_RegFile/U364                   | B1 ^ -> Y v | OAI2BB2X1M | 0.169 | 0.174 |   3.642 |    9.372 | 
     | U0_RegFile/\regArr_reg[2][5]      | D v         | SDFFRQX2M  | 0.169 | 0.000 |   3.642 |    9.372 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.730 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.730 | 
     | U0_RegFile/\regArr_reg[2][5] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.730 | 
     +--------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][4] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.432
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.368
- Arrival Time                  3.633
= Slack Time                    5.735
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.735 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.735 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.181 | 0.517 |   0.517 |    6.252 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.292 |   0.808 |    6.544 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.008 |    6.744 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.226 |   1.234 |    6.969 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.119 |   1.353 |    7.088 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.438 | 0.298 |   1.651 |    7.387 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.678 | 0.500 |   2.151 |    7.886 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.219 |   2.370 |    8.105 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   2.897 |    8.633 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.237 | 0.217 |   3.114 |    8.850 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.469 | 0.336 |   3.450 |    9.186 | 
     | U0_RegFile/U348                   | B1 ^ -> Y v | OAI2BB2X1M | 0.187 | 0.183 |   3.633 |    9.368 | 
     | U0_RegFile/\regArr_reg[6][4]      | D v         | SDFFRQX2M  | 0.187 | 0.000 |   3.633 |    9.368 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.735 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.735 | 
     | U0_RegFile/\regArr_reg[6][4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.735 | 
     +--------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][3] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.426
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.374
- Arrival Time                  3.631
= Slack Time                    5.742
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.742 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.742 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.181 | 0.517 |   0.517 |    6.259 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.292 |   0.808 |    6.551 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.008 |    6.751 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.226 |   1.234 |    6.976 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.119 |   1.353 |    7.095 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.438 | 0.298 |   1.651 |    7.394 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.678 | 0.500 |   2.151 |    7.893 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.219 |   2.370 |    8.112 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   2.897 |    8.640 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.237 | 0.217 |   3.114 |    8.857 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.501 | 0.354 |   3.468 |    9.211 | 
     | U0_RegFile/U362                   | B1 ^ -> Y v | OAI2BB2X1M | 0.161 | 0.163 |   3.631 |    9.374 | 
     | U0_RegFile/\regArr_reg[2][3]      | D v         | SDFFRQX2M  | 0.161 | 0.000 |   3.631 |    9.374 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.742 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.742 | 
     | U0_RegFile/\regArr_reg[2][3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.742 | 
     +--------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][1] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.424
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.376
- Arrival Time                  3.629
= Slack Time                    5.747
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.747 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.747 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.181 | 0.517 |   0.517 |    6.263 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.292 |   0.808 |    6.555 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.008 |    6.755 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.226 |   1.234 |    6.981 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.119 |   1.353 |    7.100 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.438 | 0.298 |   1.651 |    7.398 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.678 | 0.500 |   2.151 |    7.897 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.219 |   2.370 |    8.116 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   2.897 |    8.644 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.237 | 0.217 |   3.114 |    8.861 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.501 | 0.354 |   3.468 |    9.215 | 
     | U0_RegFile/U360                   | B1 ^ -> Y v | OAI2BB2X1M | 0.151 | 0.161 |   3.629 |    9.376 | 
     | U0_RegFile/\regArr_reg[2][1]      | D v         | SDFFRQX2M  | 0.151 | 0.000 |   3.629 |    9.376 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.747 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.747 | 
     | U0_RegFile/\regArr_reg[2][1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.747 | 
     +--------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][4] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.430
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.370
- Arrival Time                  3.622
= Slack Time                    5.747
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.747 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.747 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.181 | 0.517 |   0.517 |    6.264 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.292 |   0.808 |    6.556 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.008 |    6.756 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.226 |   1.234 |    6.981 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.119 |   1.353 |    7.100 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.438 | 0.298 |   1.651 |    7.399 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.678 | 0.500 |   2.151 |    7.898 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.219 |   2.370 |    8.117 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   2.897 |    8.645 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.232 | 0.211 |   3.108 |    8.855 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.484 | 0.335 |   3.442 |    9.190 | 
     | U0_RegFile/U199                   | B1 ^ -> Y v | OAI2BB2X1M | 0.181 | 0.180 |   3.622 |    9.370 | 
     | U0_RegFile/\regArr_reg[8][4]      | D v         | SDFFRQX2M  | 0.181 | 0.000 |   3.622 |    9.370 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.747 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.747 | 
     | U0_RegFile/\regArr_reg[8][4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.747 | 
     +--------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][6] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.422
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.378
- Arrival Time                  3.623
= Slack Time                    5.755
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.755 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.755 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.181 | 0.517 |   0.517 |    6.272 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.292 |   0.808 |    6.563 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.008 |    6.763 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.226 |   1.234 |    6.989 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.119 |   1.353 |    7.108 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.438 | 0.298 |   1.651 |    7.406 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.678 | 0.500 |   2.151 |    7.906 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.219 |   2.370 |    8.125 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   2.897 |    8.652 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.237 | 0.217 |   3.114 |    8.869 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.501 | 0.354 |   3.468 |    9.223 | 
     | U0_RegFile/U365                   | B1 ^ -> Y v | OAI2BB2X1M | 0.142 | 0.154 |   3.623 |    9.378 | 
     | U0_RegFile/\regArr_reg[2][6]      | D v         | SDFFRQX2M  | 0.142 | 0.000 |   3.623 |    9.378 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.755 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.755 | 
     | U0_RegFile/\regArr_reg[2][6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.755 | 
     +--------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][4] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.424
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.376
- Arrival Time                  3.621
= Slack Time                    5.755
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.755 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.755 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.181 | 0.517 |   0.517 |    6.272 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.292 |   0.808 |    6.563 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.008 |    6.763 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.226 |   1.234 |    6.989 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.119 |   1.353 |    7.108 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.438 | 0.298 |   1.651 |    7.406 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.678 | 0.500 |   2.151 |    7.906 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.219 |   2.370 |    8.125 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   2.897 |    8.653 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.237 | 0.217 |   3.114 |    8.869 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.501 | 0.354 |   3.468 |    9.224 | 
     | U0_RegFile/U363                   | B1 ^ -> Y v | OAI2BB2X1M | 0.151 | 0.152 |   3.621 |    9.376 | 
     | U0_RegFile/\regArr_reg[2][4]      | D v         | SDFFRQX2M  | 0.151 | 0.000 |   3.621 |    9.376 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.755 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.755 | 
     | U0_RegFile/\regArr_reg[2][4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.755 | 
     +--------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][0] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.427
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.373
- Arrival Time                  3.616
= Slack Time                    5.757
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.757 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.757 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.181 | 0.517 |   0.517 |    6.274 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.292 |   0.808 |    6.565 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.008 |    6.765 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.226 |   1.234 |    6.991 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.119 |   1.353 |    7.110 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.438 | 0.298 |   1.651 |    7.408 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.678 | 0.500 |   2.151 |    7.908 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.219 |   2.370 |    8.127 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   2.897 |    8.654 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.232 | 0.211 |   3.108 |    8.865 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.477 | 0.331 |   3.438 |    9.195 | 
     | U0_RegFile/U211                   | B1 ^ -> Y v | OAI2BB2X1M | 0.166 | 0.177 |   3.616 |    9.373 | 
     | U0_RegFile/\regArr_reg[10][0]     | D v         | SDFFRQX2M  | 0.166 | 0.000 |   3.616 |    9.373 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.757 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.757 | 
     | U0_RegFile/\regArr_reg[10][0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.757 | 
     +---------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][3] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.428
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.372
- Arrival Time                  3.614
= Slack Time                    5.758
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.758 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.758 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.181 | 0.517 |   0.517 |    6.274 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.292 |   0.808 |    6.566 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.008 |    6.766 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.226 |   1.234 |    6.992 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.119 |   1.353 |    7.111 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.438 | 0.298 |   1.651 |    7.409 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.678 | 0.500 |   2.151 |    7.909 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.219 |   2.370 |    8.128 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   2.897 |    8.655 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.232 | 0.211 |   3.108 |    8.865 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.484 | 0.335 |   3.442 |    9.200 | 
     | U0_RegFile/U198                   | B1 ^ -> Y v | OAI2BB2X1M | 0.170 | 0.172 |   3.614 |    9.372 | 
     | U0_RegFile/\regArr_reg[8][3]      | D v         | SDFFRQX2M  | 0.170 | 0.000 |   3.614 |    9.372 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.758 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.758 | 
     | U0_RegFile/\regArr_reg[8][3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.758 | 
     +--------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin U0_RegFile/\regArr_reg[2][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[2][2] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.422
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.378
- Arrival Time                  3.619
= Slack Time                    5.758
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.758 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.758 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.181 | 0.517 |   0.517 |    6.275 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.292 |   0.808 |    6.566 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.008 |    6.766 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.226 |   1.234 |    6.992 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.119 |   1.353 |    7.111 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.438 | 0.298 |   1.651 |    7.409 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.678 | 0.500 |   2.151 |    7.909 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.219 |   2.370 |    8.128 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   2.897 |    8.655 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.237 | 0.217 |   3.114 |    8.872 | 
     | U0_RegFile/U164                   | B v -> Y ^  | NAND2X2M   | 0.501 | 0.354 |   3.468 |    9.227 | 
     | U0_RegFile/U361                   | B1 ^ -> Y v | OAI2BB2X1M | 0.143 | 0.151 |   3.619 |    9.378 | 
     | U0_RegFile/\regArr_reg[2][2]      | D v         | SDFFRQX2M  | 0.143 | 0.000 |   3.619 |    9.378 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.758 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.758 | 
     | U0_RegFile/\regArr_reg[2][2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.758 | 
     +--------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][5] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.428
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.372
- Arrival Time                  3.612
= Slack Time                    5.760
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.760 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.760 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.181 | 0.517 |   0.517 |    6.277 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.292 |   0.808 |    6.568 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.008 |    6.768 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.226 |   1.234 |    6.994 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.119 |   1.353 |    7.113 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.438 | 0.298 |   1.651 |    7.411 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.678 | 0.500 |   2.151 |    7.911 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.219 |   2.370 |    8.130 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   2.897 |    8.657 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.232 | 0.211 |   3.108 |    8.868 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.477 | 0.331 |   3.438 |    9.198 | 
     | U0_RegFile/U216                   | B1 ^ -> Y v | OAI2BB2X1M | 0.171 | 0.174 |   3.612 |    9.372 | 
     | U0_RegFile/\regArr_reg[10][5]     | D v         | SDFFRQX2M  | 0.171 | 0.000 |   3.612 |    9.372 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.760 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.760 | 
     | U0_RegFile/\regArr_reg[10][5] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.760 | 
     +---------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin U0_RegFile/\regArr_reg[0][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[0][4] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.429
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.371
- Arrival Time                  3.610
= Slack Time                    5.761
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.761 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.761 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.181 | 0.517 |   0.517 |    6.277 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.292 |   0.808 |    6.569 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.008 |    6.769 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.226 |   1.234 |    6.995 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.119 |   1.353 |    7.114 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.438 | 0.298 |   1.651 |    7.412 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.678 | 0.500 |   2.151 |    7.912 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.219 |   2.370 |    8.131 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   2.897 |    8.658 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.237 | 0.217 |   3.114 |    8.875 | 
     | U0_RegFile/U170                   | B v -> Y ^  | NAND2X2M   | 0.511 | 0.360 |   3.474 |    9.235 | 
     | U0_RegFile/U316                   | B0 ^ -> Y v | OAI2BB2X1M | 0.177 | 0.136 |   3.610 |    9.371 | 
     | U0_RegFile/\regArr_reg[0][4]      | D v         | SDFFRQX2M  | 0.177 | 0.000 |   3.610 |    9.371 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.761 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.761 | 
     | U0_RegFile/\regArr_reg[0][4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.761 | 
     +--------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin U0_RegFile/\regArr_reg[0][5] /CK 
Endpoint:   U0_RegFile/\regArr_reg[0][5] /D      (^) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.324
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.476
- Arrival Time                  3.711
= Slack Time                    5.765
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc      |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |              |            |       |       |  Time   |   Time   | 
     |-----------------------------------+--------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^    |            | 0.000 |       |   0.000 |    5.764 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^   | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.764 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v  | SDFFRQX2M  | 0.181 | 0.517 |   0.517 |    6.281 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^   | NOR2X2M    | 0.405 | 0.292 |   0.808 |    6.573 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v   | NAND3X2M   | 0.209 | 0.200 |   1.008 |    6.773 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^   | NOR2X2M    | 0.292 | 0.226 |   1.234 |    6.998 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v   | INVX2M     | 0.114 | 0.119 |   1.353 |    7.117 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^  | OAI221X1M  | 0.438 | 0.298 |   1.651 |    7.416 | 
     | U4                                | A ^ -> Y ^   | BUFX2M     | 0.678 | 0.500 |   2.151 |    7.915 | 
     | U0_RegFile/U307                   | A ^ -> Y v   | INVX2M     | 0.222 | 0.219 |   2.370 |    8.134 | 
     | U0_RegFile/U148                   | A v -> Y ^   | INVX4M     | 0.840 | 0.527 |   2.897 |    8.662 | 
     | U0_RegFile/U162                   | B ^ -> Y v   | NOR2BX2M   | 0.237 | 0.217 |   3.114 |    8.879 | 
     | U0_RegFile/U170                   | B v -> Y ^   | NAND2X2M   | 0.511 | 0.360 |   3.474 |    9.239 | 
     | U0_RegFile/U317                   | A1N ^ -> Y ^ | OAI2BB2X1M | 0.259 | 0.237 |   3.711 |    9.476 | 
     | U0_RegFile/\regArr_reg[0][5]      | D ^          | SDFFRHQX1M | 0.259 | 0.000 |   3.711 |    9.476 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |            |       |       |  Time   |   Time   | 
     |------------------------------+------------+------------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |            | 0.000 |       |   0.000 |   -5.765 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M     | 0.000 | 0.000 |   0.000 |   -5.765 | 
     | U0_RegFile/\regArr_reg[0][5] | CK ^       | SDFFRHQX1M | 0.000 | 0.000 |   0.000 |   -5.765 | 
     +---------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][1] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.427
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.373
- Arrival Time                  3.609
= Slack Time                    5.765
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.765 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.765 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.181 | 0.517 |   0.517 |    6.282 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.292 |   0.808 |    6.573 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.008 |    6.773 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.226 |   1.234 |    6.999 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.119 |   1.353 |    7.118 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.438 | 0.298 |   1.651 |    7.416 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.678 | 0.500 |   2.151 |    7.916 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.219 |   2.370 |    8.135 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   2.897 |    8.662 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.232 | 0.211 |   3.108 |    8.873 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.477 | 0.331 |   3.438 |    9.203 | 
     | U0_RegFile/U212                   | B1 ^ -> Y v | OAI2BB2X1M | 0.163 | 0.170 |   3.608 |    9.373 | 
     | U0_RegFile/\regArr_reg[10][1]     | D v         | SDFFRQX2M  | 0.163 | 0.000 |   3.609 |    9.373 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.765 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.765 | 
     | U0_RegFile/\regArr_reg[10][1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.765 | 
     +---------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin U0_RegFile/\regArr_reg[0][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[0][1] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.427
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.373
- Arrival Time                  3.608
= Slack Time                    5.765
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.765 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.765 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.181 | 0.517 |   0.517 |    6.282 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.292 |   0.808 |    6.573 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.008 |    6.773 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.226 |   1.234 |    6.999 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.119 |   1.353 |    7.118 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.438 | 0.298 |   1.651 |    7.416 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.678 | 0.500 |   2.151 |    7.916 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.219 |   2.370 |    8.135 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   2.897 |    8.662 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.237 | 0.217 |   3.114 |    8.879 | 
     | U0_RegFile/U170                   | B v -> Y ^  | NAND2X2M   | 0.511 | 0.360 |   3.474 |    9.239 | 
     | U0_RegFile/U313                   | B0 ^ -> Y v | OAI2BB2X1M | 0.166 | 0.134 |   3.608 |    9.373 | 
     | U0_RegFile/\regArr_reg[0][1]      | D v         | SDFFRQX2M  | 0.166 | 0.000 |   3.608 |    9.373 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.765 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.765 | 
     | U0_RegFile/\regArr_reg[0][1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.765 | 
     +--------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][1] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.425
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.375
- Arrival Time                  3.610
= Slack Time                    5.765
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.765 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.765 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.181 | 0.517 |   0.517 |    6.282 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.292 |   0.808 |    6.573 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.008 |    6.773 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.226 |   1.234 |    6.999 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.119 |   1.353 |    7.118 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.438 | 0.298 |   1.651 |    7.416 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.678 | 0.500 |   2.151 |    7.916 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.219 |   2.370 |    8.135 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   2.897 |    8.662 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.237 | 0.217 |   3.114 |    8.879 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.469 | 0.336 |   3.450 |    9.215 | 
     | U0_RegFile/U345                   | B1 ^ -> Y v | OAI2BB2X1M | 0.153 | 0.160 |   3.610 |    9.375 | 
     | U0_RegFile/\regArr_reg[6][1]      | D v         | SDFFRQX2M  | 0.153 | 0.000 |   3.610 |    9.375 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.765 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.765 | 
     | U0_RegFile/\regArr_reg[6][1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.765 | 
     +--------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin U0_RegFile/\regArr_reg[0][2] /CK 
Endpoint:   U0_RegFile/\regArr_reg[0][2] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.427
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.373
- Arrival Time                  3.606
= Slack Time                    5.767
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.767 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.767 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.181 | 0.517 |   0.517 |    6.283 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.292 |   0.808 |    6.575 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.008 |    6.775 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.226 |   1.234 |    7.001 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.119 |   1.353 |    7.120 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.438 | 0.298 |   1.651 |    7.418 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.678 | 0.500 |   2.151 |    7.918 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.219 |   2.370 |    8.137 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   2.897 |    8.664 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.237 | 0.217 |   3.114 |    8.881 | 
     | U0_RegFile/U170                   | B v -> Y ^  | NAND2X2M   | 0.511 | 0.360 |   3.474 |    9.241 | 
     | U0_RegFile/U314                   | B0 ^ -> Y v | OAI2BB2X1M | 0.167 | 0.132 |   3.606 |    9.373 | 
     | U0_RegFile/\regArr_reg[0][2]      | D v         | SDFFRQX2M  | 0.167 | 0.000 |   3.606 |    9.373 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.767 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.767 | 
     | U0_RegFile/\regArr_reg[0][2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.767 | 
     +--------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin U0_RegFile/\regArr_reg[14][4] /CK 
Endpoint:   U0_RegFile/\regArr_reg[14][4] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.429
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.371
- Arrival Time                  3.604
= Slack Time                    5.767
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.767 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.767 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.181 | 0.517 |   0.517 |    6.284 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.292 |   0.808 |    6.575 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.008 |    6.775 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.226 |   1.234 |    7.001 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.119 |   1.353 |    7.120 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.438 | 0.298 |   1.651 |    7.418 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.678 | 0.500 |   2.151 |    7.918 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.219 |   2.370 |    8.137 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   2.897 |    8.664 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.232 | 0.211 |   3.108 |    8.875 | 
     | U0_RegFile/U160                   | A v -> Y ^  | NAND2X2M   | 0.467 | 0.325 |   3.433 |    9.200 | 
     | U0_RegFile/U247                   | B1 ^ -> Y v | OAI2BB2X1M | 0.174 | 0.171 |   3.604 |    9.371 | 
     | U0_RegFile/\regArr_reg[14][4]     | D v         | SDFFRQX2M  | 0.174 | 0.000 |   3.604 |    9.371 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.767 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.767 | 
     | U0_RegFile/\regArr_reg[14][4] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.767 | 
     +---------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][0] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][0] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.424
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.376
- Arrival Time                  3.608
= Slack Time                    5.767
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.767 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.767 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.181 | 0.517 |   0.517 |    6.284 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.292 |   0.808 |    6.575 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.008 |    6.775 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.226 |   1.234 |    7.001 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.119 |   1.353 |    7.120 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.438 | 0.298 |   1.651 |    7.418 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.678 | 0.500 |   2.151 |    7.918 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.219 |   2.370 |    8.137 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   2.897 |    8.664 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.232 | 0.211 |   3.108 |    8.875 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.484 | 0.335 |   3.442 |    9.209 | 
     | U0_RegFile/U195                   | B1 ^ -> Y v | OAI2BB2X1M | 0.152 | 0.166 |   3.608 |    9.375 | 
     | U0_RegFile/\regArr_reg[8][0]      | D v         | SDFFRQX2M  | 0.152 | 0.000 |   3.608 |    9.376 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.767 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.767 | 
     | U0_RegFile/\regArr_reg[8][0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.767 | 
     +--------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][6] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.423
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.377
- Arrival Time                  3.608
= Slack Time                    5.769
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.769 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.769 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.181 | 0.517 |   0.517 |    6.285 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.292 |   0.808 |    6.577 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.008 |    6.777 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.226 |   1.234 |    7.003 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.119 |   1.353 |    7.122 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.438 | 0.298 |   1.651 |    7.420 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.678 | 0.500 |   2.151 |    7.920 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.219 |   2.370 |    8.139 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   2.897 |    8.666 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.237 | 0.217 |   3.114 |    8.883 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.469 | 0.336 |   3.450 |    9.219 | 
     | U0_RegFile/U350                   | B1 ^ -> Y v | OAI2BB2X1M | 0.147 | 0.158 |   3.608 |    9.377 | 
     | U0_RegFile/\regArr_reg[6][6]      | D v         | SDFFRQX2M  | 0.147 | 0.000 |   3.608 |    9.377 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.769 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.769 | 
     | U0_RegFile/\regArr_reg[6][6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.769 | 
     +--------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][3] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][3] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.427
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.373
- Arrival Time                  3.603
= Slack Time                    5.771
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.771 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.771 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.181 | 0.517 |   0.517 |    6.287 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.292 |   0.808 |    6.579 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.008 |    6.779 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.226 |   1.234 |    7.005 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.119 |   1.353 |    7.124 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.438 | 0.298 |   1.651 |    7.422 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.678 | 0.500 |   2.151 |    7.921 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.219 |   2.370 |    8.140 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   2.897 |    8.668 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.232 | 0.211 |   3.108 |    8.878 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.477 | 0.331 |   3.438 |    9.209 | 
     | U0_RegFile/U214                   | B1 ^ -> Y v | OAI2BB2X1M | 0.163 | 0.164 |   3.603 |    9.373 | 
     | U0_RegFile/\regArr_reg[10][3]     | D v         | SDFFRQX2M  | 0.163 | 0.000 |   3.603 |    9.373 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.771 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.771 | 
     | U0_RegFile/\regArr_reg[10][3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.771 | 
     +---------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin U0_RegFile/\regArr_reg[10][6] /CK 
Endpoint:   U0_RegFile/\regArr_reg[10][6] /D     (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.425
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.375
- Arrival Time                  3.603
= Slack Time                    5.771
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.771 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.771 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.181 | 0.517 |   0.517 |    6.288 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.292 |   0.808 |    6.580 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.008 |    6.779 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.226 |   1.234 |    7.005 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.119 |   1.353 |    7.124 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.438 | 0.298 |   1.651 |    7.423 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.678 | 0.500 |   2.151 |    7.922 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.219 |   2.370 |    8.141 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   2.897 |    8.669 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.232 | 0.211 |   3.108 |    8.879 | 
     | U0_RegFile/U156                   | A v -> Y ^  | NAND2X2M   | 0.477 | 0.331 |   3.438 |    9.210 | 
     | U0_RegFile/U217                   | B1 ^ -> Y v | OAI2BB2X1M | 0.157 | 0.165 |   3.603 |    9.375 | 
     | U0_RegFile/\regArr_reg[10][6]     | D v         | SDFFRQX2M  | 0.157 | 0.000 |   3.603 |    9.375 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.771 | 
     | U0_mux2X1/U1                  | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.771 | 
     | U0_RegFile/\regArr_reg[10][6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.771 | 
     +---------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin U0_RegFile/\regArr_reg[6][7] /CK 
Endpoint:   U0_RegFile/\regArr_reg[6][7] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.423
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.377
- Arrival Time                  3.605
= Slack Time                    5.772
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.772 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.772 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.181 | 0.517 |   0.517 |    6.289 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.292 |   0.808 |    6.580 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.008 |    6.780 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.226 |   1.234 |    7.006 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.119 |   1.353 |    7.125 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.438 | 0.298 |   1.651 |    7.423 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.678 | 0.500 |   2.151 |    7.923 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.219 |   2.370 |    8.142 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   2.897 |    8.669 | 
     | U0_RegFile/U162                   | B ^ -> Y v  | NOR2BX2M   | 0.237 | 0.217 |   3.114 |    8.886 | 
     | U0_RegFile/U168                   | B v -> Y ^  | NAND2X2M   | 0.469 | 0.336 |   3.450 |    9.223 | 
     | U0_RegFile/U351                   | B1 ^ -> Y v | OAI2BB2X1M | 0.144 | 0.155 |   3.605 |    9.377 | 
     | U0_RegFile/\regArr_reg[6][7]      | D v         | SDFFRQX2M  | 0.144 | 0.000 |   3.605 |    9.377 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.772 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.772 | 
     | U0_RegFile/\regArr_reg[6][7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.772 | 
     +--------------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin U0_RegFile/\regArr_reg[8][1] /CK 
Endpoint:   U0_RegFile/\regArr_reg[8][1] /D      (v) checked with  leading edge 
of 'REF_CLK'
Beginpoint: U0_SYS_CTRL/\current_state_reg[0] /Q (v) triggered by  leading edge 
of 'REF_CLK'
Path Groups:  {reg2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.424
+ Phase Shift                  10.000
- Uncertainty                   0.200
= Required Time                 9.376
- Arrival Time                  3.603
= Slack Time                    5.773
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------------+ 
     |             Instance              |     Arc     |    Cell    |  Slew | Delay | Arrival | Required | 
     |                                   |             |            |       |       |  Time   |   Time   | 
     |-----------------------------------+-------------+------------+-------+-------+---------+----------| 
     |                                   | REF_CLK ^   |            | 0.000 |       |   0.000 |    5.773 | 
     | U0_mux2X1/U1                      | A ^ -> Y ^  | MX2X6M     | 0.000 | 0.000 |   0.000 |    5.773 | 
     | U0_SYS_CTRL/\current_state_reg[0] | CK ^ -> Q v | SDFFRQX2M  | 0.181 | 0.517 |   0.517 |    6.290 | 
     | U0_SYS_CTRL/U62                   | B v -> Y ^  | NOR2X2M    | 0.405 | 0.292 |   0.808 |    6.581 | 
     | U0_SYS_CTRL/U63                   | C ^ -> Y v  | NAND3X2M   | 0.209 | 0.200 |   1.008 |    6.781 | 
     | U0_SYS_CTRL/U34                   | A v -> Y ^  | NOR2X2M    | 0.292 | 0.226 |   1.234 |    7.007 | 
     | U0_SYS_CTRL/U33                   | A ^ -> Y v  | INVX2M     | 0.114 | 0.119 |   1.353 |    7.126 | 
     | U0_SYS_CTRL/U67                   | B1 v -> Y ^ | OAI221X1M  | 0.438 | 0.298 |   1.651 |    7.424 | 
     | U4                                | A ^ -> Y ^  | BUFX2M     | 0.678 | 0.500 |   2.151 |    7.924 | 
     | U0_RegFile/U307                   | A ^ -> Y v  | INVX2M     | 0.222 | 0.219 |   2.370 |    8.143 | 
     | U0_RegFile/U148                   | A v -> Y ^  | INVX4M     | 0.840 | 0.527 |   2.897 |    8.670 | 
     | U0_RegFile/U153                   | B ^ -> Y v  | NOR2BX2M   | 0.232 | 0.211 |   3.108 |    8.881 | 
     | U0_RegFile/U154                   | A v -> Y ^  | NAND2X2M   | 0.484 | 0.335 |   3.442 |    9.215 | 
     | U0_RegFile/U196                   | B1 ^ -> Y v | OAI2BB2X1M | 0.151 | 0.161 |   3.603 |    9.376 | 
     | U0_RegFile/\regArr_reg[8][1]      | D v         | SDFFRQX2M  | 0.151 | 0.000 |   3.603 |    9.376 | 
     +---------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | REF_CLK ^  |           | 0.000 |       |   0.000 |   -5.773 | 
     | U0_mux2X1/U1                 | A ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |   -5.773 | 
     | U0_RegFile/\regArr_reg[8][1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |   -5.773 | 
     +--------------------------------------------------------------------------------------------+ 

