{
    "BASE_DIR":"~/projects/ibuilder_project",
    "board":"tx1_pcie",
    "IMAGE_ID":0,
    "PROJECT_NAME":"example_project",
    "SLAVES":{
      "lax":{
        "filename":"wb_logic_analyzer.v",
        "PARAMETERS":{
           "CAPTURE_DEPTH":"14"
        },
        "bind":{
          "i_phy_rx":{
            "loc":"exp_4",
            "direction":"input"
          },
          "o_phy_tx":{
            "loc":"exp_5",
            "direction":"output"
          }
        }
      }
    },
    "internal_bind":{
      "lax_i_la_clk":{
        "signal":"pcie_o_lax_clk"
      },
      "lax_i_la_data":{
        "signal":"pcie_o_debug"
      },
      "lax_i_la_ext_trig":{
        "signal":"1'b0"
      }
    },
    "dependencies":[
      "logic_analyzer.v",
      "dpb.v",
      "pcie_7x_v1_11_0.v",
      "pcie_7x_v1_11_0_axi_basic_rx.v",
      "pcie_7x_v1_11_0_axi_basic_rx_null_gen.v",
      "pcie_7x_v1_11_0_axi_basic_rx_pipeline.v",
      "pcie_7x_v1_11_0_axi_basic_top.v",
      "pcie_7x_v1_11_0_axi_basic_tx.v",
      "pcie_7x_v1_11_0_axi_basic_tx_pipeline.v",
      "pcie_7x_v1_11_0_axi_basic_tx_thrtl_ctl.v",
      "pcie_7x_v1_11_0_gt_rx_valid_filter_7x.v",
      "pcie_7x_v1_11_0_gt_top.v",
      "pcie_7x_v1_11_0_gt_wrapper.v",
      "pcie_7x_v1_11_0_gtp_pipe_drp.v",
      "pcie_7x_v1_11_0_gtp_pipe_rate.v",
      "pcie_7x_v1_11_0_gtp_pipe_reset.v",
      "pcie_7x_v1_11_0_pcie_7x.v",
      "pcie_7x_v1_11_0_pcie_bram_7x.v",
      "pcie_7x_v1_11_0_pcie_bram_top_7x.v",
      "pcie_7x_v1_11_0_pcie_brams_7x.v",
      "pcie_7x_v1_11_0_pcie_pipe_lane.v",
      "pcie_7x_v1_11_0_pcie_pipe_misc.v",
      "pcie_7x_v1_11_0_pcie_pipe_pipeline.v",
      "pcie_7x_v1_11_0_pcie_top.v",
      "pcie_7x_v1_11_0_pipe_clock.v",
      "pcie_7x_v1_11_0_pipe_drp.v",
      "pcie_7x_v1_11_0_pipe_eq.v",
      "pcie_7x_v1_11_0_pipe_rate.v",
      "pcie_7x_v1_11_0_pipe_reset.v",
      "pcie_7x_v1_11_0_pipe_sync.v",
      "pcie_7x_v1_11_0_pipe_user.v",
      "pcie_7x_v1_11_0_pipe_wrapper.v",
      "pcie_7x_v1_11_0_qpll_drp.v",
      "pcie_7x_v1_11_0_qpll_reset.v",
      "pcie_7x_v1_11_0_qpll_wrapper.v",
      "pcie_7x_v1_11_0_rxeq_scan.v",
      "IBUFDS_GTE2.v"
    ],
    "constraint_files":[
    ]
}
