[2025-09-17 11:20:29] START suite=qualcomm_srv trace=srv450_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv450_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000004 cycles: 2629361 heartbeat IPC: 3.803 cumulative IPC: 3.803 (Simulation time: 00 hr 00 min 36 sec)
Warmup finished CPU 0 instructions: 20000000 cycles: 5101571 cumulative IPC: 3.92 (Simulation time: 00 hr 01 min 13 sec)
Warmup complete CPU 0 instructions: 20000000 cycles: 5101571 cumulative IPC: 3.92 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 20000005 cycles: 5101572 heartbeat IPC: 4.045 cumulative IPC: 5 (Simulation time: 00 hr 01 min 13 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 13893080 heartbeat IPC: 1.137 cumulative IPC: 1.137 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 40000010 cycles: 22648620 heartbeat IPC: 1.142 cumulative IPC: 1.14 (Simulation time: 00 hr 03 min 33 sec)
Heartbeat CPU 0 instructions: 50000011 cycles: 31355333 heartbeat IPC: 1.149 cumulative IPC: 1.143 (Simulation time: 00 hr 04 min 43 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 40066684 heartbeat IPC: 1.148 cumulative IPC: 1.144 (Simulation time: 00 hr 05 min 50 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 48583044 heartbeat IPC: 1.174 cumulative IPC: 1.15 (Simulation time: 00 hr 06 min 55 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 57196801 heartbeat IPC: 1.161 cumulative IPC: 1.152 (Simulation time: 00 hr 08 min 05 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv450_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000016 cycles: 65822452 heartbeat IPC: 1.159 cumulative IPC: 1.153 (Simulation time: 00 hr 09 min 16 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 74422833 heartbeat IPC: 1.163 cumulative IPC: 1.154 (Simulation time: 00 hr 10 min 27 sec)
Heartbeat CPU 0 instructions: 110000021 cycles: 83269065 heartbeat IPC: 1.13 cumulative IPC: 1.151 (Simulation time: 00 hr 11 min 36 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 86862452 cumulative IPC: 1.151 (Simulation time: 00 hr 12 min 47 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 86862452 cumulative IPC: 1.151 (Simulation time: 00 hr 12 min 47 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv450_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.151 instructions: 100000002 cycles: 86862452
CPU 0 Branch Prediction Accuracy: 92.52% MPKI: 13.47 Average ROB Occupancy at Mispredict: 29.02
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1302
BRANCH_INDIRECT: 0.3592
BRANCH_CONDITIONAL: 11.57
BRANCH_DIRECT_CALL: 0.484
BRANCH_INDIRECT_CALL: 0.5108
BRANCH_RETURN: 0.423


====Backend Stall Breakdown====
ROB_STALL: 74331
LQ_STALL: 0
SQ_STALL: 328943


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 43.486668
REPLAY_LOAD: 30.617022
NON_REPLAY_LOAD: 7.056343

== Total ==
ADDR_TRANS: 6523
REPLAY_LOAD: 10073
NON_REPLAY_LOAD: 57735

== Counts ==
ADDR_TRANS: 150
REPLAY_LOAD: 329
NON_REPLAY_LOAD: 8182

cpu0->cpu0_STLB TOTAL        ACCESS:    2053582 HIT:    2039939 MISS:      13643 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2053582 HIT:    2039939 MISS:      13643 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 77.24 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9741999 HIT:    8699004 MISS:    1042995 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7956989 HIT:    7009799 MISS:     947190 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     597773 HIT:     518958 MISS:      78815 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1164663 HIT:    1158363 MISS:       6300 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      22574 HIT:      11884 MISS:      10690 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 32.26 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15355803 HIT:    7847670 MISS:    7508133 MSHR_MERGE:    1818304
cpu0->cpu0_L1I LOAD         ACCESS:   15355803 HIT:    7847670 MISS:    7508133 MSHR_MERGE:    1818304
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 14.61 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29646759 HIT:   25087993 MISS:    4558766 MSHR_MERGE:    1671062
cpu0->cpu0_L1D LOAD         ACCESS:   16507487 HIT:   13769331 MISS:    2738156 MSHR_MERGE:     470802
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13111682 HIT:   11313786 MISS:    1797896 MSHR_MERGE:    1200120
cpu0->cpu0_L1D TRANSLATION  ACCESS:      27590 HIT:       4876 MISS:      22714 MSHR_MERGE:        140
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.27 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12565039 HIT:   10466727 MISS:    2098312 MSHR_MERGE:    1055090
cpu0->cpu0_ITLB LOAD         ACCESS:   12565039 HIT:   10466727 MISS:    2098312 MSHR_MERGE:    1055090
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.295 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28194715 HIT:   26831547 MISS:    1363168 MSHR_MERGE:     352808
cpu0->cpu0_DTLB LOAD         ACCESS:   28194715 HIT:   26831547 MISS:    1363168 MSHR_MERGE:     352808
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.719 cycles
cpu0->LLC TOTAL        ACCESS:    1198529 HIT:    1174110 MISS:      24419 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     947191 HIT:     929787 MISS:      17404 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      78815 HIT:      74724 MISS:       4091 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     161833 HIT:     161713 MISS:        120 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      10690 HIT:       7886 MISS:       2804 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 108 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        644
  ROW_BUFFER_MISS:      23645
  AVG DBUS CONGESTED CYCLE: 3.297
Channel 0 WQ ROW_BUFFER_HIT:        139
  ROW_BUFFER_MISS:       2724
  FULL:          0
Channel 0 REFRESHES ISSUED:       7238

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       493619       547874       114563         2048
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           52         2535          977          207
  STLB miss resolved @ L2C                0         1620         2330         1157          116
  STLB miss resolved @ LLC                0         1036         2005         3149          657
  STLB miss resolved @ MEM                0            1          625         2111         1184

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             180177        47665      1387370       156650          216
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2         1342          359           36
  STLB miss resolved @ L2C                0         1339         8075          937            1
  STLB miss resolved @ LLC                0           72         1908         1179           57
  STLB miss resolved @ MEM                0            1           84          168           90
[2025-09-17 11:33:16] END   suite=qualcomm_srv trace=srv450_ap (rc=0)
