Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Jul 12 15:06:44 2022
| Host         : oppy running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_utilization -file zcu106_int_meas_plat_wrapper_utilization_placed.rpt -pb zcu106_int_meas_plat_wrapper_utilization_placed.pb
| Design       : zcu106_int_meas_plat_wrapper
| Device       : xczu7ev-ffvc1156-2-e
| Speed File   : -2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 2537 |     0 |          0 |    230400 |  1.10 |
|   LUT as Logic             | 2350 |     0 |          0 |    230400 |  1.02 |
|   LUT as Memory            |  187 |     0 |          0 |    101760 |  0.18 |
|     LUT as Distributed RAM |   88 |     0 |            |           |       |
|     LUT as Shift Register  |   99 |     0 |            |           |       |
| CLB Registers              | 3009 |     0 |          0 |    460800 |  0.65 |
|   Register as Flip Flop    | 3009 |     0 |          0 |    460800 |  0.65 |
|   Register as Latch        |    0 |     0 |          0 |    460800 |  0.00 |
| CARRY8                     |   16 |     0 |          0 |     28800 |  0.06 |
| F7 Muxes                   |    4 |     0 |          0 |    115200 | <0.01 |
| F8 Muxes                   |    0 |     0 |          0 |     57600 |  0.00 |
| F9 Muxes                   |    0 |     0 |          0 |     28800 |  0.00 |
+----------------------------+------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 66    |          Yes |           - |          Set |
| 138   |          Yes |           - |        Reset |
| 48    |          Yes |         Set |            - |
| 2757  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        |  589 |     0 |          0 |     28800 |  2.05 |
|   CLBL                                     |  263 |     0 |            |           |       |
|   CLBM                                     |  326 |     0 |            |           |       |
| LUT as Logic                               | 2350 |     0 |          0 |    230400 |  1.02 |
|   using O5 output only                     |   79 |       |            |           |       |
|   using O6 output only                     | 1722 |       |            |           |       |
|   using O5 and O6                          |  549 |       |            |           |       |
| LUT as Memory                              |  187 |     0 |          0 |    101760 |  0.18 |
|   LUT as Distributed RAM                   |   88 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |    8 |       |            |           |       |
|     using O5 and O6                        |   80 |       |            |           |       |
|   LUT as Shift Register                    |   99 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   |   91 |       |            |           |       |
|     using O5 and O6                        |    8 |       |            |           |       |
| CLB Registers                              | 3009 |     0 |          0 |    460800 |  0.65 |
|   Register driven from within the CLB      | 1467 |       |            |           |       |
|   Register driven from outside the CLB     | 1542 |       |            |           |       |
|     LUT in front of the register is unused | 1028 |       |            |           |       |
|     LUT in front of the register is used   |  514 |       |            |           |       |
| Unique Control Sets                        |  162 |       |          0 |     57600 |  0.28 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       312 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       312 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |       624 |  0.00 |
| URAM           |    0 |     0 |          0 |        96 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      1728 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   21 |    21 |          0 |       360 |  5.83 |
| HPIOB_M          |    1 |     1 |          0 |       144 |  0.69 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    2 |     2 |          0 |       144 |  1.39 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    2 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    9 |     9 |          0 |        24 | 37.50 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    9 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_S          |    9 |     9 |          0 |        24 | 37.50 |
|   INPUT          |    0 |       |            |           |       |
|   OUTPUT         |    9 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    0 |     0 |          0 |        24 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |       192 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       192 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        64 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      2496 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        64 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        32 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    3 |     0 |          0 |       544 |  0.55 |
|   BUFGCE             |    1 |     0 |          0 |       208 |  0.48 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        32 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       144 |  0.00 |
|   BUFG_PS            |    2 |     0 |          0 |        96 |  2.08 |
|   BUFGCTRL*          |    0 |     0 |          0 |        64 |  0.00 |
| PLL                  |    0 |     0 |          0 |        16 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         8 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+--------+
|    Site Type    | Used | Fixed | Prohibited | Available |  Util% |
+-----------------+------+-------+------------+-----------+--------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |        20 |   0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         5 |   0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        10 |   0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        10 |   0.00 |
| PCIE40E4        |    0 |     0 |          0 |         2 |   0.00 |
| PS8             |    1 |     0 |          0 |         1 | 100.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |   0.00 |
| VCU             |    0 |     0 |          0 |         1 |   0.00 |
+-----------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+-----------+------+---------------------+
|  Ref Name | Used | Functional Category |
+-----------+------+---------------------+
| FDRE      | 2757 |            Register |
| LUT6      | 1063 |                 CLB |
| LUT5      |  652 |                 CLB |
| LUT3      |  486 |                 CLB |
| LUT4      |  321 |                 CLB |
| LUT2      |  278 |                 CLB |
| RAMD32    |  148 |                 CLB |
| FDCE      |  138 |            Register |
| LUT1      |   99 |                 CLB |
| SRLC32E   |   70 |                 CLB |
| FDPE      |   66 |            Register |
| FDSE      |   48 |            Register |
| SRL16E    |   37 |                 CLB |
| OBUF      |   21 |                 I/O |
| RAMS32    |   20 |                 CLB |
| OSERDESE3 |   17 |                 I/O |
| CARRY8    |   16 |                 CLB |
| MUXF7     |    4 |                 CLB |
| BUFG_PS   |    2 |               Clock |
| PS8       |    1 |            Advanced |
| BUFGCE    |    1 |               Clock |
+-----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------------------+------+
|                 Ref Name                 | Used |
+------------------------------------------+------+
| zcu106_int_meas_plat_zynq_ultra_ps_e_0_0 |    1 |
| zcu106_int_meas_plat_xbar_0              |    1 |
| zcu106_int_meas_plat_rst_ps8_0_99M_0     |    1 |
| zcu106_int_meas_plat_axi_gpio_0_1        |    1 |
| zcu106_int_meas_plat_axi_gpio_0_0        |    1 |
| zcu106_int_meas_plat_auto_pc_1           |    1 |
| zcu106_int_meas_plat_auto_pc_0           |    1 |
| zcu106_int_meas_plat_auto_ds_1           |    1 |
| zcu106_int_meas_plat_auto_ds_0           |    1 |
+------------------------------------------+------+


