input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
958
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4253
1
::Own_Tracked_Alt
2597
1
::Own_Tracked_Alt_Rate
574
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
958
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4253
1
::Own_Tracked_Alt
2597
1
::Own_Tracked_Alt_Rate
574
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
958
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4253
1
::Own_Tracked_Alt
2597
1
::Own_Tracked_Alt_Rate
574
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
958
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4253
1
::Own_Tracked_Alt
2597
1
::Own_Tracked_Alt_Rate
574
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
499
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
958
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4253
1
::Own_Tracked_Alt
2597
1
::Own_Tracked_Alt_Rate
574
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
958
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4253
1
::Own_Tracked_Alt
2597
1
::Own_Tracked_Alt_Rate
574
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
958
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4253
1
::Own_Tracked_Alt
2597
1
::Own_Tracked_Alt_Rate
574
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
958
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4253
1
::Own_Tracked_Alt
2597
1
::Own_Tracked_Alt_Rate
574
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
958
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4253
1
::Own_Tracked_Alt
2597
1
::Own_Tracked_Alt_Rate
574
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..ALIM():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
958
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4253
1
::Own_Tracked_Alt
2597
1
::Own_Tracked_Alt_Rate
574
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
400
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
958
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4253
1
::Own_Tracked_Alt
2597
1
::Own_Tracked_Alt_Rate
574
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
958
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4253
1
::Own_Tracked_Alt
2597
1
::Own_Tracked_Alt_Rate
574
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
958
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4253
1
::Own_Tracked_Alt
2597
1
::Own_Tracked_Alt_Rate
574
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
958
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4253
1
::Own_Tracked_Alt
2597
1
::Own_Tracked_Alt_Rate
574
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
499
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
958
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4253
1
::Own_Tracked_Alt
2597
1
::Own_Tracked_Alt_Rate
574
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
958
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4253
1
::Own_Tracked_Alt
2597
1
::Own_Tracked_Alt_Rate
574
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
958
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4253
1
::Own_Tracked_Alt
2597
1
::Own_Tracked_Alt_Rate
574
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..ALIM():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
958
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4253
1
::Own_Tracked_Alt
2597
1
::Own_Tracked_Alt_Rate
574
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
400
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
958
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4253
1
::Own_Tracked_Alt
2597
1
::Own_Tracked_Alt_Rate
574
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
958
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4253
1
::Own_Tracked_Alt
2597
1
::Own_Tracked_Alt_Rate
574
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
958
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4253
1
::Own_Tracked_Alt
2597
1
::Own_Tracked_Alt_Rate
574
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
958
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4253
1
::Own_Tracked_Alt
2597
1
::Own_Tracked_Alt_Rate
574
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
627
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
382
1
::Own_Tracked_Alt
621
1
::Own_Tracked_Alt_Rate
216
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
627
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
382
1
::Own_Tracked_Alt
621
1
::Own_Tracked_Alt_Rate
216
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
549
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1445
1
::Own_Tracked_Alt
4398
1
::Own_Tracked_Alt_Rate
133
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
549
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1445
1
::Own_Tracked_Alt
4398
1
::Own_Tracked_Alt_Rate
133
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
576
1
::Down_Separation
501
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
381
1
::Own_Tracked_Alt
3469
1
::Own_Tracked_Alt_Rate
183
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
576
1
::Down_Separation
501
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
381
1
::Own_Tracked_Alt
3469
1
::Own_Tracked_Alt_Rate
183
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
992
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4657
1
::Own_Tracked_Alt
3342
1
::Own_Tracked_Alt_Rate
23
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
992
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4657
1
::Own_Tracked_Alt
3342
1
::Own_Tracked_Alt_Rate
23
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
992
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4657
1
::Own_Tracked_Alt
3342
1
::Own_Tracked_Alt_Rate
23
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
992
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4657
1
::Own_Tracked_Alt
3342
1
::Own_Tracked_Alt_Rate
23
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1
return
640
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
992
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4657
1
::Own_Tracked_Alt
3342
1
::Own_Tracked_Alt_Rate
23
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
992
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4657
1
::Own_Tracked_Alt
3342
1
::Own_Tracked_Alt_Rate
23
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
992
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4657
1
::Own_Tracked_Alt
3342
1
::Own_Tracked_Alt_Rate
23
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
992
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4657
1
::Own_Tracked_Alt
3342
1
::Own_Tracked_Alt_Rate
23
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
992
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4657
1
::Own_Tracked_Alt
3342
1
::Own_Tracked_Alt_Rate
23
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
992
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4657
1
::Own_Tracked_Alt
3342
1
::Own_Tracked_Alt_Rate
23
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1
return
640
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
992
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4657
1
::Own_Tracked_Alt
3342
1
::Own_Tracked_Alt_Rate
23
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
992
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4657
1
::Own_Tracked_Alt
3342
1
::Own_Tracked_Alt_Rate
23
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
992
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4657
1
::Own_Tracked_Alt
3342
1
::Own_Tracked_Alt_Rate
23
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
992
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4657
1
::Own_Tracked_Alt
3342
1
::Own_Tracked_Alt_Rate
23
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
992
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4657
1
::Own_Tracked_Alt
3342
1
::Own_Tracked_Alt_Rate
23
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
992
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4657
1
::Own_Tracked_Alt
3342
1
::Own_Tracked_Alt_Rate
23
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
548
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
3514
1
::Own_Tracked_Alt
34
1
::Own_Tracked_Alt_Rate
542
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
548
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
3514
1
::Own_Tracked_Alt
34
1
::Own_Tracked_Alt_Rate
542
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
710
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4616
1
::Own_Tracked_Alt
127
1
::Own_Tracked_Alt_Rate
403
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
710
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4616
1
::Own_Tracked_Alt
127
1
::Own_Tracked_Alt_Rate
403
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
638
1
::Down_Separation
501
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2465
1
::Own_Tracked_Alt
698
1
::Own_Tracked_Alt_Rate
499
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
638
1
::Down_Separation
501
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2465
1
::Own_Tracked_Alt
698
1
::Own_Tracked_Alt_Rate
499
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
893
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
5056
1
::Own_Tracked_Alt
205
1
::Own_Tracked_Alt_Rate
283
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
893
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
5056
1
::Own_Tracked_Alt
205
1
::Own_Tracked_Alt_Rate
283
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
976
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1000
1
::Own_Tracked_Alt
5378
1
::Own_Tracked_Alt_Rate
390
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
976
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1000
1
::Own_Tracked_Alt
5378
1
::Own_Tracked_Alt_Rate
390
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
976
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1000
1
::Own_Tracked_Alt
5378
1
::Own_Tracked_Alt_Rate
390
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
976
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1000
1
::Own_Tracked_Alt
5378
1
::Own_Tracked_Alt_Rate
390
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
641
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
976
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1000
1
::Own_Tracked_Alt
5378
1
::Own_Tracked_Alt_Rate
390
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
976
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1000
1
::Own_Tracked_Alt
5378
1
::Own_Tracked_Alt_Rate
390
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
976
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1000
1
::Own_Tracked_Alt
5378
1
::Own_Tracked_Alt_Rate
390
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..ALIM():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
976
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1000
1
::Own_Tracked_Alt
5378
1
::Own_Tracked_Alt_Rate
390
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
640
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
976
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1000
1
::Own_Tracked_Alt
5378
1
::Own_Tracked_Alt_Rate
390
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
976
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1000
1
::Own_Tracked_Alt
5378
1
::Own_Tracked_Alt_Rate
390
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
976
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1000
1
::Own_Tracked_Alt
5378
1
::Own_Tracked_Alt_Rate
390
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
976
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1000
1
::Own_Tracked_Alt
5378
1
::Own_Tracked_Alt_Rate
390
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
976
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1000
1
::Own_Tracked_Alt
5378
1
::Own_Tracked_Alt_Rate
390
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
976
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1000
1
::Own_Tracked_Alt
5378
1
::Own_Tracked_Alt_Rate
390
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
641
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
976
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1000
1
::Own_Tracked_Alt
5378
1
::Own_Tracked_Alt_Rate
390
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
976
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1000
1
::Own_Tracked_Alt
5378
1
::Own_Tracked_Alt_Rate
390
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
976
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1000
1
::Own_Tracked_Alt
5378
1
::Own_Tracked_Alt_Rate
390
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
976
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1000
1
::Own_Tracked_Alt
5378
1
::Own_Tracked_Alt_Rate
390
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
976
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1000
1
::Own_Tracked_Alt
5378
1
::Own_Tracked_Alt_Rate
390
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..ALIM():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
976
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1000
1
::Own_Tracked_Alt
5378
1
::Own_Tracked_Alt_Rate
390
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
640
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
976
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1000
1
::Own_Tracked_Alt
5378
1
::Own_Tracked_Alt_Rate
390
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
13
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
976
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1000
1
::Own_Tracked_Alt
5378
1
::Own_Tracked_Alt_Rate
390
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
13
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
976
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1000
1
::Own_Tracked_Alt
5378
1
::Own_Tracked_Alt_Rate
390
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
976
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1000
1
::Own_Tracked_Alt
5378
1
::Own_Tracked_Alt_Rate
390
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
2
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
763
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2305
1
::Own_Tracked_Alt
136
1
::Own_Tracked_Alt_Rate
576
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
763
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2305
1
::Own_Tracked_Alt
136
1
::Own_Tracked_Alt_Rate
576
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
570
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
2064
1
::Own_Tracked_Alt
1945
1
::Own_Tracked_Alt_Rate
376
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
570
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
2064
1
::Own_Tracked_Alt
1945
1
::Own_Tracked_Alt_Rate
376
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
967
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3825
1
::Own_Tracked_Alt
659
1
::Own_Tracked_Alt_Rate
204
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
967
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3825
1
::Own_Tracked_Alt
659
1
::Own_Tracked_Alt_Rate
204
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
967
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3825
1
::Own_Tracked_Alt
659
1
::Own_Tracked_Alt_Rate
204
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
967
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3825
1
::Own_Tracked_Alt
659
1
::Own_Tracked_Alt_Rate
204
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
500
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
967
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3825
1
::Own_Tracked_Alt
659
1
::Own_Tracked_Alt_Rate
204
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
967
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3825
1
::Own_Tracked_Alt
659
1
::Own_Tracked_Alt_Rate
204
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
967
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3825
1
::Own_Tracked_Alt
659
1
::Own_Tracked_Alt_Rate
204
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
967
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3825
1
::Own_Tracked_Alt
659
1
::Own_Tracked_Alt_Rate
204
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
967
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3825
1
::Own_Tracked_Alt
659
1
::Own_Tracked_Alt_Rate
204
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..ALIM():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
967
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3825
1
::Own_Tracked_Alt
659
1
::Own_Tracked_Alt_Rate
204
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
740
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
967
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3825
1
::Own_Tracked_Alt
659
1
::Own_Tracked_Alt_Rate
204
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
967
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3825
1
::Own_Tracked_Alt
659
1
::Own_Tracked_Alt_Rate
204
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
967
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3825
1
::Own_Tracked_Alt
659
1
::Own_Tracked_Alt_Rate
204
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
1
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
967
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3825
1
::Own_Tracked_Alt
659
1
::Own_Tracked_Alt_Rate
204
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
967
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3825
1
::Own_Tracked_Alt
659
1
::Own_Tracked_Alt_Rate
204
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
967
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3825
1
::Own_Tracked_Alt
659
1
::Own_Tracked_Alt_Rate
204
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
500
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
967
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3825
1
::Own_Tracked_Alt
659
1
::Own_Tracked_Alt_Rate
204
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
967
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3825
1
::Own_Tracked_Alt
659
1
::Own_Tracked_Alt_Rate
204
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
967
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3825
1
::Own_Tracked_Alt
659
1
::Own_Tracked_Alt_Rate
204
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..ALIM():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
967
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3825
1
::Own_Tracked_Alt
659
1
::Own_Tracked_Alt_Rate
204
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
740
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
967
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3825
1
::Own_Tracked_Alt
659
1
::Own_Tracked_Alt_Rate
204
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
967
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3825
1
::Own_Tracked_Alt
659
1
::Own_Tracked_Alt_Rate
204
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
1
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
892
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1011
1
::Own_Tracked_Alt
2009
1
::Own_Tracked_Alt_Rate
40
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
892
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1011
1
::Own_Tracked_Alt
2009
1
::Own_Tracked_Alt_Rate
40
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
911
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
4667
1
::Own_Tracked_Alt
4194
1
::Own_Tracked_Alt_Rate
242
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
911
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
4667
1
::Own_Tracked_Alt
4194
1
::Own_Tracked_Alt_Rate
242
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
929
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1036
1
::Own_Tracked_Alt
1072
1
::Own_Tracked_Alt_Rate
134
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
929
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1036
1
::Own_Tracked_Alt
1072
1
::Own_Tracked_Alt_Rate
134
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
588
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2774
1
::Own_Tracked_Alt
4341
1
::Own_Tracked_Alt_Rate
336
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
588
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2774
1
::Own_Tracked_Alt
4341
1
::Own_Tracked_Alt_Rate
336
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
963
1
::Down_Separation
499
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
994
1
::Own_Tracked_Alt
5985
1
::Own_Tracked_Alt_Rate
377
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
963
1
::Down_Separation
499
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
994
1
::Own_Tracked_Alt
5985
1
::Own_Tracked_Alt_Rate
377
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
699
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
912
1
::Own_Tracked_Alt
619
1
::Own_Tracked_Alt_Rate
432
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
699
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
912
1
::Own_Tracked_Alt
619
1
::Own_Tracked_Alt_Rate
432
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
699
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
912
1
::Own_Tracked_Alt
619
1
::Own_Tracked_Alt_Rate
432
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
699
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
912
1
::Own_Tracked_Alt
619
1
::Own_Tracked_Alt_Rate
432
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
740
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
699
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
912
1
::Own_Tracked_Alt
619
1
::Own_Tracked_Alt_Rate
432
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
699
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
912
1
::Own_Tracked_Alt
619
1
::Own_Tracked_Alt_Rate
432
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
699
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
912
1
::Own_Tracked_Alt
619
1
::Own_Tracked_Alt_Rate
432
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
699
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
912
1
::Own_Tracked_Alt
619
1
::Own_Tracked_Alt_Rate
432
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
699
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
912
1
::Own_Tracked_Alt
619
1
::Own_Tracked_Alt_Rate
432
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..ALIM():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
699
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
912
1
::Own_Tracked_Alt
619
1
::Own_Tracked_Alt_Rate
432
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
640
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
699
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
912
1
::Own_Tracked_Alt
619
1
::Own_Tracked_Alt_Rate
432
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
699
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
912
1
::Own_Tracked_Alt
619
1
::Own_Tracked_Alt_Rate
432
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
699
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
912
1
::Own_Tracked_Alt
619
1
::Own_Tracked_Alt_Rate
432
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
1
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
699
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
912
1
::Own_Tracked_Alt
619
1
::Own_Tracked_Alt_Rate
432
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
699
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
912
1
::Own_Tracked_Alt
619
1
::Own_Tracked_Alt_Rate
432
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
699
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
912
1
::Own_Tracked_Alt
619
1
::Own_Tracked_Alt_Rate
432
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
740
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
699
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
912
1
::Own_Tracked_Alt
619
1
::Own_Tracked_Alt_Rate
432
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
699
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
912
1
::Own_Tracked_Alt
619
1
::Own_Tracked_Alt_Rate
432
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
699
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
912
1
::Own_Tracked_Alt
619
1
::Own_Tracked_Alt_Rate
432
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..ALIM():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
699
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
912
1
::Own_Tracked_Alt
619
1
::Own_Tracked_Alt_Rate
432
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
640
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
699
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
912
1
::Own_Tracked_Alt
619
1
::Own_Tracked_Alt_Rate
432
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
699
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
912
1
::Own_Tracked_Alt
619
1
::Own_Tracked_Alt_Rate
432
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
1
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
818
1
::Down_Separation
501
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
793
1
::Own_Tracked_Alt
1876
1
::Own_Tracked_Alt_Rate
318
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
818
1
::Down_Separation
501
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
793
1
::Own_Tracked_Alt
1876
1
::Own_Tracked_Alt_Rate
318
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
926
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
651
1
::Own_Tracked_Alt
1694
1
::Own_Tracked_Alt_Rate
263
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
926
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
651
1
::Own_Tracked_Alt
1694
1
::Own_Tracked_Alt_Rate
263
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
926
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
651
1
::Own_Tracked_Alt
1694
1
::Own_Tracked_Alt_Rate
263
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
926
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
651
1
::Own_Tracked_Alt
1694
1
::Own_Tracked_Alt_Rate
263
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
501
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
926
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
651
1
::Own_Tracked_Alt
1694
1
::Own_Tracked_Alt_Rate
263
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
926
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
651
1
::Own_Tracked_Alt
1694
1
::Own_Tracked_Alt_Rate
263
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
926
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
651
1
::Own_Tracked_Alt
1694
1
::Own_Tracked_Alt_Rate
263
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
926
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
651
1
::Own_Tracked_Alt
1694
1
::Own_Tracked_Alt_Rate
263
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
926
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
651
1
::Own_Tracked_Alt
1694
1
::Own_Tracked_Alt_Rate
263
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
926
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
651
1
::Own_Tracked_Alt
1694
1
::Own_Tracked_Alt_Rate
263
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
926
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
651
1
::Own_Tracked_Alt
1694
1
::Own_Tracked_Alt_Rate
263
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
926
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
651
1
::Own_Tracked_Alt
1694
1
::Own_Tracked_Alt_Rate
263
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
501
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
926
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
651
1
::Own_Tracked_Alt
1694
1
::Own_Tracked_Alt_Rate
263
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
926
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
651
1
::Own_Tracked_Alt
1694
1
::Own_Tracked_Alt_Rate
263
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
926
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
651
1
::Own_Tracked_Alt
1694
1
::Own_Tracked_Alt_Rate
263
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
926
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
651
1
::Own_Tracked_Alt
1694
1
::Own_Tracked_Alt_Rate
263
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
579
1
::Down_Separation
499
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5381
1
::Own_Tracked_Alt
882
1
::Own_Tracked_Alt_Rate
101
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
579
1
::Down_Separation
499
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5381
1
::Own_Tracked_Alt
882
1
::Own_Tracked_Alt_Rate
101
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
878
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4714
1
::Own_Tracked_Alt
1063
1
::Own_Tracked_Alt_Rate
86
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
878
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4714
1
::Own_Tracked_Alt
1063
1
::Own_Tracked_Alt_Rate
86
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
822
1
::Down_Separation
399
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
4419
1
::Own_Tracked_Alt
1469
1
::Own_Tracked_Alt_Rate
234
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
822
1
::Down_Separation
399
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
4419
1
::Own_Tracked_Alt
1469
1
::Own_Tracked_Alt_Rate
234
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
653
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
203
1
::Own_Tracked_Alt
432
1
::Own_Tracked_Alt_Rate
67
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
653
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
203
1
::Own_Tracked_Alt
432
1
::Own_Tracked_Alt_Rate
67
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
653
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
203
1
::Own_Tracked_Alt
432
1
::Own_Tracked_Alt_Rate
67
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
653
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
203
1
::Own_Tracked_Alt
432
1
::Own_Tracked_Alt_Rate
67
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
401
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
653
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
203
1
::Own_Tracked_Alt
432
1
::Own_Tracked_Alt_Rate
67
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
653
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
203
1
::Own_Tracked_Alt
432
1
::Own_Tracked_Alt_Rate
67
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
653
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
203
1
::Own_Tracked_Alt
432
1
::Own_Tracked_Alt_Rate
67
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..ALIM():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
653
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
203
1
::Own_Tracked_Alt
432
1
::Own_Tracked_Alt_Rate
67
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
400
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
653
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
203
1
::Own_Tracked_Alt
432
1
::Own_Tracked_Alt_Rate
67
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
653
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
203
1
::Own_Tracked_Alt
432
1
::Own_Tracked_Alt_Rate
67
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
653
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
203
1
::Own_Tracked_Alt
432
1
::Own_Tracked_Alt_Rate
67
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
653
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
203
1
::Own_Tracked_Alt
432
1
::Own_Tracked_Alt_Rate
67
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
653
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
203
1
::Own_Tracked_Alt
432
1
::Own_Tracked_Alt_Rate
67
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
653
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
203
1
::Own_Tracked_Alt
432
1
::Own_Tracked_Alt_Rate
67
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
401
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
653
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
203
1
::Own_Tracked_Alt
432
1
::Own_Tracked_Alt_Rate
67
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
653
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
203
1
::Own_Tracked_Alt
432
1
::Own_Tracked_Alt_Rate
67
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
653
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
203
1
::Own_Tracked_Alt
432
1
::Own_Tracked_Alt_Rate
67
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
653
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
203
1
::Own_Tracked_Alt
432
1
::Own_Tracked_Alt_Rate
67
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
653
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
203
1
::Own_Tracked_Alt
432
1
::Own_Tracked_Alt_Rate
67
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..ALIM():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
653
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
203
1
::Own_Tracked_Alt
432
1
::Own_Tracked_Alt_Rate
67
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
400
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
653
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
203
1
::Own_Tracked_Alt
432
1
::Own_Tracked_Alt_Rate
67
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
13
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
653
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
203
1
::Own_Tracked_Alt
432
1
::Own_Tracked_Alt_Rate
67
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
13
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
653
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
203
1
::Own_Tracked_Alt
432
1
::Own_Tracked_Alt_Rate
67
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
1
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
653
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
203
1
::Own_Tracked_Alt
432
1
::Own_Tracked_Alt_Rate
67
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
2
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
601
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
309
1
::Own_Tracked_Alt
777
1
::Own_Tracked_Alt_Rate
424
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
601
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
309
1
::Own_Tracked_Alt
777
1
::Own_Tracked_Alt_Rate
424
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
601
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
309
1
::Own_Tracked_Alt
777
1
::Own_Tracked_Alt_Rate
424
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
601
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
309
1
::Own_Tracked_Alt
777
1
::Own_Tracked_Alt_Rate
424
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
741
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
601
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
309
1
::Own_Tracked_Alt
777
1
::Own_Tracked_Alt_Rate
424
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
601
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
309
1
::Own_Tracked_Alt
777
1
::Own_Tracked_Alt_Rate
424
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
601
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
309
1
::Own_Tracked_Alt
777
1
::Own_Tracked_Alt_Rate
424
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
601
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
309
1
::Own_Tracked_Alt
777
1
::Own_Tracked_Alt_Rate
424
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
601
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
309
1
::Own_Tracked_Alt
777
1
::Own_Tracked_Alt_Rate
424
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
601
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
309
1
::Own_Tracked_Alt
777
1
::Own_Tracked_Alt_Rate
424
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
601
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
309
1
::Own_Tracked_Alt
777
1
::Own_Tracked_Alt_Rate
424
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
601
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
309
1
::Own_Tracked_Alt
777
1
::Own_Tracked_Alt_Rate
424
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
741
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
601
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
309
1
::Own_Tracked_Alt
777
1
::Own_Tracked_Alt_Rate
424
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
601
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
309
1
::Own_Tracked_Alt
777
1
::Own_Tracked_Alt_Rate
424
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
601
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
309
1
::Own_Tracked_Alt
777
1
::Own_Tracked_Alt_Rate
424
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
601
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
309
1
::Own_Tracked_Alt
777
1
::Own_Tracked_Alt_Rate
424
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
764
1
::Down_Separation
501
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2466
1
::Own_Tracked_Alt
2969
1
::Own_Tracked_Alt_Rate
491
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
764
1
::Down_Separation
501
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2466
1
::Own_Tracked_Alt
2969
1
::Own_Tracked_Alt_Rate
491
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
594
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1193
1
::Own_Tracked_Alt
2484
1
::Own_Tracked_Alt_Rate
121
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
594
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1193
1
::Own_Tracked_Alt
2484
1
::Own_Tracked_Alt_Rate
121
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
992
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
254
1
::Own_Tracked_Alt
1793
1
::Own_Tracked_Alt_Rate
517
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
992
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
254
1
::Own_Tracked_Alt
1793
1
::Own_Tracked_Alt_Rate
517
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
832
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4683
1
::Own_Tracked_Alt
4454
1
::Own_Tracked_Alt_Rate
148
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
832
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4683
1
::Own_Tracked_Alt
4454
1
::Own_Tracked_Alt_Rate
148
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
832
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4683
1
::Own_Tracked_Alt
4454
1
::Own_Tracked_Alt_Rate
148
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
832
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4683
1
::Own_Tracked_Alt
4454
1
::Own_Tracked_Alt_Rate
148
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
601
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
832
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4683
1
::Own_Tracked_Alt
4454
1
::Own_Tracked_Alt_Rate
148
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
832
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4683
1
::Own_Tracked_Alt
4454
1
::Own_Tracked_Alt_Rate
148
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
832
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4683
1
::Own_Tracked_Alt
4454
1
::Own_Tracked_Alt_Rate
148
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
832
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4683
1
::Own_Tracked_Alt
4454
1
::Own_Tracked_Alt_Rate
148
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
832
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4683
1
::Own_Tracked_Alt
4454
1
::Own_Tracked_Alt_Rate
148
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
832
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4683
1
::Own_Tracked_Alt
4454
1
::Own_Tracked_Alt_Rate
148
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
601
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
832
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4683
1
::Own_Tracked_Alt
4454
1
::Own_Tracked_Alt_Rate
148
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
832
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4683
1
::Own_Tracked_Alt
4454
1
::Own_Tracked_Alt_Rate
148
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
832
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4683
1
::Own_Tracked_Alt
4454
1
::Own_Tracked_Alt_Rate
148
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
832
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4683
1
::Own_Tracked_Alt
4454
1
::Own_Tracked_Alt_Rate
148
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
832
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4683
1
::Own_Tracked_Alt
4454
1
::Own_Tracked_Alt_Rate
148
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
832
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4683
1
::Own_Tracked_Alt
4454
1
::Own_Tracked_Alt_Rate
148
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
882
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
191
1
::Own_Tracked_Alt
674
1
::Own_Tracked_Alt_Rate
444
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
882
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
191
1
::Own_Tracked_Alt
674
1
::Own_Tracked_Alt_Rate
444
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
753
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1667
1
::Own_Tracked_Alt
3203
1
::Own_Tracked_Alt_Rate
448
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
753
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1667
1
::Own_Tracked_Alt
3203
1
::Own_Tracked_Alt_Rate
448
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
753
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1667
1
::Own_Tracked_Alt
3203
1
::Own_Tracked_Alt_Rate
448
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
753
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1667
1
::Own_Tracked_Alt
3203
1
::Own_Tracked_Alt_Rate
448
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
501
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
753
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1667
1
::Own_Tracked_Alt
3203
1
::Own_Tracked_Alt_Rate
448
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
753
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1667
1
::Own_Tracked_Alt
3203
1
::Own_Tracked_Alt_Rate
448
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
753
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1667
1
::Own_Tracked_Alt
3203
1
::Own_Tracked_Alt_Rate
448
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..ALIM():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
753
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1667
1
::Own_Tracked_Alt
3203
1
::Own_Tracked_Alt_Rate
448
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
400
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
753
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1667
1
::Own_Tracked_Alt
3203
1
::Own_Tracked_Alt_Rate
448
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
753
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1667
1
::Own_Tracked_Alt
3203
1
::Own_Tracked_Alt_Rate
448
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
753
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1667
1
::Own_Tracked_Alt
3203
1
::Own_Tracked_Alt_Rate
448
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
753
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1667
1
::Own_Tracked_Alt
3203
1
::Own_Tracked_Alt_Rate
448
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
753
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1667
1
::Own_Tracked_Alt
3203
1
::Own_Tracked_Alt_Rate
448
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
753
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1667
1
::Own_Tracked_Alt
3203
1
::Own_Tracked_Alt_Rate
448
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
501
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
753
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1667
1
::Own_Tracked_Alt
3203
1
::Own_Tracked_Alt_Rate
448
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
753
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1667
1
::Own_Tracked_Alt
3203
1
::Own_Tracked_Alt_Rate
448
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
753
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1667
1
::Own_Tracked_Alt
3203
1
::Own_Tracked_Alt_Rate
448
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
753
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1667
1
::Own_Tracked_Alt
3203
1
::Own_Tracked_Alt_Rate
448
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
753
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1667
1
::Own_Tracked_Alt
3203
1
::Own_Tracked_Alt_Rate
448
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..ALIM():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
753
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1667
1
::Own_Tracked_Alt
3203
1
::Own_Tracked_Alt_Rate
448
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
400
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
753
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1667
1
::Own_Tracked_Alt
3203
1
::Own_Tracked_Alt_Rate
448
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
13
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
753
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1667
1
::Own_Tracked_Alt
3203
1
::Own_Tracked_Alt_Rate
448
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
13
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
753
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1667
1
::Own_Tracked_Alt
3203
1
::Own_Tracked_Alt_Rate
448
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
1
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
753
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1667
1
::Own_Tracked_Alt
3203
1
::Own_Tracked_Alt_Rate
448
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
2
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
953
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
2477
1
::Own_Tracked_Alt
682
1
::Own_Tracked_Alt_Rate
24
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
953
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
2477
1
::Own_Tracked_Alt
682
1
::Own_Tracked_Alt_Rate
24
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
588
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1315
1
::Own_Tracked_Alt
3362
1
::Own_Tracked_Alt_Rate
93
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
588
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1315
1
::Own_Tracked_Alt
3362
1
::Own_Tracked_Alt_Rate
93
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
965
1
::Down_Separation
640
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
303
1
::Own_Tracked_Alt
2078
1
::Own_Tracked_Alt_Rate
76
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
965
1
::Down_Separation
640
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
303
1
::Own_Tracked_Alt
2078
1
::Own_Tracked_Alt_Rate
76
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
612
1
::Down_Separation
500
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1151
1
::Own_Tracked_Alt
5073
1
::Own_Tracked_Alt_Rate
510
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
612
1
::Down_Separation
500
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1151
1
::Own_Tracked_Alt
5073
1
::Own_Tracked_Alt_Rate
510
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
783
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1219
1
::Own_Tracked_Alt
4006
1
::Own_Tracked_Alt_Rate
586
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
783
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1219
1
::Own_Tracked_Alt
4006
1
::Own_Tracked_Alt_Rate
586
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
903
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5049
1
::Own_Tracked_Alt
4075
1
::Own_Tracked_Alt_Rate
608
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
903
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5049
1
::Own_Tracked_Alt
4075
1
::Own_Tracked_Alt_Rate
608
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
888
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
647
1
::Own_Tracked_Alt
2521
1
::Own_Tracked_Alt_Rate
241
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
888
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
647
1
::Own_Tracked_Alt
2521
1
::Own_Tracked_Alt_Rate
241
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
971
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
747
1
::Own_Tracked_Alt
183
1
::Own_Tracked_Alt_Rate
524
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
971
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
747
1
::Own_Tracked_Alt
183
1
::Own_Tracked_Alt_Rate
524
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
668
1
::Down_Separation
640
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4267
1
::Own_Tracked_Alt
4507
1
::Own_Tracked_Alt_Rate
418
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
668
1
::Down_Separation
640
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4267
1
::Own_Tracked_Alt
4507
1
::Own_Tracked_Alt_Rate
418
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
731
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
674
1
::Own_Tracked_Alt
2686
1
::Own_Tracked_Alt_Rate
128
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
731
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
674
1
::Own_Tracked_Alt
2686
1
::Own_Tracked_Alt_Rate
128
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
935
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2414
1
::Own_Tracked_Alt
121
1
::Own_Tracked_Alt_Rate
179
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
935
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2414
1
::Own_Tracked_Alt
121
1
::Own_Tracked_Alt_Rate
179
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
952
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
3803
1
::Own_Tracked_Alt
802
1
::Own_Tracked_Alt_Rate
26
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
952
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
3803
1
::Own_Tracked_Alt
802
1
::Own_Tracked_Alt_Rate
26
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
673
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2294
1
::Own_Tracked_Alt
2913
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
673
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2294
1
::Own_Tracked_Alt
2913
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
832
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1145
1
::Own_Tracked_Alt
934
1
::Own_Tracked_Alt_Rate
9
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
832
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1145
1
::Own_Tracked_Alt
934
1
::Own_Tracked_Alt_Rate
9
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
547
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
2963
1
::Own_Tracked_Alt
1723
1
::Own_Tracked_Alt_Rate
236
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
547
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
2963
1
::Own_Tracked_Alt
1723
1
::Own_Tracked_Alt_Rate
236
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
799
1
::Down_Separation
499
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
211
1
::Own_Tracked_Alt
5588
1
::Own_Tracked_Alt_Rate
485
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
799
1
::Down_Separation
499
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
211
1
::Own_Tracked_Alt
5588
1
::Own_Tracked_Alt_Rate
485
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
711
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2943
1
::Own_Tracked_Alt
201
1
::Own_Tracked_Alt_Rate
181
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
711
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2943
1
::Own_Tracked_Alt
201
1
::Own_Tracked_Alt_Rate
181
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
987
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
888
1
::Own_Tracked_Alt
813
1
::Own_Tracked_Alt_Rate
318
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
987
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
888
1
::Own_Tracked_Alt
813
1
::Own_Tracked_Alt_Rate
318
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
821
1
::Down_Separation
640
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
356
1
::Own_Tracked_Alt
138
1
::Own_Tracked_Alt_Rate
79
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
821
1
::Down_Separation
640
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
356
1
::Own_Tracked_Alt
138
1
::Own_Tracked_Alt_Rate
79
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
528
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
500
1
::Own_Tracked_Alt
5170
1
::Own_Tracked_Alt_Rate
22
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
528
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
500
1
::Own_Tracked_Alt
5170
1
::Own_Tracked_Alt_Rate
22
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
896
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
585
1
::Own_Tracked_Alt
5784
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
896
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
585
1
::Own_Tracked_Alt
5784
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
896
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
585
1
::Own_Tracked_Alt
5784
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
896
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
585
1
::Own_Tracked_Alt
5784
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
739
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
896
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
585
1
::Own_Tracked_Alt
5784
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
896
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
585
1
::Own_Tracked_Alt
5784
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
896
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
585
1
::Own_Tracked_Alt
5784
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
896
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
585
1
::Own_Tracked_Alt
5784
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
896
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
585
1
::Own_Tracked_Alt
5784
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
896
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
585
1
::Own_Tracked_Alt
5784
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
896
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
585
1
::Own_Tracked_Alt
5784
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
896
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
585
1
::Own_Tracked_Alt
5784
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
739
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
896
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
585
1
::Own_Tracked_Alt
5784
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
896
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
585
1
::Own_Tracked_Alt
5784
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
896
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
585
1
::Own_Tracked_Alt
5784
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
896
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
585
1
::Own_Tracked_Alt
5784
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
546
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4846
1
::Own_Tracked_Alt
1900
1
::Own_Tracked_Alt_Rate
507
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
546
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4846
1
::Own_Tracked_Alt
1900
1
::Own_Tracked_Alt_Rate
507
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
822
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1740
1
::Own_Tracked_Alt
447
1
::Own_Tracked_Alt_Rate
353
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
822
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1740
1
::Own_Tracked_Alt
447
1
::Own_Tracked_Alt_Rate
353
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
796
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
134
1
::Own_Tracked_Alt
108
1
::Own_Tracked_Alt_Rate
59
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
796
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
134
1
::Own_Tracked_Alt
108
1
::Own_Tracked_Alt_Rate
59
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
775
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5279
1
::Own_Tracked_Alt
2961
1
::Own_Tracked_Alt_Rate
373
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
775
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5279
1
::Own_Tracked_Alt
2961
1
::Own_Tracked_Alt_Rate
373
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
775
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5279
1
::Own_Tracked_Alt
2961
1
::Own_Tracked_Alt_Rate
373
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
775
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5279
1
::Own_Tracked_Alt
2961
1
::Own_Tracked_Alt_Rate
373
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
640
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
775
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5279
1
::Own_Tracked_Alt
2961
1
::Own_Tracked_Alt_Rate
373
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
775
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5279
1
::Own_Tracked_Alt
2961
1
::Own_Tracked_Alt_Rate
373
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
775
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5279
1
::Own_Tracked_Alt
2961
1
::Own_Tracked_Alt_Rate
373
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
775
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5279
1
::Own_Tracked_Alt
2961
1
::Own_Tracked_Alt_Rate
373
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
775
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5279
1
::Own_Tracked_Alt
2961
1
::Own_Tracked_Alt_Rate
373
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..ALIM():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
775
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5279
1
::Own_Tracked_Alt
2961
1
::Own_Tracked_Alt_Rate
373
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
740
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
775
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5279
1
::Own_Tracked_Alt
2961
1
::Own_Tracked_Alt_Rate
373
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
775
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5279
1
::Own_Tracked_Alt
2961
1
::Own_Tracked_Alt_Rate
373
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
775
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5279
1
::Own_Tracked_Alt
2961
1
::Own_Tracked_Alt_Rate
373
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
1
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
775
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5279
1
::Own_Tracked_Alt
2961
1
::Own_Tracked_Alt_Rate
373
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
775
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5279
1
::Own_Tracked_Alt
2961
1
::Own_Tracked_Alt_Rate
373
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
775
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5279
1
::Own_Tracked_Alt
2961
1
::Own_Tracked_Alt_Rate
373
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
640
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
775
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5279
1
::Own_Tracked_Alt
2961
1
::Own_Tracked_Alt_Rate
373
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
775
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5279
1
::Own_Tracked_Alt
2961
1
::Own_Tracked_Alt_Rate
373
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
775
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5279
1
::Own_Tracked_Alt
2961
1
::Own_Tracked_Alt_Rate
373
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..ALIM():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
775
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5279
1
::Own_Tracked_Alt
2961
1
::Own_Tracked_Alt_Rate
373
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
740
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
775
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5279
1
::Own_Tracked_Alt
2961
1
::Own_Tracked_Alt_Rate
373
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
775
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5279
1
::Own_Tracked_Alt
2961
1
::Own_Tracked_Alt_Rate
373
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
1
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
763
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4709
1
::Own_Tracked_Alt
2635
1
::Own_Tracked_Alt_Rate
387
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
763
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4709
1
::Own_Tracked_Alt
2635
1
::Own_Tracked_Alt_Rate
387
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
763
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4709
1
::Own_Tracked_Alt
2635
1
::Own_Tracked_Alt_Rate
387
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
763
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4709
1
::Own_Tracked_Alt
2635
1
::Own_Tracked_Alt_Rate
387
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
741
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
763
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4709
1
::Own_Tracked_Alt
2635
1
::Own_Tracked_Alt_Rate
387
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
763
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4709
1
::Own_Tracked_Alt
2635
1
::Own_Tracked_Alt_Rate
387
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
763
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4709
1
::Own_Tracked_Alt
2635
1
::Own_Tracked_Alt_Rate
387
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
763
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4709
1
::Own_Tracked_Alt
2635
1
::Own_Tracked_Alt_Rate
387
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
763
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4709
1
::Own_Tracked_Alt
2635
1
::Own_Tracked_Alt_Rate
387
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
763
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4709
1
::Own_Tracked_Alt
2635
1
::Own_Tracked_Alt_Rate
387
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
741
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
763
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4709
1
::Own_Tracked_Alt
2635
1
::Own_Tracked_Alt_Rate
387
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
763
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4709
1
::Own_Tracked_Alt
2635
1
::Own_Tracked_Alt_Rate
387
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
763
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4709
1
::Own_Tracked_Alt
2635
1
::Own_Tracked_Alt_Rate
387
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
763
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4709
1
::Own_Tracked_Alt
2635
1
::Own_Tracked_Alt_Rate
387
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
763
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4709
1
::Own_Tracked_Alt
2635
1
::Own_Tracked_Alt_Rate
387
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
763
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4709
1
::Own_Tracked_Alt
2635
1
::Own_Tracked_Alt_Rate
387
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
568
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3011
1
::Own_Tracked_Alt
3423
1
::Own_Tracked_Alt_Rate
52
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
568
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3011
1
::Own_Tracked_Alt
3423
1
::Own_Tracked_Alt_Rate
52
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
972
1
::Down_Separation
500
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4090
1
::Own_Tracked_Alt
4644
1
::Own_Tracked_Alt_Rate
495
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
972
1
::Down_Separation
500
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4090
1
::Own_Tracked_Alt
4644
1
::Own_Tracked_Alt_Rate
495
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
562
1
::Down_Separation
739
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
895
1
::Own_Tracked_Alt
1642
1
::Own_Tracked_Alt_Rate
19
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
562
1
::Down_Separation
739
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
895
1
::Own_Tracked_Alt
1642
1
::Own_Tracked_Alt_Rate
19
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
804
1
::Down_Separation
739
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
376
1
::Own_Tracked_Alt
3945
1
::Own_Tracked_Alt_Rate
71
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
804
1
::Down_Separation
739
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
376
1
::Own_Tracked_Alt
3945
1
::Own_Tracked_Alt_Rate
71
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
610
1
::Down_Separation
499
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
14
1
::Own_Tracked_Alt
282
1
::Own_Tracked_Alt_Rate
158
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
610
1
::Down_Separation
499
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
14
1
::Own_Tracked_Alt
282
1
::Own_Tracked_Alt_Rate
158
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
743
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
860
1
::Own_Tracked_Alt
773
1
::Own_Tracked_Alt_Rate
436
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
743
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
860
1
::Own_Tracked_Alt
773
1
::Own_Tracked_Alt_Rate
436
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
743
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
860
1
::Own_Tracked_Alt
773
1
::Own_Tracked_Alt_Rate
436
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
743
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
860
1
::Own_Tracked_Alt
773
1
::Own_Tracked_Alt_Rate
436
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
601
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
743
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
860
1
::Own_Tracked_Alt
773
1
::Own_Tracked_Alt_Rate
436
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
743
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
860
1
::Own_Tracked_Alt
773
1
::Own_Tracked_Alt_Rate
436
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
743
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
860
1
::Own_Tracked_Alt
773
1
::Own_Tracked_Alt_Rate
436
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
743
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
860
1
::Own_Tracked_Alt
773
1
::Own_Tracked_Alt_Rate
436
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
743
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
860
1
::Own_Tracked_Alt
773
1
::Own_Tracked_Alt_Rate
436
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
743
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
860
1
::Own_Tracked_Alt
773
1
::Own_Tracked_Alt_Rate
436
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
601
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
743
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
860
1
::Own_Tracked_Alt
773
1
::Own_Tracked_Alt_Rate
436
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
743
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
860
1
::Own_Tracked_Alt
773
1
::Own_Tracked_Alt_Rate
436
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
743
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
860
1
::Own_Tracked_Alt
773
1
::Own_Tracked_Alt_Rate
436
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
743
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
860
1
::Own_Tracked_Alt
773
1
::Own_Tracked_Alt_Rate
436
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
743
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
860
1
::Own_Tracked_Alt
773
1
::Own_Tracked_Alt_Rate
436
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
743
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
860
1
::Own_Tracked_Alt
773
1
::Own_Tracked_Alt_Rate
436
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
947
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2279
1
::Own_Tracked_Alt
1660
1
::Own_Tracked_Alt_Rate
606
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
947
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2279
1
::Own_Tracked_Alt
1660
1
::Own_Tracked_Alt_Rate
606
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
919
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2680
1
::Own_Tracked_Alt
904
1
::Own_Tracked_Alt_Rate
185
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
919
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2680
1
::Own_Tracked_Alt
904
1
::Own_Tracked_Alt_Rate
185
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
529
1
::Down_Separation
739
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4702
1
::Own_Tracked_Alt
2376
1
::Own_Tracked_Alt_Rate
616
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
529
1
::Down_Separation
739
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4702
1
::Own_Tracked_Alt
2376
1
::Own_Tracked_Alt_Rate
616
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
632
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2213
1
::Own_Tracked_Alt
1479
1
::Own_Tracked_Alt_Rate
544
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
632
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2213
1
::Own_Tracked_Alt
1479
1
::Own_Tracked_Alt_Rate
544
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
871
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
362
1
::Own_Tracked_Alt
4564
1
::Own_Tracked_Alt_Rate
133
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
871
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
362
1
::Own_Tracked_Alt
4564
1
::Own_Tracked_Alt_Rate
133
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
562
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5909
1
::Own_Tracked_Alt
2836
1
::Own_Tracked_Alt_Rate
195
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
562
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5909
1
::Own_Tracked_Alt
2836
1
::Own_Tracked_Alt_Rate
195
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
610
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5537
1
::Own_Tracked_Alt
135
1
::Own_Tracked_Alt_Rate
539
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
610
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5537
1
::Own_Tracked_Alt
135
1
::Own_Tracked_Alt_Rate
539
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
867
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1874
1
::Own_Tracked_Alt_Rate
201
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
867
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1874
1
::Own_Tracked_Alt_Rate
201
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
867
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1874
1
::Own_Tracked_Alt_Rate
201
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
867
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1874
1
::Own_Tracked_Alt_Rate
201
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
599
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
867
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1874
1
::Own_Tracked_Alt_Rate
201
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
867
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1874
1
::Own_Tracked_Alt_Rate
201
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
867
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1874
1
::Own_Tracked_Alt_Rate
201
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
867
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1874
1
::Own_Tracked_Alt_Rate
201
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
867
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1874
1
::Own_Tracked_Alt_Rate
201
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..ALIM():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
867
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1874
1
::Own_Tracked_Alt_Rate
201
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
400
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
867
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1874
1
::Own_Tracked_Alt_Rate
201
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
867
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1874
1
::Own_Tracked_Alt_Rate
201
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
867
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1874
1
::Own_Tracked_Alt_Rate
201
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
867
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1874
1
::Own_Tracked_Alt_Rate
201
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
599
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
867
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1874
1
::Own_Tracked_Alt_Rate
201
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
867
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1874
1
::Own_Tracked_Alt_Rate
201
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
867
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1874
1
::Own_Tracked_Alt_Rate
201
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..ALIM():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
867
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1874
1
::Own_Tracked_Alt_Rate
201
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
400
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
867
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1874
1
::Own_Tracked_Alt_Rate
201
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
867
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1874
1
::Own_Tracked_Alt_Rate
201
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
867
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1874
1
::Own_Tracked_Alt_Rate
201
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
867
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1874
1
::Own_Tracked_Alt_Rate
201
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4212
1
::Own_Tracked_Alt
647
1
::Own_Tracked_Alt_Rate
226
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4212
1
::Own_Tracked_Alt
647
1
::Own_Tracked_Alt_Rate
226
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4212
1
::Own_Tracked_Alt
647
1
::Own_Tracked_Alt_Rate
226
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4212
1
::Own_Tracked_Alt
647
1
::Own_Tracked_Alt_Rate
226
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
601
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4212
1
::Own_Tracked_Alt
647
1
::Own_Tracked_Alt_Rate
226
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4212
1
::Own_Tracked_Alt
647
1
::Own_Tracked_Alt_Rate
226
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4212
1
::Own_Tracked_Alt
647
1
::Own_Tracked_Alt_Rate
226
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4212
1
::Own_Tracked_Alt
647
1
::Own_Tracked_Alt_Rate
226
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4212
1
::Own_Tracked_Alt
647
1
::Own_Tracked_Alt_Rate
226
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..ALIM():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4212
1
::Own_Tracked_Alt
647
1
::Own_Tracked_Alt_Rate
226
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
640
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4212
1
::Own_Tracked_Alt
647
1
::Own_Tracked_Alt_Rate
226
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4212
1
::Own_Tracked_Alt
647
1
::Own_Tracked_Alt_Rate
226
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4212
1
::Own_Tracked_Alt
647
1
::Own_Tracked_Alt_Rate
226
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
1
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4212
1
::Own_Tracked_Alt
647
1
::Own_Tracked_Alt_Rate
226
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4212
1
::Own_Tracked_Alt
647
1
::Own_Tracked_Alt_Rate
226
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4212
1
::Own_Tracked_Alt
647
1
::Own_Tracked_Alt_Rate
226
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
601
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4212
1
::Own_Tracked_Alt
647
1
::Own_Tracked_Alt_Rate
226
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4212
1
::Own_Tracked_Alt
647
1
::Own_Tracked_Alt_Rate
226
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4212
1
::Own_Tracked_Alt
647
1
::Own_Tracked_Alt_Rate
226
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..ALIM():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4212
1
::Own_Tracked_Alt
647
1
::Own_Tracked_Alt_Rate
226
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
640
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4212
1
::Own_Tracked_Alt
647
1
::Own_Tracked_Alt_Rate
226
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4212
1
::Own_Tracked_Alt
647
1
::Own_Tracked_Alt_Rate
226
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
1
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
822
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2582
1
::Own_Tracked_Alt
5034
1
::Own_Tracked_Alt_Rate
541
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
822
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2582
1
::Own_Tracked_Alt
5034
1
::Own_Tracked_Alt_Rate
541
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
769
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
233
1
::Own_Tracked_Alt
903
1
::Own_Tracked_Alt_Rate
91
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
769
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
233
1
::Own_Tracked_Alt
903
1
::Own_Tracked_Alt_Rate
91
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
667
1
::Down_Separation
739
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
645
1
::Own_Tracked_Alt
4200
1
::Own_Tracked_Alt_Rate
562
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
667
1
::Down_Separation
739
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
645
1
::Own_Tracked_Alt
4200
1
::Own_Tracked_Alt_Rate
562
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
597
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
2985
1
::Own_Tracked_Alt
5459
1
::Own_Tracked_Alt_Rate
555
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
597
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
2985
1
::Own_Tracked_Alt
5459
1
::Own_Tracked_Alt_Rate
555
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
959
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3684
1
::Own_Tracked_Alt
1600
1
::Own_Tracked_Alt_Rate
566
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
959
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3684
1
::Own_Tracked_Alt
1600
1
::Own_Tracked_Alt_Rate
566
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
959
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3684
1
::Own_Tracked_Alt
1600
1
::Own_Tracked_Alt_Rate
566
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
959
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3684
1
::Own_Tracked_Alt
1600
1
::Own_Tracked_Alt_Rate
566
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
741
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
959
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3684
1
::Own_Tracked_Alt
1600
1
::Own_Tracked_Alt_Rate
566
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
959
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3684
1
::Own_Tracked_Alt
1600
1
::Own_Tracked_Alt_Rate
566
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
959
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3684
1
::Own_Tracked_Alt
1600
1
::Own_Tracked_Alt_Rate
566
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
959
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3684
1
::Own_Tracked_Alt
1600
1
::Own_Tracked_Alt_Rate
566
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
959
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3684
1
::Own_Tracked_Alt
1600
1
::Own_Tracked_Alt_Rate
566
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..ALIM():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
959
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3684
1
::Own_Tracked_Alt
1600
1
::Own_Tracked_Alt_Rate
566
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
500
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
959
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3684
1
::Own_Tracked_Alt
1600
1
::Own_Tracked_Alt_Rate
566
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
959
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3684
1
::Own_Tracked_Alt
1600
1
::Own_Tracked_Alt_Rate
566
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
959
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3684
1
::Own_Tracked_Alt
1600
1
::Own_Tracked_Alt_Rate
566
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
959
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3684
1
::Own_Tracked_Alt
1600
1
::Own_Tracked_Alt_Rate
566
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
741
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
959
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3684
1
::Own_Tracked_Alt
1600
1
::Own_Tracked_Alt_Rate
566
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
959
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3684
1
::Own_Tracked_Alt
1600
1
::Own_Tracked_Alt_Rate
566
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
959
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3684
1
::Own_Tracked_Alt
1600
1
::Own_Tracked_Alt_Rate
566
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..ALIM():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
959
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3684
1
::Own_Tracked_Alt
1600
1
::Own_Tracked_Alt_Rate
566
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
500
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
959
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3684
1
::Own_Tracked_Alt
1600
1
::Own_Tracked_Alt_Rate
566
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
959
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3684
1
::Own_Tracked_Alt
1600
1
::Own_Tracked_Alt_Rate
566
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
959
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3684
1
::Own_Tracked_Alt
1600
1
::Own_Tracked_Alt_Rate
566
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
959
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3684
1
::Own_Tracked_Alt
1600
1
::Own_Tracked_Alt_Rate
566
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
557
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
241
1
::Own_Tracked_Alt
1365
1
::Own_Tracked_Alt_Rate
369
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
557
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
241
1
::Own_Tracked_Alt
1365
1
::Own_Tracked_Alt_Rate
369
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
877
1
::Down_Separation
739
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3439
1
::Own_Tracked_Alt
3749
1
::Own_Tracked_Alt_Rate
566
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
877
1
::Down_Separation
739
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3439
1
::Own_Tracked_Alt
3749
1
::Own_Tracked_Alt_Rate
566
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
637
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3732
1
::Own_Tracked_Alt
486
1
::Own_Tracked_Alt_Rate
588
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
637
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3732
1
::Own_Tracked_Alt
486
1
::Own_Tracked_Alt_Rate
588
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
637
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3732
1
::Own_Tracked_Alt
486
1
::Own_Tracked_Alt_Rate
588
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
637
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3732
1
::Own_Tracked_Alt
486
1
::Own_Tracked_Alt_Rate
588
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
499
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
637
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3732
1
::Own_Tracked_Alt
486
1
::Own_Tracked_Alt_Rate
588
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
637
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3732
1
::Own_Tracked_Alt
486
1
::Own_Tracked_Alt_Rate
588
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
637
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3732
1
::Own_Tracked_Alt
486
1
::Own_Tracked_Alt_Rate
588
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
637
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3732
1
::Own_Tracked_Alt
486
1
::Own_Tracked_Alt_Rate
588
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
637
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3732
1
::Own_Tracked_Alt
486
1
::Own_Tracked_Alt_Rate
588
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
637
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3732
1
::Own_Tracked_Alt
486
1
::Own_Tracked_Alt_Rate
588
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
499
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
637
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3732
1
::Own_Tracked_Alt
486
1
::Own_Tracked_Alt_Rate
588
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
637
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3732
1
::Own_Tracked_Alt
486
1
::Own_Tracked_Alt_Rate
588
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
637
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3732
1
::Own_Tracked_Alt
486
1
::Own_Tracked_Alt_Rate
588
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
637
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3732
1
::Own_Tracked_Alt
486
1
::Own_Tracked_Alt_Rate
588
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
637
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3732
1
::Own_Tracked_Alt
486
1
::Own_Tracked_Alt_Rate
588
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
637
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3732
1
::Own_Tracked_Alt
486
1
::Own_Tracked_Alt_Rate
588
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
950
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5510
1
::Own_Tracked_Alt
1309
1
::Own_Tracked_Alt_Rate
2
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
950
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5510
1
::Own_Tracked_Alt
1309
1
::Own_Tracked_Alt_Rate
2
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
950
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5510
1
::Own_Tracked_Alt
1309
1
::Own_Tracked_Alt_Rate
2
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
950
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5510
1
::Own_Tracked_Alt
1309
1
::Own_Tracked_Alt_Rate
2
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
740
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
950
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5510
1
::Own_Tracked_Alt
1309
1
::Own_Tracked_Alt_Rate
2
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
950
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5510
1
::Own_Tracked_Alt
1309
1
::Own_Tracked_Alt_Rate
2
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
950
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5510
1
::Own_Tracked_Alt
1309
1
::Own_Tracked_Alt_Rate
2
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
950
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5510
1
::Own_Tracked_Alt
1309
1
::Own_Tracked_Alt_Rate
2
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
950
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5510
1
::Own_Tracked_Alt
1309
1
::Own_Tracked_Alt_Rate
2
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..ALIM():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
950
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5510
1
::Own_Tracked_Alt
1309
1
::Own_Tracked_Alt_Rate
2
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
740
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
950
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5510
1
::Own_Tracked_Alt
1309
1
::Own_Tracked_Alt_Rate
2
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
950
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5510
1
::Own_Tracked_Alt
1309
1
::Own_Tracked_Alt_Rate
2
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
950
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5510
1
::Own_Tracked_Alt
1309
1
::Own_Tracked_Alt_Rate
2
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
1
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
950
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5510
1
::Own_Tracked_Alt
1309
1
::Own_Tracked_Alt_Rate
2
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
950
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5510
1
::Own_Tracked_Alt
1309
1
::Own_Tracked_Alt_Rate
2
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
950
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5510
1
::Own_Tracked_Alt
1309
1
::Own_Tracked_Alt_Rate
2
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
740
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
950
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5510
1
::Own_Tracked_Alt
1309
1
::Own_Tracked_Alt_Rate
2
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
950
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5510
1
::Own_Tracked_Alt
1309
1
::Own_Tracked_Alt_Rate
2
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
950
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5510
1
::Own_Tracked_Alt
1309
1
::Own_Tracked_Alt_Rate
2
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..ALIM():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
950
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5510
1
::Own_Tracked_Alt
1309
1
::Own_Tracked_Alt_Rate
2
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
740
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
950
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5510
1
::Own_Tracked_Alt
1309
1
::Own_Tracked_Alt_Rate
2
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
950
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5510
1
::Own_Tracked_Alt
1309
1
::Own_Tracked_Alt_Rate
2
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
1
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
925
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1124
1
::Own_Tracked_Alt
508
1
::Own_Tracked_Alt_Rate
500
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
925
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1124
1
::Own_Tracked_Alt
508
1
::Own_Tracked_Alt_Rate
500
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
691
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5258
1
::Own_Tracked_Alt
1625
1
::Own_Tracked_Alt_Rate
534
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
691
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5258
1
::Own_Tracked_Alt
1625
1
::Own_Tracked_Alt_Rate
534
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
833
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2642
1
::Own_Tracked_Alt
927
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
833
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2642
1
::Own_Tracked_Alt
927
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
833
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2642
1
::Own_Tracked_Alt
927
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
833
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2642
1
::Own_Tracked_Alt
927
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
741
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
833
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2642
1
::Own_Tracked_Alt
927
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
833
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2642
1
::Own_Tracked_Alt
927
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
833
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2642
1
::Own_Tracked_Alt
927
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
833
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2642
1
::Own_Tracked_Alt
927
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
833
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2642
1
::Own_Tracked_Alt
927
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..ALIM():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
833
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2642
1
::Own_Tracked_Alt
927
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
640
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
833
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2642
1
::Own_Tracked_Alt
927
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
833
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2642
1
::Own_Tracked_Alt
927
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
833
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2642
1
::Own_Tracked_Alt
927
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
833
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2642
1
::Own_Tracked_Alt
927
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
833
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2642
1
::Own_Tracked_Alt
927
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
833
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2642
1
::Own_Tracked_Alt
927
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
741
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
833
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2642
1
::Own_Tracked_Alt
927
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
833
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2642
1
::Own_Tracked_Alt
927
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
833
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2642
1
::Own_Tracked_Alt
927
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..ALIM():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
833
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2642
1
::Own_Tracked_Alt
927
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
640
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
833
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2642
1
::Own_Tracked_Alt
927
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
833
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2642
1
::Own_Tracked_Alt
927
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
804
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1176
1
::Own_Tracked_Alt
1933
1
::Own_Tracked_Alt_Rate
194
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
804
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1176
1
::Own_Tracked_Alt
1933
1
::Own_Tracked_Alt_Rate
194
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
937
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
524
1
::Own_Tracked_Alt
2358
1
::Own_Tracked_Alt_Rate
298
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
937
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
524
1
::Own_Tracked_Alt
2358
1
::Own_Tracked_Alt_Rate
298
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
542
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2100
1
::Own_Tracked_Alt
96
1
::Own_Tracked_Alt_Rate
231
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
542
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2100
1
::Own_Tracked_Alt
96
1
::Own_Tracked_Alt_Rate
231
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
975
1
::Down_Separation
640
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1272
1
::Own_Tracked_Alt
1371
1
::Own_Tracked_Alt_Rate
238
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
975
1
::Down_Separation
640
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1272
1
::Own_Tracked_Alt
1371
1
::Own_Tracked_Alt_Rate
238
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
690
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
681
1
::Own_Tracked_Alt
173
1
::Own_Tracked_Alt_Rate
231
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
690
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
681
1
::Own_Tracked_Alt
173
1
::Own_Tracked_Alt_Rate
231
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
866
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2595
1
::Own_Tracked_Alt
5987
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
866
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2595
1
::Own_Tracked_Alt
5987
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
866
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2595
1
::Own_Tracked_Alt
5987
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
866
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2595
1
::Own_Tracked_Alt
5987
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
639
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
866
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2595
1
::Own_Tracked_Alt
5987
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
866
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2595
1
::Own_Tracked_Alt
5987
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
866
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2595
1
::Own_Tracked_Alt
5987
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..ALIM():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
866
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2595
1
::Own_Tracked_Alt
5987
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
500
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
866
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2595
1
::Own_Tracked_Alt
5987
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
866
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2595
1
::Own_Tracked_Alt
5987
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
866
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2595
1
::Own_Tracked_Alt
5987
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
866
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2595
1
::Own_Tracked_Alt
5987
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
866
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2595
1
::Own_Tracked_Alt
5987
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
866
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2595
1
::Own_Tracked_Alt
5987
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
639
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
866
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2595
1
::Own_Tracked_Alt
5987
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
866
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2595
1
::Own_Tracked_Alt
5987
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
866
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2595
1
::Own_Tracked_Alt
5987
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
866
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2595
1
::Own_Tracked_Alt
5987
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
866
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2595
1
::Own_Tracked_Alt
5987
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..ALIM():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
866
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2595
1
::Own_Tracked_Alt
5987
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
500
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
866
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2595
1
::Own_Tracked_Alt
5987
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
13
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
866
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2595
1
::Own_Tracked_Alt
5987
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
13
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
866
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2595
1
::Own_Tracked_Alt
5987
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
1
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
866
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2595
1
::Own_Tracked_Alt
5987
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
2
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
915
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3443
1
::Own_Tracked_Alt
1855
1
::Own_Tracked_Alt_Rate
99
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
915
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3443
1
::Own_Tracked_Alt
1855
1
::Own_Tracked_Alt_Rate
99
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
630
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2359
1
::Own_Tracked_Alt
3335
1
::Own_Tracked_Alt_Rate
578
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
630
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2359
1
::Own_Tracked_Alt
3335
1
::Own_Tracked_Alt_Rate
578
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
630
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2359
1
::Own_Tracked_Alt
3335
1
::Own_Tracked_Alt_Rate
578
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
630
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2359
1
::Own_Tracked_Alt
3335
1
::Own_Tracked_Alt_Rate
578
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
501
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
630
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2359
1
::Own_Tracked_Alt
3335
1
::Own_Tracked_Alt_Rate
578
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
630
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2359
1
::Own_Tracked_Alt
3335
1
::Own_Tracked_Alt_Rate
578
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
630
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2359
1
::Own_Tracked_Alt
3335
1
::Own_Tracked_Alt_Rate
578
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..ALIM():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
630
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2359
1
::Own_Tracked_Alt
3335
1
::Own_Tracked_Alt_Rate
578
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
740
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
630
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2359
1
::Own_Tracked_Alt
3335
1
::Own_Tracked_Alt_Rate
578
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
630
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2359
1
::Own_Tracked_Alt
3335
1
::Own_Tracked_Alt_Rate
578
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
630
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2359
1
::Own_Tracked_Alt
3335
1
::Own_Tracked_Alt_Rate
578
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
630
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2359
1
::Own_Tracked_Alt
3335
1
::Own_Tracked_Alt_Rate
578
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
501
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
630
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2359
1
::Own_Tracked_Alt
3335
1
::Own_Tracked_Alt_Rate
578
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
630
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2359
1
::Own_Tracked_Alt
3335
1
::Own_Tracked_Alt_Rate
578
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
630
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2359
1
::Own_Tracked_Alt
3335
1
::Own_Tracked_Alt_Rate
578
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
630
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2359
1
::Own_Tracked_Alt
3335
1
::Own_Tracked_Alt_Rate
578
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
630
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2359
1
::Own_Tracked_Alt
3335
1
::Own_Tracked_Alt_Rate
578
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..ALIM():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
630
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2359
1
::Own_Tracked_Alt
3335
1
::Own_Tracked_Alt_Rate
578
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
740
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
630
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2359
1
::Own_Tracked_Alt
3335
1
::Own_Tracked_Alt_Rate
578
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
630
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2359
1
::Own_Tracked_Alt
3335
1
::Own_Tracked_Alt_Rate
578
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
843
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1209
1
::Own_Tracked_Alt
1806
1
::Own_Tracked_Alt_Rate
481
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
843
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1209
1
::Own_Tracked_Alt
1806
1
::Own_Tracked_Alt_Rate
481
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
564
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
377
1
::Own_Tracked_Alt
389
1
::Own_Tracked_Alt_Rate
179
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
564
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
377
1
::Own_Tracked_Alt
389
1
::Own_Tracked_Alt_Rate
179
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
685
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
410
1
::Own_Tracked_Alt
4828
1
::Own_Tracked_Alt_Rate
116
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
685
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
410
1
::Own_Tracked_Alt
4828
1
::Own_Tracked_Alt_Rate
116
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
716
1
::Down_Separation
640
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
54
1
::Own_Tracked_Alt
1318
1
::Own_Tracked_Alt_Rate
76
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
716
1
::Down_Separation
640
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
54
1
::Own_Tracked_Alt
1318
1
::Own_Tracked_Alt_Rate
76
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
624
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2668
1
::Own_Tracked_Alt
3575
1
::Own_Tracked_Alt_Rate
185
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
624
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2668
1
::Own_Tracked_Alt
3575
1
::Own_Tracked_Alt_Rate
185
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
922
1
::Down_Separation
499
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5628
1
::Own_Tracked_Alt
5533
1
::Own_Tracked_Alt_Rate
587
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
922
1
::Down_Separation
499
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5628
1
::Own_Tracked_Alt
5533
1
::Own_Tracked_Alt_Rate
587
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
651
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5308
1
::Own_Tracked_Alt
270
1
::Own_Tracked_Alt_Rate
517
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
651
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5308
1
::Own_Tracked_Alt
270
1
::Own_Tracked_Alt_Rate
517
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
931
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
702
1
::Own_Tracked_Alt
472
1
::Own_Tracked_Alt_Rate
619
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
931
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
702
1
::Own_Tracked_Alt
472
1
::Own_Tracked_Alt_Rate
619
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
827
1
::Down_Separation
399
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
776
1
::Own_Tracked_Alt
1691
1
::Own_Tracked_Alt_Rate
437
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
827
1
::Down_Separation
399
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
776
1
::Own_Tracked_Alt
1691
1
::Own_Tracked_Alt_Rate
437
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
636
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4046
1
::Own_Tracked_Alt
4210
1
::Own_Tracked_Alt_Rate
340
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
636
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4046
1
::Own_Tracked_Alt
4210
1
::Own_Tracked_Alt_Rate
340
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
838
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3128
1
::Own_Tracked_Alt
5179
1
::Own_Tracked_Alt_Rate
451
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
838
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3128
1
::Own_Tracked_Alt
5179
1
::Own_Tracked_Alt_Rate
451
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
838
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3128
1
::Own_Tracked_Alt
5179
1
::Own_Tracked_Alt_Rate
451
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
838
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3128
1
::Own_Tracked_Alt
5179
1
::Own_Tracked_Alt_Rate
451
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
399
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
838
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3128
1
::Own_Tracked_Alt
5179
1
::Own_Tracked_Alt_Rate
451
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
838
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3128
1
::Own_Tracked_Alt
5179
1
::Own_Tracked_Alt_Rate
451
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
838
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3128
1
::Own_Tracked_Alt
5179
1
::Own_Tracked_Alt_Rate
451
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..ALIM():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
838
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3128
1
::Own_Tracked_Alt
5179
1
::Own_Tracked_Alt_Rate
451
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
640
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
838
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3128
1
::Own_Tracked_Alt
5179
1
::Own_Tracked_Alt_Rate
451
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
838
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3128
1
::Own_Tracked_Alt
5179
1
::Own_Tracked_Alt_Rate
451
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
838
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3128
1
::Own_Tracked_Alt
5179
1
::Own_Tracked_Alt_Rate
451
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
838
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3128
1
::Own_Tracked_Alt
5179
1
::Own_Tracked_Alt_Rate
451
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
399
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
838
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3128
1
::Own_Tracked_Alt
5179
1
::Own_Tracked_Alt_Rate
451
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
838
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3128
1
::Own_Tracked_Alt
5179
1
::Own_Tracked_Alt_Rate
451
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
838
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3128
1
::Own_Tracked_Alt
5179
1
::Own_Tracked_Alt_Rate
451
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
838
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3128
1
::Own_Tracked_Alt
5179
1
::Own_Tracked_Alt_Rate
451
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
838
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3128
1
::Own_Tracked_Alt
5179
1
::Own_Tracked_Alt_Rate
451
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..ALIM():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
838
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3128
1
::Own_Tracked_Alt
5179
1
::Own_Tracked_Alt_Rate
451
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
640
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
838
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3128
1
::Own_Tracked_Alt
5179
1
::Own_Tracked_Alt_Rate
451
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
838
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3128
1
::Own_Tracked_Alt
5179
1
::Own_Tracked_Alt_Rate
451
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
807
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2226
1
::Own_Tracked_Alt
3747
1
::Own_Tracked_Alt_Rate
344
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
807
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2226
1
::Own_Tracked_Alt
3747
1
::Own_Tracked_Alt_Rate
344
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
807
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2226
1
::Own_Tracked_Alt
3747
1
::Own_Tracked_Alt_Rate
344
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
807
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2226
1
::Own_Tracked_Alt
3747
1
::Own_Tracked_Alt_Rate
344
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
741
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
807
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2226
1
::Own_Tracked_Alt
3747
1
::Own_Tracked_Alt_Rate
344
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
807
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2226
1
::Own_Tracked_Alt
3747
1
::Own_Tracked_Alt_Rate
344
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
807
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2226
1
::Own_Tracked_Alt
3747
1
::Own_Tracked_Alt_Rate
344
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
807
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2226
1
::Own_Tracked_Alt
3747
1
::Own_Tracked_Alt_Rate
344
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
807
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2226
1
::Own_Tracked_Alt
3747
1
::Own_Tracked_Alt_Rate
344
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
807
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2226
1
::Own_Tracked_Alt
3747
1
::Own_Tracked_Alt_Rate
344
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
807
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2226
1
::Own_Tracked_Alt
3747
1
::Own_Tracked_Alt_Rate
344
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
807
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2226
1
::Own_Tracked_Alt
3747
1
::Own_Tracked_Alt_Rate
344
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
741
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
807
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2226
1
::Own_Tracked_Alt
3747
1
::Own_Tracked_Alt_Rate
344
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
807
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2226
1
::Own_Tracked_Alt
3747
1
::Own_Tracked_Alt_Rate
344
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
807
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2226
1
::Own_Tracked_Alt
3747
1
::Own_Tracked_Alt_Rate
344
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
807
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2226
1
::Own_Tracked_Alt
3747
1
::Own_Tracked_Alt_Rate
344
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
953
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
2325
1
::Own_Tracked_Alt
5194
1
::Own_Tracked_Alt_Rate
356
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
953
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
2325
1
::Own_Tracked_Alt
5194
1
::Own_Tracked_Alt_Rate
356
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
779
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4294
1
::Own_Tracked_Alt
5328
1
::Own_Tracked_Alt_Rate
619
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
779
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4294
1
::Own_Tracked_Alt
5328
1
::Own_Tracked_Alt_Rate
619
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
932
1
::Down_Separation
500
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
189
1
::Own_Tracked_Alt
2219
1
::Own_Tracked_Alt_Rate
415
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
932
1
::Down_Separation
500
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
189
1
::Own_Tracked_Alt
2219
1
::Own_Tracked_Alt_Rate
415
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
969
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
603
1
::Own_Tracked_Alt
691
1
::Own_Tracked_Alt_Rate
510
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
969
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
603
1
::Own_Tracked_Alt
691
1
::Own_Tracked_Alt_Rate
510
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
530
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
368
1
::Own_Tracked_Alt
515
1
::Own_Tracked_Alt_Rate
36
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
530
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
368
1
::Own_Tracked_Alt
515
1
::Own_Tracked_Alt_Rate
36
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
940
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
885
1
::Own_Tracked_Alt
203
1
::Own_Tracked_Alt_Rate
198
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
940
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
885
1
::Own_Tracked_Alt
203
1
::Own_Tracked_Alt_Rate
198
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
940
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
885
1
::Own_Tracked_Alt
203
1
::Own_Tracked_Alt_Rate
198
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
940
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
885
1
::Own_Tracked_Alt
203
1
::Own_Tracked_Alt_Rate
198
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
499
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
940
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
885
1
::Own_Tracked_Alt
203
1
::Own_Tracked_Alt_Rate
198
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
940
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
885
1
::Own_Tracked_Alt
203
1
::Own_Tracked_Alt_Rate
198
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
940
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
885
1
::Own_Tracked_Alt
203
1
::Own_Tracked_Alt_Rate
198
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
940
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
885
1
::Own_Tracked_Alt
203
1
::Own_Tracked_Alt_Rate
198
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
940
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
885
1
::Own_Tracked_Alt
203
1
::Own_Tracked_Alt_Rate
198
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
940
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
885
1
::Own_Tracked_Alt
203
1
::Own_Tracked_Alt_Rate
198
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
499
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
940
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
885
1
::Own_Tracked_Alt
203
1
::Own_Tracked_Alt_Rate
198
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
940
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
885
1
::Own_Tracked_Alt
203
1
::Own_Tracked_Alt_Rate
198
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
940
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
885
1
::Own_Tracked_Alt
203
1
::Own_Tracked_Alt_Rate
198
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
940
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
885
1
::Own_Tracked_Alt
203
1
::Own_Tracked_Alt_Rate
198
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
940
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
885
1
::Own_Tracked_Alt
203
1
::Own_Tracked_Alt_Rate
198
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
940
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
885
1
::Own_Tracked_Alt
203
1
::Own_Tracked_Alt_Rate
198
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
877
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
2459
1
::Own_Tracked_Alt
996
1
::Own_Tracked_Alt_Rate
157
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
877
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
2459
1
::Own_Tracked_Alt
996
1
::Own_Tracked_Alt_Rate
157
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
779
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5280
1
::Own_Tracked_Alt
4175
1
::Own_Tracked_Alt_Rate
94
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
779
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5280
1
::Own_Tracked_Alt
4175
1
::Own_Tracked_Alt_Rate
94
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
753
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1162
1
::Own_Tracked_Alt
5017
1
::Own_Tracked_Alt_Rate
27
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
753
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1162
1
::Own_Tracked_Alt
5017
1
::Own_Tracked_Alt_Rate
27
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
753
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1162
1
::Own_Tracked_Alt
5017
1
::Own_Tracked_Alt_Rate
27
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
753
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1162
1
::Own_Tracked_Alt
5017
1
::Own_Tracked_Alt_Rate
27
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
740
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
753
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1162
1
::Own_Tracked_Alt
5017
1
::Own_Tracked_Alt_Rate
27
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
753
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1162
1
::Own_Tracked_Alt
5017
1
::Own_Tracked_Alt_Rate
27
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
753
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1162
1
::Own_Tracked_Alt
5017
1
::Own_Tracked_Alt_Rate
27
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
753
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1162
1
::Own_Tracked_Alt
5017
1
::Own_Tracked_Alt_Rate
27
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
753
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1162
1
::Own_Tracked_Alt
5017
1
::Own_Tracked_Alt_Rate
27
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
753
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1162
1
::Own_Tracked_Alt
5017
1
::Own_Tracked_Alt_Rate
27
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
753
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1162
1
::Own_Tracked_Alt
5017
1
::Own_Tracked_Alt_Rate
27
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
753
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1162
1
::Own_Tracked_Alt
5017
1
::Own_Tracked_Alt_Rate
27
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
740
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
753
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1162
1
::Own_Tracked_Alt
5017
1
::Own_Tracked_Alt_Rate
27
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
753
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1162
1
::Own_Tracked_Alt
5017
1
::Own_Tracked_Alt_Rate
27
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
753
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1162
1
::Own_Tracked_Alt
5017
1
::Own_Tracked_Alt_Rate
27
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
753
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1162
1
::Own_Tracked_Alt
5017
1
::Own_Tracked_Alt_Rate
27
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
890
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5835
1
::Own_Tracked_Alt
4178
1
::Own_Tracked_Alt_Rate
598
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
890
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5835
1
::Own_Tracked_Alt
4178
1
::Own_Tracked_Alt_Rate
598
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
969
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
986
1
::Own_Tracked_Alt
375
1
::Own_Tracked_Alt_Rate
228
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
969
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
986
1
::Own_Tracked_Alt
375
1
::Own_Tracked_Alt_Rate
228
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
705
1
::Down_Separation
399
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
499
1
::Own_Tracked_Alt
3770
1
::Own_Tracked_Alt_Rate
607
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
705
1
::Down_Separation
399
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
499
1
::Own_Tracked_Alt
3770
1
::Own_Tracked_Alt_Rate
607
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
886
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2806
1
::Own_Tracked_Alt
1380
1
::Own_Tracked_Alt_Rate
305
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
886
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2806
1
::Own_Tracked_Alt
1380
1
::Own_Tracked_Alt_Rate
305
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
886
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2806
1
::Own_Tracked_Alt
1380
1
::Own_Tracked_Alt_Rate
305
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
886
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2806
1
::Own_Tracked_Alt
1380
1
::Own_Tracked_Alt_Rate
305
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
641
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
886
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2806
1
::Own_Tracked_Alt
1380
1
::Own_Tracked_Alt_Rate
305
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
886
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2806
1
::Own_Tracked_Alt
1380
1
::Own_Tracked_Alt_Rate
305
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
886
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2806
1
::Own_Tracked_Alt
1380
1
::Own_Tracked_Alt_Rate
305
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
886
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2806
1
::Own_Tracked_Alt
1380
1
::Own_Tracked_Alt_Rate
305
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
886
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2806
1
::Own_Tracked_Alt
1380
1
::Own_Tracked_Alt_Rate
305
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
886
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2806
1
::Own_Tracked_Alt
1380
1
::Own_Tracked_Alt_Rate
305
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
641
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
886
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2806
1
::Own_Tracked_Alt
1380
1
::Own_Tracked_Alt_Rate
305
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
886
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2806
1
::Own_Tracked_Alt
1380
1
::Own_Tracked_Alt_Rate
305
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
886
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2806
1
::Own_Tracked_Alt
1380
1
::Own_Tracked_Alt_Rate
305
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
886
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2806
1
::Own_Tracked_Alt
1380
1
::Own_Tracked_Alt_Rate
305
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
886
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2806
1
::Own_Tracked_Alt
1380
1
::Own_Tracked_Alt_Rate
305
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
886
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2806
1
::Own_Tracked_Alt
1380
1
::Own_Tracked_Alt_Rate
305
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
833
1
::Down_Separation
399
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
739
1
::Own_Tracked_Alt
981
1
::Own_Tracked_Alt_Rate
545
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
833
1
::Down_Separation
399
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
739
1
::Own_Tracked_Alt
981
1
::Own_Tracked_Alt_Rate
545
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
656
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4552
1
::Own_Tracked_Alt
892
1
::Own_Tracked_Alt_Rate
409
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
656
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4552
1
::Own_Tracked_Alt
892
1
::Own_Tracked_Alt_Rate
409
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
913
1
::Down_Separation
500
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1982
1
::Own_Tracked_Alt
58
1
::Own_Tracked_Alt_Rate
84
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
913
1
::Down_Separation
500
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1982
1
::Own_Tracked_Alt
58
1
::Own_Tracked_Alt_Rate
84
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
675
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2397
1
::Own_Tracked_Alt
300
1
::Own_Tracked_Alt_Rate
395
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
675
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2397
1
::Own_Tracked_Alt
300
1
::Own_Tracked_Alt_Rate
395
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
625
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
3343
1
::Own_Tracked_Alt
3344
1
::Own_Tracked_Alt_Rate
560
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
625
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
3343
1
::Own_Tracked_Alt
3344
1
::Own_Tracked_Alt_Rate
560
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
750
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
906
1
::Own_Tracked_Alt
5769
1
::Own_Tracked_Alt_Rate
41
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
750
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
906
1
::Own_Tracked_Alt
5769
1
::Own_Tracked_Alt_Rate
41
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
817
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3280
1
::Own_Tracked_Alt
973
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
817
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3280
1
::Own_Tracked_Alt
973
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
817
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3280
1
::Own_Tracked_Alt
973
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
817
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3280
1
::Own_Tracked_Alt
973
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
840
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
817
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3280
1
::Own_Tracked_Alt
973
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
817
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3280
1
::Own_Tracked_Alt
973
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
817
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3280
1
::Own_Tracked_Alt
973
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
817
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3280
1
::Own_Tracked_Alt
973
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
817
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3280
1
::Own_Tracked_Alt
973
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..ALIM():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
817
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3280
1
::Own_Tracked_Alt
973
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
740
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
817
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3280
1
::Own_Tracked_Alt
973
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
817
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3280
1
::Own_Tracked_Alt
973
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
817
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3280
1
::Own_Tracked_Alt
973
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
1
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
817
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3280
1
::Own_Tracked_Alt
973
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
817
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3280
1
::Own_Tracked_Alt
973
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
817
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3280
1
::Own_Tracked_Alt
973
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
840
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
817
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3280
1
::Own_Tracked_Alt
973
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
817
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3280
1
::Own_Tracked_Alt
973
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
817
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3280
1
::Own_Tracked_Alt
973
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..ALIM():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
817
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3280
1
::Own_Tracked_Alt
973
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
740
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
817
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3280
1
::Own_Tracked_Alt
973
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
817
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3280
1
::Own_Tracked_Alt
973
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
1
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
651
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
394
1
::Own_Tracked_Alt
982
1
::Own_Tracked_Alt_Rate
211
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
651
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
394
1
::Own_Tracked_Alt
982
1
::Own_Tracked_Alt_Rate
211
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
646
1
::Down_Separation
739
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5991
1
::Own_Tracked_Alt
1598
1
::Own_Tracked_Alt_Rate
269
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
646
1
::Down_Separation
739
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5991
1
::Own_Tracked_Alt
1598
1
::Own_Tracked_Alt_Rate
269
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
670
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
5569
1
::Own_Tracked_Alt
1329
1
::Own_Tracked_Alt_Rate
428
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
670
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
5569
1
::Own_Tracked_Alt
1329
1
::Own_Tracked_Alt_Rate
428
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
622
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1996
1
::Own_Tracked_Alt
4421
1
::Own_Tracked_Alt_Rate
180
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
622
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1996
1
::Own_Tracked_Alt
4421
1
::Own_Tracked_Alt_Rate
180
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
548
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1952
1
::Own_Tracked_Alt
4416
1
::Own_Tracked_Alt_Rate
322
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
548
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1952
1
::Own_Tracked_Alt
4416
1
::Own_Tracked_Alt_Rate
322
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
654
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
442
1
::Own_Tracked_Alt
2133
1
::Own_Tracked_Alt_Rate
113
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
654
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
442
1
::Own_Tracked_Alt
2133
1
::Own_Tracked_Alt_Rate
113
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
654
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
442
1
::Own_Tracked_Alt
2133
1
::Own_Tracked_Alt_Rate
113
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
654
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
442
1
::Own_Tracked_Alt
2133
1
::Own_Tracked_Alt_Rate
113
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
641
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
654
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
442
1
::Own_Tracked_Alt
2133
1
::Own_Tracked_Alt_Rate
113
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
654
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
442
1
::Own_Tracked_Alt
2133
1
::Own_Tracked_Alt_Rate
113
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
654
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
442
1
::Own_Tracked_Alt
2133
1
::Own_Tracked_Alt_Rate
113
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..ALIM():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
654
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
442
1
::Own_Tracked_Alt
2133
1
::Own_Tracked_Alt_Rate
113
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
740
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
654
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
442
1
::Own_Tracked_Alt
2133
1
::Own_Tracked_Alt_Rate
113
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
654
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
442
1
::Own_Tracked_Alt
2133
1
::Own_Tracked_Alt_Rate
113
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
654
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
442
1
::Own_Tracked_Alt
2133
1
::Own_Tracked_Alt_Rate
113
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
654
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
442
1
::Own_Tracked_Alt
2133
1
::Own_Tracked_Alt_Rate
113
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
641
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
654
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
442
1
::Own_Tracked_Alt
2133
1
::Own_Tracked_Alt_Rate
113
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
654
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
442
1
::Own_Tracked_Alt
2133
1
::Own_Tracked_Alt_Rate
113
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
654
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
442
1
::Own_Tracked_Alt
2133
1
::Own_Tracked_Alt_Rate
113
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
654
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
442
1
::Own_Tracked_Alt
2133
1
::Own_Tracked_Alt_Rate
113
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
654
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
442
1
::Own_Tracked_Alt
2133
1
::Own_Tracked_Alt_Rate
113
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..ALIM():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
654
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
442
1
::Own_Tracked_Alt
2133
1
::Own_Tracked_Alt_Rate
113
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
740
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
654
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
442
1
::Own_Tracked_Alt
2133
1
::Own_Tracked_Alt_Rate
113
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
654
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
442
1
::Own_Tracked_Alt
2133
1
::Own_Tracked_Alt_Rate
113
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
543
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2979
1
::Own_Tracked_Alt
2857
1
::Own_Tracked_Alt_Rate
188
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
543
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2979
1
::Own_Tracked_Alt
2857
1
::Own_Tracked_Alt_Rate
188
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
4353
1
::Own_Tracked_Alt
2624
1
::Own_Tracked_Alt_Rate
419
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
4353
1
::Own_Tracked_Alt
2624
1
::Own_Tracked_Alt_Rate
419
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
837
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3911
1
::Own_Tracked_Alt
3649
1
::Own_Tracked_Alt_Rate
52
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
837
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3911
1
::Own_Tracked_Alt
3649
1
::Own_Tracked_Alt_Rate
52
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
837
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3911
1
::Own_Tracked_Alt
3649
1
::Own_Tracked_Alt_Rate
52
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
837
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3911
1
::Own_Tracked_Alt
3649
1
::Own_Tracked_Alt_Rate
52
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
640
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
837
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3911
1
::Own_Tracked_Alt
3649
1
::Own_Tracked_Alt_Rate
52
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
837
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3911
1
::Own_Tracked_Alt
3649
1
::Own_Tracked_Alt_Rate
52
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
837
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3911
1
::Own_Tracked_Alt
3649
1
::Own_Tracked_Alt_Rate
52
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
837
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3911
1
::Own_Tracked_Alt
3649
1
::Own_Tracked_Alt_Rate
52
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
837
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3911
1
::Own_Tracked_Alt
3649
1
::Own_Tracked_Alt_Rate
52
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..ALIM():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
837
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3911
1
::Own_Tracked_Alt
3649
1
::Own_Tracked_Alt_Rate
52
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
740
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
837
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3911
1
::Own_Tracked_Alt
3649
1
::Own_Tracked_Alt_Rate
52
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
837
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3911
1
::Own_Tracked_Alt
3649
1
::Own_Tracked_Alt_Rate
52
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
837
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3911
1
::Own_Tracked_Alt
3649
1
::Own_Tracked_Alt_Rate
52
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
1
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
837
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3911
1
::Own_Tracked_Alt
3649
1
::Own_Tracked_Alt_Rate
52
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
837
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3911
1
::Own_Tracked_Alt
3649
1
::Own_Tracked_Alt_Rate
52
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
837
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3911
1
::Own_Tracked_Alt
3649
1
::Own_Tracked_Alt_Rate
52
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
640
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
837
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3911
1
::Own_Tracked_Alt
3649
1
::Own_Tracked_Alt_Rate
52
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
837
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3911
1
::Own_Tracked_Alt
3649
1
::Own_Tracked_Alt_Rate
52
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
837
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3911
1
::Own_Tracked_Alt
3649
1
::Own_Tracked_Alt_Rate
52
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..ALIM():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
837
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3911
1
::Own_Tracked_Alt
3649
1
::Own_Tracked_Alt_Rate
52
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
740
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
837
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3911
1
::Own_Tracked_Alt
3649
1
::Own_Tracked_Alt_Rate
52
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
837
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3911
1
::Own_Tracked_Alt
3649
1
::Own_Tracked_Alt_Rate
52
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
1
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
812
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1846
1
::Own_Tracked_Alt
2155
1
::Own_Tracked_Alt_Rate
530
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
812
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1846
1
::Own_Tracked_Alt
2155
1
::Own_Tracked_Alt_Rate
530
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
554
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1975
1
::Own_Tracked_Alt
4534
1
::Own_Tracked_Alt_Rate
6
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
554
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1975
1
::Own_Tracked_Alt
4534
1
::Own_Tracked_Alt_Rate
6
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
888
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
215
1
::Own_Tracked_Alt
3648
1
::Own_Tracked_Alt_Rate
302
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
888
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
215
1
::Own_Tracked_Alt
3648
1
::Own_Tracked_Alt_Rate
302
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
702
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
423
1
::Own_Tracked_Alt
3653
1
::Own_Tracked_Alt_Rate
250
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
702
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
423
1
::Own_Tracked_Alt
3653
1
::Own_Tracked_Alt_Rate
250
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
702
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
423
1
::Own_Tracked_Alt
3653
1
::Own_Tracked_Alt_Rate
250
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
702
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
423
1
::Own_Tracked_Alt
3653
1
::Own_Tracked_Alt_Rate
250
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
401
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
702
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
423
1
::Own_Tracked_Alt
3653
1
::Own_Tracked_Alt_Rate
250
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
702
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
423
1
::Own_Tracked_Alt
3653
1
::Own_Tracked_Alt_Rate
250
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
702
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
423
1
::Own_Tracked_Alt
3653
1
::Own_Tracked_Alt_Rate
250
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..ALIM():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
702
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
423
1
::Own_Tracked_Alt
3653
1
::Own_Tracked_Alt_Rate
250
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
500
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
702
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
423
1
::Own_Tracked_Alt
3653
1
::Own_Tracked_Alt_Rate
250
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
702
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
423
1
::Own_Tracked_Alt
3653
1
::Own_Tracked_Alt_Rate
250
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
702
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
423
1
::Own_Tracked_Alt
3653
1
::Own_Tracked_Alt_Rate
250
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
702
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
423
1
::Own_Tracked_Alt
3653
1
::Own_Tracked_Alt_Rate
250
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
401
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
702
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
423
1
::Own_Tracked_Alt
3653
1
::Own_Tracked_Alt_Rate
250
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
702
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
423
1
::Own_Tracked_Alt
3653
1
::Own_Tracked_Alt_Rate
250
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
702
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
423
1
::Own_Tracked_Alt
3653
1
::Own_Tracked_Alt_Rate
250
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
702
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
423
1
::Own_Tracked_Alt
3653
1
::Own_Tracked_Alt_Rate
250
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
702
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
423
1
::Own_Tracked_Alt
3653
1
::Own_Tracked_Alt_Rate
250
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..ALIM():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
702
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
423
1
::Own_Tracked_Alt
3653
1
::Own_Tracked_Alt_Rate
250
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
500
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
702
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
423
1
::Own_Tracked_Alt
3653
1
::Own_Tracked_Alt_Rate
250
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
702
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
423
1
::Own_Tracked_Alt
3653
1
::Own_Tracked_Alt_Rate
250
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
774
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2572
1
::Own_Tracked_Alt
551
1
::Own_Tracked_Alt_Rate
433
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
774
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2572
1
::Own_Tracked_Alt
551
1
::Own_Tracked_Alt_Rate
433
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
774
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2572
1
::Own_Tracked_Alt
551
1
::Own_Tracked_Alt_Rate
433
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
774
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2572
1
::Own_Tracked_Alt
551
1
::Own_Tracked_Alt_Rate
433
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
840
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
774
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2572
1
::Own_Tracked_Alt
551
1
::Own_Tracked_Alt_Rate
433
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
774
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2572
1
::Own_Tracked_Alt
551
1
::Own_Tracked_Alt_Rate
433
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
774
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2572
1
::Own_Tracked_Alt
551
1
::Own_Tracked_Alt_Rate
433
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
774
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2572
1
::Own_Tracked_Alt
551
1
::Own_Tracked_Alt_Rate
433
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
774
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2572
1
::Own_Tracked_Alt
551
1
::Own_Tracked_Alt_Rate
433
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..ALIM():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
774
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2572
1
::Own_Tracked_Alt
551
1
::Own_Tracked_Alt_Rate
433
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
500
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
774
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2572
1
::Own_Tracked_Alt
551
1
::Own_Tracked_Alt_Rate
433
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
774
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2572
1
::Own_Tracked_Alt
551
1
::Own_Tracked_Alt_Rate
433
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
774
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2572
1
::Own_Tracked_Alt
551
1
::Own_Tracked_Alt_Rate
433
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
774
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2572
1
::Own_Tracked_Alt
551
1
::Own_Tracked_Alt_Rate
433
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
840
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
774
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2572
1
::Own_Tracked_Alt
551
1
::Own_Tracked_Alt_Rate
433
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
774
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2572
1
::Own_Tracked_Alt
551
1
::Own_Tracked_Alt_Rate
433
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
774
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2572
1
::Own_Tracked_Alt
551
1
::Own_Tracked_Alt_Rate
433
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..ALIM():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
774
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2572
1
::Own_Tracked_Alt
551
1
::Own_Tracked_Alt_Rate
433
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
500
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
774
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2572
1
::Own_Tracked_Alt
551
1
::Own_Tracked_Alt_Rate
433
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
774
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2572
1
::Own_Tracked_Alt
551
1
::Own_Tracked_Alt_Rate
433
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
774
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2572
1
::Own_Tracked_Alt
551
1
::Own_Tracked_Alt_Rate
433
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
774
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2572
1
::Own_Tracked_Alt
551
1
::Own_Tracked_Alt_Rate
433
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
594
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
4116
1
::Own_Tracked_Alt
5449
1
::Own_Tracked_Alt_Rate
318
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
594
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
4116
1
::Own_Tracked_Alt
5449
1
::Own_Tracked_Alt_Rate
318
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
961
1
::Down_Separation
500
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3531
1
::Own_Tracked_Alt
902
1
::Own_Tracked_Alt_Rate
126
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
961
1
::Down_Separation
500
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3531
1
::Own_Tracked_Alt
902
1
::Own_Tracked_Alt_Rate
126
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
934
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5463
1
::Own_Tracked_Alt
2743
1
::Own_Tracked_Alt_Rate
366
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
934
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5463
1
::Own_Tracked_Alt
2743
1
::Own_Tracked_Alt_Rate
366
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
934
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5463
1
::Own_Tracked_Alt
2743
1
::Own_Tracked_Alt_Rate
366
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
934
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5463
1
::Own_Tracked_Alt
2743
1
::Own_Tracked_Alt_Rate
366
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
839
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
934
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5463
1
::Own_Tracked_Alt
2743
1
::Own_Tracked_Alt_Rate
366
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
934
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5463
1
::Own_Tracked_Alt
2743
1
::Own_Tracked_Alt_Rate
366
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
934
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5463
1
::Own_Tracked_Alt
2743
1
::Own_Tracked_Alt_Rate
366
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
934
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5463
1
::Own_Tracked_Alt
2743
1
::Own_Tracked_Alt_Rate
366
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
934
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5463
1
::Own_Tracked_Alt
2743
1
::Own_Tracked_Alt_Rate
366
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..ALIM():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
934
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5463
1
::Own_Tracked_Alt
2743
1
::Own_Tracked_Alt_Rate
366
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
640
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
934
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5463
1
::Own_Tracked_Alt
2743
1
::Own_Tracked_Alt_Rate
366
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
934
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5463
1
::Own_Tracked_Alt
2743
1
::Own_Tracked_Alt_Rate
366
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
934
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5463
1
::Own_Tracked_Alt
2743
1
::Own_Tracked_Alt_Rate
366
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
1
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
934
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5463
1
::Own_Tracked_Alt
2743
1
::Own_Tracked_Alt_Rate
366
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
934
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5463
1
::Own_Tracked_Alt
2743
1
::Own_Tracked_Alt_Rate
366
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
934
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5463
1
::Own_Tracked_Alt
2743
1
::Own_Tracked_Alt_Rate
366
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
839
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
934
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5463
1
::Own_Tracked_Alt
2743
1
::Own_Tracked_Alt_Rate
366
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
934
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5463
1
::Own_Tracked_Alt
2743
1
::Own_Tracked_Alt_Rate
366
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
934
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5463
1
::Own_Tracked_Alt
2743
1
::Own_Tracked_Alt_Rate
366
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..ALIM():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
934
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5463
1
::Own_Tracked_Alt
2743
1
::Own_Tracked_Alt_Rate
366
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
640
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
934
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5463
1
::Own_Tracked_Alt
2743
1
::Own_Tracked_Alt_Rate
366
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
934
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5463
1
::Own_Tracked_Alt
2743
1
::Own_Tracked_Alt_Rate
366
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
1
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
533
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
4328
1
::Own_Tracked_Alt
5750
1
::Own_Tracked_Alt_Rate
407
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
533
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
4328
1
::Own_Tracked_Alt
5750
1
::Own_Tracked_Alt_Rate
407
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
712
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4146
1
::Own_Tracked_Alt
2545
1
::Own_Tracked_Alt_Rate
341
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
712
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4146
1
::Own_Tracked_Alt
2545
1
::Own_Tracked_Alt_Rate
341
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
712
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4146
1
::Own_Tracked_Alt
2545
1
::Own_Tracked_Alt_Rate
341
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
712
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4146
1
::Own_Tracked_Alt
2545
1
::Own_Tracked_Alt_Rate
341
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
641
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
712
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4146
1
::Own_Tracked_Alt
2545
1
::Own_Tracked_Alt_Rate
341
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
712
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4146
1
::Own_Tracked_Alt
2545
1
::Own_Tracked_Alt_Rate
341
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
712
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4146
1
::Own_Tracked_Alt
2545
1
::Own_Tracked_Alt_Rate
341
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
712
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4146
1
::Own_Tracked_Alt
2545
1
::Own_Tracked_Alt_Rate
341
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
712
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4146
1
::Own_Tracked_Alt
2545
1
::Own_Tracked_Alt_Rate
341
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
712
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4146
1
::Own_Tracked_Alt
2545
1
::Own_Tracked_Alt_Rate
341
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
641
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
712
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4146
1
::Own_Tracked_Alt
2545
1
::Own_Tracked_Alt_Rate
341
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
712
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4146
1
::Own_Tracked_Alt
2545
1
::Own_Tracked_Alt_Rate
341
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
712
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4146
1
::Own_Tracked_Alt
2545
1
::Own_Tracked_Alt_Rate
341
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
712
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4146
1
::Own_Tracked_Alt
2545
1
::Own_Tracked_Alt_Rate
341
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
712
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4146
1
::Own_Tracked_Alt
2545
1
::Own_Tracked_Alt_Rate
341
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
712
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4146
1
::Own_Tracked_Alt
2545
1
::Own_Tracked_Alt_Rate
341
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
780
1
::Down_Separation
739
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4837
1
::Own_Tracked_Alt
702
1
::Own_Tracked_Alt_Rate
12
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
780
1
::Down_Separation
739
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4837
1
::Own_Tracked_Alt
702
1
::Own_Tracked_Alt_Rate
12
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
861
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3850
1
::Own_Tracked_Alt
2982
1
::Own_Tracked_Alt_Rate
567
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
861
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3850
1
::Own_Tracked_Alt
2982
1
::Own_Tracked_Alt_Rate
567
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
861
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3850
1
::Own_Tracked_Alt
2982
1
::Own_Tracked_Alt_Rate
567
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
861
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3850
1
::Own_Tracked_Alt
2982
1
::Own_Tracked_Alt_Rate
567
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
500
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
861
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3850
1
::Own_Tracked_Alt
2982
1
::Own_Tracked_Alt_Rate
567
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
861
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3850
1
::Own_Tracked_Alt
2982
1
::Own_Tracked_Alt_Rate
567
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
861
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3850
1
::Own_Tracked_Alt
2982
1
::Own_Tracked_Alt_Rate
567
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
861
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3850
1
::Own_Tracked_Alt
2982
1
::Own_Tracked_Alt_Rate
567
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
861
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3850
1
::Own_Tracked_Alt
2982
1
::Own_Tracked_Alt_Rate
567
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..ALIM():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
861
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3850
1
::Own_Tracked_Alt
2982
1
::Own_Tracked_Alt_Rate
567
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
740
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
861
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3850
1
::Own_Tracked_Alt
2982
1
::Own_Tracked_Alt_Rate
567
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
861
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3850
1
::Own_Tracked_Alt
2982
1
::Own_Tracked_Alt_Rate
567
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
861
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3850
1
::Own_Tracked_Alt
2982
1
::Own_Tracked_Alt_Rate
567
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
1
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
861
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3850
1
::Own_Tracked_Alt
2982
1
::Own_Tracked_Alt_Rate
567
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
861
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3850
1
::Own_Tracked_Alt
2982
1
::Own_Tracked_Alt_Rate
567
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
861
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3850
1
::Own_Tracked_Alt
2982
1
::Own_Tracked_Alt_Rate
567
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
500
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
861
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3850
1
::Own_Tracked_Alt
2982
1
::Own_Tracked_Alt_Rate
567
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
861
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3850
1
::Own_Tracked_Alt
2982
1
::Own_Tracked_Alt_Rate
567
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
861
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3850
1
::Own_Tracked_Alt
2982
1
::Own_Tracked_Alt_Rate
567
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..ALIM():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
861
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3850
1
::Own_Tracked_Alt
2982
1
::Own_Tracked_Alt_Rate
567
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
740
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
861
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3850
1
::Own_Tracked_Alt
2982
1
::Own_Tracked_Alt_Rate
567
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
861
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3850
1
::Own_Tracked_Alt
2982
1
::Own_Tracked_Alt_Rate
567
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
1
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
829
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
818
1
::Own_Tracked_Alt
4012
1
::Own_Tracked_Alt_Rate
389
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
829
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
818
1
::Own_Tracked_Alt
4012
1
::Own_Tracked_Alt_Rate
389
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
660
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
726
1
::Own_Tracked_Alt
3874
1
::Own_Tracked_Alt_Rate
28
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
660
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
726
1
::Own_Tracked_Alt
3874
1
::Own_Tracked_Alt_Rate
28
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
716
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
993
1
::Own_Tracked_Alt
2749
1
::Own_Tracked_Alt_Rate
240
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
716
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
993
1
::Own_Tracked_Alt
2749
1
::Own_Tracked_Alt_Rate
240
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
716
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
993
1
::Own_Tracked_Alt
2749
1
::Own_Tracked_Alt_Rate
240
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
716
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
993
1
::Own_Tracked_Alt
2749
1
::Own_Tracked_Alt_Rate
240
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
401
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
716
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
993
1
::Own_Tracked_Alt
2749
1
::Own_Tracked_Alt_Rate
240
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
716
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
993
1
::Own_Tracked_Alt
2749
1
::Own_Tracked_Alt_Rate
240
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
716
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
993
1
::Own_Tracked_Alt
2749
1
::Own_Tracked_Alt_Rate
240
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..ALIM():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
716
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
993
1
::Own_Tracked_Alt
2749
1
::Own_Tracked_Alt_Rate
240
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
740
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
716
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
993
1
::Own_Tracked_Alt
2749
1
::Own_Tracked_Alt_Rate
240
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
716
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
993
1
::Own_Tracked_Alt
2749
1
::Own_Tracked_Alt_Rate
240
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
716
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
993
1
::Own_Tracked_Alt
2749
1
::Own_Tracked_Alt_Rate
240
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
716
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
993
1
::Own_Tracked_Alt
2749
1
::Own_Tracked_Alt_Rate
240
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
401
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
716
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
993
1
::Own_Tracked_Alt
2749
1
::Own_Tracked_Alt_Rate
240
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
716
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
993
1
::Own_Tracked_Alt
2749
1
::Own_Tracked_Alt_Rate
240
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
716
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
993
1
::Own_Tracked_Alt
2749
1
::Own_Tracked_Alt_Rate
240
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
716
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
993
1
::Own_Tracked_Alt
2749
1
::Own_Tracked_Alt_Rate
240
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
716
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
993
1
::Own_Tracked_Alt
2749
1
::Own_Tracked_Alt_Rate
240
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..ALIM():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
716
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
993
1
::Own_Tracked_Alt
2749
1
::Own_Tracked_Alt_Rate
240
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
740
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
716
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
993
1
::Own_Tracked_Alt
2749
1
::Own_Tracked_Alt_Rate
240
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
716
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
993
1
::Own_Tracked_Alt
2749
1
::Own_Tracked_Alt_Rate
240
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
739
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1187
1
::Own_Tracked_Alt
609
1
::Own_Tracked_Alt_Rate
48
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
739
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1187
1
::Own_Tracked_Alt
609
1
::Own_Tracked_Alt_Rate
48
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
592
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4721
1
::Own_Tracked_Alt
1045
1
::Own_Tracked_Alt_Rate
226
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
592
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4721
1
::Own_Tracked_Alt
1045
1
::Own_Tracked_Alt_Rate
226
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
833
1
::Down_Separation
739
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
963
1
::Own_Tracked_Alt
678
1
::Own_Tracked_Alt_Rate
405
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
833
1
::Down_Separation
739
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
963
1
::Own_Tracked_Alt
678
1
::Own_Tracked_Alt_Rate
405
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
940
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3461
1
::Own_Tracked_Alt
651
1
::Own_Tracked_Alt_Rate
469
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
940
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3461
1
::Own_Tracked_Alt
651
1
::Own_Tracked_Alt_Rate
469
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
690
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
908
1
::Own_Tracked_Alt
404
1
::Own_Tracked_Alt_Rate
384
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
690
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
908
1
::Own_Tracked_Alt
404
1
::Own_Tracked_Alt_Rate
384
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
757
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2853
1
::Own_Tracked_Alt
3234
1
::Own_Tracked_Alt_Rate
187
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
757
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2853
1
::Own_Tracked_Alt
3234
1
::Own_Tracked_Alt_Rate
187
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
757
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2853
1
::Own_Tracked_Alt
3234
1
::Own_Tracked_Alt_Rate
187
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
757
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2853
1
::Own_Tracked_Alt
3234
1
::Own_Tracked_Alt_Rate
187
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
501
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
757
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2853
1
::Own_Tracked_Alt
3234
1
::Own_Tracked_Alt_Rate
187
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
757
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2853
1
::Own_Tracked_Alt
3234
1
::Own_Tracked_Alt_Rate
187
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
757
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2853
1
::Own_Tracked_Alt
3234
1
::Own_Tracked_Alt_Rate
187
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
757
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2853
1
::Own_Tracked_Alt
3234
1
::Own_Tracked_Alt_Rate
187
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
757
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2853
1
::Own_Tracked_Alt
3234
1
::Own_Tracked_Alt_Rate
187
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
757
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2853
1
::Own_Tracked_Alt
3234
1
::Own_Tracked_Alt_Rate
187
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
757
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2853
1
::Own_Tracked_Alt
3234
1
::Own_Tracked_Alt_Rate
187
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
757
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2853
1
::Own_Tracked_Alt
3234
1
::Own_Tracked_Alt_Rate
187
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
501
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
757
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2853
1
::Own_Tracked_Alt
3234
1
::Own_Tracked_Alt_Rate
187
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
757
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2853
1
::Own_Tracked_Alt
3234
1
::Own_Tracked_Alt_Rate
187
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
757
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2853
1
::Own_Tracked_Alt
3234
1
::Own_Tracked_Alt_Rate
187
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
757
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2853
1
::Own_Tracked_Alt
3234
1
::Own_Tracked_Alt_Rate
187
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
879
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2553
1
::Own_Tracked_Alt
553
1
::Own_Tracked_Alt_Rate
347
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
879
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2553
1
::Own_Tracked_Alt
553
1
::Own_Tracked_Alt_Rate
347
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
719
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
4880
1
::Own_Tracked_Alt
5010
1
::Own_Tracked_Alt_Rate
438
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
719
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
4880
1
::Own_Tracked_Alt
5010
1
::Own_Tracked_Alt_Rate
438
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
690
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
239
1
::Own_Tracked_Alt
380
1
::Own_Tracked_Alt_Rate
577
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
690
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
239
1
::Own_Tracked_Alt
380
1
::Own_Tracked_Alt_Rate
577
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
690
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
239
1
::Own_Tracked_Alt
380
1
::Own_Tracked_Alt_Rate
577
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
690
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
239
1
::Own_Tracked_Alt
380
1
::Own_Tracked_Alt_Rate
577
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
741
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
690
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
239
1
::Own_Tracked_Alt
380
1
::Own_Tracked_Alt_Rate
577
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
690
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
239
1
::Own_Tracked_Alt
380
1
::Own_Tracked_Alt_Rate
577
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
690
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
239
1
::Own_Tracked_Alt
380
1
::Own_Tracked_Alt_Rate
577
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
690
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
239
1
::Own_Tracked_Alt
380
1
::Own_Tracked_Alt_Rate
577
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
690
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
239
1
::Own_Tracked_Alt
380
1
::Own_Tracked_Alt_Rate
577
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
690
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
239
1
::Own_Tracked_Alt
380
1
::Own_Tracked_Alt_Rate
577
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
690
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
239
1
::Own_Tracked_Alt
380
1
::Own_Tracked_Alt_Rate
577
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
690
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
239
1
::Own_Tracked_Alt
380
1
::Own_Tracked_Alt_Rate
577
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
741
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
690
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
239
1
::Own_Tracked_Alt
380
1
::Own_Tracked_Alt_Rate
577
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
690
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
239
1
::Own_Tracked_Alt
380
1
::Own_Tracked_Alt_Rate
577
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
690
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
239
1
::Own_Tracked_Alt
380
1
::Own_Tracked_Alt_Rate
577
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
690
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
239
1
::Own_Tracked_Alt
380
1
::Own_Tracked_Alt_Rate
577
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
793
1
::Down_Separation
399
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4431
1
::Own_Tracked_Alt
176
1
::Own_Tracked_Alt_Rate
89
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
793
1
::Down_Separation
399
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4431
1
::Own_Tracked_Alt
176
1
::Own_Tracked_Alt_Rate
89
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
771
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
282
1
::Own_Tracked_Alt
1054
1
::Own_Tracked_Alt_Rate
289
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
771
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
282
1
::Own_Tracked_Alt
1054
1
::Own_Tracked_Alt_Rate
289
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
979
1
::Down_Separation
399
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
79
1
::Own_Tracked_Alt
931
1
::Own_Tracked_Alt_Rate
141
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
979
1
::Down_Separation
399
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
79
1
::Own_Tracked_Alt
931
1
::Own_Tracked_Alt_Rate
141
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
858
1
::Down_Separation
500
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
349
1
::Own_Tracked_Alt
3222
1
::Own_Tracked_Alt_Rate
405
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
858
1
::Down_Separation
500
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
349
1
::Own_Tracked_Alt
3222
1
::Own_Tracked_Alt_Rate
405
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
918
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1868
1
::Own_Tracked_Alt
818
1
::Own_Tracked_Alt_Rate
542
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
918
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1868
1
::Own_Tracked_Alt
818
1
::Own_Tracked_Alt_Rate
542
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
918
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1868
1
::Own_Tracked_Alt
818
1
::Own_Tracked_Alt_Rate
542
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
918
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1868
1
::Own_Tracked_Alt
818
1
::Own_Tracked_Alt_Rate
542
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
739
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
918
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1868
1
::Own_Tracked_Alt
818
1
::Own_Tracked_Alt_Rate
542
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
918
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1868
1
::Own_Tracked_Alt
818
1
::Own_Tracked_Alt_Rate
542
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
918
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1868
1
::Own_Tracked_Alt
818
1
::Own_Tracked_Alt_Rate
542
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
918
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1868
1
::Own_Tracked_Alt
818
1
::Own_Tracked_Alt_Rate
542
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
918
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1868
1
::Own_Tracked_Alt
818
1
::Own_Tracked_Alt_Rate
542
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..ALIM():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
918
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1868
1
::Own_Tracked_Alt
818
1
::Own_Tracked_Alt_Rate
542
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
640
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
918
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1868
1
::Own_Tracked_Alt
818
1
::Own_Tracked_Alt_Rate
542
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
918
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1868
1
::Own_Tracked_Alt
818
1
::Own_Tracked_Alt_Rate
542
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
918
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1868
1
::Own_Tracked_Alt
818
1
::Own_Tracked_Alt_Rate
542
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
1
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
918
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1868
1
::Own_Tracked_Alt
818
1
::Own_Tracked_Alt_Rate
542
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
918
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1868
1
::Own_Tracked_Alt
818
1
::Own_Tracked_Alt_Rate
542
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
918
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1868
1
::Own_Tracked_Alt
818
1
::Own_Tracked_Alt_Rate
542
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
739
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
918
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1868
1
::Own_Tracked_Alt
818
1
::Own_Tracked_Alt_Rate
542
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
918
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1868
1
::Own_Tracked_Alt
818
1
::Own_Tracked_Alt_Rate
542
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
918
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1868
1
::Own_Tracked_Alt
818
1
::Own_Tracked_Alt_Rate
542
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..ALIM():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
918
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1868
1
::Own_Tracked_Alt
818
1
::Own_Tracked_Alt_Rate
542
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
640
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
918
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1868
1
::Own_Tracked_Alt
818
1
::Own_Tracked_Alt_Rate
542
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
918
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1868
1
::Own_Tracked_Alt
818
1
::Own_Tracked_Alt_Rate
542
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
1
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
741
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2508
1
::Own_Tracked_Alt
966
1
::Own_Tracked_Alt_Rate
413
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
741
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2508
1
::Own_Tracked_Alt
966
1
::Own_Tracked_Alt_Rate
413
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
741
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2508
1
::Own_Tracked_Alt
966
1
::Own_Tracked_Alt_Rate
413
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
741
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2508
1
::Own_Tracked_Alt
966
1
::Own_Tracked_Alt_Rate
413
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
741
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
741
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2508
1
::Own_Tracked_Alt
966
1
::Own_Tracked_Alt_Rate
413
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
741
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2508
1
::Own_Tracked_Alt
966
1
::Own_Tracked_Alt_Rate
413
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
741
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2508
1
::Own_Tracked_Alt
966
1
::Own_Tracked_Alt_Rate
413
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
741
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2508
1
::Own_Tracked_Alt
966
1
::Own_Tracked_Alt_Rate
413
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
741
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2508
1
::Own_Tracked_Alt
966
1
::Own_Tracked_Alt_Rate
413
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..ALIM():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
741
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2508
1
::Own_Tracked_Alt
966
1
::Own_Tracked_Alt_Rate
413
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
740
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
741
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2508
1
::Own_Tracked_Alt
966
1
::Own_Tracked_Alt_Rate
413
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
741
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2508
1
::Own_Tracked_Alt
966
1
::Own_Tracked_Alt_Rate
413
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
741
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2508
1
::Own_Tracked_Alt
966
1
::Own_Tracked_Alt_Rate
413
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
1
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
741
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2508
1
::Own_Tracked_Alt
966
1
::Own_Tracked_Alt_Rate
413
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
741
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2508
1
::Own_Tracked_Alt
966
1
::Own_Tracked_Alt_Rate
413
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
741
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2508
1
::Own_Tracked_Alt
966
1
::Own_Tracked_Alt_Rate
413
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
741
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
741
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2508
1
::Own_Tracked_Alt
966
1
::Own_Tracked_Alt_Rate
413
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
741
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2508
1
::Own_Tracked_Alt
966
1
::Own_Tracked_Alt_Rate
413
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
741
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2508
1
::Own_Tracked_Alt
966
1
::Own_Tracked_Alt_Rate
413
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..ALIM():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
741
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2508
1
::Own_Tracked_Alt
966
1
::Own_Tracked_Alt_Rate
413
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
740
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
741
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2508
1
::Own_Tracked_Alt
966
1
::Own_Tracked_Alt_Rate
413
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
741
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2508
1
::Own_Tracked_Alt
966
1
::Own_Tracked_Alt_Rate
413
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
1
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
990
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
281
1
::Own_Tracked_Alt
3490
1
::Own_Tracked_Alt_Rate
323
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
990
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
281
1
::Own_Tracked_Alt
3490
1
::Own_Tracked_Alt_Rate
323
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
990
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
281
1
::Own_Tracked_Alt
3490
1
::Own_Tracked_Alt_Rate
323
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
990
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
281
1
::Own_Tracked_Alt
3490
1
::Own_Tracked_Alt_Rate
323
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
740
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
990
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
281
1
::Own_Tracked_Alt
3490
1
::Own_Tracked_Alt_Rate
323
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
990
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
281
1
::Own_Tracked_Alt
3490
1
::Own_Tracked_Alt_Rate
323
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
990
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
281
1
::Own_Tracked_Alt
3490
1
::Own_Tracked_Alt_Rate
323
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..ALIM():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
990
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
281
1
::Own_Tracked_Alt
3490
1
::Own_Tracked_Alt_Rate
323
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
640
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
990
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
281
1
::Own_Tracked_Alt
3490
1
::Own_Tracked_Alt_Rate
323
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
990
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
281
1
::Own_Tracked_Alt
3490
1
::Own_Tracked_Alt_Rate
323
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
990
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
281
1
::Own_Tracked_Alt
3490
1
::Own_Tracked_Alt_Rate
323
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
990
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
281
1
::Own_Tracked_Alt
3490
1
::Own_Tracked_Alt_Rate
323
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
990
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
281
1
::Own_Tracked_Alt
3490
1
::Own_Tracked_Alt_Rate
323
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
990
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
281
1
::Own_Tracked_Alt
3490
1
::Own_Tracked_Alt_Rate
323
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
740
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
990
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
281
1
::Own_Tracked_Alt
3490
1
::Own_Tracked_Alt_Rate
323
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
990
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
281
1
::Own_Tracked_Alt
3490
1
::Own_Tracked_Alt_Rate
323
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
990
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
281
1
::Own_Tracked_Alt
3490
1
::Own_Tracked_Alt_Rate
323
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
990
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
281
1
::Own_Tracked_Alt
3490
1
::Own_Tracked_Alt_Rate
323
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
990
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
281
1
::Own_Tracked_Alt
3490
1
::Own_Tracked_Alt_Rate
323
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..ALIM():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
990
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
281
1
::Own_Tracked_Alt
3490
1
::Own_Tracked_Alt_Rate
323
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
640
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
990
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
281
1
::Own_Tracked_Alt
3490
1
::Own_Tracked_Alt_Rate
323
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
13
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
990
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
281
1
::Own_Tracked_Alt
3490
1
::Own_Tracked_Alt_Rate
323
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
13
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
990
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
281
1
::Own_Tracked_Alt
3490
1
::Own_Tracked_Alt_Rate
323
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
1
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
990
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
281
1
::Own_Tracked_Alt
3490
1
::Own_Tracked_Alt_Rate
323
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
2
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
536
1
::Down_Separation
501
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2757
1
::Own_Tracked_Alt
927
1
::Own_Tracked_Alt_Rate
423
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
536
1
::Down_Separation
501
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2757
1
::Own_Tracked_Alt
927
1
::Own_Tracked_Alt_Rate
423
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
927
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2093
1
::Own_Tracked_Alt
4902
1
::Own_Tracked_Alt_Rate
351
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
927
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2093
1
::Own_Tracked_Alt
4902
1
::Own_Tracked_Alt_Rate
351
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
927
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2093
1
::Own_Tracked_Alt
4902
1
::Own_Tracked_Alt_Rate
351
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
927
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2093
1
::Own_Tracked_Alt
4902
1
::Own_Tracked_Alt_Rate
351
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
739
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
927
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2093
1
::Own_Tracked_Alt
4902
1
::Own_Tracked_Alt_Rate
351
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
927
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2093
1
::Own_Tracked_Alt
4902
1
::Own_Tracked_Alt_Rate
351
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
927
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2093
1
::Own_Tracked_Alt
4902
1
::Own_Tracked_Alt_Rate
351
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..ALIM():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
927
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2093
1
::Own_Tracked_Alt
4902
1
::Own_Tracked_Alt_Rate
351
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
400
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
927
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2093
1
::Own_Tracked_Alt
4902
1
::Own_Tracked_Alt_Rate
351
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
927
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2093
1
::Own_Tracked_Alt
4902
1
::Own_Tracked_Alt_Rate
351
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
927
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2093
1
::Own_Tracked_Alt
4902
1
::Own_Tracked_Alt_Rate
351
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
927
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2093
1
::Own_Tracked_Alt
4902
1
::Own_Tracked_Alt_Rate
351
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
927
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2093
1
::Own_Tracked_Alt
4902
1
::Own_Tracked_Alt_Rate
351
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
927
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2093
1
::Own_Tracked_Alt
4902
1
::Own_Tracked_Alt_Rate
351
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
739
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
927
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2093
1
::Own_Tracked_Alt
4902
1
::Own_Tracked_Alt_Rate
351
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
927
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2093
1
::Own_Tracked_Alt
4902
1
::Own_Tracked_Alt_Rate
351
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
927
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2093
1
::Own_Tracked_Alt
4902
1
::Own_Tracked_Alt_Rate
351
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
927
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2093
1
::Own_Tracked_Alt
4902
1
::Own_Tracked_Alt_Rate
351
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
927
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2093
1
::Own_Tracked_Alt
4902
1
::Own_Tracked_Alt_Rate
351
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..ALIM():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
927
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2093
1
::Own_Tracked_Alt
4902
1
::Own_Tracked_Alt_Rate
351
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
400
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
927
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2093
1
::Own_Tracked_Alt
4902
1
::Own_Tracked_Alt_Rate
351
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
13
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
927
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2093
1
::Own_Tracked_Alt
4902
1
::Own_Tracked_Alt_Rate
351
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
13
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
927
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2093
1
::Own_Tracked_Alt
4902
1
::Own_Tracked_Alt_Rate
351
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
1
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
927
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2093
1
::Own_Tracked_Alt
4902
1
::Own_Tracked_Alt_Rate
351
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
2
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
749
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
703
1
::Own_Tracked_Alt
1037
1
::Own_Tracked_Alt_Rate
384
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
749
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
703
1
::Own_Tracked_Alt
1037
1
::Own_Tracked_Alt_Rate
384
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
946
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
170
1
::Own_Tracked_Alt
2345
1
::Own_Tracked_Alt_Rate
180
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
946
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
170
1
::Own_Tracked_Alt
2345
1
::Own_Tracked_Alt_Rate
180
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
631
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1984
1
::Own_Tracked_Alt
1569
1
::Own_Tracked_Alt_Rate
330
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
631
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1984
1
::Own_Tracked_Alt
1569
1
::Own_Tracked_Alt_Rate
330
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
550
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1317
1
::Own_Tracked_Alt
489
1
::Own_Tracked_Alt_Rate
113
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
550
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1317
1
::Own_Tracked_Alt
489
1
::Own_Tracked_Alt_Rate
113
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
641
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4244
1
::Own_Tracked_Alt
41
1
::Own_Tracked_Alt_Rate
422
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
641
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4244
1
::Own_Tracked_Alt
41
1
::Own_Tracked_Alt_Rate
422
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
700
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
3798
1
::Own_Tracked_Alt
1300
1
::Own_Tracked_Alt_Rate
580
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
700
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
3798
1
::Own_Tracked_Alt
1300
1
::Own_Tracked_Alt_Rate
580
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
666
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3080
1
::Own_Tracked_Alt
201
1
::Own_Tracked_Alt_Rate
119
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
666
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3080
1
::Own_Tracked_Alt
201
1
::Own_Tracked_Alt_Rate
119
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
666
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3080
1
::Own_Tracked_Alt
201
1
::Own_Tracked_Alt_Rate
119
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
666
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3080
1
::Own_Tracked_Alt
201
1
::Own_Tracked_Alt_Rate
119
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
399
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
666
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3080
1
::Own_Tracked_Alt
201
1
::Own_Tracked_Alt_Rate
119
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
666
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3080
1
::Own_Tracked_Alt
201
1
::Own_Tracked_Alt_Rate
119
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
666
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3080
1
::Own_Tracked_Alt
201
1
::Own_Tracked_Alt_Rate
119
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
666
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3080
1
::Own_Tracked_Alt
201
1
::Own_Tracked_Alt_Rate
119
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
666
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3080
1
::Own_Tracked_Alt
201
1
::Own_Tracked_Alt_Rate
119
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
666
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3080
1
::Own_Tracked_Alt
201
1
::Own_Tracked_Alt_Rate
119
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
399
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
666
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3080
1
::Own_Tracked_Alt
201
1
::Own_Tracked_Alt_Rate
119
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
666
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3080
1
::Own_Tracked_Alt
201
1
::Own_Tracked_Alt_Rate
119
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
666
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3080
1
::Own_Tracked_Alt
201
1
::Own_Tracked_Alt_Rate
119
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
666
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3080
1
::Own_Tracked_Alt
201
1
::Own_Tracked_Alt_Rate
119
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
666
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3080
1
::Own_Tracked_Alt
201
1
::Own_Tracked_Alt_Rate
119
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
666
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3080
1
::Own_Tracked_Alt
201
1
::Own_Tracked_Alt_Rate
119
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
661
1
::Down_Separation
399
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2268
1
::Own_Tracked_Alt
3235
1
::Own_Tracked_Alt_Rate
287
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
661
1
::Down_Separation
399
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2268
1
::Own_Tracked_Alt
3235
1
::Own_Tracked_Alt_Rate
287
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
826
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2109
1
::Own_Tracked_Alt
3619
1
::Own_Tracked_Alt_Rate
369
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
826
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2109
1
::Own_Tracked_Alt
3619
1
::Own_Tracked_Alt_Rate
369
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
874
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
4043
1
::Own_Tracked_Alt
771
1
::Own_Tracked_Alt_Rate
9
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
874
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
4043
1
::Own_Tracked_Alt
771
1
::Own_Tracked_Alt_Rate
9
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
911
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1773
1
::Own_Tracked_Alt
3373
1
::Own_Tracked_Alt_Rate
346
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
911
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1773
1
::Own_Tracked_Alt
3373
1
::Own_Tracked_Alt_Rate
346
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
749
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1594
1
::Own_Tracked_Alt
2307
1
::Own_Tracked_Alt_Rate
230
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
749
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1594
1
::Own_Tracked_Alt
2307
1
::Own_Tracked_Alt_Rate
230
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
567
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3514
1
::Own_Tracked_Alt
5621
1
::Own_Tracked_Alt_Rate
399
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
567
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3514
1
::Own_Tracked_Alt
5621
1
::Own_Tracked_Alt_Rate
399
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
635
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
617
1
::Own_Tracked_Alt
5854
1
::Own_Tracked_Alt_Rate
219
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
635
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
617
1
::Own_Tracked_Alt
5854
1
::Own_Tracked_Alt_Rate
219
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
897
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3438
1
::Own_Tracked_Alt
1701
1
::Own_Tracked_Alt_Rate
109
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
897
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3438
1
::Own_Tracked_Alt
1701
1
::Own_Tracked_Alt_Rate
109
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
897
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3438
1
::Own_Tracked_Alt
1701
1
::Own_Tracked_Alt_Rate
109
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
897
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3438
1
::Own_Tracked_Alt
1701
1
::Own_Tracked_Alt_Rate
109
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
641
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
897
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3438
1
::Own_Tracked_Alt
1701
1
::Own_Tracked_Alt_Rate
109
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
897
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3438
1
::Own_Tracked_Alt
1701
1
::Own_Tracked_Alt_Rate
109
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
897
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3438
1
::Own_Tracked_Alt
1701
1
::Own_Tracked_Alt_Rate
109
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
897
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3438
1
::Own_Tracked_Alt
1701
1
::Own_Tracked_Alt_Rate
109
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
897
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3438
1
::Own_Tracked_Alt
1701
1
::Own_Tracked_Alt_Rate
109
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..ALIM():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
897
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3438
1
::Own_Tracked_Alt
1701
1
::Own_Tracked_Alt_Rate
109
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
500
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
897
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3438
1
::Own_Tracked_Alt
1701
1
::Own_Tracked_Alt_Rate
109
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
897
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3438
1
::Own_Tracked_Alt
1701
1
::Own_Tracked_Alt_Rate
109
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
897
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3438
1
::Own_Tracked_Alt
1701
1
::Own_Tracked_Alt_Rate
109
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
897
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3438
1
::Own_Tracked_Alt
1701
1
::Own_Tracked_Alt_Rate
109
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
897
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3438
1
::Own_Tracked_Alt
1701
1
::Own_Tracked_Alt_Rate
109
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
897
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3438
1
::Own_Tracked_Alt
1701
1
::Own_Tracked_Alt_Rate
109
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
641
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
897
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3438
1
::Own_Tracked_Alt
1701
1
::Own_Tracked_Alt_Rate
109
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
897
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3438
1
::Own_Tracked_Alt
1701
1
::Own_Tracked_Alt_Rate
109
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
897
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3438
1
::Own_Tracked_Alt
1701
1
::Own_Tracked_Alt_Rate
109
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..ALIM():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
897
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3438
1
::Own_Tracked_Alt
1701
1
::Own_Tracked_Alt_Rate
109
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
500
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
897
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3438
1
::Own_Tracked_Alt
1701
1
::Own_Tracked_Alt_Rate
109
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
897
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3438
1
::Own_Tracked_Alt
1701
1
::Own_Tracked_Alt_Rate
109
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
598
1
::Down_Separation
500
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
629
1
::Own_Tracked_Alt
2589
1
::Own_Tracked_Alt_Rate
130
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
598
1
::Down_Separation
500
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
629
1
::Own_Tracked_Alt
2589
1
::Own_Tracked_Alt_Rate
130
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
893
1
::Down_Separation
739
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
711
1
::Own_Tracked_Alt
5001
1
::Own_Tracked_Alt_Rate
301
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
893
1
::Down_Separation
739
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
711
1
::Own_Tracked_Alt
5001
1
::Own_Tracked_Alt_Rate
301
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
530
1
::Down_Separation
500
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4042
1
::Own_Tracked_Alt
1564
1
::Own_Tracked_Alt_Rate
583
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
530
1
::Down_Separation
500
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4042
1
::Own_Tracked_Alt
1564
1
::Own_Tracked_Alt_Rate
583
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
854
1
::Down_Separation
500
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
895
1
::Own_Tracked_Alt
5295
1
::Own_Tracked_Alt_Rate
258
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
854
1
::Down_Separation
500
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
895
1
::Own_Tracked_Alt
5295
1
::Own_Tracked_Alt_Rate
258
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
550
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5679
1
::Own_Tracked_Alt
968
1
::Own_Tracked_Alt_Rate
10
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
550
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5679
1
::Own_Tracked_Alt
968
1
::Own_Tracked_Alt_Rate
10
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
828
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2638
1
::Own_Tracked_Alt
4580
1
::Own_Tracked_Alt_Rate
568
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
828
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2638
1
::Own_Tracked_Alt
4580
1
::Own_Tracked_Alt_Rate
568
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
944
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3431
1
::Own_Tracked_Alt
4283
1
::Own_Tracked_Alt_Rate
251
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
944
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3431
1
::Own_Tracked_Alt
4283
1
::Own_Tracked_Alt_Rate
251
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
944
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3431
1
::Own_Tracked_Alt
4283
1
::Own_Tracked_Alt_Rate
251
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
944
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3431
1
::Own_Tracked_Alt
4283
1
::Own_Tracked_Alt_Rate
251
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
739
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
944
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3431
1
::Own_Tracked_Alt
4283
1
::Own_Tracked_Alt_Rate
251
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
944
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3431
1
::Own_Tracked_Alt
4283
1
::Own_Tracked_Alt_Rate
251
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
944
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3431
1
::Own_Tracked_Alt
4283
1
::Own_Tracked_Alt_Rate
251
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
944
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3431
1
::Own_Tracked_Alt
4283
1
::Own_Tracked_Alt_Rate
251
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
944
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3431
1
::Own_Tracked_Alt
4283
1
::Own_Tracked_Alt_Rate
251
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
944
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3431
1
::Own_Tracked_Alt
4283
1
::Own_Tracked_Alt_Rate
251
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
944
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3431
1
::Own_Tracked_Alt
4283
1
::Own_Tracked_Alt_Rate
251
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
944
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3431
1
::Own_Tracked_Alt
4283
1
::Own_Tracked_Alt_Rate
251
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
739
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
944
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3431
1
::Own_Tracked_Alt
4283
1
::Own_Tracked_Alt_Rate
251
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
944
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3431
1
::Own_Tracked_Alt
4283
1
::Own_Tracked_Alt_Rate
251
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
944
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3431
1
::Own_Tracked_Alt
4283
1
::Own_Tracked_Alt_Rate
251
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
944
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3431
1
::Own_Tracked_Alt
4283
1
::Own_Tracked_Alt_Rate
251
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
768
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
4424
1
::Own_Tracked_Alt
889
1
::Own_Tracked_Alt_Rate
193
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
768
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
4424
1
::Own_Tracked_Alt
889
1
::Own_Tracked_Alt_Rate
193
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
857
1
::Down_Separation
501
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
3712
1
::Own_Tracked_Alt
574
1
::Own_Tracked_Alt_Rate
409
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
857
1
::Down_Separation
501
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
3712
1
::Own_Tracked_Alt
574
1
::Own_Tracked_Alt_Rate
409
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
659
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
271
1
::Own_Tracked_Alt
781
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
659
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
271
1
::Own_Tracked_Alt
781
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
659
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
271
1
::Own_Tracked_Alt
781
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
659
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
271
1
::Own_Tracked_Alt
781
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
499
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
659
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
271
1
::Own_Tracked_Alt
781
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
659
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
271
1
::Own_Tracked_Alt
781
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
659
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
271
1
::Own_Tracked_Alt
781
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..ALIM():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
659
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
271
1
::Own_Tracked_Alt
781
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
740
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
659
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
271
1
::Own_Tracked_Alt
781
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
659
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
271
1
::Own_Tracked_Alt
781
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
659
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
271
1
::Own_Tracked_Alt
781
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
659
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
271
1
::Own_Tracked_Alt
781
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
499
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
659
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
271
1
::Own_Tracked_Alt
781
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
659
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
271
1
::Own_Tracked_Alt
781
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
659
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
271
1
::Own_Tracked_Alt
781
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
659
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
271
1
::Own_Tracked_Alt
781
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
659
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
271
1
::Own_Tracked_Alt
781
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..ALIM():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
659
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
271
1
::Own_Tracked_Alt
781
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
740
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
659
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
271
1
::Own_Tracked_Alt
781
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
659
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
271
1
::Own_Tracked_Alt
781
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
827
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
968
1
::Own_Tracked_Alt
1935
1
::Own_Tracked_Alt_Rate
339
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
827
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
968
1
::Own_Tracked_Alt
1935
1
::Own_Tracked_Alt_Rate
339
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
827
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
968
1
::Own_Tracked_Alt
1935
1
::Own_Tracked_Alt_Rate
339
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
827
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
968
1
::Own_Tracked_Alt
1935
1
::Own_Tracked_Alt_Rate
339
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
499
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
827
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
968
1
::Own_Tracked_Alt
1935
1
::Own_Tracked_Alt_Rate
339
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
827
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
968
1
::Own_Tracked_Alt
1935
1
::Own_Tracked_Alt_Rate
339
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
827
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
968
1
::Own_Tracked_Alt
1935
1
::Own_Tracked_Alt_Rate
339
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..ALIM():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
827
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
968
1
::Own_Tracked_Alt
1935
1
::Own_Tracked_Alt_Rate
339
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
400
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
827
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
968
1
::Own_Tracked_Alt
1935
1
::Own_Tracked_Alt_Rate
339
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
827
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
968
1
::Own_Tracked_Alt
1935
1
::Own_Tracked_Alt_Rate
339
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
827
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
968
1
::Own_Tracked_Alt
1935
1
::Own_Tracked_Alt_Rate
339
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
827
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
968
1
::Own_Tracked_Alt
1935
1
::Own_Tracked_Alt_Rate
339
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
499
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
827
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
968
1
::Own_Tracked_Alt
1935
1
::Own_Tracked_Alt_Rate
339
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
827
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
968
1
::Own_Tracked_Alt
1935
1
::Own_Tracked_Alt_Rate
339
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
827
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
968
1
::Own_Tracked_Alt
1935
1
::Own_Tracked_Alt_Rate
339
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
827
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
968
1
::Own_Tracked_Alt
1935
1
::Own_Tracked_Alt_Rate
339
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
827
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
968
1
::Own_Tracked_Alt
1935
1
::Own_Tracked_Alt_Rate
339
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..ALIM():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
827
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
968
1
::Own_Tracked_Alt
1935
1
::Own_Tracked_Alt_Rate
339
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
400
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
827
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
968
1
::Own_Tracked_Alt
1935
1
::Own_Tracked_Alt_Rate
339
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
827
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
968
1
::Own_Tracked_Alt
1935
1
::Own_Tracked_Alt_Rate
339
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
768
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5257
1
::Own_Tracked_Alt
2197
1
::Own_Tracked_Alt_Rate
496
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
768
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5257
1
::Own_Tracked_Alt
2197
1
::Own_Tracked_Alt_Rate
496
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
768
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5257
1
::Own_Tracked_Alt
2197
1
::Own_Tracked_Alt_Rate
496
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
768
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5257
1
::Own_Tracked_Alt
2197
1
::Own_Tracked_Alt_Rate
496
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
639
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
768
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5257
1
::Own_Tracked_Alt
2197
1
::Own_Tracked_Alt_Rate
496
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
768
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5257
1
::Own_Tracked_Alt
2197
1
::Own_Tracked_Alt_Rate
496
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
768
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5257
1
::Own_Tracked_Alt
2197
1
::Own_Tracked_Alt_Rate
496
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
768
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5257
1
::Own_Tracked_Alt
2197
1
::Own_Tracked_Alt_Rate
496
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
768
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5257
1
::Own_Tracked_Alt
2197
1
::Own_Tracked_Alt_Rate
496
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..ALIM():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
768
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5257
1
::Own_Tracked_Alt
2197
1
::Own_Tracked_Alt_Rate
496
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
500
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
768
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5257
1
::Own_Tracked_Alt
2197
1
::Own_Tracked_Alt_Rate
496
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
768
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5257
1
::Own_Tracked_Alt
2197
1
::Own_Tracked_Alt_Rate
496
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
768
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5257
1
::Own_Tracked_Alt
2197
1
::Own_Tracked_Alt_Rate
496
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
1
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
768
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5257
1
::Own_Tracked_Alt
2197
1
::Own_Tracked_Alt_Rate
496
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
768
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5257
1
::Own_Tracked_Alt
2197
1
::Own_Tracked_Alt_Rate
496
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
768
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5257
1
::Own_Tracked_Alt
2197
1
::Own_Tracked_Alt_Rate
496
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
639
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
768
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5257
1
::Own_Tracked_Alt
2197
1
::Own_Tracked_Alt_Rate
496
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
768
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5257
1
::Own_Tracked_Alt
2197
1
::Own_Tracked_Alt_Rate
496
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
768
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5257
1
::Own_Tracked_Alt
2197
1
::Own_Tracked_Alt_Rate
496
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..ALIM():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
768
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5257
1
::Own_Tracked_Alt
2197
1
::Own_Tracked_Alt_Rate
496
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
500
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
768
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5257
1
::Own_Tracked_Alt
2197
1
::Own_Tracked_Alt_Rate
496
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
768
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5257
1
::Own_Tracked_Alt
2197
1
::Own_Tracked_Alt_Rate
496
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
1
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
684
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
870
1
::Own_Tracked_Alt
5744
1
::Own_Tracked_Alt_Rate
499
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
684
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
870
1
::Own_Tracked_Alt
5744
1
::Own_Tracked_Alt_Rate
499
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
722
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
665
1
::Own_Tracked_Alt
201
1
::Own_Tracked_Alt_Rate
343
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
722
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
665
1
::Own_Tracked_Alt
201
1
::Own_Tracked_Alt_Rate
343
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
571
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2247
1
::Own_Tracked_Alt
397
1
::Own_Tracked_Alt_Rate
173
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
571
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2247
1
::Own_Tracked_Alt
397
1
::Own_Tracked_Alt_Rate
173
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
956
1
::Down_Separation
499
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
717
1
::Own_Tracked_Alt
3698
1
::Own_Tracked_Alt_Rate
70
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
956
1
::Down_Separation
499
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
717
1
::Own_Tracked_Alt
3698
1
::Own_Tracked_Alt_Rate
70
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
850
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
899
1
::Own_Tracked_Alt
4146
1
::Own_Tracked_Alt_Rate
473
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
850
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
899
1
::Own_Tracked_Alt
4146
1
::Own_Tracked_Alt_Rate
473
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
850
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
899
1
::Own_Tracked_Alt
4146
1
::Own_Tracked_Alt_Rate
473
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
850
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
899
1
::Own_Tracked_Alt
4146
1
::Own_Tracked_Alt_Rate
473
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
740
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
850
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
899
1
::Own_Tracked_Alt
4146
1
::Own_Tracked_Alt_Rate
473
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
850
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
899
1
::Own_Tracked_Alt
4146
1
::Own_Tracked_Alt_Rate
473
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
850
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
899
1
::Own_Tracked_Alt
4146
1
::Own_Tracked_Alt_Rate
473
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
850
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
899
1
::Own_Tracked_Alt
4146
1
::Own_Tracked_Alt_Rate
473
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
850
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
899
1
::Own_Tracked_Alt
4146
1
::Own_Tracked_Alt_Rate
473
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
850
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
899
1
::Own_Tracked_Alt
4146
1
::Own_Tracked_Alt_Rate
473
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
850
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
899
1
::Own_Tracked_Alt
4146
1
::Own_Tracked_Alt_Rate
473
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
850
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
899
1
::Own_Tracked_Alt
4146
1
::Own_Tracked_Alt_Rate
473
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
740
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
850
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
899
1
::Own_Tracked_Alt
4146
1
::Own_Tracked_Alt_Rate
473
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
850
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
899
1
::Own_Tracked_Alt
4146
1
::Own_Tracked_Alt_Rate
473
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
850
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
899
1
::Own_Tracked_Alt
4146
1
::Own_Tracked_Alt_Rate
473
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
850
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
899
1
::Own_Tracked_Alt
4146
1
::Own_Tracked_Alt_Rate
473
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
642
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2158
1
::Own_Tracked_Alt
3494
1
::Own_Tracked_Alt_Rate
125
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
642
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2158
1
::Own_Tracked_Alt
3494
1
::Own_Tracked_Alt_Rate
125
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
642
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2158
1
::Own_Tracked_Alt
3494
1
::Own_Tracked_Alt_Rate
125
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
642
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2158
1
::Own_Tracked_Alt
3494
1
::Own_Tracked_Alt_Rate
125
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
600
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
642
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2158
1
::Own_Tracked_Alt
3494
1
::Own_Tracked_Alt_Rate
125
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
642
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2158
1
::Own_Tracked_Alt
3494
1
::Own_Tracked_Alt_Rate
125
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
642
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2158
1
::Own_Tracked_Alt
3494
1
::Own_Tracked_Alt_Rate
125
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
642
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2158
1
::Own_Tracked_Alt
3494
1
::Own_Tracked_Alt_Rate
125
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
642
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2158
1
::Own_Tracked_Alt
3494
1
::Own_Tracked_Alt_Rate
125
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
642
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2158
1
::Own_Tracked_Alt
3494
1
::Own_Tracked_Alt_Rate
125
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
642
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2158
1
::Own_Tracked_Alt
3494
1
::Own_Tracked_Alt_Rate
125
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
642
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2158
1
::Own_Tracked_Alt
3494
1
::Own_Tracked_Alt_Rate
125
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
600
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
642
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2158
1
::Own_Tracked_Alt
3494
1
::Own_Tracked_Alt_Rate
125
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
642
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2158
1
::Own_Tracked_Alt
3494
1
::Own_Tracked_Alt_Rate
125
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
642
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2158
1
::Own_Tracked_Alt
3494
1
::Own_Tracked_Alt_Rate
125
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
642
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2158
1
::Own_Tracked_Alt
3494
1
::Own_Tracked_Alt_Rate
125
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
628
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3034
1
::Own_Tracked_Alt
2784
1
::Own_Tracked_Alt_Rate
4
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
628
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3034
1
::Own_Tracked_Alt
2784
1
::Own_Tracked_Alt_Rate
4
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
628
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3034
1
::Own_Tracked_Alt
2784
1
::Own_Tracked_Alt_Rate
4
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
628
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3034
1
::Own_Tracked_Alt
2784
1
::Own_Tracked_Alt_Rate
4
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
399
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
628
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3034
1
::Own_Tracked_Alt
2784
1
::Own_Tracked_Alt_Rate
4
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
628
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3034
1
::Own_Tracked_Alt
2784
1
::Own_Tracked_Alt_Rate
4
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
628
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3034
1
::Own_Tracked_Alt
2784
1
::Own_Tracked_Alt_Rate
4
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
628
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3034
1
::Own_Tracked_Alt
2784
1
::Own_Tracked_Alt_Rate
4
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
628
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3034
1
::Own_Tracked_Alt
2784
1
::Own_Tracked_Alt_Rate
4
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
628
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3034
1
::Own_Tracked_Alt
2784
1
::Own_Tracked_Alt_Rate
4
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
399
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
628
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3034
1
::Own_Tracked_Alt
2784
1
::Own_Tracked_Alt_Rate
4
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
628
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3034
1
::Own_Tracked_Alt
2784
1
::Own_Tracked_Alt_Rate
4
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
628
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3034
1
::Own_Tracked_Alt
2784
1
::Own_Tracked_Alt_Rate
4
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
628
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3034
1
::Own_Tracked_Alt
2784
1
::Own_Tracked_Alt_Rate
4
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
628
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3034
1
::Own_Tracked_Alt
2784
1
::Own_Tracked_Alt_Rate
4
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
628
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3034
1
::Own_Tracked_Alt
2784
1
::Own_Tracked_Alt_Rate
4
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
838
1
::Down_Separation
500
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1016
1
::Own_Tracked_Alt
5849
1
::Own_Tracked_Alt_Rate
266
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
838
1
::Down_Separation
500
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1016
1
::Own_Tracked_Alt
5849
1
::Own_Tracked_Alt_Rate
266
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
824
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
850
1
::Own_Tracked_Alt
1917
1
::Own_Tracked_Alt_Rate
99
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
824
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
850
1
::Own_Tracked_Alt
1917
1
::Own_Tracked_Alt_Rate
99
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
824
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
850
1
::Own_Tracked_Alt
1917
1
::Own_Tracked_Alt_Rate
99
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
824
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
850
1
::Own_Tracked_Alt
1917
1
::Own_Tracked_Alt_Rate
99
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
839
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
824
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
850
1
::Own_Tracked_Alt
1917
1
::Own_Tracked_Alt_Rate
99
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
824
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
850
1
::Own_Tracked_Alt
1917
1
::Own_Tracked_Alt_Rate
99
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
824
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
850
1
::Own_Tracked_Alt
1917
1
::Own_Tracked_Alt_Rate
99
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
824
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
850
1
::Own_Tracked_Alt
1917
1
::Own_Tracked_Alt_Rate
99
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
824
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
850
1
::Own_Tracked_Alt
1917
1
::Own_Tracked_Alt_Rate
99
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
824
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
850
1
::Own_Tracked_Alt
1917
1
::Own_Tracked_Alt_Rate
99
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
824
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
850
1
::Own_Tracked_Alt
1917
1
::Own_Tracked_Alt_Rate
99
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
824
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
850
1
::Own_Tracked_Alt
1917
1
::Own_Tracked_Alt_Rate
99
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
839
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
824
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
850
1
::Own_Tracked_Alt
1917
1
::Own_Tracked_Alt_Rate
99
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
824
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
850
1
::Own_Tracked_Alt
1917
1
::Own_Tracked_Alt_Rate
99
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
824
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
850
1
::Own_Tracked_Alt
1917
1
::Own_Tracked_Alt_Rate
99
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
824
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
850
1
::Own_Tracked_Alt
1917
1
::Own_Tracked_Alt_Rate
99
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
686
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5369
1
::Own_Tracked_Alt
1705
1
::Own_Tracked_Alt_Rate
525
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
686
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5369
1
::Own_Tracked_Alt
1705
1
::Own_Tracked_Alt_Rate
525
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
934
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1322
1
::Own_Tracked_Alt
372
1
::Own_Tracked_Alt_Rate
159
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
934
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1322
1
::Own_Tracked_Alt
372
1
::Own_Tracked_Alt_Rate
159
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
999
1
::Down_Separation
500
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
4795
1
::Own_Tracked_Alt
3577
1
::Own_Tracked_Alt_Rate
27
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
999
1
::Down_Separation
500
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
4795
1
::Own_Tracked_Alt
3577
1
::Own_Tracked_Alt_Rate
27
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
738
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
268
1
::Own_Tracked_Alt
573
1
::Own_Tracked_Alt_Rate
548
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
738
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
268
1
::Own_Tracked_Alt
573
1
::Own_Tracked_Alt_Rate
548
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
988
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4270
1
::Own_Tracked_Alt
5692
1
::Own_Tracked_Alt_Rate
580
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
988
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4270
1
::Own_Tracked_Alt
5692
1
::Own_Tracked_Alt_Rate
580
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
988
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4270
1
::Own_Tracked_Alt
5692
1
::Own_Tracked_Alt_Rate
580
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
988
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4270
1
::Own_Tracked_Alt
5692
1
::Own_Tracked_Alt_Rate
580
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
739
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
988
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4270
1
::Own_Tracked_Alt
5692
1
::Own_Tracked_Alt_Rate
580
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
988
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4270
1
::Own_Tracked_Alt
5692
1
::Own_Tracked_Alt_Rate
580
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
988
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4270
1
::Own_Tracked_Alt
5692
1
::Own_Tracked_Alt_Rate
580
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
988
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4270
1
::Own_Tracked_Alt
5692
1
::Own_Tracked_Alt_Rate
580
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
988
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4270
1
::Own_Tracked_Alt
5692
1
::Own_Tracked_Alt_Rate
580
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
988
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4270
1
::Own_Tracked_Alt
5692
1
::Own_Tracked_Alt_Rate
580
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
988
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4270
1
::Own_Tracked_Alt
5692
1
::Own_Tracked_Alt_Rate
580
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
988
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4270
1
::Own_Tracked_Alt
5692
1
::Own_Tracked_Alt_Rate
580
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
739
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
988
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4270
1
::Own_Tracked_Alt
5692
1
::Own_Tracked_Alt_Rate
580
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
988
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4270
1
::Own_Tracked_Alt
5692
1
::Own_Tracked_Alt_Rate
580
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
988
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4270
1
::Own_Tracked_Alt
5692
1
::Own_Tracked_Alt_Rate
580
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
988
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4270
1
::Own_Tracked_Alt
5692
1
::Own_Tracked_Alt_Rate
580
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
762
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4933
1
::Own_Tracked_Alt
1874
1
::Own_Tracked_Alt_Rate
205
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
762
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4933
1
::Own_Tracked_Alt
1874
1
::Own_Tracked_Alt_Rate
205
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
540
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5776
1
::Own_Tracked_Alt
122
1
::Own_Tracked_Alt_Rate
460
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
540
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5776
1
::Own_Tracked_Alt
122
1
::Own_Tracked_Alt_Rate
460
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
745
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2829
1
::Own_Tracked_Alt
5728
1
::Own_Tracked_Alt_Rate
191
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
745
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2829
1
::Own_Tracked_Alt
5728
1
::Own_Tracked_Alt_Rate
191
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
745
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2829
1
::Own_Tracked_Alt
5728
1
::Own_Tracked_Alt_Rate
191
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
745
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2829
1
::Own_Tracked_Alt
5728
1
::Own_Tracked_Alt_Rate
191
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
401
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
745
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2829
1
::Own_Tracked_Alt
5728
1
::Own_Tracked_Alt_Rate
191
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
745
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2829
1
::Own_Tracked_Alt
5728
1
::Own_Tracked_Alt_Rate
191
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
745
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2829
1
::Own_Tracked_Alt
5728
1
::Own_Tracked_Alt_Rate
191
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..ALIM():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
745
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2829
1
::Own_Tracked_Alt
5728
1
::Own_Tracked_Alt_Rate
191
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
500
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
745
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2829
1
::Own_Tracked_Alt
5728
1
::Own_Tracked_Alt_Rate
191
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
745
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2829
1
::Own_Tracked_Alt
5728
1
::Own_Tracked_Alt_Rate
191
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
745
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2829
1
::Own_Tracked_Alt
5728
1
::Own_Tracked_Alt_Rate
191
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
745
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2829
1
::Own_Tracked_Alt
5728
1
::Own_Tracked_Alt_Rate
191
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
401
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
745
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2829
1
::Own_Tracked_Alt
5728
1
::Own_Tracked_Alt_Rate
191
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
745
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2829
1
::Own_Tracked_Alt
5728
1
::Own_Tracked_Alt_Rate
191
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
745
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2829
1
::Own_Tracked_Alt
5728
1
::Own_Tracked_Alt_Rate
191
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
745
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2829
1
::Own_Tracked_Alt
5728
1
::Own_Tracked_Alt_Rate
191
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
745
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2829
1
::Own_Tracked_Alt
5728
1
::Own_Tracked_Alt_Rate
191
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..ALIM():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
745
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2829
1
::Own_Tracked_Alt
5728
1
::Own_Tracked_Alt_Rate
191
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
500
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
745
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2829
1
::Own_Tracked_Alt
5728
1
::Own_Tracked_Alt_Rate
191
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
745
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2829
1
::Own_Tracked_Alt
5728
1
::Own_Tracked_Alt_Rate
191
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
1000
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5884
1
::Own_Tracked_Alt
177
1
::Own_Tracked_Alt_Rate
288
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
1000
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5884
1
::Own_Tracked_Alt
177
1
::Own_Tracked_Alt_Rate
288
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
1000
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5884
1
::Own_Tracked_Alt
177
1
::Own_Tracked_Alt_Rate
288
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
1000
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5884
1
::Own_Tracked_Alt
177
1
::Own_Tracked_Alt_Rate
288
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
501
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
1000
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5884
1
::Own_Tracked_Alt
177
1
::Own_Tracked_Alt_Rate
288
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
1000
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5884
1
::Own_Tracked_Alt
177
1
::Own_Tracked_Alt_Rate
288
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
1000
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5884
1
::Own_Tracked_Alt
177
1
::Own_Tracked_Alt_Rate
288
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
1000
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5884
1
::Own_Tracked_Alt
177
1
::Own_Tracked_Alt_Rate
288
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
1000
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5884
1
::Own_Tracked_Alt
177
1
::Own_Tracked_Alt_Rate
288
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
1000
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5884
1
::Own_Tracked_Alt
177
1
::Own_Tracked_Alt_Rate
288
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
501
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
1000
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5884
1
::Own_Tracked_Alt
177
1
::Own_Tracked_Alt_Rate
288
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
1000
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5884
1
::Own_Tracked_Alt
177
1
::Own_Tracked_Alt_Rate
288
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
1000
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5884
1
::Own_Tracked_Alt
177
1
::Own_Tracked_Alt_Rate
288
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
1000
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5884
1
::Own_Tracked_Alt
177
1
::Own_Tracked_Alt_Rate
288
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
1000
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5884
1
::Own_Tracked_Alt
177
1
::Own_Tracked_Alt_Rate
288
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
1000
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5884
1
::Own_Tracked_Alt
177
1
::Own_Tracked_Alt_Rate
288
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
638
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3757
1
::Own_Tracked_Alt
2578
1
::Own_Tracked_Alt_Rate
156
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
638
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3757
1
::Own_Tracked_Alt
2578
1
::Own_Tracked_Alt_Rate
156
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
638
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3757
1
::Own_Tracked_Alt
2578
1
::Own_Tracked_Alt_Rate
156
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
638
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3757
1
::Own_Tracked_Alt
2578
1
::Own_Tracked_Alt_Rate
156
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
500
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
638
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3757
1
::Own_Tracked_Alt
2578
1
::Own_Tracked_Alt_Rate
156
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
638
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3757
1
::Own_Tracked_Alt
2578
1
::Own_Tracked_Alt_Rate
156
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
638
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3757
1
::Own_Tracked_Alt
2578
1
::Own_Tracked_Alt_Rate
156
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
638
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3757
1
::Own_Tracked_Alt
2578
1
::Own_Tracked_Alt_Rate
156
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
638
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3757
1
::Own_Tracked_Alt
2578
1
::Own_Tracked_Alt_Rate
156
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..ALIM():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
638
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3757
1
::Own_Tracked_Alt
2578
1
::Own_Tracked_Alt_Rate
156
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
400
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
638
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3757
1
::Own_Tracked_Alt
2578
1
::Own_Tracked_Alt_Rate
156
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
638
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3757
1
::Own_Tracked_Alt
2578
1
::Own_Tracked_Alt_Rate
156
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
638
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3757
1
::Own_Tracked_Alt
2578
1
::Own_Tracked_Alt_Rate
156
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
1
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
638
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3757
1
::Own_Tracked_Alt
2578
1
::Own_Tracked_Alt_Rate
156
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
638
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3757
1
::Own_Tracked_Alt
2578
1
::Own_Tracked_Alt_Rate
156
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
638
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3757
1
::Own_Tracked_Alt
2578
1
::Own_Tracked_Alt_Rate
156
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
500
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
638
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3757
1
::Own_Tracked_Alt
2578
1
::Own_Tracked_Alt_Rate
156
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
638
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3757
1
::Own_Tracked_Alt
2578
1
::Own_Tracked_Alt_Rate
156
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
638
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3757
1
::Own_Tracked_Alt
2578
1
::Own_Tracked_Alt_Rate
156
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..ALIM():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
638
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3757
1
::Own_Tracked_Alt
2578
1
::Own_Tracked_Alt_Rate
156
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
400
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
638
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3757
1
::Own_Tracked_Alt
2578
1
::Own_Tracked_Alt_Rate
156
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
638
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3757
1
::Own_Tracked_Alt
2578
1
::Own_Tracked_Alt_Rate
156
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
1
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
919
1
::Down_Separation
501
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3506
1
::Own_Tracked_Alt
131
1
::Own_Tracked_Alt_Rate
300
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
919
1
::Down_Separation
501
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3506
1
::Own_Tracked_Alt
131
1
::Own_Tracked_Alt_Rate
300
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
874
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4207
1
::Own_Tracked_Alt
5644
1
::Own_Tracked_Alt_Rate
103
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
874
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4207
1
::Own_Tracked_Alt
5644
1
::Own_Tracked_Alt_Rate
103
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
848
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
2142
1
::Own_Tracked_Alt
2141
1
::Own_Tracked_Alt_Rate
138
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
848
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
2142
1
::Own_Tracked_Alt
2141
1
::Own_Tracked_Alt_Rate
138
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
910
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2489
1
::Own_Tracked_Alt
427
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
910
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2489
1
::Own_Tracked_Alt
427
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
910
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2489
1
::Own_Tracked_Alt
427
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
910
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2489
1
::Own_Tracked_Alt
427
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
840
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
910
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2489
1
::Own_Tracked_Alt
427
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
910
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2489
1
::Own_Tracked_Alt
427
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
910
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2489
1
::Own_Tracked_Alt
427
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
910
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2489
1
::Own_Tracked_Alt
427
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
910
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2489
1
::Own_Tracked_Alt
427
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..ALIM():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
910
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2489
1
::Own_Tracked_Alt
427
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
640
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
910
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2489
1
::Own_Tracked_Alt
427
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
910
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2489
1
::Own_Tracked_Alt
427
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
910
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2489
1
::Own_Tracked_Alt
427
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
910
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2489
1
::Own_Tracked_Alt
427
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
840
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
910
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2489
1
::Own_Tracked_Alt
427
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
910
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2489
1
::Own_Tracked_Alt
427
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
910
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2489
1
::Own_Tracked_Alt
427
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..ALIM():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
910
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2489
1
::Own_Tracked_Alt
427
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
640
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
910
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2489
1
::Own_Tracked_Alt
427
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
910
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2489
1
::Own_Tracked_Alt
427
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
910
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2489
1
::Own_Tracked_Alt
427
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
910
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2489
1
::Own_Tracked_Alt
427
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
838
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
983
1
::Own_Tracked_Alt
2922
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
838
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
983
1
::Own_Tracked_Alt
2922
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
838
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
983
1
::Own_Tracked_Alt
2922
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
838
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
983
1
::Own_Tracked_Alt
2922
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
840
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
838
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
983
1
::Own_Tracked_Alt
2922
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
838
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
983
1
::Own_Tracked_Alt
2922
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
838
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
983
1
::Own_Tracked_Alt
2922
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
838
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
983
1
::Own_Tracked_Alt
2922
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
838
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
983
1
::Own_Tracked_Alt
2922
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
838
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
983
1
::Own_Tracked_Alt
2922
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
838
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
983
1
::Own_Tracked_Alt
2922
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
838
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
983
1
::Own_Tracked_Alt
2922
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
840
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
838
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
983
1
::Own_Tracked_Alt
2922
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
838
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
983
1
::Own_Tracked_Alt
2922
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
838
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
983
1
::Own_Tracked_Alt
2922
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
838
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
983
1
::Own_Tracked_Alt
2922
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
913
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
263
1
::Own_Tracked_Alt
452
1
::Own_Tracked_Alt_Rate
437
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
913
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
263
1
::Own_Tracked_Alt
452
1
::Own_Tracked_Alt_Rate
437
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
776
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3693
1
::Own_Tracked_Alt
798
1
::Own_Tracked_Alt_Rate
308
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
776
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3693
1
::Own_Tracked_Alt
798
1
::Own_Tracked_Alt_Rate
308
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
556
1
::Down_Separation
739
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
482
1
::Own_Tracked_Alt
5915
1
::Own_Tracked_Alt_Rate
151
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
556
1
::Down_Separation
739
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
482
1
::Own_Tracked_Alt
5915
1
::Own_Tracked_Alt_Rate
151
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
974
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5924
1
::Own_Tracked_Alt
420
1
::Own_Tracked_Alt_Rate
156
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
974
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5924
1
::Own_Tracked_Alt
420
1
::Own_Tracked_Alt_Rate
156
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
781
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4163
1
::Own_Tracked_Alt
930
1
::Own_Tracked_Alt_Rate
207
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
781
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4163
1
::Own_Tracked_Alt
930
1
::Own_Tracked_Alt_Rate
207
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
781
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4163
1
::Own_Tracked_Alt
930
1
::Own_Tracked_Alt_Rate
207
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
781
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4163
1
::Own_Tracked_Alt
930
1
::Own_Tracked_Alt_Rate
207
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
639
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
781
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4163
1
::Own_Tracked_Alt
930
1
::Own_Tracked_Alt_Rate
207
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
781
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4163
1
::Own_Tracked_Alt
930
1
::Own_Tracked_Alt_Rate
207
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
781
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4163
1
::Own_Tracked_Alt
930
1
::Own_Tracked_Alt_Rate
207
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
781
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4163
1
::Own_Tracked_Alt
930
1
::Own_Tracked_Alt_Rate
207
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
781
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4163
1
::Own_Tracked_Alt
930
1
::Own_Tracked_Alt_Rate
207
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..ALIM():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
781
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4163
1
::Own_Tracked_Alt
930
1
::Own_Tracked_Alt_Rate
207
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
500
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
781
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4163
1
::Own_Tracked_Alt
930
1
::Own_Tracked_Alt_Rate
207
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
781
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4163
1
::Own_Tracked_Alt
930
1
::Own_Tracked_Alt_Rate
207
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
781
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4163
1
::Own_Tracked_Alt
930
1
::Own_Tracked_Alt_Rate
207
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
1
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
781
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4163
1
::Own_Tracked_Alt
930
1
::Own_Tracked_Alt_Rate
207
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
781
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4163
1
::Own_Tracked_Alt
930
1
::Own_Tracked_Alt_Rate
207
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
781
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4163
1
::Own_Tracked_Alt
930
1
::Own_Tracked_Alt_Rate
207
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
639
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
781
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4163
1
::Own_Tracked_Alt
930
1
::Own_Tracked_Alt_Rate
207
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
781
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4163
1
::Own_Tracked_Alt
930
1
::Own_Tracked_Alt_Rate
207
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
781
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4163
1
::Own_Tracked_Alt
930
1
::Own_Tracked_Alt_Rate
207
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..ALIM():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
781
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4163
1
::Own_Tracked_Alt
930
1
::Own_Tracked_Alt_Rate
207
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
500
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
781
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4163
1
::Own_Tracked_Alt
930
1
::Own_Tracked_Alt_Rate
207
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
781
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4163
1
::Own_Tracked_Alt
930
1
::Own_Tracked_Alt_Rate
207
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
1
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
916
1
::Down_Separation
640
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3898
1
::Own_Tracked_Alt
1828
1
::Own_Tracked_Alt_Rate
43
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
916
1
::Down_Separation
640
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3898
1
::Own_Tracked_Alt
1828
1
::Own_Tracked_Alt_Rate
43
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
813
1
::Down_Separation
501
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
662
1
::Own_Tracked_Alt
1259
1
::Own_Tracked_Alt_Rate
55
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
813
1
::Down_Separation
501
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
662
1
::Own_Tracked_Alt
1259
1
::Own_Tracked_Alt_Rate
55
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
822
1
::Down_Separation
640
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1377
1
::Own_Tracked_Alt
1474
1
::Own_Tracked_Alt_Rate
38
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
822
1
::Down_Separation
640
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1377
1
::Own_Tracked_Alt
1474
1
::Own_Tracked_Alt_Rate
38
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
538
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2387
1
::Own_Tracked_Alt
186
1
::Own_Tracked_Alt_Rate
548
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
538
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2387
1
::Own_Tracked_Alt
186
1
::Own_Tracked_Alt_Rate
548
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
983
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1731
1
::Own_Tracked_Alt
4732
1
::Own_Tracked_Alt_Rate
69
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
983
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1731
1
::Own_Tracked_Alt
4732
1
::Own_Tracked_Alt_Rate
69
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
983
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1731
1
::Own_Tracked_Alt
4732
1
::Own_Tracked_Alt_Rate
69
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
983
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1731
1
::Own_Tracked_Alt
4732
1
::Own_Tracked_Alt_Rate
69
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
740
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
983
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1731
1
::Own_Tracked_Alt
4732
1
::Own_Tracked_Alt_Rate
69
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
983
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1731
1
::Own_Tracked_Alt
4732
1
::Own_Tracked_Alt_Rate
69
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
983
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1731
1
::Own_Tracked_Alt
4732
1
::Own_Tracked_Alt_Rate
69
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
983
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1731
1
::Own_Tracked_Alt
4732
1
::Own_Tracked_Alt_Rate
69
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
983
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1731
1
::Own_Tracked_Alt
4732
1
::Own_Tracked_Alt_Rate
69
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
983
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1731
1
::Own_Tracked_Alt
4732
1
::Own_Tracked_Alt_Rate
69
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
983
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1731
1
::Own_Tracked_Alt
4732
1
::Own_Tracked_Alt_Rate
69
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
983
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1731
1
::Own_Tracked_Alt
4732
1
::Own_Tracked_Alt_Rate
69
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
740
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
983
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1731
1
::Own_Tracked_Alt
4732
1
::Own_Tracked_Alt_Rate
69
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
983
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1731
1
::Own_Tracked_Alt
4732
1
::Own_Tracked_Alt_Rate
69
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
983
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1731
1
::Own_Tracked_Alt
4732
1
::Own_Tracked_Alt_Rate
69
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
983
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1731
1
::Own_Tracked_Alt
4732
1
::Own_Tracked_Alt_Rate
69
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
685
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
5136
1
::Own_Tracked_Alt
117
1
::Own_Tracked_Alt_Rate
74
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
685
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
5136
1
::Own_Tracked_Alt
117
1
::Own_Tracked_Alt_Rate
74
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
660
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
561
1
::Own_Tracked_Alt
4014
1
::Own_Tracked_Alt_Rate
407
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
660
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
561
1
::Own_Tracked_Alt
4014
1
::Own_Tracked_Alt_Rate
407
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
660
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
561
1
::Own_Tracked_Alt
4014
1
::Own_Tracked_Alt_Rate
407
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
660
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
561
1
::Own_Tracked_Alt
4014
1
::Own_Tracked_Alt_Rate
407
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
601
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
660
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
561
1
::Own_Tracked_Alt
4014
1
::Own_Tracked_Alt_Rate
407
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
660
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
561
1
::Own_Tracked_Alt
4014
1
::Own_Tracked_Alt_Rate
407
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
660
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
561
1
::Own_Tracked_Alt
4014
1
::Own_Tracked_Alt_Rate
407
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
660
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
561
1
::Own_Tracked_Alt
4014
1
::Own_Tracked_Alt_Rate
407
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
660
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
561
1
::Own_Tracked_Alt
4014
1
::Own_Tracked_Alt_Rate
407
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
660
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
561
1
::Own_Tracked_Alt
4014
1
::Own_Tracked_Alt_Rate
407
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
660
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
561
1
::Own_Tracked_Alt
4014
1
::Own_Tracked_Alt_Rate
407
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
660
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
561
1
::Own_Tracked_Alt
4014
1
::Own_Tracked_Alt_Rate
407
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
601
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
660
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
561
1
::Own_Tracked_Alt
4014
1
::Own_Tracked_Alt_Rate
407
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
660
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
561
1
::Own_Tracked_Alt
4014
1
::Own_Tracked_Alt_Rate
407
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
660
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
561
1
::Own_Tracked_Alt
4014
1
::Own_Tracked_Alt_Rate
407
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
660
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
561
1
::Own_Tracked_Alt
4014
1
::Own_Tracked_Alt_Rate
407
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
535
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5220
1
::Own_Tracked_Alt
1871
1
::Own_Tracked_Alt_Rate
69
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
535
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5220
1
::Own_Tracked_Alt
1871
1
::Own_Tracked_Alt_Rate
69
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
651
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
62
1
::Own_Tracked_Alt
703
1
::Own_Tracked_Alt_Rate
399
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
651
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
62
1
::Own_Tracked_Alt
703
1
::Own_Tracked_Alt_Rate
399
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
868
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1420
1
::Own_Tracked_Alt
2014
1
::Own_Tracked_Alt_Rate
577
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
868
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1420
1
::Own_Tracked_Alt
2014
1
::Own_Tracked_Alt_Rate
577
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
760
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1610
1
::Own_Tracked_Alt
104
1
::Own_Tracked_Alt_Rate
113
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
760
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1610
1
::Own_Tracked_Alt
104
1
::Own_Tracked_Alt_Rate
113
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
856
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3316
1
::Own_Tracked_Alt
4927
1
::Own_Tracked_Alt_Rate
182
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
856
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3316
1
::Own_Tracked_Alt
4927
1
::Own_Tracked_Alt_Rate
182
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
874
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1643
1
::Own_Tracked_Alt
3373
1
::Own_Tracked_Alt_Rate
525
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
874
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1643
1
::Own_Tracked_Alt
3373
1
::Own_Tracked_Alt_Rate
525
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
844
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2610
1
::Own_Tracked_Alt
3839
1
::Own_Tracked_Alt_Rate
76
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
844
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2610
1
::Own_Tracked_Alt
3839
1
::Own_Tracked_Alt_Rate
76
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
844
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2610
1
::Own_Tracked_Alt
3839
1
::Own_Tracked_Alt_Rate
76
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
844
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2610
1
::Own_Tracked_Alt
3839
1
::Own_Tracked_Alt_Rate
76
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
740
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
844
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2610
1
::Own_Tracked_Alt
3839
1
::Own_Tracked_Alt_Rate
76
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
844
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2610
1
::Own_Tracked_Alt
3839
1
::Own_Tracked_Alt_Rate
76
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
844
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2610
1
::Own_Tracked_Alt
3839
1
::Own_Tracked_Alt_Rate
76
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
844
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2610
1
::Own_Tracked_Alt
3839
1
::Own_Tracked_Alt_Rate
76
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
844
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2610
1
::Own_Tracked_Alt
3839
1
::Own_Tracked_Alt_Rate
76
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
844
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2610
1
::Own_Tracked_Alt
3839
1
::Own_Tracked_Alt_Rate
76
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
844
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2610
1
::Own_Tracked_Alt
3839
1
::Own_Tracked_Alt_Rate
76
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
844
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2610
1
::Own_Tracked_Alt
3839
1
::Own_Tracked_Alt_Rate
76
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
740
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
844
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2610
1
::Own_Tracked_Alt
3839
1
::Own_Tracked_Alt_Rate
76
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
844
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2610
1
::Own_Tracked_Alt
3839
1
::Own_Tracked_Alt_Rate
76
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
844
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2610
1
::Own_Tracked_Alt
3839
1
::Own_Tracked_Alt_Rate
76
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
844
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2610
1
::Own_Tracked_Alt
3839
1
::Own_Tracked_Alt_Rate
76
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
782
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1160
1
::Own_Tracked_Alt
263
1
::Own_Tracked_Alt_Rate
499
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
782
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1160
1
::Own_Tracked_Alt
263
1
::Own_Tracked_Alt_Rate
499
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
679
1
::Down_Separation
499
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
454
1
::Own_Tracked_Alt
279
1
::Own_Tracked_Alt_Rate
453
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
679
1
::Down_Separation
499
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
454
1
::Own_Tracked_Alt
279
1
::Own_Tracked_Alt_Rate
453
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
898
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2865
1
::Own_Tracked_Alt
2193
1
::Own_Tracked_Alt_Rate
11
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
898
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2865
1
::Own_Tracked_Alt
2193
1
::Own_Tracked_Alt_Rate
11
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
878
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
556
1
::Own_Tracked_Alt
2425
1
::Own_Tracked_Alt_Rate
103
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
878
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
556
1
::Own_Tracked_Alt
2425
1
::Own_Tracked_Alt_Rate
103
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
878
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
556
1
::Own_Tracked_Alt
2425
1
::Own_Tracked_Alt_Rate
103
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
878
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
556
1
::Own_Tracked_Alt
2425
1
::Own_Tracked_Alt_Rate
103
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
740
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
878
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
556
1
::Own_Tracked_Alt
2425
1
::Own_Tracked_Alt_Rate
103
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
878
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
556
1
::Own_Tracked_Alt
2425
1
::Own_Tracked_Alt_Rate
103
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
878
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
556
1
::Own_Tracked_Alt
2425
1
::Own_Tracked_Alt_Rate
103
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
878
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
556
1
::Own_Tracked_Alt
2425
1
::Own_Tracked_Alt_Rate
103
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
878
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
556
1
::Own_Tracked_Alt
2425
1
::Own_Tracked_Alt_Rate
103
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
878
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
556
1
::Own_Tracked_Alt
2425
1
::Own_Tracked_Alt_Rate
103
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
878
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
556
1
::Own_Tracked_Alt
2425
1
::Own_Tracked_Alt_Rate
103
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
878
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
556
1
::Own_Tracked_Alt
2425
1
::Own_Tracked_Alt_Rate
103
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
740
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
878
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
556
1
::Own_Tracked_Alt
2425
1
::Own_Tracked_Alt_Rate
103
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
878
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
556
1
::Own_Tracked_Alt
2425
1
::Own_Tracked_Alt_Rate
103
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
878
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
556
1
::Own_Tracked_Alt
2425
1
::Own_Tracked_Alt_Rate
103
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
878
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
556
1
::Own_Tracked_Alt
2425
1
::Own_Tracked_Alt_Rate
103
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
743
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
942
1
::Own_Tracked_Alt
1305
1
::Own_Tracked_Alt_Rate
269
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
743
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
942
1
::Own_Tracked_Alt
1305
1
::Own_Tracked_Alt_Rate
269
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
743
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
942
1
::Own_Tracked_Alt
1305
1
::Own_Tracked_Alt_Rate
269
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
743
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
942
1
::Own_Tracked_Alt
1305
1
::Own_Tracked_Alt_Rate
269
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
840
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
743
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
942
1
::Own_Tracked_Alt
1305
1
::Own_Tracked_Alt_Rate
269
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
743
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
942
1
::Own_Tracked_Alt
1305
1
::Own_Tracked_Alt_Rate
269
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
743
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
942
1
::Own_Tracked_Alt
1305
1
::Own_Tracked_Alt_Rate
269
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
743
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
942
1
::Own_Tracked_Alt
1305
1
::Own_Tracked_Alt_Rate
269
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
743
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
942
1
::Own_Tracked_Alt
1305
1
::Own_Tracked_Alt_Rate
269
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
743
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
942
1
::Own_Tracked_Alt
1305
1
::Own_Tracked_Alt_Rate
269
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
743
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
942
1
::Own_Tracked_Alt
1305
1
::Own_Tracked_Alt_Rate
269
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
743
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
942
1
::Own_Tracked_Alt
1305
1
::Own_Tracked_Alt_Rate
269
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
840
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
743
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
942
1
::Own_Tracked_Alt
1305
1
::Own_Tracked_Alt_Rate
269
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
743
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
942
1
::Own_Tracked_Alt
1305
1
::Own_Tracked_Alt_Rate
269
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
743
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
942
1
::Own_Tracked_Alt
1305
1
::Own_Tracked_Alt_Rate
269
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
743
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
942
1
::Own_Tracked_Alt
1305
1
::Own_Tracked_Alt_Rate
269
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
953
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2070
1
::Own_Tracked_Alt
2935
1
::Own_Tracked_Alt_Rate
224
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
953
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2070
1
::Own_Tracked_Alt
2935
1
::Own_Tracked_Alt_Rate
224
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
897
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3860
1
::Own_Tracked_Alt
2226
1
::Own_Tracked_Alt_Rate
306
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
897
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3860
1
::Own_Tracked_Alt
2226
1
::Own_Tracked_Alt_Rate
306
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
897
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3860
1
::Own_Tracked_Alt
2226
1
::Own_Tracked_Alt_Rate
306
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
897
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3860
1
::Own_Tracked_Alt
2226
1
::Own_Tracked_Alt_Rate
306
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
840
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
897
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3860
1
::Own_Tracked_Alt
2226
1
::Own_Tracked_Alt_Rate
306
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
897
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3860
1
::Own_Tracked_Alt
2226
1
::Own_Tracked_Alt_Rate
306
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
897
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3860
1
::Own_Tracked_Alt
2226
1
::Own_Tracked_Alt_Rate
306
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
897
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3860
1
::Own_Tracked_Alt
2226
1
::Own_Tracked_Alt_Rate
306
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
897
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3860
1
::Own_Tracked_Alt
2226
1
::Own_Tracked_Alt_Rate
306
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..ALIM():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
897
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3860
1
::Own_Tracked_Alt
2226
1
::Own_Tracked_Alt_Rate
306
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
740
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
897
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3860
1
::Own_Tracked_Alt
2226
1
::Own_Tracked_Alt_Rate
306
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
897
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3860
1
::Own_Tracked_Alt
2226
1
::Own_Tracked_Alt_Rate
306
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
897
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3860
1
::Own_Tracked_Alt
2226
1
::Own_Tracked_Alt_Rate
306
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
1
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
897
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3860
1
::Own_Tracked_Alt
2226
1
::Own_Tracked_Alt_Rate
306
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
897
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3860
1
::Own_Tracked_Alt
2226
1
::Own_Tracked_Alt_Rate
306
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
897
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3860
1
::Own_Tracked_Alt
2226
1
::Own_Tracked_Alt_Rate
306
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
840
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
897
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3860
1
::Own_Tracked_Alt
2226
1
::Own_Tracked_Alt_Rate
306
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
897
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3860
1
::Own_Tracked_Alt
2226
1
::Own_Tracked_Alt_Rate
306
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
897
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3860
1
::Own_Tracked_Alt
2226
1
::Own_Tracked_Alt_Rate
306
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..ALIM():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
897
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3860
1
::Own_Tracked_Alt
2226
1
::Own_Tracked_Alt_Rate
306
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
740
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
897
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3860
1
::Own_Tracked_Alt
2226
1
::Own_Tracked_Alt_Rate
306
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
897
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3860
1
::Own_Tracked_Alt
2226
1
::Own_Tracked_Alt_Rate
306
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
1
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
733
1
::Down_Separation
399
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1266
1
::Own_Tracked_Alt
367
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
733
1
::Down_Separation
399
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1266
1
::Own_Tracked_Alt
367
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
643
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
2288
1
::Own_Tracked_Alt
5514
1
::Own_Tracked_Alt_Rate
362
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
643
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
2288
1
::Own_Tracked_Alt
5514
1
::Own_Tracked_Alt_Rate
362
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
541
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1059
1
::Own_Tracked_Alt
5231
1
::Own_Tracked_Alt_Rate
502
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
541
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1059
1
::Own_Tracked_Alt
5231
1
::Own_Tracked_Alt_Rate
502
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
598
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5933
1
::Own_Tracked_Alt
3491
1
::Own_Tracked_Alt_Rate
413
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
598
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5933
1
::Own_Tracked_Alt
3491
1
::Own_Tracked_Alt_Rate
413
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
750
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4253
1
::Own_Tracked_Alt
682
1
::Own_Tracked_Alt_Rate
313
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
750
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4253
1
::Own_Tracked_Alt
682
1
::Own_Tracked_Alt_Rate
313
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
750
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4253
1
::Own_Tracked_Alt
682
1
::Own_Tracked_Alt_Rate
313
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
750
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4253
1
::Own_Tracked_Alt
682
1
::Own_Tracked_Alt_Rate
313
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
599
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
750
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4253
1
::Own_Tracked_Alt
682
1
::Own_Tracked_Alt_Rate
313
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
750
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4253
1
::Own_Tracked_Alt
682
1
::Own_Tracked_Alt_Rate
313
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
750
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4253
1
::Own_Tracked_Alt
682
1
::Own_Tracked_Alt_Rate
313
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
750
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4253
1
::Own_Tracked_Alt
682
1
::Own_Tracked_Alt_Rate
313
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
750
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4253
1
::Own_Tracked_Alt
682
1
::Own_Tracked_Alt_Rate
313
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
750
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4253
1
::Own_Tracked_Alt
682
1
::Own_Tracked_Alt_Rate
313
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
599
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
750
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4253
1
::Own_Tracked_Alt
682
1
::Own_Tracked_Alt_Rate
313
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
750
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4253
1
::Own_Tracked_Alt
682
1
::Own_Tracked_Alt_Rate
313
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
750
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4253
1
::Own_Tracked_Alt
682
1
::Own_Tracked_Alt_Rate
313
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
750
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4253
1
::Own_Tracked_Alt
682
1
::Own_Tracked_Alt_Rate
313
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
750
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4253
1
::Own_Tracked_Alt
682
1
::Own_Tracked_Alt_Rate
313
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
750
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4253
1
::Own_Tracked_Alt
682
1
::Own_Tracked_Alt_Rate
313
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
563
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
773
1
::Own_Tracked_Alt
4688
1
::Own_Tracked_Alt_Rate
587
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
563
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
773
1
::Own_Tracked_Alt
4688
1
::Own_Tracked_Alt_Rate
587
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
544
1
::Down_Separation
640
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5942
1
::Own_Tracked_Alt
4467
1
::Own_Tracked_Alt_Rate
603
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
544
1
::Down_Separation
640
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5942
1
::Own_Tracked_Alt
4467
1
::Own_Tracked_Alt_Rate
603
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
661
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1355
1
::Own_Tracked_Alt
1802
1
::Own_Tracked_Alt_Rate
117
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
661
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1355
1
::Own_Tracked_Alt
1802
1
::Own_Tracked_Alt_Rate
117
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
661
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1355
1
::Own_Tracked_Alt
1802
1
::Own_Tracked_Alt_Rate
117
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
661
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1355
1
::Own_Tracked_Alt
1802
1
::Own_Tracked_Alt_Rate
117
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
400
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
661
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1355
1
::Own_Tracked_Alt
1802
1
::Own_Tracked_Alt_Rate
117
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
661
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1355
1
::Own_Tracked_Alt
1802
1
::Own_Tracked_Alt_Rate
117
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
661
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1355
1
::Own_Tracked_Alt
1802
1
::Own_Tracked_Alt_Rate
117
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..ALIM():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
661
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1355
1
::Own_Tracked_Alt
1802
1
::Own_Tracked_Alt_Rate
117
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
740
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
661
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1355
1
::Own_Tracked_Alt
1802
1
::Own_Tracked_Alt_Rate
117
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
661
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1355
1
::Own_Tracked_Alt
1802
1
::Own_Tracked_Alt_Rate
117
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
661
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1355
1
::Own_Tracked_Alt
1802
1
::Own_Tracked_Alt_Rate
117
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
661
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1355
1
::Own_Tracked_Alt
1802
1
::Own_Tracked_Alt_Rate
117
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
400
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
661
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1355
1
::Own_Tracked_Alt
1802
1
::Own_Tracked_Alt_Rate
117
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
661
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1355
1
::Own_Tracked_Alt
1802
1
::Own_Tracked_Alt_Rate
117
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
661
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1355
1
::Own_Tracked_Alt
1802
1
::Own_Tracked_Alt_Rate
117
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
661
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1355
1
::Own_Tracked_Alt
1802
1
::Own_Tracked_Alt_Rate
117
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
661
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1355
1
::Own_Tracked_Alt
1802
1
::Own_Tracked_Alt_Rate
117
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..ALIM():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
661
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1355
1
::Own_Tracked_Alt
1802
1
::Own_Tracked_Alt_Rate
117
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
740
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
661
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1355
1
::Own_Tracked_Alt
1802
1
::Own_Tracked_Alt_Rate
117
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
661
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1355
1
::Own_Tracked_Alt
1802
1
::Own_Tracked_Alt_Rate
117
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
880
1
::Down_Separation
739
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
936
1
::Own_Tracked_Alt
412
1
::Own_Tracked_Alt_Rate
407
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
880
1
::Down_Separation
739
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
936
1
::Own_Tracked_Alt
412
1
::Own_Tracked_Alt_Rate
407
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
832
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2068
1
::Own_Tracked_Alt
375
1
::Own_Tracked_Alt_Rate
147
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
832
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2068
1
::Own_Tracked_Alt
375
1
::Own_Tracked_Alt_Rate
147
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
751
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
2617
1
::Own_Tracked_Alt
1924
1
::Own_Tracked_Alt_Rate
408
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
751
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
2617
1
::Own_Tracked_Alt
1924
1
::Own_Tracked_Alt_Rate
408
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
698
1
::Down_Separation
501
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5856
1
::Own_Tracked_Alt
990
1
::Own_Tracked_Alt_Rate
464
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
698
1
::Down_Separation
501
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5856
1
::Own_Tracked_Alt
990
1
::Own_Tracked_Alt_Rate
464
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
858
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
772
1
::Own_Tracked_Alt
1894
1
::Own_Tracked_Alt_Rate
242
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
858
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
772
1
::Own_Tracked_Alt
1894
1
::Own_Tracked_Alt_Rate
242
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
798
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1740
1
::Own_Tracked_Alt
5229
1
::Own_Tracked_Alt_Rate
263
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
798
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1740
1
::Own_Tracked_Alt
5229
1
::Own_Tracked_Alt_Rate
263
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
710
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
239
1
::Own_Tracked_Alt
5993
1
::Own_Tracked_Alt_Rate
315
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
710
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
239
1
::Own_Tracked_Alt
5993
1
::Own_Tracked_Alt_Rate
315
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
710
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
239
1
::Own_Tracked_Alt
5993
1
::Own_Tracked_Alt_Rate
315
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
710
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
239
1
::Own_Tracked_Alt
5993
1
::Own_Tracked_Alt_Rate
315
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
741
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
710
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
239
1
::Own_Tracked_Alt
5993
1
::Own_Tracked_Alt_Rate
315
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
710
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
239
1
::Own_Tracked_Alt
5993
1
::Own_Tracked_Alt_Rate
315
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
710
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
239
1
::Own_Tracked_Alt
5993
1
::Own_Tracked_Alt_Rate
315
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
710
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
239
1
::Own_Tracked_Alt
5993
1
::Own_Tracked_Alt_Rate
315
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
710
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
239
1
::Own_Tracked_Alt
5993
1
::Own_Tracked_Alt_Rate
315
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
710
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
239
1
::Own_Tracked_Alt
5993
1
::Own_Tracked_Alt_Rate
315
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
710
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
239
1
::Own_Tracked_Alt
5993
1
::Own_Tracked_Alt_Rate
315
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
710
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
239
1
::Own_Tracked_Alt
5993
1
::Own_Tracked_Alt_Rate
315
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
741
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
710
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
239
1
::Own_Tracked_Alt
5993
1
::Own_Tracked_Alt_Rate
315
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
710
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
239
1
::Own_Tracked_Alt
5993
1
::Own_Tracked_Alt_Rate
315
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
710
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
239
1
::Own_Tracked_Alt
5993
1
::Own_Tracked_Alt_Rate
315
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
710
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
239
1
::Own_Tracked_Alt
5993
1
::Own_Tracked_Alt_Rate
315
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
743
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1672
1
::Own_Tracked_Alt
3478
1
::Own_Tracked_Alt_Rate
260
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
743
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1672
1
::Own_Tracked_Alt
3478
1
::Own_Tracked_Alt_Rate
260
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
743
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1672
1
::Own_Tracked_Alt
3478
1
::Own_Tracked_Alt_Rate
260
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
743
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1672
1
::Own_Tracked_Alt
3478
1
::Own_Tracked_Alt_Rate
260
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
400
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
743
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1672
1
::Own_Tracked_Alt
3478
1
::Own_Tracked_Alt_Rate
260
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
743
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1672
1
::Own_Tracked_Alt
3478
1
::Own_Tracked_Alt_Rate
260
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
743
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1672
1
::Own_Tracked_Alt
3478
1
::Own_Tracked_Alt_Rate
260
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..ALIM():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
743
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1672
1
::Own_Tracked_Alt
3478
1
::Own_Tracked_Alt_Rate
260
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
500
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
743
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1672
1
::Own_Tracked_Alt
3478
1
::Own_Tracked_Alt_Rate
260
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
743
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1672
1
::Own_Tracked_Alt
3478
1
::Own_Tracked_Alt_Rate
260
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
743
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1672
1
::Own_Tracked_Alt
3478
1
::Own_Tracked_Alt_Rate
260
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
743
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1672
1
::Own_Tracked_Alt
3478
1
::Own_Tracked_Alt_Rate
260
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
400
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
743
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1672
1
::Own_Tracked_Alt
3478
1
::Own_Tracked_Alt_Rate
260
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
743
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1672
1
::Own_Tracked_Alt
3478
1
::Own_Tracked_Alt_Rate
260
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
743
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1672
1
::Own_Tracked_Alt
3478
1
::Own_Tracked_Alt_Rate
260
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
743
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1672
1
::Own_Tracked_Alt
3478
1
::Own_Tracked_Alt_Rate
260
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
743
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1672
1
::Own_Tracked_Alt
3478
1
::Own_Tracked_Alt_Rate
260
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..ALIM():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
743
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1672
1
::Own_Tracked_Alt
3478
1
::Own_Tracked_Alt_Rate
260
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
500
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
743
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1672
1
::Own_Tracked_Alt
3478
1
::Own_Tracked_Alt_Rate
260
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
743
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1672
1
::Own_Tracked_Alt
3478
1
::Own_Tracked_Alt_Rate
260
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
745
1
::Down_Separation
501
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
3141
1
::Own_Tracked_Alt
2069
1
::Own_Tracked_Alt_Rate
495
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
745
1
::Down_Separation
501
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
3141
1
::Own_Tracked_Alt
2069
1
::Own_Tracked_Alt_Rate
495
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
865
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
444
1
::Own_Tracked_Alt
796
1
::Own_Tracked_Alt_Rate
147
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
865
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
444
1
::Own_Tracked_Alt
796
1
::Own_Tracked_Alt_Rate
147
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
554
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1600
1
::Own_Tracked_Alt
2815
1
::Own_Tracked_Alt_Rate
476
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
554
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1600
1
::Own_Tracked_Alt
2815
1
::Own_Tracked_Alt_Rate
476
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
536
1
::Down_Separation
501
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5669
1
::Own_Tracked_Alt
3139
1
::Own_Tracked_Alt_Rate
164
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
536
1
::Down_Separation
501
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5669
1
::Own_Tracked_Alt
3139
1
::Own_Tracked_Alt_Rate
164
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
849
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
969
1
::Own_Tracked_Alt
4435
1
::Own_Tracked_Alt_Rate
344
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
849
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
969
1
::Own_Tracked_Alt
4435
1
::Own_Tracked_Alt_Rate
344
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
715
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1577
1
::Own_Tracked_Alt
1085
1
::Own_Tracked_Alt_Rate
409
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
715
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1577
1
::Own_Tracked_Alt
1085
1
::Own_Tracked_Alt_Rate
409
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
715
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1577
1
::Own_Tracked_Alt
1085
1
::Own_Tracked_Alt_Rate
409
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
715
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1577
1
::Own_Tracked_Alt
1085
1
::Own_Tracked_Alt_Rate
409
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
640
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
715
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1577
1
::Own_Tracked_Alt
1085
1
::Own_Tracked_Alt_Rate
409
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
715
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1577
1
::Own_Tracked_Alt
1085
1
::Own_Tracked_Alt_Rate
409
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
715
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1577
1
::Own_Tracked_Alt
1085
1
::Own_Tracked_Alt_Rate
409
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
715
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1577
1
::Own_Tracked_Alt
1085
1
::Own_Tracked_Alt_Rate
409
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
715
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1577
1
::Own_Tracked_Alt
1085
1
::Own_Tracked_Alt_Rate
409
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
715
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1577
1
::Own_Tracked_Alt
1085
1
::Own_Tracked_Alt_Rate
409
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
640
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
715
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1577
1
::Own_Tracked_Alt
1085
1
::Own_Tracked_Alt_Rate
409
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
715
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1577
1
::Own_Tracked_Alt
1085
1
::Own_Tracked_Alt_Rate
409
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
715
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1577
1
::Own_Tracked_Alt
1085
1
::Own_Tracked_Alt_Rate
409
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
715
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1577
1
::Own_Tracked_Alt
1085
1
::Own_Tracked_Alt_Rate
409
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
715
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1577
1
::Own_Tracked_Alt
1085
1
::Own_Tracked_Alt_Rate
409
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
715
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1577
1
::Own_Tracked_Alt
1085
1
::Own_Tracked_Alt_Rate
409
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
726
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5644
1
::Own_Tracked_Alt
1021
1
::Own_Tracked_Alt_Rate
340
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
726
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5644
1
::Own_Tracked_Alt
1021
1
::Own_Tracked_Alt_Rate
340
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
726
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5644
1
::Own_Tracked_Alt
1021
1
::Own_Tracked_Alt_Rate
340
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
726
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5644
1
::Own_Tracked_Alt
1021
1
::Own_Tracked_Alt_Rate
340
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1
return
641
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
726
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5644
1
::Own_Tracked_Alt
1021
1
::Own_Tracked_Alt_Rate
340
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
726
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5644
1
::Own_Tracked_Alt
1021
1
::Own_Tracked_Alt_Rate
340
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
726
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5644
1
::Own_Tracked_Alt
1021
1
::Own_Tracked_Alt_Rate
340
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
726
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5644
1
::Own_Tracked_Alt
1021
1
::Own_Tracked_Alt_Rate
340
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
726
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5644
1
::Own_Tracked_Alt
1021
1
::Own_Tracked_Alt_Rate
340
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1

..ALIM():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
726
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5644
1
::Own_Tracked_Alt
1021
1
::Own_Tracked_Alt_Rate
340
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1
return
640
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
726
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5644
1
::Own_Tracked_Alt
1021
1
::Own_Tracked_Alt_Rate
340
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
726
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5644
1
::Own_Tracked_Alt
1021
1
::Own_Tracked_Alt_Rate
340
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
726
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5644
1
::Own_Tracked_Alt
1021
1
::Own_Tracked_Alt_Rate
340
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1
return
1
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
726
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5644
1
::Own_Tracked_Alt
1021
1
::Own_Tracked_Alt_Rate
340
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
726
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5644
1
::Own_Tracked_Alt
1021
1
::Own_Tracked_Alt_Rate
340
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
726
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5644
1
::Own_Tracked_Alt
1021
1
::Own_Tracked_Alt_Rate
340
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1
return
641
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
726
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5644
1
::Own_Tracked_Alt
1021
1
::Own_Tracked_Alt_Rate
340
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
726
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5644
1
::Own_Tracked_Alt
1021
1
::Own_Tracked_Alt_Rate
340
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
726
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5644
1
::Own_Tracked_Alt
1021
1
::Own_Tracked_Alt_Rate
340
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1

..ALIM():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
726
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5644
1
::Own_Tracked_Alt
1021
1
::Own_Tracked_Alt_Rate
340
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1
return
640
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
726
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5644
1
::Own_Tracked_Alt
1021
1
::Own_Tracked_Alt_Rate
340
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
726
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5644
1
::Own_Tracked_Alt
1021
1
::Own_Tracked_Alt_Rate
340
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1
return
1
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
974
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
69
1
::Own_Tracked_Alt
1091
1
::Own_Tracked_Alt_Rate
325
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
974
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
69
1
::Own_Tracked_Alt
1091
1
::Own_Tracked_Alt_Rate
325
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
584
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
117
1
::Own_Tracked_Alt
679
1
::Own_Tracked_Alt_Rate
53
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
584
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
117
1
::Own_Tracked_Alt
679
1
::Own_Tracked_Alt_Rate
53
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
998
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
904
1
::Own_Tracked_Alt
2921
1
::Own_Tracked_Alt_Rate
563
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
998
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
904
1
::Own_Tracked_Alt
2921
1
::Own_Tracked_Alt_Rate
563
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
998
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
904
1
::Own_Tracked_Alt
2921
1
::Own_Tracked_Alt_Rate
563
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
998
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
904
1
::Own_Tracked_Alt
2921
1
::Own_Tracked_Alt_Rate
563
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
499
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
998
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
904
1
::Own_Tracked_Alt
2921
1
::Own_Tracked_Alt_Rate
563
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
998
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
904
1
::Own_Tracked_Alt
2921
1
::Own_Tracked_Alt_Rate
563
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
998
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
904
1
::Own_Tracked_Alt
2921
1
::Own_Tracked_Alt_Rate
563
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..ALIM():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
998
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
904
1
::Own_Tracked_Alt
2921
1
::Own_Tracked_Alt_Rate
563
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
500
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
998
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
904
1
::Own_Tracked_Alt
2921
1
::Own_Tracked_Alt_Rate
563
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
998
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
904
1
::Own_Tracked_Alt
2921
1
::Own_Tracked_Alt_Rate
563
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
998
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
904
1
::Own_Tracked_Alt
2921
1
::Own_Tracked_Alt_Rate
563
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
998
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
904
1
::Own_Tracked_Alt
2921
1
::Own_Tracked_Alt_Rate
563
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
499
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
998
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
904
1
::Own_Tracked_Alt
2921
1
::Own_Tracked_Alt_Rate
563
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
998
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
904
1
::Own_Tracked_Alt
2921
1
::Own_Tracked_Alt_Rate
563
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
998
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
904
1
::Own_Tracked_Alt
2921
1
::Own_Tracked_Alt_Rate
563
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
998
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
904
1
::Own_Tracked_Alt
2921
1
::Own_Tracked_Alt_Rate
563
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
998
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
904
1
::Own_Tracked_Alt
2921
1
::Own_Tracked_Alt_Rate
563
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..ALIM():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
998
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
904
1
::Own_Tracked_Alt
2921
1
::Own_Tracked_Alt_Rate
563
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
500
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
998
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
904
1
::Own_Tracked_Alt
2921
1
::Own_Tracked_Alt_Rate
563
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
998
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
904
1
::Own_Tracked_Alt
2921
1
::Own_Tracked_Alt_Rate
563
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
786
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5870
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
548
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
786
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5870
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
548
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
786
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5870
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
548
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
786
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5870
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
548
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
739
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
786
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5870
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
548
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
786
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5870
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
548
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
786
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5870
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
548
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
786
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5870
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
548
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
786
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5870
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
548
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..ALIM():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
786
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5870
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
548
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
400
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
786
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5870
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
548
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
786
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5870
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
548
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
786
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5870
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
548
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
1
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
786
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5870
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
548
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
786
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5870
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
548
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
786
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5870
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
548
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
739
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
786
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5870
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
548
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
786
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5870
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
548
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
786
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5870
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
548
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..ALIM():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
786
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5870
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
548
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
400
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
786
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5870
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
548
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
786
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5870
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
548
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
1
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
809
1
::Down_Separation
399
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
343
1
::Own_Tracked_Alt
108
1
::Own_Tracked_Alt_Rate
413
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
809
1
::Down_Separation
399
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
343
1
::Own_Tracked_Alt
108
1
::Own_Tracked_Alt_Rate
413
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
873
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
208
1
::Own_Tracked_Alt
2763
1
::Own_Tracked_Alt_Rate
4
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
873
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
208
1
::Own_Tracked_Alt
2763
1
::Own_Tracked_Alt_Rate
4
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
873
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
208
1
::Own_Tracked_Alt
2763
1
::Own_Tracked_Alt_Rate
4
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
873
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
208
1
::Own_Tracked_Alt
2763
1
::Own_Tracked_Alt_Rate
4
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1
return
841
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
873
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
208
1
::Own_Tracked_Alt
2763
1
::Own_Tracked_Alt_Rate
4
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
873
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
208
1
::Own_Tracked_Alt
2763
1
::Own_Tracked_Alt_Rate
4
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
873
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
208
1
::Own_Tracked_Alt
2763
1
::Own_Tracked_Alt_Rate
4
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
873
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
208
1
::Own_Tracked_Alt
2763
1
::Own_Tracked_Alt_Rate
4
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
873
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
208
1
::Own_Tracked_Alt
2763
1
::Own_Tracked_Alt_Rate
4
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
873
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
208
1
::Own_Tracked_Alt
2763
1
::Own_Tracked_Alt_Rate
4
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
873
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
208
1
::Own_Tracked_Alt
2763
1
::Own_Tracked_Alt_Rate
4
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
873
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
208
1
::Own_Tracked_Alt
2763
1
::Own_Tracked_Alt_Rate
4
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1
return
841
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
873
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
208
1
::Own_Tracked_Alt
2763
1
::Own_Tracked_Alt_Rate
4
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
873
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
208
1
::Own_Tracked_Alt
2763
1
::Own_Tracked_Alt_Rate
4
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
873
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
208
1
::Own_Tracked_Alt
2763
1
::Own_Tracked_Alt_Rate
4
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
873
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
208
1
::Own_Tracked_Alt
2763
1
::Own_Tracked_Alt_Rate
4
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
523
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
909
1
::Own_Tracked_Alt
5002
1
::Own_Tracked_Alt_Rate
473
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
523
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
909
1
::Own_Tracked_Alt
5002
1
::Own_Tracked_Alt_Rate
473
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
982
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
5556
1
::Own_Tracked_Alt
927
1
::Own_Tracked_Alt_Rate
524
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
982
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
5556
1
::Own_Tracked_Alt
927
1
::Own_Tracked_Alt_Rate
524
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
921
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1259
1
::Own_Tracked_Alt
2049
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
921
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1259
1
::Own_Tracked_Alt
2049
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
921
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1259
1
::Own_Tracked_Alt
2049
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
921
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1259
1
::Own_Tracked_Alt
2049
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
501
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
921
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1259
1
::Own_Tracked_Alt
2049
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
921
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1259
1
::Own_Tracked_Alt
2049
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
921
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1259
1
::Own_Tracked_Alt
2049
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..ALIM():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
921
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1259
1
::Own_Tracked_Alt
2049
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
740
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
921
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1259
1
::Own_Tracked_Alt
2049
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
921
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1259
1
::Own_Tracked_Alt
2049
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
921
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1259
1
::Own_Tracked_Alt
2049
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
921
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1259
1
::Own_Tracked_Alt
2049
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
501
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
921
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1259
1
::Own_Tracked_Alt
2049
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
921
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1259
1
::Own_Tracked_Alt
2049
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
921
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1259
1
::Own_Tracked_Alt
2049
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
921
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1259
1
::Own_Tracked_Alt
2049
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
921
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1259
1
::Own_Tracked_Alt
2049
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..ALIM():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
921
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1259
1
::Own_Tracked_Alt
2049
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
740
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
921
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1259
1
::Own_Tracked_Alt
2049
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
921
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1259
1
::Own_Tracked_Alt
2049
1
::Own_Tracked_Alt_Rate
162
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
679
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5750
1
::Own_Tracked_Alt
3180
1
::Own_Tracked_Alt_Rate
297
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
679
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5750
1
::Own_Tracked_Alt
3180
1
::Own_Tracked_Alt_Rate
297
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
679
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5750
1
::Own_Tracked_Alt
3180
1
::Own_Tracked_Alt_Rate
297
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
679
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5750
1
::Own_Tracked_Alt
3180
1
::Own_Tracked_Alt_Rate
297
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
739
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
679
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5750
1
::Own_Tracked_Alt
3180
1
::Own_Tracked_Alt_Rate
297
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
679
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5750
1
::Own_Tracked_Alt
3180
1
::Own_Tracked_Alt_Rate
297
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
679
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5750
1
::Own_Tracked_Alt
3180
1
::Own_Tracked_Alt_Rate
297
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
679
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5750
1
::Own_Tracked_Alt
3180
1
::Own_Tracked_Alt_Rate
297
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
679
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5750
1
::Own_Tracked_Alt
3180
1
::Own_Tracked_Alt_Rate
297
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..ALIM():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
679
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5750
1
::Own_Tracked_Alt
3180
1
::Own_Tracked_Alt_Rate
297
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
740
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
679
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5750
1
::Own_Tracked_Alt
3180
1
::Own_Tracked_Alt_Rate
297
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
679
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5750
1
::Own_Tracked_Alt
3180
1
::Own_Tracked_Alt_Rate
297
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
679
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5750
1
::Own_Tracked_Alt
3180
1
::Own_Tracked_Alt_Rate
297
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
1
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
679
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5750
1
::Own_Tracked_Alt
3180
1
::Own_Tracked_Alt_Rate
297
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
679
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5750
1
::Own_Tracked_Alt
3180
1
::Own_Tracked_Alt_Rate
297
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
679
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5750
1
::Own_Tracked_Alt
3180
1
::Own_Tracked_Alt_Rate
297
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
739
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
679
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5750
1
::Own_Tracked_Alt
3180
1
::Own_Tracked_Alt_Rate
297
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
679
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5750
1
::Own_Tracked_Alt
3180
1
::Own_Tracked_Alt_Rate
297
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
679
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5750
1
::Own_Tracked_Alt
3180
1
::Own_Tracked_Alt_Rate
297
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..ALIM():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
679
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5750
1
::Own_Tracked_Alt
3180
1
::Own_Tracked_Alt_Rate
297
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
740
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
679
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5750
1
::Own_Tracked_Alt
3180
1
::Own_Tracked_Alt_Rate
297
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
679
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5750
1
::Own_Tracked_Alt
3180
1
::Own_Tracked_Alt_Rate
297
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
1
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
755
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
2031
1
::Own_Tracked_Alt
2949
1
::Own_Tracked_Alt_Rate
565
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
755
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
2031
1
::Own_Tracked_Alt
2949
1
::Own_Tracked_Alt_Rate
565
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
643
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
124
1
::Own_Tracked_Alt
1976
1
::Own_Tracked_Alt_Rate
129
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
643
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
124
1
::Own_Tracked_Alt
1976
1
::Own_Tracked_Alt_Rate
129
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
815
1
::Down_Separation
499
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1267
1
::Own_Tracked_Alt
836
1
::Own_Tracked_Alt_Rate
295
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
815
1
::Down_Separation
499
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1267
1
::Own_Tracked_Alt
836
1
::Own_Tracked_Alt_Rate
295
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
677
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5470
1
::Own_Tracked_Alt
4864
1
::Own_Tracked_Alt_Rate
257
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
677
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5470
1
::Own_Tracked_Alt
4864
1
::Own_Tracked_Alt_Rate
257
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
986
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2736
1
::Own_Tracked_Alt
1534
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
986
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2736
1
::Own_Tracked_Alt
1534
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
986
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2736
1
::Own_Tracked_Alt
1534
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
986
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2736
1
::Own_Tracked_Alt
1534
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
641
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
986
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2736
1
::Own_Tracked_Alt
1534
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
986
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2736
1
::Own_Tracked_Alt
1534
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
986
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2736
1
::Own_Tracked_Alt
1534
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
986
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2736
1
::Own_Tracked_Alt
1534
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
986
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2736
1
::Own_Tracked_Alt
1534
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..ALIM():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
986
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2736
1
::Own_Tracked_Alt
1534
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
740
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
986
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2736
1
::Own_Tracked_Alt
1534
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
986
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2736
1
::Own_Tracked_Alt
1534
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
986
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2736
1
::Own_Tracked_Alt
1534
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
986
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2736
1
::Own_Tracked_Alt
1534
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
986
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2736
1
::Own_Tracked_Alt
1534
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
986
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2736
1
::Own_Tracked_Alt
1534
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
641
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
986
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2736
1
::Own_Tracked_Alt
1534
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
986
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2736
1
::Own_Tracked_Alt
1534
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
986
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2736
1
::Own_Tracked_Alt
1534
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..ALIM():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
986
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2736
1
::Own_Tracked_Alt
1534
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
740
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
986
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2736
1
::Own_Tracked_Alt
1534
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
986
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2736
1
::Own_Tracked_Alt
1534
1
::Own_Tracked_Alt_Rate
145
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
841
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4140
1
::Own_Tracked_Alt
670
1
::Own_Tracked_Alt_Rate
226
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
841
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4140
1
::Own_Tracked_Alt
670
1
::Own_Tracked_Alt_Rate
226
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
841
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4140
1
::Own_Tracked_Alt
670
1
::Own_Tracked_Alt_Rate
226
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
841
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4140
1
::Own_Tracked_Alt
670
1
::Own_Tracked_Alt_Rate
226
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
740
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
841
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4140
1
::Own_Tracked_Alt
670
1
::Own_Tracked_Alt_Rate
226
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
841
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4140
1
::Own_Tracked_Alt
670
1
::Own_Tracked_Alt_Rate
226
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
841
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4140
1
::Own_Tracked_Alt
670
1
::Own_Tracked_Alt_Rate
226
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
841
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4140
1
::Own_Tracked_Alt
670
1
::Own_Tracked_Alt_Rate
226
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
841
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4140
1
::Own_Tracked_Alt
670
1
::Own_Tracked_Alt_Rate
226
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
841
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4140
1
::Own_Tracked_Alt
670
1
::Own_Tracked_Alt_Rate
226
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
740
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
841
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4140
1
::Own_Tracked_Alt
670
1
::Own_Tracked_Alt_Rate
226
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
841
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4140
1
::Own_Tracked_Alt
670
1
::Own_Tracked_Alt_Rate
226
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
841
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4140
1
::Own_Tracked_Alt
670
1
::Own_Tracked_Alt_Rate
226
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
841
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4140
1
::Own_Tracked_Alt
670
1
::Own_Tracked_Alt_Rate
226
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
841
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4140
1
::Own_Tracked_Alt
670
1
::Own_Tracked_Alt_Rate
226
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
841
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4140
1
::Own_Tracked_Alt
670
1
::Own_Tracked_Alt_Rate
226
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
960
1
::Down_Separation
500
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2958
1
::Own_Tracked_Alt
5487
1
::Own_Tracked_Alt_Rate
575
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
960
1
::Down_Separation
500
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2958
1
::Own_Tracked_Alt
5487
1
::Own_Tracked_Alt_Rate
575
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
945
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
555
1
::Own_Tracked_Alt
1426
1
::Own_Tracked_Alt_Rate
406
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
945
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
555
1
::Own_Tracked_Alt
1426
1
::Own_Tracked_Alt_Rate
406
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
587
1
::Down_Separation
739
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
815
1
::Own_Tracked_Alt
3575
1
::Own_Tracked_Alt_Rate
5
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
587
1
::Down_Separation
739
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
815
1
::Own_Tracked_Alt
3575
1
::Own_Tracked_Alt_Rate
5
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
816
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4376
1
::Own_Tracked_Alt
5118
1
::Own_Tracked_Alt_Rate
231
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
816
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4376
1
::Own_Tracked_Alt
5118
1
::Own_Tracked_Alt_Rate
231
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
816
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4376
1
::Own_Tracked_Alt
5118
1
::Own_Tracked_Alt_Rate
231
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
816
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4376
1
::Own_Tracked_Alt
5118
1
::Own_Tracked_Alt_Rate
231
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
600
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
816
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4376
1
::Own_Tracked_Alt
5118
1
::Own_Tracked_Alt_Rate
231
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
816
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4376
1
::Own_Tracked_Alt
5118
1
::Own_Tracked_Alt_Rate
231
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
816
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4376
1
::Own_Tracked_Alt
5118
1
::Own_Tracked_Alt_Rate
231
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
816
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4376
1
::Own_Tracked_Alt
5118
1
::Own_Tracked_Alt_Rate
231
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
816
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4376
1
::Own_Tracked_Alt
5118
1
::Own_Tracked_Alt_Rate
231
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
816
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4376
1
::Own_Tracked_Alt
5118
1
::Own_Tracked_Alt_Rate
231
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
816
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4376
1
::Own_Tracked_Alt
5118
1
::Own_Tracked_Alt_Rate
231
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
816
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4376
1
::Own_Tracked_Alt
5118
1
::Own_Tracked_Alt_Rate
231
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
600
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
816
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4376
1
::Own_Tracked_Alt
5118
1
::Own_Tracked_Alt_Rate
231
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
816
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4376
1
::Own_Tracked_Alt
5118
1
::Own_Tracked_Alt_Rate
231
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
816
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4376
1
::Own_Tracked_Alt
5118
1
::Own_Tracked_Alt_Rate
231
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
816
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4376
1
::Own_Tracked_Alt
5118
1
::Own_Tracked_Alt_Rate
231
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
772
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
416
1
::Own_Tracked_Alt
2007
1
::Own_Tracked_Alt_Rate
377
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
772
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
416
1
::Own_Tracked_Alt
2007
1
::Own_Tracked_Alt_Rate
377
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
772
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
416
1
::Own_Tracked_Alt
2007
1
::Own_Tracked_Alt_Rate
377
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
772
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
416
1
::Own_Tracked_Alt
2007
1
::Own_Tracked_Alt_Rate
377
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
501
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
772
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
416
1
::Own_Tracked_Alt
2007
1
::Own_Tracked_Alt_Rate
377
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
772
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
416
1
::Own_Tracked_Alt
2007
1
::Own_Tracked_Alt_Rate
377
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
772
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
416
1
::Own_Tracked_Alt
2007
1
::Own_Tracked_Alt_Rate
377
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..ALIM():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
772
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
416
1
::Own_Tracked_Alt
2007
1
::Own_Tracked_Alt_Rate
377
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
500
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
772
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
416
1
::Own_Tracked_Alt
2007
1
::Own_Tracked_Alt_Rate
377
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
772
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
416
1
::Own_Tracked_Alt
2007
1
::Own_Tracked_Alt_Rate
377
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
772
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
416
1
::Own_Tracked_Alt
2007
1
::Own_Tracked_Alt_Rate
377
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
772
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
416
1
::Own_Tracked_Alt
2007
1
::Own_Tracked_Alt_Rate
377
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
501
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
772
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
416
1
::Own_Tracked_Alt
2007
1
::Own_Tracked_Alt_Rate
377
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
772
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
416
1
::Own_Tracked_Alt
2007
1
::Own_Tracked_Alt_Rate
377
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
772
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
416
1
::Own_Tracked_Alt
2007
1
::Own_Tracked_Alt_Rate
377
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
772
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
416
1
::Own_Tracked_Alt
2007
1
::Own_Tracked_Alt_Rate
377
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
772
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
416
1
::Own_Tracked_Alt
2007
1
::Own_Tracked_Alt_Rate
377
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..ALIM():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
772
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
416
1
::Own_Tracked_Alt
2007
1
::Own_Tracked_Alt_Rate
377
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
500
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
772
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
416
1
::Own_Tracked_Alt
2007
1
::Own_Tracked_Alt_Rate
377
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
772
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
416
1
::Own_Tracked_Alt
2007
1
::Own_Tracked_Alt_Rate
377
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
802
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4244
1
::Own_Tracked_Alt
3169
1
::Own_Tracked_Alt_Rate
150
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
802
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4244
1
::Own_Tracked_Alt
3169
1
::Own_Tracked_Alt_Rate
150
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
745
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5206
1
::Own_Tracked_Alt
85
1
::Own_Tracked_Alt_Rate
144
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
745
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5206
1
::Own_Tracked_Alt
85
1
::Own_Tracked_Alt_Rate
144
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
745
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5206
1
::Own_Tracked_Alt
85
1
::Own_Tracked_Alt_Rate
144
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
745
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5206
1
::Own_Tracked_Alt
85
1
::Own_Tracked_Alt_Rate
144
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
401
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
745
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5206
1
::Own_Tracked_Alt
85
1
::Own_Tracked_Alt_Rate
144
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
745
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5206
1
::Own_Tracked_Alt
85
1
::Own_Tracked_Alt_Rate
144
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
745
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5206
1
::Own_Tracked_Alt
85
1
::Own_Tracked_Alt_Rate
144
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
745
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5206
1
::Own_Tracked_Alt
85
1
::Own_Tracked_Alt_Rate
144
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
745
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5206
1
::Own_Tracked_Alt
85
1
::Own_Tracked_Alt_Rate
144
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
745
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5206
1
::Own_Tracked_Alt
85
1
::Own_Tracked_Alt_Rate
144
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
401
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
745
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5206
1
::Own_Tracked_Alt
85
1
::Own_Tracked_Alt_Rate
144
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
745
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5206
1
::Own_Tracked_Alt
85
1
::Own_Tracked_Alt_Rate
144
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
745
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5206
1
::Own_Tracked_Alt
85
1
::Own_Tracked_Alt_Rate
144
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
745
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5206
1
::Own_Tracked_Alt
85
1
::Own_Tracked_Alt_Rate
144
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
745
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5206
1
::Own_Tracked_Alt
85
1
::Own_Tracked_Alt_Rate
144
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
745
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5206
1
::Own_Tracked_Alt
85
1
::Own_Tracked_Alt_Rate
144
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
944
1
::Down_Separation
739
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
818
1
::Own_Tracked_Alt
2065
1
::Own_Tracked_Alt_Rate
348
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
944
1
::Down_Separation
739
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
818
1
::Own_Tracked_Alt
2065
1
::Own_Tracked_Alt_Rate
348
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
937
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
878
1
::Own_Tracked_Alt
5273
1
::Own_Tracked_Alt_Rate
326
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
937
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
878
1
::Own_Tracked_Alt
5273
1
::Own_Tracked_Alt_Rate
326
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
594
1
::Down_Separation
399
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
969
1
::Own_Tracked_Alt
574
1
::Own_Tracked_Alt_Rate
103
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
594
1
::Down_Separation
399
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
969
1
::Own_Tracked_Alt
574
1
::Own_Tracked_Alt_Rate
103
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
725
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
4811
1
::Own_Tracked_Alt
2766
1
::Own_Tracked_Alt_Rate
354
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
725
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
4811
1
::Own_Tracked_Alt
2766
1
::Own_Tracked_Alt_Rate
354
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
523
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5608
1
::Own_Tracked_Alt
877
1
::Own_Tracked_Alt_Rate
601
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
523
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5608
1
::Own_Tracked_Alt
877
1
::Own_Tracked_Alt_Rate
601
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
931
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
3242
1
::Own_Tracked_Alt
5113
1
::Own_Tracked_Alt_Rate
72
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
931
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
3242
1
::Own_Tracked_Alt
5113
1
::Own_Tracked_Alt_Rate
72
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
716
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3839
1
::Own_Tracked_Alt
5046
1
::Own_Tracked_Alt_Rate
323
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
716
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3839
1
::Own_Tracked_Alt
5046
1
::Own_Tracked_Alt_Rate
323
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
893
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3944
1
::Own_Tracked_Alt
5078
1
::Own_Tracked_Alt_Rate
256
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
893
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3944
1
::Own_Tracked_Alt
5078
1
::Own_Tracked_Alt_Rate
256
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
893
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3944
1
::Own_Tracked_Alt
5078
1
::Own_Tracked_Alt_Rate
256
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
893
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3944
1
::Own_Tracked_Alt
5078
1
::Own_Tracked_Alt_Rate
256
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
600
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
893
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3944
1
::Own_Tracked_Alt
5078
1
::Own_Tracked_Alt_Rate
256
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
893
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3944
1
::Own_Tracked_Alt
5078
1
::Own_Tracked_Alt_Rate
256
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
893
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3944
1
::Own_Tracked_Alt
5078
1
::Own_Tracked_Alt_Rate
256
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..ALIM():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
893
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3944
1
::Own_Tracked_Alt
5078
1
::Own_Tracked_Alt_Rate
256
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
500
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
893
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3944
1
::Own_Tracked_Alt
5078
1
::Own_Tracked_Alt_Rate
256
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
893
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3944
1
::Own_Tracked_Alt
5078
1
::Own_Tracked_Alt_Rate
256
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
893
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3944
1
::Own_Tracked_Alt
5078
1
::Own_Tracked_Alt_Rate
256
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
893
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3944
1
::Own_Tracked_Alt
5078
1
::Own_Tracked_Alt_Rate
256
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
893
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3944
1
::Own_Tracked_Alt
5078
1
::Own_Tracked_Alt_Rate
256
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
893
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3944
1
::Own_Tracked_Alt
5078
1
::Own_Tracked_Alt_Rate
256
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
600
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
893
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3944
1
::Own_Tracked_Alt
5078
1
::Own_Tracked_Alt_Rate
256
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
893
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3944
1
::Own_Tracked_Alt
5078
1
::Own_Tracked_Alt_Rate
256
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
893
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3944
1
::Own_Tracked_Alt
5078
1
::Own_Tracked_Alt_Rate
256
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
893
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3944
1
::Own_Tracked_Alt
5078
1
::Own_Tracked_Alt_Rate
256
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
893
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3944
1
::Own_Tracked_Alt
5078
1
::Own_Tracked_Alt_Rate
256
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..ALIM():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
893
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3944
1
::Own_Tracked_Alt
5078
1
::Own_Tracked_Alt_Rate
256
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
500
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
893
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3944
1
::Own_Tracked_Alt
5078
1
::Own_Tracked_Alt_Rate
256
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
13
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
893
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3944
1
::Own_Tracked_Alt
5078
1
::Own_Tracked_Alt_Rate
256
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
13
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
893
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3944
1
::Own_Tracked_Alt
5078
1
::Own_Tracked_Alt_Rate
256
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
1
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
893
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3944
1
::Own_Tracked_Alt
5078
1
::Own_Tracked_Alt_Rate
256
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
2
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
819
1
::Down_Separation
499
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
5704
1
::Own_Tracked_Alt
3878
1
::Own_Tracked_Alt_Rate
331
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
819
1
::Down_Separation
499
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
5704
1
::Own_Tracked_Alt
3878
1
::Own_Tracked_Alt_Rate
331
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
611
1
::Down_Separation
399
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
667
1
::Own_Tracked_Alt
1509
1
::Own_Tracked_Alt_Rate
98
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
611
1
::Down_Separation
399
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
667
1
::Own_Tracked_Alt
1509
1
::Own_Tracked_Alt_Rate
98
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
574
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2572
1
::Own_Tracked_Alt
2060
1
::Own_Tracked_Alt_Rate
111
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
574
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2572
1
::Own_Tracked_Alt
2060
1
::Own_Tracked_Alt_Rate
111
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
989
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
4201
1
::Own_Tracked_Alt
1208
1
::Own_Tracked_Alt_Rate
55
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
989
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
4201
1
::Own_Tracked_Alt
1208
1
::Own_Tracked_Alt_Rate
55
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
895
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3388
1
::Own_Tracked_Alt
985
1
::Own_Tracked_Alt_Rate
483
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
895
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3388
1
::Own_Tracked_Alt
985
1
::Own_Tracked_Alt_Rate
483
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
895
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3388
1
::Own_Tracked_Alt
985
1
::Own_Tracked_Alt_Rate
483
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
895
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3388
1
::Own_Tracked_Alt
985
1
::Own_Tracked_Alt_Rate
483
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
501
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
895
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3388
1
::Own_Tracked_Alt
985
1
::Own_Tracked_Alt_Rate
483
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
895
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3388
1
::Own_Tracked_Alt
985
1
::Own_Tracked_Alt_Rate
483
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
895
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3388
1
::Own_Tracked_Alt
985
1
::Own_Tracked_Alt_Rate
483
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
895
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3388
1
::Own_Tracked_Alt
985
1
::Own_Tracked_Alt_Rate
483
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
895
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3388
1
::Own_Tracked_Alt
985
1
::Own_Tracked_Alt_Rate
483
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..ALIM():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
895
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3388
1
::Own_Tracked_Alt
985
1
::Own_Tracked_Alt_Rate
483
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
640
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
895
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3388
1
::Own_Tracked_Alt
985
1
::Own_Tracked_Alt_Rate
483
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
895
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3388
1
::Own_Tracked_Alt
985
1
::Own_Tracked_Alt_Rate
483
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
895
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3388
1
::Own_Tracked_Alt
985
1
::Own_Tracked_Alt_Rate
483
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
1
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
895
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3388
1
::Own_Tracked_Alt
985
1
::Own_Tracked_Alt_Rate
483
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
895
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3388
1
::Own_Tracked_Alt
985
1
::Own_Tracked_Alt_Rate
483
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
895
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3388
1
::Own_Tracked_Alt
985
1
::Own_Tracked_Alt_Rate
483
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
501
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
895
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3388
1
::Own_Tracked_Alt
985
1
::Own_Tracked_Alt_Rate
483
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
895
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3388
1
::Own_Tracked_Alt
985
1
::Own_Tracked_Alt_Rate
483
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
895
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3388
1
::Own_Tracked_Alt
985
1
::Own_Tracked_Alt_Rate
483
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..ALIM():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
895
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3388
1
::Own_Tracked_Alt
985
1
::Own_Tracked_Alt_Rate
483
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
640
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
895
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3388
1
::Own_Tracked_Alt
985
1
::Own_Tracked_Alt_Rate
483
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
895
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3388
1
::Own_Tracked_Alt
985
1
::Own_Tracked_Alt_Rate
483
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
1
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
724
1
::Down_Separation
500
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
5243
1
::Own_Tracked_Alt
1495
1
::Own_Tracked_Alt_Rate
597
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
724
1
::Down_Separation
500
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
5243
1
::Own_Tracked_Alt
1495
1
::Own_Tracked_Alt_Rate
597
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
932
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
571
1
::Own_Tracked_Alt
3456
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
932
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
571
1
::Own_Tracked_Alt
3456
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
932
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
571
1
::Own_Tracked_Alt
3456
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
932
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
571
1
::Own_Tracked_Alt
3456
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
640
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
932
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
571
1
::Own_Tracked_Alt
3456
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
932
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
571
1
::Own_Tracked_Alt
3456
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
932
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
571
1
::Own_Tracked_Alt
3456
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
932
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
571
1
::Own_Tracked_Alt
3456
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
932
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
571
1
::Own_Tracked_Alt
3456
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
932
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
571
1
::Own_Tracked_Alt
3456
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
932
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
571
1
::Own_Tracked_Alt
3456
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
932
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
571
1
::Own_Tracked_Alt
3456
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
640
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
932
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
571
1
::Own_Tracked_Alt
3456
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
932
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
571
1
::Own_Tracked_Alt
3456
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
932
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
571
1
::Own_Tracked_Alt
3456
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
932
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
571
1
::Own_Tracked_Alt
3456
1
::Own_Tracked_Alt_Rate
557
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
521
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2633
1
::Own_Tracked_Alt
1907
1
::Own_Tracked_Alt_Rate
348
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
521
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2633
1
::Own_Tracked_Alt
1907
1
::Own_Tracked_Alt_Rate
348
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
608
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
442
1
::Own_Tracked_Alt
674
1
::Own_Tracked_Alt_Rate
216
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
608
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
442
1
::Own_Tracked_Alt
674
1
::Own_Tracked_Alt_Rate
216
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
608
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
442
1
::Own_Tracked_Alt
674
1
::Own_Tracked_Alt_Rate
216
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
608
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
442
1
::Own_Tracked_Alt
674
1
::Own_Tracked_Alt_Rate
216
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
741
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
608
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
442
1
::Own_Tracked_Alt
674
1
::Own_Tracked_Alt_Rate
216
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
608
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
442
1
::Own_Tracked_Alt
674
1
::Own_Tracked_Alt_Rate
216
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
608
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
442
1
::Own_Tracked_Alt
674
1
::Own_Tracked_Alt_Rate
216
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
608
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
442
1
::Own_Tracked_Alt
674
1
::Own_Tracked_Alt_Rate
216
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
608
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
442
1
::Own_Tracked_Alt
674
1
::Own_Tracked_Alt_Rate
216
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
608
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
442
1
::Own_Tracked_Alt
674
1
::Own_Tracked_Alt_Rate
216
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
608
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
442
1
::Own_Tracked_Alt
674
1
::Own_Tracked_Alt_Rate
216
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
608
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
442
1
::Own_Tracked_Alt
674
1
::Own_Tracked_Alt_Rate
216
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
741
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
608
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
442
1
::Own_Tracked_Alt
674
1
::Own_Tracked_Alt_Rate
216
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
608
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
442
1
::Own_Tracked_Alt
674
1
::Own_Tracked_Alt_Rate
216
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
608
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
442
1
::Own_Tracked_Alt
674
1
::Own_Tracked_Alt_Rate
216
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
608
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
442
1
::Own_Tracked_Alt
674
1
::Own_Tracked_Alt_Rate
216
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
589
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
223
1
::Own_Tracked_Alt
3817
1
::Own_Tracked_Alt_Rate
593
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
589
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
223
1
::Own_Tracked_Alt
3817
1
::Own_Tracked_Alt_Rate
593
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
841
1
::Down_Separation
739
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1559
1
::Own_Tracked_Alt
3618
1
::Own_Tracked_Alt_Rate
311
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
841
1
::Down_Separation
739
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1559
1
::Own_Tracked_Alt
3618
1
::Own_Tracked_Alt_Rate
311
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
746
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
362
1
::Own_Tracked_Alt
121
1
::Own_Tracked_Alt_Rate
246
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
746
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
362
1
::Own_Tracked_Alt
121
1
::Own_Tracked_Alt_Rate
246
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
628
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1477
1
::Own_Tracked_Alt
5645
1
::Own_Tracked_Alt_Rate
573
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
628
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1477
1
::Own_Tracked_Alt
5645
1
::Own_Tracked_Alt_Rate
573
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
374
1
::Own_Tracked_Alt
805
1
::Own_Tracked_Alt_Rate
521
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
374
1
::Own_Tracked_Alt
805
1
::Own_Tracked_Alt_Rate
521
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
374
1
::Own_Tracked_Alt
805
1
::Own_Tracked_Alt_Rate
521
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
374
1
::Own_Tracked_Alt
805
1
::Own_Tracked_Alt_Rate
521
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
599
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
374
1
::Own_Tracked_Alt
805
1
::Own_Tracked_Alt_Rate
521
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
374
1
::Own_Tracked_Alt
805
1
::Own_Tracked_Alt_Rate
521
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
374
1
::Own_Tracked_Alt
805
1
::Own_Tracked_Alt_Rate
521
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..ALIM():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
374
1
::Own_Tracked_Alt
805
1
::Own_Tracked_Alt_Rate
521
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
740
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
374
1
::Own_Tracked_Alt
805
1
::Own_Tracked_Alt_Rate
521
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
374
1
::Own_Tracked_Alt
805
1
::Own_Tracked_Alt_Rate
521
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
374
1
::Own_Tracked_Alt
805
1
::Own_Tracked_Alt_Rate
521
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
374
1
::Own_Tracked_Alt
805
1
::Own_Tracked_Alt_Rate
521
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
599
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
374
1
::Own_Tracked_Alt
805
1
::Own_Tracked_Alt_Rate
521
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
374
1
::Own_Tracked_Alt
805
1
::Own_Tracked_Alt_Rate
521
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
374
1
::Own_Tracked_Alt
805
1
::Own_Tracked_Alt_Rate
521
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
374
1
::Own_Tracked_Alt
805
1
::Own_Tracked_Alt_Rate
521
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
374
1
::Own_Tracked_Alt
805
1
::Own_Tracked_Alt_Rate
521
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..ALIM():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
374
1
::Own_Tracked_Alt
805
1
::Own_Tracked_Alt_Rate
521
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
740
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
374
1
::Own_Tracked_Alt
805
1
::Own_Tracked_Alt_Rate
521
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
845
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
374
1
::Own_Tracked_Alt
805
1
::Own_Tracked_Alt_Rate
521
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
690
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3520
1
::Own_Tracked_Alt
4135
1
::Own_Tracked_Alt_Rate
106
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
690
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3520
1
::Own_Tracked_Alt
4135
1
::Own_Tracked_Alt_Rate
106
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
548
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1679
1
::Own_Tracked_Alt
2625
1
::Own_Tracked_Alt_Rate
249
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
548
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1679
1
::Own_Tracked_Alt
2625
1
::Own_Tracked_Alt_Rate
249
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
763
1
::Down_Separation
399
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1881
1
::Own_Tracked_Alt
907
1
::Own_Tracked_Alt_Rate
444
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
763
1
::Down_Separation
399
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1881
1
::Own_Tracked_Alt
907
1
::Own_Tracked_Alt_Rate
444
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
750
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
60
1
::Own_Tracked_Alt
1730
1
::Own_Tracked_Alt_Rate
298
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
750
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
60
1
::Own_Tracked_Alt
1730
1
::Own_Tracked_Alt_Rate
298
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
750
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
60
1
::Own_Tracked_Alt
1730
1
::Own_Tracked_Alt_Rate
298
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
750
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
60
1
::Own_Tracked_Alt
1730
1
::Own_Tracked_Alt_Rate
298
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
640
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
750
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
60
1
::Own_Tracked_Alt
1730
1
::Own_Tracked_Alt_Rate
298
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
750
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
60
1
::Own_Tracked_Alt
1730
1
::Own_Tracked_Alt_Rate
298
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
750
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
60
1
::Own_Tracked_Alt
1730
1
::Own_Tracked_Alt_Rate
298
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
750
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
60
1
::Own_Tracked_Alt
1730
1
::Own_Tracked_Alt_Rate
298
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
750
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
60
1
::Own_Tracked_Alt
1730
1
::Own_Tracked_Alt_Rate
298
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
750
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
60
1
::Own_Tracked_Alt
1730
1
::Own_Tracked_Alt_Rate
298
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
750
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
60
1
::Own_Tracked_Alt
1730
1
::Own_Tracked_Alt_Rate
298
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
750
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
60
1
::Own_Tracked_Alt
1730
1
::Own_Tracked_Alt_Rate
298
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
640
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
750
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
60
1
::Own_Tracked_Alt
1730
1
::Own_Tracked_Alt_Rate
298
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
750
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
60
1
::Own_Tracked_Alt
1730
1
::Own_Tracked_Alt_Rate
298
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
750
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
60
1
::Own_Tracked_Alt
1730
1
::Own_Tracked_Alt_Rate
298
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
750
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
60
1
::Own_Tracked_Alt
1730
1
::Own_Tracked_Alt_Rate
298
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
653
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3904
1
::Own_Tracked_Alt
1707
1
::Own_Tracked_Alt_Rate
280
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
653
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3904
1
::Own_Tracked_Alt
1707
1
::Own_Tracked_Alt_Rate
280
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
653
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3904
1
::Own_Tracked_Alt
1707
1
::Own_Tracked_Alt_Rate
280
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
653
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3904
1
::Own_Tracked_Alt
1707
1
::Own_Tracked_Alt_Rate
280
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
601
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
653
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3904
1
::Own_Tracked_Alt
1707
1
::Own_Tracked_Alt_Rate
280
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
653
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3904
1
::Own_Tracked_Alt
1707
1
::Own_Tracked_Alt_Rate
280
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
653
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3904
1
::Own_Tracked_Alt
1707
1
::Own_Tracked_Alt_Rate
280
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
653
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3904
1
::Own_Tracked_Alt
1707
1
::Own_Tracked_Alt_Rate
280
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
653
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3904
1
::Own_Tracked_Alt
1707
1
::Own_Tracked_Alt_Rate
280
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
653
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3904
1
::Own_Tracked_Alt
1707
1
::Own_Tracked_Alt_Rate
280
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
601
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
653
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3904
1
::Own_Tracked_Alt
1707
1
::Own_Tracked_Alt_Rate
280
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
653
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3904
1
::Own_Tracked_Alt
1707
1
::Own_Tracked_Alt_Rate
280
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
653
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3904
1
::Own_Tracked_Alt
1707
1
::Own_Tracked_Alt_Rate
280
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
653
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3904
1
::Own_Tracked_Alt
1707
1
::Own_Tracked_Alt_Rate
280
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
653
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3904
1
::Own_Tracked_Alt
1707
1
::Own_Tracked_Alt_Rate
280
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
653
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3904
1
::Own_Tracked_Alt
1707
1
::Own_Tracked_Alt_Rate
280
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
697
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2597
1
::Own_Tracked_Alt
539
1
::Own_Tracked_Alt_Rate
241
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
697
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2597
1
::Own_Tracked_Alt
539
1
::Own_Tracked_Alt_Rate
241
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
556
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
281
1
::Own_Tracked_Alt
351
1
::Own_Tracked_Alt_Rate
9
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
556
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
281
1
::Own_Tracked_Alt
351
1
::Own_Tracked_Alt_Rate
9
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
789
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1116
1
::Own_Tracked_Alt
3283
1
::Own_Tracked_Alt_Rate
354
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
789
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1116
1
::Own_Tracked_Alt
3283
1
::Own_Tracked_Alt_Rate
354
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
717
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1439
1
::Own_Tracked_Alt
3436
1
::Own_Tracked_Alt_Rate
374
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
717
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1439
1
::Own_Tracked_Alt
3436
1
::Own_Tracked_Alt_Rate
374
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
596
1
::Down_Separation
501
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
857
1
::Own_Tracked_Alt
5238
1
::Own_Tracked_Alt_Rate
574
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
596
1
::Down_Separation
501
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
857
1
::Own_Tracked_Alt
5238
1
::Own_Tracked_Alt_Rate
574
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
767
1
::Down_Separation
501
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3575
1
::Own_Tracked_Alt
2316
1
::Own_Tracked_Alt_Rate
399
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
767
1
::Down_Separation
501
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3575
1
::Own_Tracked_Alt
2316
1
::Own_Tracked_Alt_Rate
399
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
806
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5711
1
::Own_Tracked_Alt
2197
1
::Own_Tracked_Alt_Rate
495
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
806
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5711
1
::Own_Tracked_Alt
2197
1
::Own_Tracked_Alt_Rate
495
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
806
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5711
1
::Own_Tracked_Alt
2197
1
::Own_Tracked_Alt_Rate
495
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
806
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5711
1
::Own_Tracked_Alt
2197
1
::Own_Tracked_Alt_Rate
495
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
501
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
806
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5711
1
::Own_Tracked_Alt
2197
1
::Own_Tracked_Alt_Rate
495
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
806
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5711
1
::Own_Tracked_Alt
2197
1
::Own_Tracked_Alt_Rate
495
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
806
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5711
1
::Own_Tracked_Alt
2197
1
::Own_Tracked_Alt_Rate
495
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
806
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5711
1
::Own_Tracked_Alt
2197
1
::Own_Tracked_Alt_Rate
495
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
806
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5711
1
::Own_Tracked_Alt
2197
1
::Own_Tracked_Alt_Rate
495
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
806
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5711
1
::Own_Tracked_Alt
2197
1
::Own_Tracked_Alt_Rate
495
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
501
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
806
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5711
1
::Own_Tracked_Alt
2197
1
::Own_Tracked_Alt_Rate
495
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
806
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5711
1
::Own_Tracked_Alt
2197
1
::Own_Tracked_Alt_Rate
495
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
806
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5711
1
::Own_Tracked_Alt
2197
1
::Own_Tracked_Alt_Rate
495
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
806
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5711
1
::Own_Tracked_Alt
2197
1
::Own_Tracked_Alt_Rate
495
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
806
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5711
1
::Own_Tracked_Alt
2197
1
::Own_Tracked_Alt_Rate
495
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
806
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5711
1
::Own_Tracked_Alt
2197
1
::Own_Tracked_Alt_Rate
495
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
593
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3711
1
::Own_Tracked_Alt
765
1
::Own_Tracked_Alt_Rate
481
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
593
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3711
1
::Own_Tracked_Alt
765
1
::Own_Tracked_Alt_Rate
481
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
955
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3698
1
::Own_Tracked_Alt
1836
1
::Own_Tracked_Alt_Rate
542
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
955
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3698
1
::Own_Tracked_Alt
1836
1
::Own_Tracked_Alt_Rate
542
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
622
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
223
1
::Own_Tracked_Alt
3661
1
::Own_Tracked_Alt_Rate
13
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
622
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
223
1
::Own_Tracked_Alt
3661
1
::Own_Tracked_Alt_Rate
13
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
622
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
223
1
::Own_Tracked_Alt
3661
1
::Own_Tracked_Alt_Rate
13
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
622
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
223
1
::Own_Tracked_Alt
3661
1
::Own_Tracked_Alt_Rate
13
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
499
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
622
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
223
1
::Own_Tracked_Alt
3661
1
::Own_Tracked_Alt_Rate
13
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
622
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
223
1
::Own_Tracked_Alt
3661
1
::Own_Tracked_Alt_Rate
13
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
622
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
223
1
::Own_Tracked_Alt
3661
1
::Own_Tracked_Alt_Rate
13
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..ALIM():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
622
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
223
1
::Own_Tracked_Alt
3661
1
::Own_Tracked_Alt_Rate
13
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
500
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
622
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
223
1
::Own_Tracked_Alt
3661
1
::Own_Tracked_Alt_Rate
13
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
622
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
223
1
::Own_Tracked_Alt
3661
1
::Own_Tracked_Alt_Rate
13
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
622
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
223
1
::Own_Tracked_Alt
3661
1
::Own_Tracked_Alt_Rate
13
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
622
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
223
1
::Own_Tracked_Alt
3661
1
::Own_Tracked_Alt_Rate
13
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
499
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
622
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
223
1
::Own_Tracked_Alt
3661
1
::Own_Tracked_Alt_Rate
13
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
622
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
223
1
::Own_Tracked_Alt
3661
1
::Own_Tracked_Alt_Rate
13
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
622
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
223
1
::Own_Tracked_Alt
3661
1
::Own_Tracked_Alt_Rate
13
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
622
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
223
1
::Own_Tracked_Alt
3661
1
::Own_Tracked_Alt_Rate
13
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
622
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
223
1
::Own_Tracked_Alt
3661
1
::Own_Tracked_Alt_Rate
13
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..ALIM():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
622
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
223
1
::Own_Tracked_Alt
3661
1
::Own_Tracked_Alt_Rate
13
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
500
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
622
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
223
1
::Own_Tracked_Alt
3661
1
::Own_Tracked_Alt_Rate
13
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
622
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
223
1
::Own_Tracked_Alt
3661
1
::Own_Tracked_Alt_Rate
13
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
719
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
3585
1
::Own_Tracked_Alt
5273
1
::Own_Tracked_Alt_Rate
196
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
719
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
3585
1
::Own_Tracked_Alt
5273
1
::Own_Tracked_Alt_Rate
196
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
772
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4375
1
::Own_Tracked_Alt
3773
1
::Own_Tracked_Alt_Rate
87
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
772
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4375
1
::Own_Tracked_Alt
3773
1
::Own_Tracked_Alt_Rate
87
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
612
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
200
1
::Own_Tracked_Alt
4829
1
::Own_Tracked_Alt_Rate
4
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
612
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
200
1
::Own_Tracked_Alt
4829
1
::Own_Tracked_Alt_Rate
4
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
694
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1642
1
::Own_Tracked_Alt
3238
1
::Own_Tracked_Alt_Rate
81
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
694
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1642
1
::Own_Tracked_Alt
3238
1
::Own_Tracked_Alt_Rate
81
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
694
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1642
1
::Own_Tracked_Alt
3238
1
::Own_Tracked_Alt_Rate
81
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
694
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1642
1
::Own_Tracked_Alt
3238
1
::Own_Tracked_Alt_Rate
81
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
500
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
694
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1642
1
::Own_Tracked_Alt
3238
1
::Own_Tracked_Alt_Rate
81
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
694
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1642
1
::Own_Tracked_Alt
3238
1
::Own_Tracked_Alt_Rate
81
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
694
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1642
1
::Own_Tracked_Alt
3238
1
::Own_Tracked_Alt_Rate
81
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..ALIM():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
694
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1642
1
::Own_Tracked_Alt
3238
1
::Own_Tracked_Alt_Rate
81
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
500
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
694
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1642
1
::Own_Tracked_Alt
3238
1
::Own_Tracked_Alt_Rate
81
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
694
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1642
1
::Own_Tracked_Alt
3238
1
::Own_Tracked_Alt_Rate
81
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
694
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1642
1
::Own_Tracked_Alt
3238
1
::Own_Tracked_Alt_Rate
81
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
694
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1642
1
::Own_Tracked_Alt
3238
1
::Own_Tracked_Alt_Rate
81
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
694
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1642
1
::Own_Tracked_Alt
3238
1
::Own_Tracked_Alt_Rate
81
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
694
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1642
1
::Own_Tracked_Alt
3238
1
::Own_Tracked_Alt_Rate
81
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
500
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
694
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1642
1
::Own_Tracked_Alt
3238
1
::Own_Tracked_Alt_Rate
81
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
694
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1642
1
::Own_Tracked_Alt
3238
1
::Own_Tracked_Alt_Rate
81
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
694
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1642
1
::Own_Tracked_Alt
3238
1
::Own_Tracked_Alt_Rate
81
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
694
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1642
1
::Own_Tracked_Alt
3238
1
::Own_Tracked_Alt_Rate
81
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
694
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1642
1
::Own_Tracked_Alt
3238
1
::Own_Tracked_Alt_Rate
81
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..ALIM():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
694
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1642
1
::Own_Tracked_Alt
3238
1
::Own_Tracked_Alt_Rate
81
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
500
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
694
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1642
1
::Own_Tracked_Alt
3238
1
::Own_Tracked_Alt_Rate
81
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
13
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
694
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1642
1
::Own_Tracked_Alt
3238
1
::Own_Tracked_Alt_Rate
81
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
13
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
694
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1642
1
::Own_Tracked_Alt
3238
1
::Own_Tracked_Alt_Rate
81
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
1
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
694
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1642
1
::Own_Tracked_Alt
3238
1
::Own_Tracked_Alt_Rate
81
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
2
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
564
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3138
1
::Own_Tracked_Alt
417
1
::Own_Tracked_Alt_Rate
556
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
564
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3138
1
::Own_Tracked_Alt
417
1
::Own_Tracked_Alt_Rate
556
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
994
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
39
1
::Own_Tracked_Alt
3682
1
::Own_Tracked_Alt_Rate
579
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
994
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
39
1
::Own_Tracked_Alt
3682
1
::Own_Tracked_Alt_Rate
579
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
689
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1464
1
::Own_Tracked_Alt
5258
1
::Own_Tracked_Alt_Rate
331
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
689
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1464
1
::Own_Tracked_Alt
5258
1
::Own_Tracked_Alt_Rate
331
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
971
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4986
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
189
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
971
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4986
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
189
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
971
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4986
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
189
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
971
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4986
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
189
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
739
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
971
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4986
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
189
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
971
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4986
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
189
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
971
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4986
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
189
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
971
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4986
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
189
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
971
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4986
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
189
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..ALIM():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
971
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4986
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
189
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
740
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
971
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4986
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
189
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
971
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4986
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
189
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
971
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4986
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
189
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
1
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
971
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4986
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
189
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
971
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4986
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
189
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
971
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4986
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
189
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
739
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
971
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4986
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
189
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
971
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4986
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
189
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
971
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4986
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
189
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..ALIM():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
971
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4986
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
189
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
740
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
971
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4986
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
189
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
971
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4986
1
::Own_Tracked_Alt
383
1
::Own_Tracked_Alt_Rate
189
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
1
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
775
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
2303
1
::Own_Tracked_Alt
865
1
::Own_Tracked_Alt_Rate
102
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
775
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
2303
1
::Own_Tracked_Alt
865
1
::Own_Tracked_Alt_Rate
102
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
612
1
::Down_Separation
500
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
485
1
::Own_Tracked_Alt
3691
1
::Own_Tracked_Alt_Rate
242
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
612
1
::Down_Separation
500
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
485
1
::Own_Tracked_Alt
3691
1
::Own_Tracked_Alt_Rate
242
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
980
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2419
1
::Own_Tracked_Alt
904
1
::Own_Tracked_Alt_Rate
214
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
980
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2419
1
::Own_Tracked_Alt
904
1
::Own_Tracked_Alt_Rate
214
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
980
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2419
1
::Own_Tracked_Alt
904
1
::Own_Tracked_Alt_Rate
214
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
980
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2419
1
::Own_Tracked_Alt
904
1
::Own_Tracked_Alt_Rate
214
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
500
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
980
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2419
1
::Own_Tracked_Alt
904
1
::Own_Tracked_Alt_Rate
214
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
980
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2419
1
::Own_Tracked_Alt
904
1
::Own_Tracked_Alt_Rate
214
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
980
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2419
1
::Own_Tracked_Alt
904
1
::Own_Tracked_Alt_Rate
214
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
980
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2419
1
::Own_Tracked_Alt
904
1
::Own_Tracked_Alt_Rate
214
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
980
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2419
1
::Own_Tracked_Alt
904
1
::Own_Tracked_Alt_Rate
214
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
980
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2419
1
::Own_Tracked_Alt
904
1
::Own_Tracked_Alt_Rate
214
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
500
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
980
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2419
1
::Own_Tracked_Alt
904
1
::Own_Tracked_Alt_Rate
214
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
980
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2419
1
::Own_Tracked_Alt
904
1
::Own_Tracked_Alt_Rate
214
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
980
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2419
1
::Own_Tracked_Alt
904
1
::Own_Tracked_Alt_Rate
214
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
980
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2419
1
::Own_Tracked_Alt
904
1
::Own_Tracked_Alt_Rate
214
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
980
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2419
1
::Own_Tracked_Alt
904
1
::Own_Tracked_Alt_Rate
214
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
980
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2419
1
::Own_Tracked_Alt
904
1
::Own_Tracked_Alt_Rate
214
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
785
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
162
1
::Own_Tracked_Alt
2740
1
::Own_Tracked_Alt_Rate
421
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
785
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
162
1
::Own_Tracked_Alt
2740
1
::Own_Tracked_Alt_Rate
421
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
785
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
162
1
::Own_Tracked_Alt
2740
1
::Own_Tracked_Alt_Rate
421
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
785
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
162
1
::Own_Tracked_Alt
2740
1
::Own_Tracked_Alt_Rate
421
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1
return
741
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
785
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
162
1
::Own_Tracked_Alt
2740
1
::Own_Tracked_Alt_Rate
421
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
785
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
162
1
::Own_Tracked_Alt
2740
1
::Own_Tracked_Alt_Rate
421
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
785
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
162
1
::Own_Tracked_Alt
2740
1
::Own_Tracked_Alt_Rate
421
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1

..ALIM():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
785
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
162
1
::Own_Tracked_Alt
2740
1
::Own_Tracked_Alt_Rate
421
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1
return
740
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
785
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
162
1
::Own_Tracked_Alt
2740
1
::Own_Tracked_Alt_Rate
421
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
785
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
162
1
::Own_Tracked_Alt
2740
1
::Own_Tracked_Alt_Rate
421
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
785
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
162
1
::Own_Tracked_Alt
2740
1
::Own_Tracked_Alt_Rate
421
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
785
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
162
1
::Own_Tracked_Alt
2740
1
::Own_Tracked_Alt_Rate
421
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
785
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
162
1
::Own_Tracked_Alt
2740
1
::Own_Tracked_Alt_Rate
421
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
785
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
162
1
::Own_Tracked_Alt
2740
1
::Own_Tracked_Alt_Rate
421
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1
return
741
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
785
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
162
1
::Own_Tracked_Alt
2740
1
::Own_Tracked_Alt_Rate
421
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
785
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
162
1
::Own_Tracked_Alt
2740
1
::Own_Tracked_Alt_Rate
421
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
785
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
162
1
::Own_Tracked_Alt
2740
1
::Own_Tracked_Alt_Rate
421
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
785
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
162
1
::Own_Tracked_Alt
2740
1
::Own_Tracked_Alt_Rate
421
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
785
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
162
1
::Own_Tracked_Alt
2740
1
::Own_Tracked_Alt_Rate
421
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1

..ALIM():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
785
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
162
1
::Own_Tracked_Alt
2740
1
::Own_Tracked_Alt_Rate
421
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1
return
740
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
785
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
162
1
::Own_Tracked_Alt
2740
1
::Own_Tracked_Alt_Rate
421
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
13
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
785
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
162
1
::Own_Tracked_Alt
2740
1
::Own_Tracked_Alt_Rate
421
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
13
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
785
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
162
1
::Own_Tracked_Alt
2740
1
::Own_Tracked_Alt_Rate
421
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1
return
1
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
785
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
162
1
::Own_Tracked_Alt
2740
1
::Own_Tracked_Alt_Rate
421
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1
return
2
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
546
1
::Down_Separation
640
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2947
1
::Own_Tracked_Alt
2569
1
::Own_Tracked_Alt_Rate
544
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
546
1
::Down_Separation
640
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2947
1
::Own_Tracked_Alt
2569
1
::Own_Tracked_Alt_Rate
544
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
886
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
274
1
::Own_Tracked_Alt
2059
1
::Own_Tracked_Alt_Rate
459
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
886
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
274
1
::Own_Tracked_Alt
2059
1
::Own_Tracked_Alt_Rate
459
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
889
1
::Down_Separation
640
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4302
1
::Own_Tracked_Alt
3799
1
::Own_Tracked_Alt_Rate
100
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
889
1
::Down_Separation
640
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4302
1
::Own_Tracked_Alt
3799
1
::Own_Tracked_Alt_Rate
100
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
698
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
5526
1
::Own_Tracked_Alt
4165
1
::Own_Tracked_Alt_Rate
477
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
698
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
5526
1
::Own_Tracked_Alt
4165
1
::Own_Tracked_Alt_Rate
477
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
644
1
::Down_Separation
500
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
896
1
::Own_Tracked_Alt
2518
1
::Own_Tracked_Alt_Rate
298
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
644
1
::Down_Separation
500
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
896
1
::Own_Tracked_Alt
2518
1
::Own_Tracked_Alt_Rate
298
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
843
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4489
1
::Own_Tracked_Alt
1935
1
::Own_Tracked_Alt_Rate
2
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
843
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4489
1
::Own_Tracked_Alt
1935
1
::Own_Tracked_Alt_Rate
2
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
577
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
495
1
::Own_Tracked_Alt
2046
1
::Own_Tracked_Alt_Rate
389
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
577
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
495
1
::Own_Tracked_Alt
2046
1
::Own_Tracked_Alt_Rate
389
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
856
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1742
1
::Own_Tracked_Alt
2716
1
::Own_Tracked_Alt_Rate
320
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
856
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1742
1
::Own_Tracked_Alt
2716
1
::Own_Tracked_Alt_Rate
320
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
900
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
663
1
::Own_Tracked_Alt
3346
1
::Own_Tracked_Alt_Rate
507
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
900
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
663
1
::Own_Tracked_Alt
3346
1
::Own_Tracked_Alt_Rate
507
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
900
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
663
1
::Own_Tracked_Alt
3346
1
::Own_Tracked_Alt_Rate
507
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
900
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
663
1
::Own_Tracked_Alt
3346
1
::Own_Tracked_Alt_Rate
507
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1
return
740
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
900
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
663
1
::Own_Tracked_Alt
3346
1
::Own_Tracked_Alt_Rate
507
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
900
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
663
1
::Own_Tracked_Alt
3346
1
::Own_Tracked_Alt_Rate
507
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
900
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
663
1
::Own_Tracked_Alt
3346
1
::Own_Tracked_Alt_Rate
507
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
900
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
663
1
::Own_Tracked_Alt
3346
1
::Own_Tracked_Alt_Rate
507
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
900
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
663
1
::Own_Tracked_Alt
3346
1
::Own_Tracked_Alt_Rate
507
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
900
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
663
1
::Own_Tracked_Alt
3346
1
::Own_Tracked_Alt_Rate
507
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
900
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
663
1
::Own_Tracked_Alt
3346
1
::Own_Tracked_Alt_Rate
507
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
900
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
663
1
::Own_Tracked_Alt
3346
1
::Own_Tracked_Alt_Rate
507
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1
return
740
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
900
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
663
1
::Own_Tracked_Alt
3346
1
::Own_Tracked_Alt_Rate
507
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
900
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
663
1
::Own_Tracked_Alt
3346
1
::Own_Tracked_Alt_Rate
507
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
900
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
663
1
::Own_Tracked_Alt
3346
1
::Own_Tracked_Alt_Rate
507
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
900
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
663
1
::Own_Tracked_Alt
3346
1
::Own_Tracked_Alt_Rate
507
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
995
1
::Down_Separation
399
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1262
1
::Own_Tracked_Alt
3499
1
::Own_Tracked_Alt_Rate
70
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
995
1
::Down_Separation
399
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1262
1
::Own_Tracked_Alt
3499
1
::Own_Tracked_Alt_Rate
70
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
656
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2307
1
::Own_Tracked_Alt
4956
1
::Own_Tracked_Alt_Rate
595
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
656
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2307
1
::Own_Tracked_Alt
4956
1
::Own_Tracked_Alt_Rate
595
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
878
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1842
1
::Own_Tracked_Alt
4939
1
::Own_Tracked_Alt_Rate
250
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
878
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1842
1
::Own_Tracked_Alt
4939
1
::Own_Tracked_Alt_Rate
250
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
591
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
2790
1
::Own_Tracked_Alt
1124
1
::Own_Tracked_Alt_Rate
287
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
591
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
2790
1
::Own_Tracked_Alt
1124
1
::Own_Tracked_Alt_Rate
287
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
785
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
2187
1
::Own_Tracked_Alt
2802
1
::Own_Tracked_Alt_Rate
447
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
785
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
2187
1
::Own_Tracked_Alt
2802
1
::Own_Tracked_Alt_Rate
447
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
904
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
419
1
::Own_Tracked_Alt
2361
1
::Own_Tracked_Alt_Rate
527
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
904
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
419
1
::Own_Tracked_Alt
2361
1
::Own_Tracked_Alt_Rate
527
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
619
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4568
1
::Own_Tracked_Alt
197
1
::Own_Tracked_Alt_Rate
287
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
619
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4568
1
::Own_Tracked_Alt
197
1
::Own_Tracked_Alt_Rate
287
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
619
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4568
1
::Own_Tracked_Alt
197
1
::Own_Tracked_Alt_Rate
287
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
619
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4568
1
::Own_Tracked_Alt
197
1
::Own_Tracked_Alt_Rate
287
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
600
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
619
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4568
1
::Own_Tracked_Alt
197
1
::Own_Tracked_Alt_Rate
287
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
619
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4568
1
::Own_Tracked_Alt
197
1
::Own_Tracked_Alt_Rate
287
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
619
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4568
1
::Own_Tracked_Alt
197
1
::Own_Tracked_Alt_Rate
287
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
619
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4568
1
::Own_Tracked_Alt
197
1
::Own_Tracked_Alt_Rate
287
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
619
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4568
1
::Own_Tracked_Alt
197
1
::Own_Tracked_Alt_Rate
287
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..ALIM():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
619
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4568
1
::Own_Tracked_Alt
197
1
::Own_Tracked_Alt_Rate
287
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
640
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
619
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4568
1
::Own_Tracked_Alt
197
1
::Own_Tracked_Alt_Rate
287
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
619
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4568
1
::Own_Tracked_Alt
197
1
::Own_Tracked_Alt_Rate
287
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
619
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4568
1
::Own_Tracked_Alt
197
1
::Own_Tracked_Alt_Rate
287
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
1
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
619
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4568
1
::Own_Tracked_Alt
197
1
::Own_Tracked_Alt_Rate
287
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
619
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4568
1
::Own_Tracked_Alt
197
1
::Own_Tracked_Alt_Rate
287
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
619
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4568
1
::Own_Tracked_Alt
197
1
::Own_Tracked_Alt_Rate
287
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
600
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
619
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4568
1
::Own_Tracked_Alt
197
1
::Own_Tracked_Alt_Rate
287
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
619
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4568
1
::Own_Tracked_Alt
197
1
::Own_Tracked_Alt_Rate
287
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
619
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4568
1
::Own_Tracked_Alt
197
1
::Own_Tracked_Alt_Rate
287
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..ALIM():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
619
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4568
1
::Own_Tracked_Alt
197
1
::Own_Tracked_Alt_Rate
287
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
640
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
619
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4568
1
::Own_Tracked_Alt
197
1
::Own_Tracked_Alt_Rate
287
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
619
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4568
1
::Own_Tracked_Alt
197
1
::Own_Tracked_Alt_Rate
287
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
1
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5117
1
::Own_Tracked_Alt
380
1
::Own_Tracked_Alt_Rate
232
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5117
1
::Own_Tracked_Alt
380
1
::Own_Tracked_Alt_Rate
232
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5117
1
::Own_Tracked_Alt
380
1
::Own_Tracked_Alt_Rate
232
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5117
1
::Own_Tracked_Alt
380
1
::Own_Tracked_Alt_Rate
232
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
740
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5117
1
::Own_Tracked_Alt
380
1
::Own_Tracked_Alt_Rate
232
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5117
1
::Own_Tracked_Alt
380
1
::Own_Tracked_Alt_Rate
232
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5117
1
::Own_Tracked_Alt
380
1
::Own_Tracked_Alt_Rate
232
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5117
1
::Own_Tracked_Alt
380
1
::Own_Tracked_Alt_Rate
232
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5117
1
::Own_Tracked_Alt
380
1
::Own_Tracked_Alt_Rate
232
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..ALIM():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5117
1
::Own_Tracked_Alt
380
1
::Own_Tracked_Alt_Rate
232
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
500
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5117
1
::Own_Tracked_Alt
380
1
::Own_Tracked_Alt_Rate
232
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5117
1
::Own_Tracked_Alt
380
1
::Own_Tracked_Alt_Rate
232
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5117
1
::Own_Tracked_Alt
380
1
::Own_Tracked_Alt_Rate
232
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
1
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5117
1
::Own_Tracked_Alt
380
1
::Own_Tracked_Alt_Rate
232
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5117
1
::Own_Tracked_Alt
380
1
::Own_Tracked_Alt_Rate
232
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5117
1
::Own_Tracked_Alt
380
1
::Own_Tracked_Alt_Rate
232
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
740
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5117
1
::Own_Tracked_Alt
380
1
::Own_Tracked_Alt_Rate
232
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5117
1
::Own_Tracked_Alt
380
1
::Own_Tracked_Alt_Rate
232
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5117
1
::Own_Tracked_Alt
380
1
::Own_Tracked_Alt_Rate
232
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..ALIM():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5117
1
::Own_Tracked_Alt
380
1
::Own_Tracked_Alt_Rate
232
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
500
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5117
1
::Own_Tracked_Alt
380
1
::Own_Tracked_Alt_Rate
232
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5117
1
::Own_Tracked_Alt
380
1
::Own_Tracked_Alt_Rate
232
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
1
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
860
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
5657
1
::Own_Tracked_Alt
602
1
::Own_Tracked_Alt_Rate
331
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
860
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
5657
1
::Own_Tracked_Alt
602
1
::Own_Tracked_Alt_Rate
331
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
661
1
::Down_Separation
399
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5316
1
::Own_Tracked_Alt
767
1
::Own_Tracked_Alt_Rate
26
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
661
1
::Down_Separation
399
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5316
1
::Own_Tracked_Alt
767
1
::Own_Tracked_Alt_Rate
26
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
534
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1528
1
::Own_Tracked_Alt
5360
1
::Own_Tracked_Alt_Rate
149
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
534
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1528
1
::Own_Tracked_Alt
5360
1
::Own_Tracked_Alt_Rate
149
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
774
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
61
1
::Own_Tracked_Alt
1231
1
::Own_Tracked_Alt_Rate
234
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
774
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
61
1
::Own_Tracked_Alt
1231
1
::Own_Tracked_Alt_Rate
234
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
804
1
::Down_Separation
501
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1152
1
::Own_Tracked_Alt
3514
1
::Own_Tracked_Alt_Rate
152
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
804
1
::Down_Separation
501
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1152
1
::Own_Tracked_Alt
3514
1
::Own_Tracked_Alt_Rate
152
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
887
1
::Down_Separation
739
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2346
1
::Own_Tracked_Alt
1725
1
::Own_Tracked_Alt_Rate
477
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
887
1
::Down_Separation
739
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2346
1
::Own_Tracked_Alt
1725
1
::Own_Tracked_Alt_Rate
477
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
808
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
661
1
::Own_Tracked_Alt
946
1
::Own_Tracked_Alt_Rate
546
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
808
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
661
1
::Own_Tracked_Alt
946
1
::Own_Tracked_Alt_Rate
546
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
808
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
661
1
::Own_Tracked_Alt
946
1
::Own_Tracked_Alt_Rate
546
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
808
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
661
1
::Own_Tracked_Alt
946
1
::Own_Tracked_Alt_Rate
546
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
400
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
808
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
661
1
::Own_Tracked_Alt
946
1
::Own_Tracked_Alt_Rate
546
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
808
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
661
1
::Own_Tracked_Alt
946
1
::Own_Tracked_Alt_Rate
546
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
808
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
661
1
::Own_Tracked_Alt
946
1
::Own_Tracked_Alt_Rate
546
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..ALIM():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
808
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
661
1
::Own_Tracked_Alt
946
1
::Own_Tracked_Alt_Rate
546
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
500
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
808
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
661
1
::Own_Tracked_Alt
946
1
::Own_Tracked_Alt_Rate
546
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
808
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
661
1
::Own_Tracked_Alt
946
1
::Own_Tracked_Alt_Rate
546
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
808
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
661
1
::Own_Tracked_Alt
946
1
::Own_Tracked_Alt_Rate
546
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
808
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
661
1
::Own_Tracked_Alt
946
1
::Own_Tracked_Alt_Rate
546
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
400
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
808
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
661
1
::Own_Tracked_Alt
946
1
::Own_Tracked_Alt_Rate
546
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
808
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
661
1
::Own_Tracked_Alt
946
1
::Own_Tracked_Alt_Rate
546
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
808
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
661
1
::Own_Tracked_Alt
946
1
::Own_Tracked_Alt_Rate
546
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
808
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
661
1
::Own_Tracked_Alt
946
1
::Own_Tracked_Alt_Rate
546
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
808
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
661
1
::Own_Tracked_Alt
946
1
::Own_Tracked_Alt_Rate
546
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..ALIM():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
808
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
661
1
::Own_Tracked_Alt
946
1
::Own_Tracked_Alt_Rate
546
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
500
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
808
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
661
1
::Own_Tracked_Alt
946
1
::Own_Tracked_Alt_Rate
546
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
808
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
661
1
::Own_Tracked_Alt
946
1
::Own_Tracked_Alt_Rate
546
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
800
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
284
1
::Own_Tracked_Alt
2067
1
::Own_Tracked_Alt_Rate
586
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
800
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
284
1
::Own_Tracked_Alt
2067
1
::Own_Tracked_Alt_Rate
586
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
800
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
284
1
::Own_Tracked_Alt
2067
1
::Own_Tracked_Alt_Rate
586
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
800
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
284
1
::Own_Tracked_Alt
2067
1
::Own_Tracked_Alt_Rate
586
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
840
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
800
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
284
1
::Own_Tracked_Alt
2067
1
::Own_Tracked_Alt_Rate
586
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
800
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
284
1
::Own_Tracked_Alt
2067
1
::Own_Tracked_Alt_Rate
586
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
800
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
284
1
::Own_Tracked_Alt
2067
1
::Own_Tracked_Alt_Rate
586
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
800
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
284
1
::Own_Tracked_Alt
2067
1
::Own_Tracked_Alt_Rate
586
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
800
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
284
1
::Own_Tracked_Alt
2067
1
::Own_Tracked_Alt_Rate
586
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
800
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
284
1
::Own_Tracked_Alt
2067
1
::Own_Tracked_Alt_Rate
586
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
800
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
284
1
::Own_Tracked_Alt
2067
1
::Own_Tracked_Alt_Rate
586
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
800
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
284
1
::Own_Tracked_Alt
2067
1
::Own_Tracked_Alt_Rate
586
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
840
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
800
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
284
1
::Own_Tracked_Alt
2067
1
::Own_Tracked_Alt_Rate
586
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
800
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
284
1
::Own_Tracked_Alt
2067
1
::Own_Tracked_Alt_Rate
586
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
800
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
284
1
::Own_Tracked_Alt
2067
1
::Own_Tracked_Alt_Rate
586
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
800
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
284
1
::Own_Tracked_Alt
2067
1
::Own_Tracked_Alt_Rate
586
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
811
1
::Down_Separation
399
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3074
1
::Own_Tracked_Alt
2117
1
::Own_Tracked_Alt_Rate
222
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
811
1
::Down_Separation
399
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3074
1
::Own_Tracked_Alt
2117
1
::Own_Tracked_Alt_Rate
222
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
661
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5207
1
::Own_Tracked_Alt
963
1
::Own_Tracked_Alt_Rate
177
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
661
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5207
1
::Own_Tracked_Alt
963
1
::Own_Tracked_Alt_Rate
177
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
995
1
::Down_Separation
501
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
905
1
::Own_Tracked_Alt
2133
1
::Own_Tracked_Alt_Rate
218
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
995
1
::Down_Separation
501
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
905
1
::Own_Tracked_Alt
2133
1
::Own_Tracked_Alt_Rate
218
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
788
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2105
1
::Own_Tracked_Alt
113
1
::Own_Tracked_Alt_Rate
177
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
788
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2105
1
::Own_Tracked_Alt
113
1
::Own_Tracked_Alt_Rate
177
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
906
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
111
1
::Own_Tracked_Alt
4284
1
::Own_Tracked_Alt_Rate
439
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
906
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
111
1
::Own_Tracked_Alt
4284
1
::Own_Tracked_Alt_Rate
439
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
537
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1241
1
::Own_Tracked_Alt
1397
1
::Own_Tracked_Alt_Rate
427
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
537
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1241
1
::Own_Tracked_Alt
1397
1
::Own_Tracked_Alt_Rate
427
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
876
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
271
1
::Own_Tracked_Alt
508
1
::Own_Tracked_Alt_Rate
401
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
876
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
271
1
::Own_Tracked_Alt
508
1
::Own_Tracked_Alt_Rate
401
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
876
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
271
1
::Own_Tracked_Alt
508
1
::Own_Tracked_Alt_Rate
401
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
876
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
271
1
::Own_Tracked_Alt
508
1
::Own_Tracked_Alt_Rate
401
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
401
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
876
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
271
1
::Own_Tracked_Alt
508
1
::Own_Tracked_Alt_Rate
401
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
876
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
271
1
::Own_Tracked_Alt
508
1
::Own_Tracked_Alt_Rate
401
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
876
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
271
1
::Own_Tracked_Alt
508
1
::Own_Tracked_Alt_Rate
401
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
876
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
271
1
::Own_Tracked_Alt
508
1
::Own_Tracked_Alt_Rate
401
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
876
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
271
1
::Own_Tracked_Alt
508
1
::Own_Tracked_Alt_Rate
401
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
876
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
271
1
::Own_Tracked_Alt
508
1
::Own_Tracked_Alt_Rate
401
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
876
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
271
1
::Own_Tracked_Alt
508
1
::Own_Tracked_Alt_Rate
401
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
876
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
271
1
::Own_Tracked_Alt
508
1
::Own_Tracked_Alt_Rate
401
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
401
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
876
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
271
1
::Own_Tracked_Alt
508
1
::Own_Tracked_Alt_Rate
401
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
876
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
271
1
::Own_Tracked_Alt
508
1
::Own_Tracked_Alt_Rate
401
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
876
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
271
1
::Own_Tracked_Alt
508
1
::Own_Tracked_Alt_Rate
401
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
876
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
271
1
::Own_Tracked_Alt
508
1
::Own_Tracked_Alt_Rate
401
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
548
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
523
1
::Own_Tracked_Alt
2001
1
::Own_Tracked_Alt_Rate
399
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
548
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
523
1
::Own_Tracked_Alt
2001
1
::Own_Tracked_Alt_Rate
399
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
801
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
504
1
::Own_Tracked_Alt
5536
1
::Own_Tracked_Alt_Rate
450
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
801
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
504
1
::Own_Tracked_Alt
5536
1
::Own_Tracked_Alt_Rate
450
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
921
1
::Down_Separation
500
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
3826
1
::Own_Tracked_Alt
2166
1
::Own_Tracked_Alt_Rate
315
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
921
1
::Down_Separation
500
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
3826
1
::Own_Tracked_Alt
2166
1
::Own_Tracked_Alt_Rate
315
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
958
1
::Down_Separation
640
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4932
1
::Own_Tracked_Alt
1971
1
::Own_Tracked_Alt_Rate
138
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
958
1
::Down_Separation
640
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4932
1
::Own_Tracked_Alt
1971
1
::Own_Tracked_Alt_Rate
138
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
661
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
2852
1
::Own_Tracked_Alt
23
1
::Own_Tracked_Alt_Rate
469
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
661
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
2852
1
::Own_Tracked_Alt
23
1
::Own_Tracked_Alt_Rate
469
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
878
1
::Down_Separation
399
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3803
1
::Own_Tracked_Alt
5906
1
::Own_Tracked_Alt_Rate
588
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
878
1
::Down_Separation
399
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3803
1
::Own_Tracked_Alt
5906
1
::Own_Tracked_Alt_Rate
588
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
664
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2579
1
::Own_Tracked_Alt
3757
1
::Own_Tracked_Alt_Rate
24
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
664
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2579
1
::Own_Tracked_Alt
3757
1
::Own_Tracked_Alt_Rate
24
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
564
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
199
1
::Own_Tracked_Alt
463
1
::Own_Tracked_Alt_Rate
166
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
564
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
199
1
::Own_Tracked_Alt
463
1
::Own_Tracked_Alt_Rate
166
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
787
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
326
1
::Own_Tracked_Alt
3296
1
::Own_Tracked_Alt_Rate
306
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
787
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
326
1
::Own_Tracked_Alt
3296
1
::Own_Tracked_Alt_Rate
306
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
843
1
::Down_Separation
499
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2365
1
::Own_Tracked_Alt
154
1
::Own_Tracked_Alt_Rate
327
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
843
1
::Down_Separation
499
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2365
1
::Own_Tracked_Alt
154
1
::Own_Tracked_Alt_Rate
327
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
669
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
2803
1
::Own_Tracked_Alt
287
1
::Own_Tracked_Alt_Rate
436
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
669
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
2803
1
::Own_Tracked_Alt
287
1
::Own_Tracked_Alt_Rate
436
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
734
1
::Down_Separation
499
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5472
1
::Own_Tracked_Alt
2049
1
::Own_Tracked_Alt_Rate
280
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
734
1
::Down_Separation
499
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5472
1
::Own_Tracked_Alt
2049
1
::Own_Tracked_Alt_Rate
280
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
578
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4785
1
::Own_Tracked_Alt
1170
1
::Own_Tracked_Alt_Rate
526
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
578
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4785
1
::Own_Tracked_Alt
1170
1
::Own_Tracked_Alt_Rate
526
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
541
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
687
1
::Own_Tracked_Alt
3553
1
::Own_Tracked_Alt_Rate
365
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
541
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
687
1
::Own_Tracked_Alt
3553
1
::Own_Tracked_Alt_Rate
365
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
530
1
::Down_Separation
640
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1555
1
::Own_Tracked_Alt
129
1
::Own_Tracked_Alt_Rate
519
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
530
1
::Down_Separation
640
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1555
1
::Own_Tracked_Alt
129
1
::Own_Tracked_Alt_Rate
519
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
847
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4481
1
::Own_Tracked_Alt
2379
1
::Own_Tracked_Alt_Rate
193
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
847
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4481
1
::Own_Tracked_Alt
2379
1
::Own_Tracked_Alt_Rate
193
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
867
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
153
1
::Own_Tracked_Alt
1211
1
::Own_Tracked_Alt_Rate
581
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
867
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
153
1
::Own_Tracked_Alt
1211
1
::Own_Tracked_Alt_Rate
581
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
607
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4883
1
::Own_Tracked_Alt
4250
1
::Own_Tracked_Alt_Rate
14
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
607
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4883
1
::Own_Tracked_Alt
4250
1
::Own_Tracked_Alt_Rate
14
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
607
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4883
1
::Own_Tracked_Alt
4250
1
::Own_Tracked_Alt_Rate
14
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
607
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4883
1
::Own_Tracked_Alt
4250
1
::Own_Tracked_Alt_Rate
14
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
399
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
607
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4883
1
::Own_Tracked_Alt
4250
1
::Own_Tracked_Alt_Rate
14
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
607
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4883
1
::Own_Tracked_Alt
4250
1
::Own_Tracked_Alt_Rate
14
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
607
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4883
1
::Own_Tracked_Alt
4250
1
::Own_Tracked_Alt_Rate
14
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
607
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4883
1
::Own_Tracked_Alt
4250
1
::Own_Tracked_Alt_Rate
14
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
607
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4883
1
::Own_Tracked_Alt
4250
1
::Own_Tracked_Alt_Rate
14
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
607
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4883
1
::Own_Tracked_Alt
4250
1
::Own_Tracked_Alt_Rate
14
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
399
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
607
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4883
1
::Own_Tracked_Alt
4250
1
::Own_Tracked_Alt_Rate
14
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
607
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4883
1
::Own_Tracked_Alt
4250
1
::Own_Tracked_Alt_Rate
14
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
607
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4883
1
::Own_Tracked_Alt
4250
1
::Own_Tracked_Alt_Rate
14
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
607
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4883
1
::Own_Tracked_Alt
4250
1
::Own_Tracked_Alt_Rate
14
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
607
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4883
1
::Own_Tracked_Alt
4250
1
::Own_Tracked_Alt_Rate
14
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
607
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4883
1
::Own_Tracked_Alt
4250
1
::Own_Tracked_Alt_Rate
14
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
558
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4457
1
::Own_Tracked_Alt
84
1
::Own_Tracked_Alt_Rate
275
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
558
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4457
1
::Own_Tracked_Alt
84
1
::Own_Tracked_Alt_Rate
275
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
526
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2071
1
::Own_Tracked_Alt
751
1
::Own_Tracked_Alt_Rate
595
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
526
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2071
1
::Own_Tracked_Alt
751
1
::Own_Tracked_Alt_Rate
595
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
745
1
::Down_Separation
399
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
245
1
::Own_Tracked_Alt
730
1
::Own_Tracked_Alt_Rate
516
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
745
1
::Down_Separation
399
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
245
1
::Own_Tracked_Alt
730
1
::Own_Tracked_Alt_Rate
516
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
812
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
690
1
::Own_Tracked_Alt
4165
1
::Own_Tracked_Alt_Rate
80
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
812
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
690
1
::Own_Tracked_Alt
4165
1
::Own_Tracked_Alt_Rate
80
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
785
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
554
1
::Own_Tracked_Alt
4931
1
::Own_Tracked_Alt_Rate
240
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
785
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
554
1
::Own_Tracked_Alt
4931
1
::Own_Tracked_Alt_Rate
240
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
540
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
7
1
::Own_Tracked_Alt
672
1
::Own_Tracked_Alt_Rate
233
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
540
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
7
1
::Own_Tracked_Alt
672
1
::Own_Tracked_Alt_Rate
233
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
756
1
::Down_Separation
640
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3339
1
::Own_Tracked_Alt
562
1
::Own_Tracked_Alt_Rate
415
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
756
1
::Down_Separation
640
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3339
1
::Own_Tracked_Alt
562
1
::Own_Tracked_Alt_Rate
415
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
695
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2038
1
::Own_Tracked_Alt
55
1
::Own_Tracked_Alt_Rate
100
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
695
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2038
1
::Own_Tracked_Alt
55
1
::Own_Tracked_Alt_Rate
100
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
559
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
4507
1
::Own_Tracked_Alt
1883
1
::Own_Tracked_Alt_Rate
613
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
559
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
4507
1
::Own_Tracked_Alt
1883
1
::Own_Tracked_Alt_Rate
613
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
676
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
5295
1
::Own_Tracked_Alt
566
1
::Own_Tracked_Alt_Rate
287
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
676
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
5295
1
::Own_Tracked_Alt
566
1
::Own_Tracked_Alt_Rate
287
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
571
1
::Down_Separation
500
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
850
1
::Own_Tracked_Alt
3403
1
::Own_Tracked_Alt_Rate
576
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
571
1
::Down_Separation
500
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
850
1
::Own_Tracked_Alt
3403
1
::Own_Tracked_Alt_Rate
576
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
831
1
::Down_Separation
399
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3882
1
::Own_Tracked_Alt
468
1
::Own_Tracked_Alt_Rate
108
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
831
1
::Down_Separation
399
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3882
1
::Own_Tracked_Alt
468
1
::Own_Tracked_Alt_Rate
108
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
794
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2901
1
::Own_Tracked_Alt
562
1
::Own_Tracked_Alt_Rate
577
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
794
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2901
1
::Own_Tracked_Alt
562
1
::Own_Tracked_Alt_Rate
577
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
794
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2901
1
::Own_Tracked_Alt
562
1
::Own_Tracked_Alt_Rate
577
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
794
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2901
1
::Own_Tracked_Alt
562
1
::Own_Tracked_Alt_Rate
577
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
599
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
794
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2901
1
::Own_Tracked_Alt
562
1
::Own_Tracked_Alt_Rate
577
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
794
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2901
1
::Own_Tracked_Alt
562
1
::Own_Tracked_Alt_Rate
577
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
794
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2901
1
::Own_Tracked_Alt
562
1
::Own_Tracked_Alt_Rate
577
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
794
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2901
1
::Own_Tracked_Alt
562
1
::Own_Tracked_Alt_Rate
577
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
794
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2901
1
::Own_Tracked_Alt
562
1
::Own_Tracked_Alt_Rate
577
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..ALIM():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
794
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2901
1
::Own_Tracked_Alt
562
1
::Own_Tracked_Alt_Rate
577
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
640
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
794
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2901
1
::Own_Tracked_Alt
562
1
::Own_Tracked_Alt_Rate
577
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
794
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2901
1
::Own_Tracked_Alt
562
1
::Own_Tracked_Alt_Rate
577
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
794
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2901
1
::Own_Tracked_Alt
562
1
::Own_Tracked_Alt_Rate
577
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
1
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
794
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2901
1
::Own_Tracked_Alt
562
1
::Own_Tracked_Alt_Rate
577
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
794
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2901
1
::Own_Tracked_Alt
562
1
::Own_Tracked_Alt_Rate
577
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
794
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2901
1
::Own_Tracked_Alt
562
1
::Own_Tracked_Alt_Rate
577
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
599
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
794
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2901
1
::Own_Tracked_Alt
562
1
::Own_Tracked_Alt_Rate
577
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
794
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2901
1
::Own_Tracked_Alt
562
1
::Own_Tracked_Alt_Rate
577
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
794
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2901
1
::Own_Tracked_Alt
562
1
::Own_Tracked_Alt_Rate
577
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..ALIM():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
794
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2901
1
::Own_Tracked_Alt
562
1
::Own_Tracked_Alt_Rate
577
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
640
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
794
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2901
1
::Own_Tracked_Alt
562
1
::Own_Tracked_Alt_Rate
577
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
794
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2901
1
::Own_Tracked_Alt
562
1
::Own_Tracked_Alt_Rate
577
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
1
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
680
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
186
1
::Own_Tracked_Alt
505
1
::Own_Tracked_Alt_Rate
44
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
680
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
186
1
::Own_Tracked_Alt
505
1
::Own_Tracked_Alt_Rate
44
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
924
1
::Down_Separation
499
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
533
1
::Own_Tracked_Alt
1568
1
::Own_Tracked_Alt_Rate
86
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
924
1
::Down_Separation
499
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
533
1
::Own_Tracked_Alt
1568
1
::Own_Tracked_Alt_Rate
86
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
833
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2255
1
::Own_Tracked_Alt
4117
1
::Own_Tracked_Alt_Rate
424
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
833
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2255
1
::Own_Tracked_Alt
4117
1
::Own_Tracked_Alt_Rate
424
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
833
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2255
1
::Own_Tracked_Alt
4117
1
::Own_Tracked_Alt_Rate
424
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
833
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2255
1
::Own_Tracked_Alt
4117
1
::Own_Tracked_Alt_Rate
424
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
501
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
833
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2255
1
::Own_Tracked_Alt
4117
1
::Own_Tracked_Alt_Rate
424
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
833
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2255
1
::Own_Tracked_Alt
4117
1
::Own_Tracked_Alt_Rate
424
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
833
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2255
1
::Own_Tracked_Alt
4117
1
::Own_Tracked_Alt_Rate
424
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
833
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2255
1
::Own_Tracked_Alt
4117
1
::Own_Tracked_Alt_Rate
424
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
833
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2255
1
::Own_Tracked_Alt
4117
1
::Own_Tracked_Alt_Rate
424
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
833
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2255
1
::Own_Tracked_Alt
4117
1
::Own_Tracked_Alt_Rate
424
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
833
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2255
1
::Own_Tracked_Alt
4117
1
::Own_Tracked_Alt_Rate
424
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
833
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2255
1
::Own_Tracked_Alt
4117
1
::Own_Tracked_Alt_Rate
424
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
501
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
833
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2255
1
::Own_Tracked_Alt
4117
1
::Own_Tracked_Alt_Rate
424
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
833
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2255
1
::Own_Tracked_Alt
4117
1
::Own_Tracked_Alt_Rate
424
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
833
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2255
1
::Own_Tracked_Alt
4117
1
::Own_Tracked_Alt_Rate
424
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
833
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2255
1
::Own_Tracked_Alt
4117
1
::Own_Tracked_Alt_Rate
424
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
759
1
::Down_Separation
640
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4793
1
::Own_Tracked_Alt
1552
1
::Own_Tracked_Alt_Rate
265
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
759
1
::Down_Separation
640
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4793
1
::Own_Tracked_Alt
1552
1
::Own_Tracked_Alt_Rate
265
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
973
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4409
1
::Own_Tracked_Alt
1209
1
::Own_Tracked_Alt_Rate
444
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
973
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4409
1
::Own_Tracked_Alt
1209
1
::Own_Tracked_Alt_Rate
444
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
739
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
632
1
::Own_Tracked_Alt
5287
1
::Own_Tracked_Alt_Rate
252
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
739
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
632
1
::Own_Tracked_Alt
5287
1
::Own_Tracked_Alt_Rate
252
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
739
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
632
1
::Own_Tracked_Alt
5287
1
::Own_Tracked_Alt_Rate
252
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
739
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
632
1
::Own_Tracked_Alt
5287
1
::Own_Tracked_Alt_Rate
252
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
840
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
739
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
632
1
::Own_Tracked_Alt
5287
1
::Own_Tracked_Alt_Rate
252
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
739
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
632
1
::Own_Tracked_Alt
5287
1
::Own_Tracked_Alt_Rate
252
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
739
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
632
1
::Own_Tracked_Alt
5287
1
::Own_Tracked_Alt_Rate
252
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
739
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
632
1
::Own_Tracked_Alt
5287
1
::Own_Tracked_Alt_Rate
252
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
739
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
632
1
::Own_Tracked_Alt
5287
1
::Own_Tracked_Alt_Rate
252
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
739
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
632
1
::Own_Tracked_Alt
5287
1
::Own_Tracked_Alt_Rate
252
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
739
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
632
1
::Own_Tracked_Alt
5287
1
::Own_Tracked_Alt_Rate
252
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
739
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
632
1
::Own_Tracked_Alt
5287
1
::Own_Tracked_Alt_Rate
252
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
840
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
739
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
632
1
::Own_Tracked_Alt
5287
1
::Own_Tracked_Alt_Rate
252
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
739
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
632
1
::Own_Tracked_Alt
5287
1
::Own_Tracked_Alt_Rate
252
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
739
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
632
1
::Own_Tracked_Alt
5287
1
::Own_Tracked_Alt_Rate
252
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
739
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
632
1
::Own_Tracked_Alt
5287
1
::Own_Tracked_Alt_Rate
252
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
912
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3449
1
::Own_Tracked_Alt
2658
1
::Own_Tracked_Alt_Rate
192
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
912
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3449
1
::Own_Tracked_Alt
2658
1
::Own_Tracked_Alt_Rate
192
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
750
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2611
1
::Own_Tracked_Alt
5376
1
::Own_Tracked_Alt_Rate
523
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
750
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2611
1
::Own_Tracked_Alt
5376
1
::Own_Tracked_Alt_Rate
523
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
953
1
::Down_Separation
499
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
672
1
::Own_Tracked_Alt
1508
1
::Own_Tracked_Alt_Rate
132
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
953
1
::Down_Separation
499
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
672
1
::Own_Tracked_Alt
1508
1
::Own_Tracked_Alt_Rate
132
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
782
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5295
1
::Own_Tracked_Alt
513
1
::Own_Tracked_Alt_Rate
224
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
782
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5295
1
::Own_Tracked_Alt
513
1
::Own_Tracked_Alt_Rate
224
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
782
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5295
1
::Own_Tracked_Alt
513
1
::Own_Tracked_Alt_Rate
224
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
782
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5295
1
::Own_Tracked_Alt
513
1
::Own_Tracked_Alt_Rate
224
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
641
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
782
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5295
1
::Own_Tracked_Alt
513
1
::Own_Tracked_Alt_Rate
224
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
782
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5295
1
::Own_Tracked_Alt
513
1
::Own_Tracked_Alt_Rate
224
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
782
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5295
1
::Own_Tracked_Alt
513
1
::Own_Tracked_Alt_Rate
224
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
782
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5295
1
::Own_Tracked_Alt
513
1
::Own_Tracked_Alt_Rate
224
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
782
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5295
1
::Own_Tracked_Alt
513
1
::Own_Tracked_Alt_Rate
224
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..ALIM():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
782
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5295
1
::Own_Tracked_Alt
513
1
::Own_Tracked_Alt_Rate
224
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
400
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
782
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5295
1
::Own_Tracked_Alt
513
1
::Own_Tracked_Alt_Rate
224
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
782
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5295
1
::Own_Tracked_Alt
513
1
::Own_Tracked_Alt_Rate
224
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
782
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5295
1
::Own_Tracked_Alt
513
1
::Own_Tracked_Alt_Rate
224
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
782
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5295
1
::Own_Tracked_Alt
513
1
::Own_Tracked_Alt_Rate
224
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
641
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
782
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5295
1
::Own_Tracked_Alt
513
1
::Own_Tracked_Alt_Rate
224
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
782
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5295
1
::Own_Tracked_Alt
513
1
::Own_Tracked_Alt_Rate
224
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
782
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5295
1
::Own_Tracked_Alt
513
1
::Own_Tracked_Alt_Rate
224
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..ALIM():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
782
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5295
1
::Own_Tracked_Alt
513
1
::Own_Tracked_Alt_Rate
224
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
400
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
782
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5295
1
::Own_Tracked_Alt
513
1
::Own_Tracked_Alt_Rate
224
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
782
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5295
1
::Own_Tracked_Alt
513
1
::Own_Tracked_Alt_Rate
224
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
782
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5295
1
::Own_Tracked_Alt
513
1
::Own_Tracked_Alt_Rate
224
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
782
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5295
1
::Own_Tracked_Alt
513
1
::Own_Tracked_Alt_Rate
224
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
722
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
316
1
::Own_Tracked_Alt
1415
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
722
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
316
1
::Own_Tracked_Alt
1415
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
722
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
316
1
::Own_Tracked_Alt
1415
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
722
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
316
1
::Own_Tracked_Alt
1415
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
501
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
722
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
316
1
::Own_Tracked_Alt
1415
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
722
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
316
1
::Own_Tracked_Alt
1415
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
722
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
316
1
::Own_Tracked_Alt
1415
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..ALIM():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
722
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
316
1
::Own_Tracked_Alt
1415
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
400
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
722
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
316
1
::Own_Tracked_Alt
1415
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
722
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
316
1
::Own_Tracked_Alt
1415
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
722
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
316
1
::Own_Tracked_Alt
1415
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
722
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
316
1
::Own_Tracked_Alt
1415
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
722
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
316
1
::Own_Tracked_Alt
1415
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
722
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
316
1
::Own_Tracked_Alt
1415
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
501
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
722
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
316
1
::Own_Tracked_Alt
1415
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
722
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
316
1
::Own_Tracked_Alt
1415
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
722
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
316
1
::Own_Tracked_Alt
1415
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
722
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
316
1
::Own_Tracked_Alt
1415
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
722
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
316
1
::Own_Tracked_Alt
1415
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..ALIM():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
722
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
316
1
::Own_Tracked_Alt
1415
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
400
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
722
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
316
1
::Own_Tracked_Alt
1415
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
13
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
722
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
316
1
::Own_Tracked_Alt
1415
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
13
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
722
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
316
1
::Own_Tracked_Alt
1415
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
1
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
722
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
316
1
::Own_Tracked_Alt
1415
1
::Own_Tracked_Alt_Rate
245
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
2
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
836
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
308
1
::Own_Tracked_Alt
4086
1
::Own_Tracked_Alt_Rate
407
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
836
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
308
1
::Own_Tracked_Alt
4086
1
::Own_Tracked_Alt_Rate
407
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
994
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
687
1
::Own_Tracked_Alt
3194
1
::Own_Tracked_Alt_Rate
242
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
994
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
687
1
::Own_Tracked_Alt
3194
1
::Own_Tracked_Alt_Rate
242
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
644
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2448
1
::Own_Tracked_Alt
1986
1
::Own_Tracked_Alt_Rate
596
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
644
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2448
1
::Own_Tracked_Alt
1986
1
::Own_Tracked_Alt_Rate
596
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
644
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2448
1
::Own_Tracked_Alt
1986
1
::Own_Tracked_Alt_Rate
596
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
644
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2448
1
::Own_Tracked_Alt
1986
1
::Own_Tracked_Alt_Rate
596
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
741
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
644
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2448
1
::Own_Tracked_Alt
1986
1
::Own_Tracked_Alt_Rate
596
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
644
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2448
1
::Own_Tracked_Alt
1986
1
::Own_Tracked_Alt_Rate
596
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
644
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2448
1
::Own_Tracked_Alt
1986
1
::Own_Tracked_Alt_Rate
596
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
644
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2448
1
::Own_Tracked_Alt
1986
1
::Own_Tracked_Alt_Rate
596
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
644
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2448
1
::Own_Tracked_Alt
1986
1
::Own_Tracked_Alt_Rate
596
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..ALIM():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
644
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2448
1
::Own_Tracked_Alt
1986
1
::Own_Tracked_Alt_Rate
596
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
400
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
644
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2448
1
::Own_Tracked_Alt
1986
1
::Own_Tracked_Alt_Rate
596
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
644
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2448
1
::Own_Tracked_Alt
1986
1
::Own_Tracked_Alt_Rate
596
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
644
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2448
1
::Own_Tracked_Alt
1986
1
::Own_Tracked_Alt_Rate
596
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
644
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2448
1
::Own_Tracked_Alt
1986
1
::Own_Tracked_Alt_Rate
596
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
741
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
644
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2448
1
::Own_Tracked_Alt
1986
1
::Own_Tracked_Alt_Rate
596
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
644
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2448
1
::Own_Tracked_Alt
1986
1
::Own_Tracked_Alt_Rate
596
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
644
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2448
1
::Own_Tracked_Alt
1986
1
::Own_Tracked_Alt_Rate
596
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..ALIM():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
644
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2448
1
::Own_Tracked_Alt
1986
1
::Own_Tracked_Alt_Rate
596
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
400
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
644
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2448
1
::Own_Tracked_Alt
1986
1
::Own_Tracked_Alt_Rate
596
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
644
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2448
1
::Own_Tracked_Alt
1986
1
::Own_Tracked_Alt_Rate
596
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
644
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2448
1
::Own_Tracked_Alt
1986
1
::Own_Tracked_Alt_Rate
596
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
644
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2448
1
::Own_Tracked_Alt
1986
1
::Own_Tracked_Alt_Rate
596
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
935
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
3451
1
::Own_Tracked_Alt
792
1
::Own_Tracked_Alt_Rate
272
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
935
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
3451
1
::Own_Tracked_Alt
792
1
::Own_Tracked_Alt_Rate
272
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
690
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
43
1
::Own_Tracked_Alt
4560
1
::Own_Tracked_Alt_Rate
148
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
690
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
43
1
::Own_Tracked_Alt
4560
1
::Own_Tracked_Alt_Rate
148
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
690
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
43
1
::Own_Tracked_Alt
4560
1
::Own_Tracked_Alt_Rate
148
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
690
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
43
1
::Own_Tracked_Alt
4560
1
::Own_Tracked_Alt_Rate
148
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
741
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
690
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
43
1
::Own_Tracked_Alt
4560
1
::Own_Tracked_Alt_Rate
148
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
690
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
43
1
::Own_Tracked_Alt
4560
1
::Own_Tracked_Alt_Rate
148
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
690
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
43
1
::Own_Tracked_Alt
4560
1
::Own_Tracked_Alt_Rate
148
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
690
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
43
1
::Own_Tracked_Alt
4560
1
::Own_Tracked_Alt_Rate
148
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
690
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
43
1
::Own_Tracked_Alt
4560
1
::Own_Tracked_Alt_Rate
148
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
690
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
43
1
::Own_Tracked_Alt
4560
1
::Own_Tracked_Alt_Rate
148
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
690
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
43
1
::Own_Tracked_Alt
4560
1
::Own_Tracked_Alt_Rate
148
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
690
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
43
1
::Own_Tracked_Alt
4560
1
::Own_Tracked_Alt_Rate
148
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
741
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
690
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
43
1
::Own_Tracked_Alt
4560
1
::Own_Tracked_Alt_Rate
148
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
690
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
43
1
::Own_Tracked_Alt
4560
1
::Own_Tracked_Alt_Rate
148
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
690
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
43
1
::Own_Tracked_Alt
4560
1
::Own_Tracked_Alt_Rate
148
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
690
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
43
1
::Own_Tracked_Alt
4560
1
::Own_Tracked_Alt_Rate
148
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
741
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
596
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
376
1
::Own_Tracked_Alt
4634
1
::Own_Tracked_Alt_Rate
393
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
596
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
376
1
::Own_Tracked_Alt
4634
1
::Own_Tracked_Alt_Rate
393
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
538
1
::Down_Separation
499
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4237
1
::Own_Tracked_Alt
404
1
::Own_Tracked_Alt_Rate
384
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
538
1
::Down_Separation
499
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4237
1
::Own_Tracked_Alt
404
1
::Own_Tracked_Alt_Rate
384
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
799
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
351
1
::Own_Tracked_Alt
386
1
::Own_Tracked_Alt_Rate
380
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
799
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
351
1
::Own_Tracked_Alt
386
1
::Own_Tracked_Alt_Rate
380
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
640
1
::Down_Separation
499
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1271
1
::Own_Tracked_Alt
2175
1
::Own_Tracked_Alt_Rate
485
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
640
1
::Down_Separation
499
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1271
1
::Own_Tracked_Alt
2175
1
::Own_Tracked_Alt_Rate
485
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
884
1
::Down_Separation
640
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2052
1
::Own_Tracked_Alt
754
1
::Own_Tracked_Alt_Rate
323
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
884
1
::Down_Separation
640
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2052
1
::Own_Tracked_Alt
754
1
::Own_Tracked_Alt_Rate
323
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
635
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1142
1
::Own_Tracked_Alt_Rate
511
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
635
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1142
1
::Own_Tracked_Alt_Rate
511
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
635
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1142
1
::Own_Tracked_Alt_Rate
511
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
635
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1142
1
::Own_Tracked_Alt_Rate
511
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
840
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
635
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1142
1
::Own_Tracked_Alt_Rate
511
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
635
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1142
1
::Own_Tracked_Alt_Rate
511
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
635
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1142
1
::Own_Tracked_Alt_Rate
511
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
635
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1142
1
::Own_Tracked_Alt_Rate
511
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
635
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1142
1
::Own_Tracked_Alt_Rate
511
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..ALIM():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
635
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1142
1
::Own_Tracked_Alt_Rate
511
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
500
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
635
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1142
1
::Own_Tracked_Alt_Rate
511
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
635
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1142
1
::Own_Tracked_Alt_Rate
511
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
635
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1142
1
::Own_Tracked_Alt_Rate
511
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
635
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1142
1
::Own_Tracked_Alt_Rate
511
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
840
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
635
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1142
1
::Own_Tracked_Alt_Rate
511
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
635
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1142
1
::Own_Tracked_Alt_Rate
511
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
635
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1142
1
::Own_Tracked_Alt_Rate
511
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..ALIM():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
635
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1142
1
::Own_Tracked_Alt_Rate
511
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
500
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
635
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1142
1
::Own_Tracked_Alt_Rate
511
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
635
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1142
1
::Own_Tracked_Alt_Rate
511
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
635
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1142
1
::Own_Tracked_Alt_Rate
511
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
635
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4704
1
::Own_Tracked_Alt
1142
1
::Own_Tracked_Alt_Rate
511
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
781
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
3758
1
::Own_Tracked_Alt
1855
1
::Own_Tracked_Alt_Rate
408
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
781
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
3758
1
::Own_Tracked_Alt
1855
1
::Own_Tracked_Alt_Rate
408
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
757
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
300
1
::Own_Tracked_Alt
319
1
::Own_Tracked_Alt_Rate
51
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
757
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
300
1
::Own_Tracked_Alt
319
1
::Own_Tracked_Alt_Rate
51
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
757
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
300
1
::Own_Tracked_Alt
319
1
::Own_Tracked_Alt_Rate
51
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
757
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
300
1
::Own_Tracked_Alt
319
1
::Own_Tracked_Alt_Rate
51
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
401
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
757
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
300
1
::Own_Tracked_Alt
319
1
::Own_Tracked_Alt_Rate
51
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
757
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
300
1
::Own_Tracked_Alt
319
1
::Own_Tracked_Alt_Rate
51
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
757
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
300
1
::Own_Tracked_Alt
319
1
::Own_Tracked_Alt_Rate
51
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..ALIM():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
757
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
300
1
::Own_Tracked_Alt
319
1
::Own_Tracked_Alt_Rate
51
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
500
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
757
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
300
1
::Own_Tracked_Alt
319
1
::Own_Tracked_Alt_Rate
51
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
757
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
300
1
::Own_Tracked_Alt
319
1
::Own_Tracked_Alt_Rate
51
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
757
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
300
1
::Own_Tracked_Alt
319
1
::Own_Tracked_Alt_Rate
51
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
757
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
300
1
::Own_Tracked_Alt
319
1
::Own_Tracked_Alt_Rate
51
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
401
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
757
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
300
1
::Own_Tracked_Alt
319
1
::Own_Tracked_Alt_Rate
51
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
757
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
300
1
::Own_Tracked_Alt
319
1
::Own_Tracked_Alt_Rate
51
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
757
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
300
1
::Own_Tracked_Alt
319
1
::Own_Tracked_Alt_Rate
51
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
757
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
300
1
::Own_Tracked_Alt
319
1
::Own_Tracked_Alt_Rate
51
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
757
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
300
1
::Own_Tracked_Alt
319
1
::Own_Tracked_Alt_Rate
51
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..ALIM():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
757
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
300
1
::Own_Tracked_Alt
319
1
::Own_Tracked_Alt_Rate
51
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
500
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
757
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
300
1
::Own_Tracked_Alt
319
1
::Own_Tracked_Alt_Rate
51
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
757
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
300
1
::Own_Tracked_Alt
319
1
::Own_Tracked_Alt_Rate
51
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
526
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2174
1
::Own_Tracked_Alt
5505
1
::Own_Tracked_Alt_Rate
562
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
526
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2174
1
::Own_Tracked_Alt
5505
1
::Own_Tracked_Alt_Rate
562
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
639
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
867
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5389
1
::Own_Tracked_Alt
4266
1
::Own_Tracked_Alt_Rate
161
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
867
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5389
1
::Own_Tracked_Alt
4266
1
::Own_Tracked_Alt_Rate
161
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
640
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
693
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
482
1
::Own_Tracked_Alt
4557
1
::Own_Tracked_Alt_Rate
254
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
693
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
482
1
::Own_Tracked_Alt
4557
1
::Own_Tracked_Alt_Rate
254
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
693
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
482
1
::Own_Tracked_Alt
4557
1
::Own_Tracked_Alt_Rate
254
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
693
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
482
1
::Own_Tracked_Alt
4557
1
::Own_Tracked_Alt_Rate
254
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
840
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
693
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
482
1
::Own_Tracked_Alt
4557
1
::Own_Tracked_Alt_Rate
254
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
693
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
482
1
::Own_Tracked_Alt
4557
1
::Own_Tracked_Alt_Rate
254
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
693
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
482
1
::Own_Tracked_Alt
4557
1
::Own_Tracked_Alt_Rate
254
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
693
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
482
1
::Own_Tracked_Alt
4557
1
::Own_Tracked_Alt_Rate
254
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
693
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
482
1
::Own_Tracked_Alt
4557
1
::Own_Tracked_Alt_Rate
254
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
693
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
482
1
::Own_Tracked_Alt
4557
1
::Own_Tracked_Alt_Rate
254
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
693
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
482
1
::Own_Tracked_Alt
4557
1
::Own_Tracked_Alt_Rate
254
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
693
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
482
1
::Own_Tracked_Alt
4557
1
::Own_Tracked_Alt_Rate
254
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
840
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
693
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
482
1
::Own_Tracked_Alt
4557
1
::Own_Tracked_Alt_Rate
254
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
693
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
482
1
::Own_Tracked_Alt
4557
1
::Own_Tracked_Alt_Rate
254
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
693
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
482
1
::Own_Tracked_Alt
4557
1
::Own_Tracked_Alt_Rate
254
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
693
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
482
1
::Own_Tracked_Alt
4557
1
::Own_Tracked_Alt_Rate
254
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
671
1
::Down_Separation
500
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
902
1
::Own_Tracked_Alt
5327
1
::Own_Tracked_Alt_Rate
132
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
671
1
::Down_Separation
500
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
902
1
::Own_Tracked_Alt
5327
1
::Own_Tracked_Alt_Rate
132
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
818
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4914
1
::Own_Tracked_Alt
100
1
::Own_Tracked_Alt_Rate
562
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
818
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4914
1
::Own_Tracked_Alt
100
1
::Own_Tracked_Alt_Rate
562
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
780
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1209
1
::Own_Tracked_Alt
5331
1
::Own_Tracked_Alt_Rate
10
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
780
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1209
1
::Own_Tracked_Alt
5331
1
::Own_Tracked_Alt_Rate
10
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
780
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1209
1
::Own_Tracked_Alt
5331
1
::Own_Tracked_Alt_Rate
10
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
780
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1209
1
::Own_Tracked_Alt
5331
1
::Own_Tracked_Alt_Rate
10
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
499
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
780
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1209
1
::Own_Tracked_Alt
5331
1
::Own_Tracked_Alt_Rate
10
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
780
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1209
1
::Own_Tracked_Alt
5331
1
::Own_Tracked_Alt_Rate
10
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
780
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1209
1
::Own_Tracked_Alt
5331
1
::Own_Tracked_Alt_Rate
10
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..ALIM():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
780
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1209
1
::Own_Tracked_Alt
5331
1
::Own_Tracked_Alt_Rate
10
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
740
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
780
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1209
1
::Own_Tracked_Alt
5331
1
::Own_Tracked_Alt_Rate
10
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
780
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1209
1
::Own_Tracked_Alt
5331
1
::Own_Tracked_Alt_Rate
10
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
780
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1209
1
::Own_Tracked_Alt
5331
1
::Own_Tracked_Alt_Rate
10
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
780
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1209
1
::Own_Tracked_Alt
5331
1
::Own_Tracked_Alt_Rate
10
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
499
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
780
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1209
1
::Own_Tracked_Alt
5331
1
::Own_Tracked_Alt_Rate
10
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
780
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1209
1
::Own_Tracked_Alt
5331
1
::Own_Tracked_Alt_Rate
10
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
780
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1209
1
::Own_Tracked_Alt
5331
1
::Own_Tracked_Alt_Rate
10
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
780
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1209
1
::Own_Tracked_Alt
5331
1
::Own_Tracked_Alt_Rate
10
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
780
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1209
1
::Own_Tracked_Alt
5331
1
::Own_Tracked_Alt_Rate
10
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..ALIM():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
780
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1209
1
::Own_Tracked_Alt
5331
1
::Own_Tracked_Alt_Rate
10
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
740
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
780
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1209
1
::Own_Tracked_Alt
5331
1
::Own_Tracked_Alt_Rate
10
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
780
1
::Down_Separation
640
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1209
1
::Own_Tracked_Alt
5331
1
::Own_Tracked_Alt_Rate
10
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
706
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
133
1
::Own_Tracked_Alt
4170
1
::Own_Tracked_Alt_Rate
207
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
706
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
133
1
::Own_Tracked_Alt
4170
1
::Own_Tracked_Alt_Rate
207
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
706
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
133
1
::Own_Tracked_Alt
4170
1
::Own_Tracked_Alt_Rate
207
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
706
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
133
1
::Own_Tracked_Alt
4170
1
::Own_Tracked_Alt_Rate
207
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
599
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
706
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
133
1
::Own_Tracked_Alt
4170
1
::Own_Tracked_Alt_Rate
207
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
706
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
133
1
::Own_Tracked_Alt
4170
1
::Own_Tracked_Alt_Rate
207
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
706
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
133
1
::Own_Tracked_Alt
4170
1
::Own_Tracked_Alt_Rate
207
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
706
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
133
1
::Own_Tracked_Alt
4170
1
::Own_Tracked_Alt_Rate
207
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
706
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
133
1
::Own_Tracked_Alt
4170
1
::Own_Tracked_Alt_Rate
207
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
706
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
133
1
::Own_Tracked_Alt
4170
1
::Own_Tracked_Alt_Rate
207
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
706
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
133
1
::Own_Tracked_Alt
4170
1
::Own_Tracked_Alt_Rate
207
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
706
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
133
1
::Own_Tracked_Alt
4170
1
::Own_Tracked_Alt_Rate
207
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
599
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
706
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
133
1
::Own_Tracked_Alt
4170
1
::Own_Tracked_Alt_Rate
207
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
706
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
133
1
::Own_Tracked_Alt
4170
1
::Own_Tracked_Alt_Rate
207
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
706
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
133
1
::Own_Tracked_Alt
4170
1
::Own_Tracked_Alt_Rate
207
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
706
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
133
1
::Own_Tracked_Alt
4170
1
::Own_Tracked_Alt_Rate
207
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
714
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
387
1
::Own_Tracked_Alt
1027
1
::Own_Tracked_Alt_Rate
537
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
714
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
387
1
::Own_Tracked_Alt
1027
1
::Own_Tracked_Alt_Rate
537
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
946
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4173
1
::Own_Tracked_Alt
693
1
::Own_Tracked_Alt_Rate
550
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
946
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4173
1
::Own_Tracked_Alt
693
1
::Own_Tracked_Alt_Rate
550
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
630
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2525
1
::Own_Tracked_Alt
2188
1
::Own_Tracked_Alt_Rate
209
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
630
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2525
1
::Own_Tracked_Alt
2188
1
::Own_Tracked_Alt_Rate
209
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
630
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2525
1
::Own_Tracked_Alt
2188
1
::Own_Tracked_Alt_Rate
209
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
630
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2525
1
::Own_Tracked_Alt
2188
1
::Own_Tracked_Alt_Rate
209
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
739
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
630
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2525
1
::Own_Tracked_Alt
2188
1
::Own_Tracked_Alt_Rate
209
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
630
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2525
1
::Own_Tracked_Alt
2188
1
::Own_Tracked_Alt_Rate
209
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
630
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2525
1
::Own_Tracked_Alt
2188
1
::Own_Tracked_Alt_Rate
209
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
630
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2525
1
::Own_Tracked_Alt
2188
1
::Own_Tracked_Alt_Rate
209
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
630
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2525
1
::Own_Tracked_Alt
2188
1
::Own_Tracked_Alt_Rate
209
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
630
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2525
1
::Own_Tracked_Alt
2188
1
::Own_Tracked_Alt_Rate
209
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
739
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
630
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2525
1
::Own_Tracked_Alt
2188
1
::Own_Tracked_Alt_Rate
209
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
630
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2525
1
::Own_Tracked_Alt
2188
1
::Own_Tracked_Alt_Rate
209
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
630
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2525
1
::Own_Tracked_Alt
2188
1
::Own_Tracked_Alt_Rate
209
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
630
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2525
1
::Own_Tracked_Alt
2188
1
::Own_Tracked_Alt_Rate
209
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
630
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2525
1
::Own_Tracked_Alt
2188
1
::Own_Tracked_Alt_Rate
209
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
630
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
2525
1
::Own_Tracked_Alt
2188
1
::Own_Tracked_Alt_Rate
209
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
914
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5869
1
::Own_Tracked_Alt
4924
1
::Own_Tracked_Alt_Rate
384
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
914
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5869
1
::Own_Tracked_Alt
4924
1
::Own_Tracked_Alt_Rate
384
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
914
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5869
1
::Own_Tracked_Alt
4924
1
::Own_Tracked_Alt_Rate
384
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
914
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5869
1
::Own_Tracked_Alt
4924
1
::Own_Tracked_Alt_Rate
384
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
840
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
914
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5869
1
::Own_Tracked_Alt
4924
1
::Own_Tracked_Alt_Rate
384
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
914
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5869
1
::Own_Tracked_Alt
4924
1
::Own_Tracked_Alt_Rate
384
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
914
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5869
1
::Own_Tracked_Alt
4924
1
::Own_Tracked_Alt_Rate
384
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
914
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5869
1
::Own_Tracked_Alt
4924
1
::Own_Tracked_Alt_Rate
384
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
914
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5869
1
::Own_Tracked_Alt
4924
1
::Own_Tracked_Alt_Rate
384
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..ALIM():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
914
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5869
1
::Own_Tracked_Alt
4924
1
::Own_Tracked_Alt_Rate
384
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
740
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
914
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5869
1
::Own_Tracked_Alt
4924
1
::Own_Tracked_Alt_Rate
384
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
914
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5869
1
::Own_Tracked_Alt
4924
1
::Own_Tracked_Alt_Rate
384
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
914
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5869
1
::Own_Tracked_Alt
4924
1
::Own_Tracked_Alt_Rate
384
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
914
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5869
1
::Own_Tracked_Alt
4924
1
::Own_Tracked_Alt_Rate
384
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
840
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
914
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5869
1
::Own_Tracked_Alt
4924
1
::Own_Tracked_Alt_Rate
384
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
914
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5869
1
::Own_Tracked_Alt
4924
1
::Own_Tracked_Alt_Rate
384
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
914
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5869
1
::Own_Tracked_Alt
4924
1
::Own_Tracked_Alt_Rate
384
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..ALIM():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
914
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5869
1
::Own_Tracked_Alt
4924
1
::Own_Tracked_Alt_Rate
384
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
740
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
914
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5869
1
::Own_Tracked_Alt
4924
1
::Own_Tracked_Alt_Rate
384
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
914
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5869
1
::Own_Tracked_Alt
4924
1
::Own_Tracked_Alt_Rate
384
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
914
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5869
1
::Own_Tracked_Alt
4924
1
::Own_Tracked_Alt_Rate
384
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
914
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5869
1
::Own_Tracked_Alt
4924
1
::Own_Tracked_Alt_Rate
384
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
721
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
2370
1
::Own_Tracked_Alt
4129
1
::Own_Tracked_Alt_Rate
379
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
721
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
2370
1
::Own_Tracked_Alt
4129
1
::Own_Tracked_Alt_Rate
379
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
831
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4715
1
::Own_Tracked_Alt
4955
1
::Own_Tracked_Alt_Rate
8
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
831
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4715
1
::Own_Tracked_Alt
4955
1
::Own_Tracked_Alt_Rate
8
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
831
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4715
1
::Own_Tracked_Alt
4955
1
::Own_Tracked_Alt_Rate
8
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
831
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4715
1
::Own_Tracked_Alt
4955
1
::Own_Tracked_Alt_Rate
8
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
500
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
831
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4715
1
::Own_Tracked_Alt
4955
1
::Own_Tracked_Alt_Rate
8
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
831
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4715
1
::Own_Tracked_Alt
4955
1
::Own_Tracked_Alt_Rate
8
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
831
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4715
1
::Own_Tracked_Alt
4955
1
::Own_Tracked_Alt_Rate
8
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
831
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4715
1
::Own_Tracked_Alt
4955
1
::Own_Tracked_Alt_Rate
8
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
831
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4715
1
::Own_Tracked_Alt
4955
1
::Own_Tracked_Alt_Rate
8
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
831
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4715
1
::Own_Tracked_Alt
4955
1
::Own_Tracked_Alt_Rate
8
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
831
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4715
1
::Own_Tracked_Alt
4955
1
::Own_Tracked_Alt_Rate
8
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
831
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4715
1
::Own_Tracked_Alt
4955
1
::Own_Tracked_Alt_Rate
8
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
500
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
831
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4715
1
::Own_Tracked_Alt
4955
1
::Own_Tracked_Alt_Rate
8
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
831
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4715
1
::Own_Tracked_Alt
4955
1
::Own_Tracked_Alt_Rate
8
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
831
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4715
1
::Own_Tracked_Alt
4955
1
::Own_Tracked_Alt_Rate
8
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
831
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4715
1
::Own_Tracked_Alt
4955
1
::Own_Tracked_Alt_Rate
8
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
905
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
385
1
::Own_Tracked_Alt
1171
1
::Own_Tracked_Alt_Rate
158
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
905
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
385
1
::Own_Tracked_Alt
1171
1
::Own_Tracked_Alt_Rate
158
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
905
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
385
1
::Own_Tracked_Alt
1171
1
::Own_Tracked_Alt_Rate
158
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
905
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
385
1
::Own_Tracked_Alt
1171
1
::Own_Tracked_Alt_Rate
158
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
739
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
905
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
385
1
::Own_Tracked_Alt
1171
1
::Own_Tracked_Alt_Rate
158
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
905
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
385
1
::Own_Tracked_Alt
1171
1
::Own_Tracked_Alt_Rate
158
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
905
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
385
1
::Own_Tracked_Alt
1171
1
::Own_Tracked_Alt_Rate
158
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
905
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
385
1
::Own_Tracked_Alt
1171
1
::Own_Tracked_Alt_Rate
158
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
905
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
385
1
::Own_Tracked_Alt
1171
1
::Own_Tracked_Alt_Rate
158
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
905
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
385
1
::Own_Tracked_Alt
1171
1
::Own_Tracked_Alt_Rate
158
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
905
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
385
1
::Own_Tracked_Alt
1171
1
::Own_Tracked_Alt_Rate
158
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
905
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
385
1
::Own_Tracked_Alt
1171
1
::Own_Tracked_Alt_Rate
158
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
739
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
905
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
385
1
::Own_Tracked_Alt
1171
1
::Own_Tracked_Alt_Rate
158
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
905
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
385
1
::Own_Tracked_Alt
1171
1
::Own_Tracked_Alt_Rate
158
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
905
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
385
1
::Own_Tracked_Alt
1171
1
::Own_Tracked_Alt_Rate
158
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
905
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
385
1
::Own_Tracked_Alt
1171
1
::Own_Tracked_Alt_Rate
158
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
899
1
::Down_Separation
501
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4230
1
::Own_Tracked_Alt
4998
1
::Own_Tracked_Alt_Rate
2
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
899
1
::Down_Separation
501
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4230
1
::Own_Tracked_Alt
4998
1
::Own_Tracked_Alt_Rate
2
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
924
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
998
1
::Own_Tracked_Alt
1780
1
::Own_Tracked_Alt_Rate
437
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
924
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
998
1
::Own_Tracked_Alt
1780
1
::Own_Tracked_Alt_Rate
437
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
574
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
2079
1
::Own_Tracked_Alt
317
1
::Own_Tracked_Alt_Rate
311
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
574
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
2079
1
::Own_Tracked_Alt
317
1
::Own_Tracked_Alt_Rate
311
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
623
1
::Down_Separation
501
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
420
1
::Own_Tracked_Alt
4856
1
::Own_Tracked_Alt_Rate
546
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
623
1
::Down_Separation
501
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
420
1
::Own_Tracked_Alt
4856
1
::Own_Tracked_Alt_Rate
546
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
699
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
358
1
::Own_Tracked_Alt
4483
1
::Own_Tracked_Alt_Rate
280
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
699
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
358
1
::Own_Tracked_Alt
4483
1
::Own_Tracked_Alt_Rate
280
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
942
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
534
1
::Own_Tracked_Alt
2938
1
::Own_Tracked_Alt_Rate
179
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
942
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
534
1
::Own_Tracked_Alt
2938
1
::Own_Tracked_Alt_Rate
179
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
942
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
534
1
::Own_Tracked_Alt
2938
1
::Own_Tracked_Alt_Rate
179
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
942
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
534
1
::Own_Tracked_Alt
2938
1
::Own_Tracked_Alt_Rate
179
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
740
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
942
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
534
1
::Own_Tracked_Alt
2938
1
::Own_Tracked_Alt_Rate
179
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
942
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
534
1
::Own_Tracked_Alt
2938
1
::Own_Tracked_Alt_Rate
179
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
942
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
534
1
::Own_Tracked_Alt
2938
1
::Own_Tracked_Alt_Rate
179
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
942
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
534
1
::Own_Tracked_Alt
2938
1
::Own_Tracked_Alt_Rate
179
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
942
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
534
1
::Own_Tracked_Alt
2938
1
::Own_Tracked_Alt_Rate
179
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
942
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
534
1
::Own_Tracked_Alt
2938
1
::Own_Tracked_Alt_Rate
179
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
942
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
534
1
::Own_Tracked_Alt
2938
1
::Own_Tracked_Alt_Rate
179
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
942
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
534
1
::Own_Tracked_Alt
2938
1
::Own_Tracked_Alt_Rate
179
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
740
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
942
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
534
1
::Own_Tracked_Alt
2938
1
::Own_Tracked_Alt_Rate
179
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
942
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
534
1
::Own_Tracked_Alt
2938
1
::Own_Tracked_Alt_Rate
179
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
942
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
534
1
::Own_Tracked_Alt
2938
1
::Own_Tracked_Alt_Rate
179
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
942
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
534
1
::Own_Tracked_Alt
2938
1
::Own_Tracked_Alt_Rate
179
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
571
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
2328
1
::Own_Tracked_Alt
379
1
::Own_Tracked_Alt_Rate
114
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
571
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
2328
1
::Own_Tracked_Alt
379
1
::Own_Tracked_Alt_Rate
114
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
965
1
::Down_Separation
399
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1871
1
::Own_Tracked_Alt
5560
1
::Own_Tracked_Alt_Rate
431
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
965
1
::Down_Separation
399
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1871
1
::Own_Tracked_Alt
5560
1
::Own_Tracked_Alt_Rate
431
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
974
1
::Down_Separation
501
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1990
1
::Own_Tracked_Alt
1279
1
::Own_Tracked_Alt_Rate
110
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
974
1
::Down_Separation
501
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1990
1
::Own_Tracked_Alt
1279
1
::Own_Tracked_Alt_Rate
110
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
559
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4323
1
::Own_Tracked_Alt
2851
1
::Own_Tracked_Alt_Rate
413
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
559
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
4323
1
::Own_Tracked_Alt
2851
1
::Own_Tracked_Alt_Rate
413
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
655
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
3490
1
::Own_Tracked_Alt
4095
1
::Own_Tracked_Alt_Rate
265
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
655
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
3490
1
::Own_Tracked_Alt
4095
1
::Own_Tracked_Alt_Rate
265
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
860
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5412
1
::Own_Tracked_Alt
2944
1
::Own_Tracked_Alt_Rate
139
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
860
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5412
1
::Own_Tracked_Alt
2944
1
::Own_Tracked_Alt_Rate
139
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
860
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5412
1
::Own_Tracked_Alt
2944
1
::Own_Tracked_Alt_Rate
139
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
860
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5412
1
::Own_Tracked_Alt
2944
1
::Own_Tracked_Alt_Rate
139
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
499
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
860
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5412
1
::Own_Tracked_Alt
2944
1
::Own_Tracked_Alt_Rate
139
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
860
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5412
1
::Own_Tracked_Alt
2944
1
::Own_Tracked_Alt_Rate
139
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
860
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5412
1
::Own_Tracked_Alt
2944
1
::Own_Tracked_Alt_Rate
139
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
860
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5412
1
::Own_Tracked_Alt
2944
1
::Own_Tracked_Alt_Rate
139
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
860
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5412
1
::Own_Tracked_Alt
2944
1
::Own_Tracked_Alt_Rate
139
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
860
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5412
1
::Own_Tracked_Alt
2944
1
::Own_Tracked_Alt_Rate
139
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
499
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
860
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5412
1
::Own_Tracked_Alt
2944
1
::Own_Tracked_Alt_Rate
139
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
860
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5412
1
::Own_Tracked_Alt
2944
1
::Own_Tracked_Alt_Rate
139
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
860
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5412
1
::Own_Tracked_Alt
2944
1
::Own_Tracked_Alt_Rate
139
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
860
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5412
1
::Own_Tracked_Alt
2944
1
::Own_Tracked_Alt_Rate
139
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
860
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5412
1
::Own_Tracked_Alt
2944
1
::Own_Tracked_Alt_Rate
139
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
860
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5412
1
::Own_Tracked_Alt
2944
1
::Own_Tracked_Alt_Rate
139
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
924
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
3860
1
::Own_Tracked_Alt
1981
1
::Own_Tracked_Alt_Rate
336
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
924
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
3860
1
::Own_Tracked_Alt
1981
1
::Own_Tracked_Alt_Rate
336
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
848
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
525
1
::Own_Tracked_Alt
2408
1
::Own_Tracked_Alt_Rate
180
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
848
1
::Down_Separation
401
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
525
1
::Own_Tracked_Alt
2408
1
::Own_Tracked_Alt_Rate
180
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
921
1
::Down_Separation
739
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
516
1
::Own_Tracked_Alt
1788
1
::Own_Tracked_Alt_Rate
125
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
921
1
::Down_Separation
739
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
516
1
::Own_Tracked_Alt
1788
1
::Own_Tracked_Alt_Rate
125
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
852
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1245
1
::Own_Tracked_Alt
1399
1
::Own_Tracked_Alt_Rate
347
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
852
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1245
1
::Own_Tracked_Alt
1399
1
::Own_Tracked_Alt_Rate
347
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
852
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1245
1
::Own_Tracked_Alt
1399
1
::Own_Tracked_Alt_Rate
347
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
852
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1245
1
::Own_Tracked_Alt
1399
1
::Own_Tracked_Alt_Rate
347
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
400
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
852
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1245
1
::Own_Tracked_Alt
1399
1
::Own_Tracked_Alt_Rate
347
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
852
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1245
1
::Own_Tracked_Alt
1399
1
::Own_Tracked_Alt_Rate
347
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
852
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1245
1
::Own_Tracked_Alt
1399
1
::Own_Tracked_Alt_Rate
347
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..ALIM():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
852
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1245
1
::Own_Tracked_Alt
1399
1
::Own_Tracked_Alt_Rate
347
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
500
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
852
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1245
1
::Own_Tracked_Alt
1399
1
::Own_Tracked_Alt_Rate
347
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
852
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1245
1
::Own_Tracked_Alt
1399
1
::Own_Tracked_Alt_Rate
347
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
852
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1245
1
::Own_Tracked_Alt
1399
1
::Own_Tracked_Alt_Rate
347
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
852
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1245
1
::Own_Tracked_Alt
1399
1
::Own_Tracked_Alt_Rate
347
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
400
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
852
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1245
1
::Own_Tracked_Alt
1399
1
::Own_Tracked_Alt_Rate
347
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
852
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1245
1
::Own_Tracked_Alt
1399
1
::Own_Tracked_Alt_Rate
347
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
852
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1245
1
::Own_Tracked_Alt
1399
1
::Own_Tracked_Alt_Rate
347
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
852
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1245
1
::Own_Tracked_Alt
1399
1
::Own_Tracked_Alt_Rate
347
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
852
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1245
1
::Own_Tracked_Alt
1399
1
::Own_Tracked_Alt_Rate
347
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..ALIM():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
852
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1245
1
::Own_Tracked_Alt
1399
1
::Own_Tracked_Alt_Rate
347
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
500
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
852
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1245
1
::Own_Tracked_Alt
1399
1
::Own_Tracked_Alt_Rate
347
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
852
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1245
1
::Own_Tracked_Alt
1399
1
::Own_Tracked_Alt_Rate
347
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
897
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3725
1
::Own_Tracked_Alt
2622
1
::Own_Tracked_Alt_Rate
326
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
897
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3725
1
::Own_Tracked_Alt
2622
1
::Own_Tracked_Alt_Rate
326
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
933
1
::Down_Separation
640
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1839
1
::Own_Tracked_Alt
567
1
::Own_Tracked_Alt_Rate
407
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
933
1
::Down_Separation
640
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1839
1
::Own_Tracked_Alt
567
1
::Own_Tracked_Alt_Rate
407
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
776
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2987
1
::Own_Tracked_Alt
954
1
::Own_Tracked_Alt_Rate
72
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
776
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
2987
1
::Own_Tracked_Alt
954
1
::Own_Tracked_Alt_Rate
72
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
748
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1372
1
::Own_Tracked_Alt
508
1
::Own_Tracked_Alt_Rate
81
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
748
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1372
1
::Own_Tracked_Alt
508
1
::Own_Tracked_Alt_Rate
81
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
624
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
5028
1
::Own_Tracked_Alt
3277
1
::Own_Tracked_Alt_Rate
264
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
624
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
5028
1
::Own_Tracked_Alt
3277
1
::Own_Tracked_Alt_Rate
264
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
570
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
4371
1
::Own_Tracked_Alt
5125
1
::Own_Tracked_Alt_Rate
85
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
570
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
4371
1
::Own_Tracked_Alt
5125
1
::Own_Tracked_Alt_Rate
85
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
546
1
::Down_Separation
640
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4988
1
::Own_Tracked_Alt
4364
1
::Own_Tracked_Alt_Rate
90
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
546
1
::Down_Separation
640
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4988
1
::Own_Tracked_Alt
4364
1
::Own_Tracked_Alt_Rate
90
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
732
1
::Down_Separation
739
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3531
1
::Own_Tracked_Alt
2558
1
::Own_Tracked_Alt_Rate
599
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
732
1
::Down_Separation
739
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3531
1
::Own_Tracked_Alt
2558
1
::Own_Tracked_Alt_Rate
599
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
795
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
440
1
::Own_Tracked_Alt
3378
1
::Own_Tracked_Alt_Rate
59
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
795
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
440
1
::Own_Tracked_Alt
3378
1
::Own_Tracked_Alt_Rate
59
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
399
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
574
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1814
1
::Own_Tracked_Alt
321
1
::Own_Tracked_Alt_Rate
131
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
574
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
1814
1
::Own_Tracked_Alt
321
1
::Own_Tracked_Alt_Rate
131
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
997
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4610
1
::Own_Tracked_Alt
4466
1
::Own_Tracked_Alt_Rate
100
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
997
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4610
1
::Own_Tracked_Alt
4466
1
::Own_Tracked_Alt_Rate
100
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
997
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4610
1
::Own_Tracked_Alt
4466
1
::Own_Tracked_Alt_Rate
100
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
997
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4610
1
::Own_Tracked_Alt
4466
1
::Own_Tracked_Alt_Rate
100
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
739
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
997
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4610
1
::Own_Tracked_Alt
4466
1
::Own_Tracked_Alt_Rate
100
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
997
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4610
1
::Own_Tracked_Alt
4466
1
::Own_Tracked_Alt_Rate
100
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
997
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4610
1
::Own_Tracked_Alt
4466
1
::Own_Tracked_Alt_Rate
100
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
997
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4610
1
::Own_Tracked_Alt
4466
1
::Own_Tracked_Alt_Rate
100
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
997
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4610
1
::Own_Tracked_Alt
4466
1
::Own_Tracked_Alt_Rate
100
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..ALIM():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
997
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4610
1
::Own_Tracked_Alt
4466
1
::Own_Tracked_Alt_Rate
100
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
500
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
997
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4610
1
::Own_Tracked_Alt
4466
1
::Own_Tracked_Alt_Rate
100
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
997
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4610
1
::Own_Tracked_Alt
4466
1
::Own_Tracked_Alt_Rate
100
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
997
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4610
1
::Own_Tracked_Alt
4466
1
::Own_Tracked_Alt_Rate
100
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
1
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
997
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4610
1
::Own_Tracked_Alt
4466
1
::Own_Tracked_Alt_Rate
100
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
997
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4610
1
::Own_Tracked_Alt
4466
1
::Own_Tracked_Alt_Rate
100
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
997
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4610
1
::Own_Tracked_Alt
4466
1
::Own_Tracked_Alt_Rate
100
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
739
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
997
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4610
1
::Own_Tracked_Alt
4466
1
::Own_Tracked_Alt_Rate
100
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
997
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4610
1
::Own_Tracked_Alt
4466
1
::Own_Tracked_Alt_Rate
100
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
997
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4610
1
::Own_Tracked_Alt
4466
1
::Own_Tracked_Alt_Rate
100
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..ALIM():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
997
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4610
1
::Own_Tracked_Alt
4466
1
::Own_Tracked_Alt_Rate
100
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
500
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
997
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4610
1
::Own_Tracked_Alt
4466
1
::Own_Tracked_Alt_Rate
100
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
997
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
4610
1
::Own_Tracked_Alt
4466
1
::Own_Tracked_Alt_Rate
100
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
1
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
740
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3512
1
::Own_Tracked_Alt
972
1
::Own_Tracked_Alt_Rate
312
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
740
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3512
1
::Own_Tracked_Alt
972
1
::Own_Tracked_Alt_Rate
312
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
740
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3512
1
::Own_Tracked_Alt
972
1
::Own_Tracked_Alt_Rate
312
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
740
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3512
1
::Own_Tracked_Alt
972
1
::Own_Tracked_Alt_Rate
312
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
501
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
740
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3512
1
::Own_Tracked_Alt
972
1
::Own_Tracked_Alt_Rate
312
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
740
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3512
1
::Own_Tracked_Alt
972
1
::Own_Tracked_Alt_Rate
312
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
740
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3512
1
::Own_Tracked_Alt
972
1
::Own_Tracked_Alt_Rate
312
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
740
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3512
1
::Own_Tracked_Alt
972
1
::Own_Tracked_Alt_Rate
312
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
740
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3512
1
::Own_Tracked_Alt
972
1
::Own_Tracked_Alt_Rate
312
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
740
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3512
1
::Own_Tracked_Alt
972
1
::Own_Tracked_Alt_Rate
312
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
501
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
740
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3512
1
::Own_Tracked_Alt
972
1
::Own_Tracked_Alt_Rate
312
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
740
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3512
1
::Own_Tracked_Alt
972
1
::Own_Tracked_Alt_Rate
312
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
740
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3512
1
::Own_Tracked_Alt
972
1
::Own_Tracked_Alt_Rate
312
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
740
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3512
1
::Own_Tracked_Alt
972
1
::Own_Tracked_Alt_Rate
312
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
740
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3512
1
::Own_Tracked_Alt
972
1
::Own_Tracked_Alt_Rate
312
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
740
1
::Down_Separation
740
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3512
1
::Own_Tracked_Alt
972
1
::Own_Tracked_Alt_Rate
312
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
869
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
702
1
::Own_Tracked_Alt
5624
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
869
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
702
1
::Own_Tracked_Alt
5624
1
::Own_Tracked_Alt_Rate
18
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
955
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
363
1
::Own_Tracked_Alt
1567
1
::Own_Tracked_Alt_Rate
366
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
955
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
363
1
::Own_Tracked_Alt
1567
1
::Own_Tracked_Alt_Rate
366
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
401
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
735
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
224
1
::Own_Tracked_Alt
2792
1
::Own_Tracked_Alt_Rate
119
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
735
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
224
1
::Own_Tracked_Alt
2792
1
::Own_Tracked_Alt_Rate
119
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
735
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
224
1
::Own_Tracked_Alt
2792
1
::Own_Tracked_Alt_Rate
119
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
735
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
224
1
::Own_Tracked_Alt
2792
1
::Own_Tracked_Alt_Rate
119
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
739
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
735
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
224
1
::Own_Tracked_Alt
2792
1
::Own_Tracked_Alt_Rate
119
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
735
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
224
1
::Own_Tracked_Alt
2792
1
::Own_Tracked_Alt_Rate
119
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
735
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
224
1
::Own_Tracked_Alt
2792
1
::Own_Tracked_Alt_Rate
119
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..ALIM():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
735
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
224
1
::Own_Tracked_Alt
2792
1
::Own_Tracked_Alt_Rate
119
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
740
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
735
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
224
1
::Own_Tracked_Alt
2792
1
::Own_Tracked_Alt_Rate
119
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
735
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
224
1
::Own_Tracked_Alt
2792
1
::Own_Tracked_Alt_Rate
119
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
735
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
224
1
::Own_Tracked_Alt
2792
1
::Own_Tracked_Alt_Rate
119
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
735
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
224
1
::Own_Tracked_Alt
2792
1
::Own_Tracked_Alt_Rate
119
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
739
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
735
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
224
1
::Own_Tracked_Alt
2792
1
::Own_Tracked_Alt_Rate
119
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
735
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
224
1
::Own_Tracked_Alt
2792
1
::Own_Tracked_Alt_Rate
119
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
735
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
224
1
::Own_Tracked_Alt
2792
1
::Own_Tracked_Alt_Rate
119
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
735
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
224
1
::Own_Tracked_Alt
2792
1
::Own_Tracked_Alt_Rate
119
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
735
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
224
1
::Own_Tracked_Alt
2792
1
::Own_Tracked_Alt_Rate
119
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..ALIM():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
735
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
224
1
::Own_Tracked_Alt
2792
1
::Own_Tracked_Alt_Rate
119
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
740
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
735
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
224
1
::Own_Tracked_Alt
2792
1
::Own_Tracked_Alt_Rate
119
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
735
1
::Down_Separation
739
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
224
1
::Own_Tracked_Alt
2792
1
::Own_Tracked_Alt_Rate
119
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
912
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
545
1
::Own_Tracked_Alt
4251
1
::Own_Tracked_Alt_Rate
133
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
912
1
::Down_Separation
399
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
545
1
::Own_Tracked_Alt
4251
1
::Own_Tracked_Alt_Rate
133
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
607
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
310
1
::Own_Tracked_Alt
5014
1
::Own_Tracked_Alt_Rate
531
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
607
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
310
1
::Own_Tracked_Alt
5014
1
::Own_Tracked_Alt_Rate
531
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
607
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
310
1
::Own_Tracked_Alt
5014
1
::Own_Tracked_Alt_Rate
531
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
607
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
310
1
::Own_Tracked_Alt
5014
1
::Own_Tracked_Alt_Rate
531
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
839
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
607
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
310
1
::Own_Tracked_Alt
5014
1
::Own_Tracked_Alt_Rate
531
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
607
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
310
1
::Own_Tracked_Alt
5014
1
::Own_Tracked_Alt_Rate
531
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
607
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
310
1
::Own_Tracked_Alt
5014
1
::Own_Tracked_Alt_Rate
531
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
607
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
310
1
::Own_Tracked_Alt
5014
1
::Own_Tracked_Alt_Rate
531
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
607
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
310
1
::Own_Tracked_Alt
5014
1
::Own_Tracked_Alt_Rate
531
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
607
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
310
1
::Own_Tracked_Alt
5014
1
::Own_Tracked_Alt_Rate
531
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
607
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
310
1
::Own_Tracked_Alt
5014
1
::Own_Tracked_Alt_Rate
531
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
607
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
310
1
::Own_Tracked_Alt
5014
1
::Own_Tracked_Alt_Rate
531
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
839
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
607
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
310
1
::Own_Tracked_Alt
5014
1
::Own_Tracked_Alt_Rate
531
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
607
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
310
1
::Own_Tracked_Alt
5014
1
::Own_Tracked_Alt_Rate
531
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
607
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
310
1
::Own_Tracked_Alt
5014
1
::Own_Tracked_Alt_Rate
531
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
607
1
::Down_Separation
501
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
310
1
::Own_Tracked_Alt
5014
1
::Own_Tracked_Alt_Rate
531
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
733
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
343
1
::Own_Tracked_Alt
1785
1
::Own_Tracked_Alt_Rate
585
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
733
1
::Down_Separation
499
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
343
1
::Own_Tracked_Alt
1785
1
::Own_Tracked_Alt_Rate
585
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
811
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5500
1
::Own_Tracked_Alt
4100
1
::Own_Tracked_Alt_Rate
193
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
811
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5500
1
::Own_Tracked_Alt
4100
1
::Own_Tracked_Alt_Rate
193
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
811
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5500
1
::Own_Tracked_Alt
4100
1
::Own_Tracked_Alt_Rate
193
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
811
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5500
1
::Own_Tracked_Alt
4100
1
::Own_Tracked_Alt_Rate
193
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
641
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
811
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5500
1
::Own_Tracked_Alt
4100
1
::Own_Tracked_Alt_Rate
193
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
811
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5500
1
::Own_Tracked_Alt
4100
1
::Own_Tracked_Alt_Rate
193
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
811
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5500
1
::Own_Tracked_Alt
4100
1
::Own_Tracked_Alt_Rate
193
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
811
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5500
1
::Own_Tracked_Alt
4100
1
::Own_Tracked_Alt_Rate
193
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
811
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5500
1
::Own_Tracked_Alt
4100
1
::Own_Tracked_Alt_Rate
193
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..ALIM():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
811
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5500
1
::Own_Tracked_Alt
4100
1
::Own_Tracked_Alt_Rate
193
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
740
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
811
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5500
1
::Own_Tracked_Alt
4100
1
::Own_Tracked_Alt_Rate
193
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
811
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5500
1
::Own_Tracked_Alt
4100
1
::Own_Tracked_Alt_Rate
193
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
811
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5500
1
::Own_Tracked_Alt
4100
1
::Own_Tracked_Alt_Rate
193
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
811
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5500
1
::Own_Tracked_Alt
4100
1
::Own_Tracked_Alt_Rate
193
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
811
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5500
1
::Own_Tracked_Alt
4100
1
::Own_Tracked_Alt_Rate
193
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
811
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5500
1
::Own_Tracked_Alt
4100
1
::Own_Tracked_Alt_Rate
193
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
641
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
811
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5500
1
::Own_Tracked_Alt
4100
1
::Own_Tracked_Alt_Rate
193
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
811
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5500
1
::Own_Tracked_Alt
4100
1
::Own_Tracked_Alt_Rate
193
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
811
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5500
1
::Own_Tracked_Alt
4100
1
::Own_Tracked_Alt_Rate
193
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..ALIM():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
811
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5500
1
::Own_Tracked_Alt
4100
1
::Own_Tracked_Alt_Rate
193
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
740
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
811
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5500
1
::Own_Tracked_Alt
4100
1
::Own_Tracked_Alt_Rate
193
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
811
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5500
1
::Own_Tracked_Alt
4100
1
::Own_Tracked_Alt_Rate
193
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
715
1
::Down_Separation
399
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1782
1
::Own_Tracked_Alt
1768
1
::Own_Tracked_Alt_Rate
391
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
715
1
::Down_Separation
399
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1782
1
::Own_Tracked_Alt
1768
1
::Own_Tracked_Alt_Rate
391
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
797
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
288
1
::Own_Tracked_Alt
4454
1
::Own_Tracked_Alt_Rate
508
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
797
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
288
1
::Own_Tracked_Alt
4454
1
::Own_Tracked_Alt_Rate
508
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
741
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
578
1
::Down_Separation
501
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
220
1
::Own_Tracked_Alt
4590
1
::Own_Tracked_Alt_Rate
303
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
578
1
::Down_Separation
501
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
220
1
::Own_Tracked_Alt
4590
1
::Own_Tracked_Alt_Rate
303
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
621
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3199
1
::Own_Tracked_Alt
675
1
::Own_Tracked_Alt_Rate
520
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
621
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3199
1
::Own_Tracked_Alt
675
1
::Own_Tracked_Alt_Rate
520
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
841
1
::Down_Separation
501
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
4967
1
::Own_Tracked_Alt
427
1
::Own_Tracked_Alt_Rate
9
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
841
1
::Down_Separation
501
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
4967
1
::Own_Tracked_Alt
427
1
::Own_Tracked_Alt_Rate
9
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
524
1
::Down_Separation
640
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
506
1
::Own_Tracked_Alt
2495
1
::Own_Tracked_Alt_Rate
396
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
524
1
::Down_Separation
640
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
506
1
::Own_Tracked_Alt
2495
1
::Own_Tracked_Alt_Rate
396
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
740
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
848
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2583
1
::Own_Tracked_Alt
2494
1
::Own_Tracked_Alt_Rate
271
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
848
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
2583
1
::Own_Tracked_Alt
2494
1
::Own_Tracked_Alt_Rate
271
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
501
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
966
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
451
1
::Own_Tracked_Alt
5272
1
::Own_Tracked_Alt_Rate
252
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
966
1
::Down_Separation
740
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
451
1
::Own_Tracked_Alt
5272
1
::Own_Tracked_Alt_Rate
252
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
820
1
::Down_Separation
499
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1163
1
::Own_Tracked_Alt
1557
1
::Own_Tracked_Alt_Rate
524
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
820
1
::Down_Separation
499
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1163
1
::Own_Tracked_Alt
1557
1
::Own_Tracked_Alt_Rate
524
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
679
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5123
1
::Own_Tracked_Alt
541
1
::Own_Tracked_Alt_Rate
338
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
679
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5123
1
::Own_Tracked_Alt
541
1
::Own_Tracked_Alt_Rate
338
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
679
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5123
1
::Own_Tracked_Alt
541
1
::Own_Tracked_Alt_Rate
338
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
679
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5123
1
::Own_Tracked_Alt
541
1
::Own_Tracked_Alt_Rate
338
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
741
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
679
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5123
1
::Own_Tracked_Alt
541
1
::Own_Tracked_Alt_Rate
338
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
679
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5123
1
::Own_Tracked_Alt
541
1
::Own_Tracked_Alt_Rate
338
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
679
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5123
1
::Own_Tracked_Alt
541
1
::Own_Tracked_Alt_Rate
338
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
679
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5123
1
::Own_Tracked_Alt
541
1
::Own_Tracked_Alt_Rate
338
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
679
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5123
1
::Own_Tracked_Alt
541
1
::Own_Tracked_Alt_Rate
338
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..ALIM():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
679
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5123
1
::Own_Tracked_Alt
541
1
::Own_Tracked_Alt_Rate
338
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
400
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
679
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5123
1
::Own_Tracked_Alt
541
1
::Own_Tracked_Alt_Rate
338
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
679
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5123
1
::Own_Tracked_Alt
541
1
::Own_Tracked_Alt_Rate
338
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
679
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5123
1
::Own_Tracked_Alt
541
1
::Own_Tracked_Alt_Rate
338
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
679
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5123
1
::Own_Tracked_Alt
541
1
::Own_Tracked_Alt_Rate
338
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
741
1

..Own_Below_Threat():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
679
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5123
1
::Own_Tracked_Alt
541
1
::Own_Tracked_Alt_Rate
338
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Below_Threat():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
679
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5123
1
::Own_Tracked_Alt
541
1
::Own_Tracked_Alt_Rate
338
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
679
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5123
1
::Own_Tracked_Alt
541
1
::Own_Tracked_Alt_Rate
338
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..ALIM():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
679
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5123
1
::Own_Tracked_Alt
541
1
::Own_Tracked_Alt_Rate
338
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
400
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
679
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5123
1
::Own_Tracked_Alt
541
1
::Own_Tracked_Alt_Rate
338
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
12
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
679
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5123
1
::Own_Tracked_Alt
541
1
::Own_Tracked_Alt_Rate
338
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
12
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
679
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5123
1
::Own_Tracked_Alt
541
1
::Own_Tracked_Alt_Rate
338
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
679
1
::Down_Separation
641
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
5123
1
::Own_Tracked_Alt
541
1
::Own_Tracked_Alt_Rate
338
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
641
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
565
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5531
1
::Own_Tracked_Alt
4233
1
::Own_Tracked_Alt_Rate
97
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
565
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
5531
1
::Own_Tracked_Alt
4233
1
::Own_Tracked_Alt_Rate
97
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
739
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
793
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3063
1
::Own_Tracked_Alt
5989
1
::Own_Tracked_Alt_Rate
606
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
793
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
3063
1
::Own_Tracked_Alt
5989
1
::Own_Tracked_Alt_Rate
606
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
500
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
609
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3583
1
::Own_Tracked_Alt
259
1
::Own_Tracked_Alt_Rate
8
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
609
1
::Down_Separation
741
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
3583
1
::Own_Tracked_Alt
259
1
::Own_Tracked_Alt_Rate
8
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
962
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1326
1
::Own_Tracked_Alt
3810
1
::Own_Tracked_Alt_Rate
528
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
962
1
::Down_Separation
400
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
1326
1
::Own_Tracked_Alt
3810
1
::Own_Tracked_Alt_Rate
528
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
641
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
587
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1022
1
::Own_Tracked_Alt
4426
1
::Own_Tracked_Alt_Rate
303
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
587
1
::Down_Separation
741
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1022
1
::Own_Tracked_Alt
4426
1
::Own_Tracked_Alt_Rate
303
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
499
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
607
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
5543
1
::Own_Tracked_Alt
3707
1
::Own_Tracked_Alt_Rate
320
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
607
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
5543
1
::Own_Tracked_Alt
3707
1
::Own_Tracked_Alt_Rate
320
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
639
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
584
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4395
1
::Own_Tracked_Alt
1289
1
::Own_Tracked_Alt_Rate
401
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
584
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
4395
1
::Own_Tracked_Alt
1289
1
::Own_Tracked_Alt_Rate
401
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
564
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1494
1
::Own_Tracked_Alt
4996
1
::Own_Tracked_Alt_Rate
391
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
564
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1494
1
::Own_Tracked_Alt
4996
1
::Own_Tracked_Alt_Rate
391
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
640
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
952
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3907
1
::Own_Tracked_Alt
2813
1
::Own_Tracked_Alt_Rate
121
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
952
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3907
1
::Own_Tracked_Alt
2813
1
::Own_Tracked_Alt_Rate
121
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
817
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3077
1
::Own_Tracked_Alt
4129
1
::Own_Tracked_Alt_Rate
65
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
0
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
817
1
::Down_Separation
401
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
3077
1
::Own_Tracked_Alt
4129
1
::Own_Tracked_Alt_Rate
65
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
739
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
726
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
2689
1
::Own_Tracked_Alt
3176
1
::Own_Tracked_Alt_Rate
519
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
400
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
726
1
::Down_Separation
641
1
::High_Confidence
0
1
::Other_Capability
1
1
::Other_RAC
1
1
::Other_Tracked_Alt
2689
1
::Own_Tracked_Alt
3176
1
::Own_Tracked_Alt_Rate
519
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
895
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
372
1
::Own_Tracked_Alt
5104
1
::Own_Tracked_Alt_Rate
338
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
895
1
::Down_Separation
639
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
372
1
::Own_Tracked_Alt
5104
1
::Own_Tracked_Alt_Rate
338
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
500
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1907
1
::Own_Tracked_Alt
3716
1
::Own_Tracked_Alt_Rate
536
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1907
1
::Own_Tracked_Alt
3716
1
::Own_Tracked_Alt_Rate
536
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1907
1
::Own_Tracked_Alt
3716
1
::Own_Tracked_Alt_Rate
536
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1907
1
::Own_Tracked_Alt
3716
1
::Own_Tracked_Alt_Rate
536
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
501
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1907
1
::Own_Tracked_Alt
3716
1
::Own_Tracked_Alt_Rate
536
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1907
1
::Own_Tracked_Alt
3716
1
::Own_Tracked_Alt_Rate
536
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1907
1
::Own_Tracked_Alt
3716
1
::Own_Tracked_Alt_Rate
536
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..ALIM():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1907
1
::Own_Tracked_Alt
3716
1
::Own_Tracked_Alt_Rate
536
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
640
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1907
1
::Own_Tracked_Alt
3716
1
::Own_Tracked_Alt_Rate
536
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1907
1
::Own_Tracked_Alt
3716
1
::Own_Tracked_Alt_Rate
536
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1907
1
::Own_Tracked_Alt
3716
1
::Own_Tracked_Alt_Rate
536
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1907
1
::Own_Tracked_Alt
3716
1
::Own_Tracked_Alt_Rate
536
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
501
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1907
1
::Own_Tracked_Alt
3716
1
::Own_Tracked_Alt_Rate
536
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1907
1
::Own_Tracked_Alt
3716
1
::Own_Tracked_Alt_Rate
536
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
10
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1907
1
::Own_Tracked_Alt
3716
1
::Own_Tracked_Alt_Rate
536
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
10
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1907
1
::Own_Tracked_Alt
3716
1
::Own_Tracked_Alt_Rate
536
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
1
1

..ALIM():::ENTER
this_invocation_nonce
11
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1907
1
::Own_Tracked_Alt
3716
1
::Own_Tracked_Alt_Rate
536
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1

..ALIM():::EXIT0
this_invocation_nonce
11
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1907
1
::Own_Tracked_Alt
3716
1
::Own_Tracked_Alt_Rate
536
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
640
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1907
1
::Own_Tracked_Alt
3716
1
::Own_Tracked_Alt_Rate
536
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
2
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
928
1
::Down_Separation
639
1
::High_Confidence
1
1
::Other_Capability
0
1
::Other_RAC
1
1
::Other_Tracked_Alt
1907
1
::Own_Tracked_Alt
3716
1
::Own_Tracked_Alt_Rate
536
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
501
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
608
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5892
1
::Own_Tracked_Alt
3093
1
::Own_Tracked_Alt_Rate
528
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Non_Crossing_Biased_Climb():::ENTER
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
608
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5892
1
::Own_Tracked_Alt
3093
1
::Own_Tracked_Alt_Rate
528
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
608
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5892
1
::Own_Tracked_Alt
3093
1
::Own_Tracked_Alt_Rate
528
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
4
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
608
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5892
1
::Own_Tracked_Alt
3093
1
::Own_Tracked_Alt_Rate
528
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
400
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
608
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5892
1
::Own_Tracked_Alt
3093
1
::Own_Tracked_Alt_Rate
528
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
5
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
608
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5892
1
::Own_Tracked_Alt
3093
1
::Own_Tracked_Alt_Rate
528
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

..Non_Crossing_Biased_Climb():::EXIT0
this_invocation_nonce
3
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
608
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5892
1
::Own_Tracked_Alt
3093
1
::Own_Tracked_Alt_Rate
528
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

..Non_Crossing_Biased_Descend():::ENTER
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
608
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5892
1
::Own_Tracked_Alt
3093
1
::Own_Tracked_Alt_Rate
528
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Inhibit_Biased_Climb():::ENTER
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
608
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5892
1
::Own_Tracked_Alt
3093
1
::Own_Tracked_Alt_Rate
528
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Inhibit_Biased_Climb():::EXIT0
this_invocation_nonce
7
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
608
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5892
1
::Own_Tracked_Alt
3093
1
::Own_Tracked_Alt_Rate
528
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
400
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
608
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5892
1
::Own_Tracked_Alt
3093
1
::Own_Tracked_Alt_Rate
528
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
8
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
608
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5892
1
::Own_Tracked_Alt
3093
1
::Own_Tracked_Alt_Rate
528
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

..Non_Crossing_Biased_Descend():::EXIT0
this_invocation_nonce
6
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
608
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5892
1
::Own_Tracked_Alt
3093
1
::Own_Tracked_Alt_Rate
528
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
1
1

..Own_Above_Threat():::ENTER
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
608
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5892
1
::Own_Tracked_Alt
3093
1
::Own_Tracked_Alt_Rate
528
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1

..Own_Above_Threat():::EXIT0
this_invocation_nonce
9
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
608
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5892
1
::Own_Tracked_Alt
3093
1
::Own_Tracked_Alt_Rate
528
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
1
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
608
1
::Down_Separation
400
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
5892
1
::Own_Tracked_Alt
3093
1
::Own_Tracked_Alt_Rate
528
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
1
1
::Up_Separation
400
1
return
0
1

input-language C/C++
decl-version 2.0
var-comparability none

..main():::ENTER
this_invocation_nonce
0
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1
argc
13
1
argv
<STACK_ADDR>
1
argv[..]
[ "./tcas" ]
1

..initialize():::ENTER
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 0 0 0 0 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..initialize():::EXIT0
this_invocation_nonce
1
::Alt_Layer_Value
0
1
::Climb_Inhibit
0
1
::Cur_Vertical_Sep
0
1
::Down_Separation
0
1
::High_Confidence
0
1
::Other_Capability
0
1
::Other_RAC
0
1
::Other_Tracked_Alt
0
1
::Own_Tracked_Alt
0
1
::Own_Tracked_Alt_Rate
0
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
0
1

..alt_sep_test():::ENTER
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
627
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1983
1
::Own_Tracked_Alt
151
1
::Own_Tracked_Alt_Rate
446
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1

..alt_sep_test():::EXIT0
this_invocation_nonce
2
::Alt_Layer_Value
3
1
::Climb_Inhibit
1
1
::Cur_Vertical_Sep
627
1
::Down_Separation
500
1
::High_Confidence
1
1
::Other_Capability
1
1
::Other_RAC
0
1
::Other_Tracked_Alt
1983
1
::Own_Tracked_Alt
151
1
::Own_Tracked_Alt_Rate
446
1
::Positive_RA_Alt_Thresh
<STATIC_ADDR>
1
::Positive_RA_Alt_Thresh[..]
[ 400 500 640 740 ]
1
::Two_of_Three_Reports_Valid
0
1
::Up_Separation
401
1
return
0
1

