<profile>

<section name = "Vitis HLS Report for 'ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_s'" level="0">
<item name = "Date">Tue Feb 25 14:23:54 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">SDA</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplusHBM</item>
<item name = "Target device">xcvu35p_CIV-fsvh2892-3-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.300 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">9227, 9227, 92.270 us, 92.270 us, 9227, 9227, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_3_VITIS_LOOP_229_4">9225, 9225, 11, 1, 1, 9216, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1027, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 3, 0, 40, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 144, -</column>
<column name="Register">-, -, 653, 32, -</column>
<specialColumn name="Available SLR">1344, 2976, 871680, 435840, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, ~0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">2688, 5952, 1743360, 871680, 640</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_28ns_32s_32_1_1_U90">mul_28ns_32s_32_1_1, 0, 3, 0, 20, 0</column>
<column name="mul_2ns_32s_32_1_1_U91">mul_2ns_32s_32_1_1, 0, 0, 0, 20, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln221_fu_300_p2">+, 0, 0, 99, 92, 1</column>
<column name="add_ln224_1_fu_491_p2">+, 0, 0, 71, 64, 64</column>
<column name="add_ln224_2_fu_381_p2">+, 0, 0, 10, 3, 1</column>
<column name="add_ln224_3_fu_552_p2">+, 0, 0, 72, 65, 1</column>
<column name="add_ln224_fu_473_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln226_fu_532_p2">+, 0, 0, 69, 62, 1</column>
<column name="add_ln229_fu_506_p2">+, 0, 0, 37, 30, 1</column>
<column name="m_2_fu_312_p2">+, 0, 0, 35, 28, 1</column>
<column name="ap_block_state3_io">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln221_fu_295_p2">icmp, 0, 0, 99, 92, 92</column>
<column name="icmp_ln224_fu_318_p2">icmp, 0, 0, 72, 65, 65</column>
<column name="icmp_ln226_1_fu_360_p2">icmp, 0, 0, 69, 62, 62</column>
<column name="icmp_ln226_fu_355_p2">icmp, 0, 0, 69, 62, 1</column>
<column name="icmp_ln229_1_fu_342_p2">icmp, 0, 0, 37, 30, 30</column>
<column name="icmp_ln229_fu_337_p2">icmp, 0, 0, 37, 30, 1</column>
<column name="ap_block_pp0_stage0_01001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state12_pp0_stage0_iter11">or, 0, 0, 2, 1, 1</column>
<column name="or_ln221_fu_331_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln224_fu_387_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln226_1_fu_538_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln226_fu_409_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln229_1_fu_518_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln229_fu_512_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln221_1_fu_347_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln221_2_fu_365_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln221_3_fu_373_p3">select, 0, 0, 28, 1, 28</column>
<column name="select_ln221_fu_323_p3">select, 0, 0, 3, 1, 1</column>
<column name="select_ln224_1_fu_401_p3">select, 0, 0, 3, 1, 3</column>
<column name="select_ln224_2_fu_558_p3">select, 0, 0, 61, 1, 1</column>
<column name="select_ln224_fu_393_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln226_fu_544_p3">select, 0, 0, 59, 1, 1</column>
<column name="select_ln229_fu_524_p3">select, 0, 0, 30, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="CONV_BUS_blk_n_AR">9, 2, 1, 2</column>
<column name="CONV_BUS_blk_n_R">9, 2, 1, 2</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter2">9, 2, 1, 2</column>
<column name="ap_phi_mux_first_iter_0_phi_fu_233_p4">9, 2, 1, 2</column>
<column name="fifo_conv_w_0_blk_n">9, 2, 1, 2</column>
<column name="fifo_conv_w_1_blk_n">9, 2, 1, 2</column>
<column name="fifo_conv_w_2_blk_n">9, 2, 1, 2</column>
<column name="fifo_conv_w_3_blk_n">9, 2, 1, 2</column>
<column name="i_fu_132">9, 2, 3, 6</column>
<column name="indvar_flatten12_fu_136">9, 2, 65, 130</column>
<column name="indvar_flatten34_fu_144">9, 2, 92, 184</column>
<column name="indvar_flatten_fu_128">9, 2, 62, 124</column>
<column name="j_fu_124">9, 2, 30, 60</column>
<column name="m_fu_140">9, 2, 28, 56</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="CONV_BUS_addr_read_reg_709">128, 0, 128, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="bound4_cast_reg_676">64, 0, 65, 1</column>
<column name="first_iter_0_reg_229">1, 0, 1, 0</column>
<column name="i_fu_132">3, 0, 3, 0</column>
<column name="icmp_ln221_reg_686">1, 0, 1, 0</column>
<column name="indvar_flatten12_fu_136">65, 0, 65, 0</column>
<column name="indvar_flatten34_fu_144">92, 0, 92, 0</column>
<column name="indvar_flatten_fu_128">62, 0, 62, 0</column>
<column name="j_fu_124">30, 0, 30, 0</column>
<column name="m_fu_140">28, 0, 28, 0</column>
<column name="or_ln226_reg_690">1, 0, 1, 0</column>
<column name="trunc_ln224_reg_694">2, 0, 2, 0</column>
<column name="trunc_ln_reg_698">60, 0, 60, 0</column>
<column name="zext_ln221_cast_reg_681">30, 0, 32, 2</column>
<column name="trunc_ln224_reg_694">64, 32, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, ConvertWeightToStream_Pipeline_VITIS_LOOP_221_1_VITIS_LOOP_224_2_VITIS_LOOP_226_, return value</column>
<column name="m_axi_CONV_BUS_AWVALID">out, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_AWREADY">in, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_AWADDR">out, 64, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_AWID">out, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_AWLEN">out, 32, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_AWSIZE">out, 3, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_AWBURST">out, 2, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_AWLOCK">out, 2, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_AWCACHE">out, 4, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_AWPROT">out, 3, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_AWQOS">out, 4, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_AWREGION">out, 4, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_AWUSER">out, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_WVALID">out, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_WREADY">in, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_WDATA">out, 128, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_WSTRB">out, 16, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_WLAST">out, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_WID">out, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_WUSER">out, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_ARVALID">out, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_ARREADY">in, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_ARADDR">out, 64, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_ARID">out, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_ARLEN">out, 32, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_ARSIZE">out, 3, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_ARBURST">out, 2, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_ARLOCK">out, 2, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_ARCACHE">out, 4, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_ARPROT">out, 3, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_ARQOS">out, 4, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_ARREGION">out, 4, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_ARUSER">out, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_RVALID">in, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_RREADY">out, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_RDATA">in, 128, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_RLAST">in, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_RID">in, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_RFIFONUM">in, 9, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_RUSER">in, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_RRESP">in, 2, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_BVALID">in, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_BREADY">out, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_BRESP">in, 2, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_BID">in, 1, m_axi, CONV_BUS, pointer</column>
<column name="m_axi_CONV_BUS_BUSER">in, 1, m_axi, CONV_BUS, pointer</column>
<column name="fifo_conv_w_2_din">out, 128, ap_fifo, fifo_conv_w_2, pointer</column>
<column name="fifo_conv_w_2_full_n">in, 1, ap_fifo, fifo_conv_w_2, pointer</column>
<column name="fifo_conv_w_2_write">out, 1, ap_fifo, fifo_conv_w_2, pointer</column>
<column name="fifo_conv_w_1_din">out, 128, ap_fifo, fifo_conv_w_1, pointer</column>
<column name="fifo_conv_w_1_full_n">in, 1, ap_fifo, fifo_conv_w_1, pointer</column>
<column name="fifo_conv_w_1_write">out, 1, ap_fifo, fifo_conv_w_1, pointer</column>
<column name="fifo_conv_w_0_din">out, 128, ap_fifo, fifo_conv_w_0, pointer</column>
<column name="fifo_conv_w_0_full_n">in, 1, ap_fifo, fifo_conv_w_0, pointer</column>
<column name="fifo_conv_w_0_write">out, 1, ap_fifo, fifo_conv_w_0, pointer</column>
<column name="fifo_conv_w_3_din">out, 128, ap_fifo, fifo_conv_w_3, pointer</column>
<column name="fifo_conv_w_3_full_n">in, 1, ap_fifo, fifo_conv_w_3, pointer</column>
<column name="fifo_conv_w_3_write">out, 1, ap_fifo, fifo_conv_w_3, pointer</column>
<column name="bound17">in, 92, ap_none, bound17, scalar</column>
<column name="zext_ln221">in, 30, ap_none, zext_ln221, scalar</column>
<column name="bound4">in, 64, ap_none, bound4, scalar</column>
<column name="and_ln">in, 30, ap_none, and_ln, scalar</column>
<column name="bound">in, 62, ap_none, bound, scalar</column>
<column name="mul11">in, 32, ap_none, mul11, scalar</column>
<column name="Conv_Weight">in, 64, ap_none, Conv_Weight, scalar</column>
</table>
</item>
</section>
</profile>
