#-----------------------------------------------------------
# Vivado v2015.3 (64-bit)
# SW Build 1368829 on Mon Sep 28 20:06:43 MDT 2015
# IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
# Start of session at: Fri Nov 24 13:22:18 2017
# Process ID: 5128
# Current directory: D:/digital/Digital-Experiment/test-7seg
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7664 D:\digital\Digital-Experiment\test-7seg\test-7seg.xpr
# Log file: D:/digital/Digital-Experiment/test-7seg/vivado.log
# Journal file: D:/digital/Digital-Experiment/test-7seg\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/digital/Digital-Experiment/test-7seg/test-7seg.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/digital/Digital-Experiment/source_lib/74IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/vivado/Vivado/2015.3/data/ip'.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183795908A
set_property PROGRAM.FILE {D:/digital/Digital-Experiment/test-7seg/test-7seg.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices] 0]
current_hw_device [lindex [get_hw_devices] 0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/digital/Digital-Experiment/test-7seg/test-7seg.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
open_bd_design {D:/digital/Digital-Experiment/test-7seg/test-7seg.srcs/sources_1/bd/design_1/design_1.bd}
Adding component instance block -- xilinx.com:xup:BCD2SEG7:1.0 - BCD2SEG7_0
Adding component instance block -- xilinx.com:XUP:six_not_gate:1.0 - six_not_gate_0
Successfully read diagram <design_1> from BD file <D:/digital/Digital-Experiment/test-7seg/test-7seg.srcs/sources_1/bd/design_1/design_1.bd>
delete_bd_objs [get_bd_nets six_not_gate_0_Y5]
connect_bd_net [get_bd_pins BCD2SEG7_0/LT_n] [get_bd_pins six_not_gate_0/Y5]
delete_bd_objs [get_bd_nets RBI_n_1]
set_property location {-30 181} [get_bd_ports GND]
connect_bd_net [get_bd_ports GND] [get_bd_pins six_not_gate_0/A5]
connect_bd_net [get_bd_pins six_not_gate_0/A6] [get_bd_pins six_not_gate_0/A5]
connect_bd_net [get_bd_pins BCD2SEG7_0/RBI_n] [get_bd_pins six_not_gate_0/Y5]
save_bd_design
Wrote  : <D:/digital/Digital-Experiment/test-7seg/test-7seg.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
Verilog Output written to : D:/digital/Digital-Experiment/test-7seg/test-7seg.srcs/sources_1/bd/design_1/hdl/design_1.v
Verilog Output written to : D:/digital/Digital-Experiment/test-7seg/test-7seg.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block BCD2SEG7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block six_not_gate_0 .
Exporting to file D:/digital/Digital-Experiment/test-7seg/test-7seg.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file D:/digital/Digital-Experiment/test-7seg/test-7seg.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File D:/digital/Digital-Experiment/test-7seg/test-7seg.srcs/sources_1/bd/design_1/hdl/design_1.hwdef
[Fri Nov 24 13:25:20 2017] Launched synth_1...
Run output will be captured here: D:/digital/Digital-Experiment/test-7seg/test-7seg.runs/synth_1/runme.log
[Fri Nov 24 13:25:20 2017] Launched impl_1...
Run output will be captured here: D:/digital/Digital-Experiment/test-7seg/test-7seg.runs/impl_1/runme.log
set_property PROBES.FILE {} [lindex [get_hw_devices] 0]
set_property PROGRAM.FILE {D:/digital/Digital-Experiment/test-7seg/test-7seg.runs/impl_1/design_1_wrapper.bit} [lindex [get_hw_devices] 0]
program_hw_devices [lindex [get_hw_devices] 0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3123] The debug hub core was not detected at User Scan Chain 1 or 3.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active OR
2. Manually launch hw_server with -e "set xsdb-user-bscan <C_USER_SCAN_CHAIN scan_chain_number>" to detect the debug hub at User Scan Chain of 2 or 4. To determine the user scan chain setting, open the implemented design and use: get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub].
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183795908A
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 24 13:46:57 2017...
