#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000010dae30 .scope module, "MIPS_Monociclo" "MIPS_Monociclo" 2 26;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC_out";
    .port_info 3 /OUTPUT 32 "ALU_out";
    .port_info 4 /OUTPUT 32 "d_mem_out";
L_00000000010c7d70 .functor AND 1, v0000000001135470_0, L_00000000010c7ec0, C4<1>, C4<1>;
L_00000000010c8780 .functor BUFZ 32, v00000000011350b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000010c8550 .functor BUFZ 32, v00000000010c98a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000010c7f30 .functor BUFZ 32, v0000000001136e40_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000001137840_0 .net "ALUOp", 3 0, v0000000001135790_0;  1 drivers
v00000000011364e0_0 .net "ALUSrc", 0 0, v0000000001135010_0;  1 drivers
v0000000001137e80_0 .net "ALU_out", 31 0, L_00000000010c7f30;  1 drivers
v00000000011369e0_0 .net "Branch", 0 0, v0000000001135470_0;  1 drivers
v0000000001137340_0 .net "Jump", 0 0, v00000000011341b0_0;  1 drivers
v0000000001136940_0 .net "Link", 0 0, v0000000001135830_0;  1 drivers
v00000000011378e0_0 .net "MemRead", 0 0, v00000000011358d0_0;  1 drivers
v00000000011372a0_0 .net "MemToReg", 0 0, v0000000001135970_0;  1 drivers
v0000000001136800_0 .net "MemWrite", 0 0, v0000000001134250_0;  1 drivers
v0000000001137980_0 .net "PC_out", 31 0, L_00000000010c8780;  1 drivers
v0000000001137de0_0 .net "RegDst", 0 0, v00000000011342f0_0;  1 drivers
v0000000001136b20_0 .net "RegWrite", 0 0, v0000000001135ab0_0;  1 drivers
L_00000000011502c8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001137a20_0 .net *"_s19", 26 0, L_00000000011502c8;  1 drivers
L_0000000001150310 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011373e0_0 .net *"_s24", 26 0, L_0000000001150310;  1 drivers
v0000000001137b60_0 .net "alu_ctrl_out", 3 0, v0000000001136a80_0;  1 drivers
v0000000001136580_0 .net "cabo_ALU_out", 31 0, v0000000001136e40_0;  1 drivers
v0000000001137c00_0 .net "cabo_PC_out", 31 0, v00000000011350b0_0;  1 drivers
v00000000011366c0_0 .net "cabo_and_out", 0 0, L_00000000010c7d70;  1 drivers
v0000000001137ca0_0 .net "cabo_d_mem_out", 31 0, v00000000010c98a0_0;  1 drivers
v00000000011368a0_0 .net "cabo_extensor_de_sinal", 15 0, L_000000000113aa00;  1 drivers
v0000000001137d40_0 .net "cabo_extensor_de_sinal_out", 31 0, L_000000000113a960;  1 drivers
v0000000001136bc0_0 .net "cabo_funct", 5 0, L_000000000113bc20;  1 drivers
v0000000001137f20_0 .net "cabo_i_men_out", 31 0, v00000000010ca660_0;  1 drivers
v0000000001136080_0 .net "cabo_mux_PC_next_para_PC", 31 0, L_000000000113ab40;  1 drivers
v0000000001136120_0 .net "cabo_mux_dest_reg_para_regfile", 31 0, L_000000000113abe0;  1 drivers
v00000000011361c0_0 .net "cabo_mux_dest_reg_regfile", 4 0, L_000000000113ae60;  1 drivers
v00000000011363a0_0 .net "cabo_mux_valor_write_data", 31 0, L_000000000113a1e0;  1 drivers
v0000000001136440_0 .net "cabo_opcode", 5 0, L_000000000113ac80;  1 drivers
v0000000001136620_0 .net "cabo_rd", 4 0, L_000000000113a140;  1 drivers
v0000000001136760_0 .net "cabo_rs", 4 0, L_000000000113a6e0;  1 drivers
v0000000001136d00_0 .net "cabo_rt", 4 0, L_000000000113be00;  1 drivers
v0000000001136da0_0 .net "cabo_shamt", 4 0, L_000000000113ad20;  1 drivers
v0000000001136ee0_0 .net "cabo_shift_left_2_para_somador_PC_jump", 31 0, L_000000000113b220;  1 drivers
v0000000001136f80_0 .net "cabo_somador_PC_4_out", 31 0, L_000000000113b7c0;  1 drivers
v000000000113a3c0_0 .net "cabo_somador_PC_jump_para_mux_PC_next", 31 0, L_000000000113aaa0;  1 drivers
v000000000113adc0_0 .net "cabo_zero", 0 0, L_00000000010c7ec0;  1 drivers
o00000000010db8d8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000113bf40_0 .net "clock", 0 0, o00000000010db8d8;  0 drivers
v000000000113bb80_0 .net "d_mem_out", 31 0, L_00000000010c8550;  1 drivers
o00000000010dbcf8 .functor BUFZ 1, C4<z>; HiZ drive
v000000000113a500_0 .net "reset", 0 0, o00000000010dbcf8;  0 drivers
v000000000113b2c0_0 .net "valor_reg1", 31 0, L_000000000113a460;  1 drivers
v000000000113a640_0 .net "valor_reg2", 31 0, L_000000000113b9a0;  1 drivers
L_000000000113ac80 .part v00000000010ca660_0, 26, 6;
L_000000000113a6e0 .part v00000000010ca660_0, 21, 5;
L_000000000113be00 .part v00000000010ca660_0, 16, 5;
L_000000000113a140 .part v00000000010ca660_0, 11, 5;
L_000000000113ad20 .part v00000000010ca660_0, 6, 5;
L_000000000113bc20 .part v00000000010ca660_0, 0, 6;
L_000000000113aa00 .part v00000000010ca660_0, 0, 16;
L_000000000113bae0 .concat [ 5 27 0 0], L_000000000113be00, L_00000000011502c8;
L_000000000113bea0 .concat [ 5 27 0 0], L_000000000113a140, L_0000000001150310;
L_000000000113ae60 .part L_000000000113bd60, 0, 5;
S_00000000010c7460 .scope module, "d_mem" "d_mem" 2 132, 3 10 0, S_00000000010dae30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Address";
    .port_info 1 /INPUT 32 "WriteData";
    .port_info 2 /OUTPUT 32 "ReadData";
    .port_info 3 /INPUT 1 "MemWrite";
    .port_info 4 /INPUT 1 "MemRead";
P_00000000010d51e0 .param/l "MemSize" 0 3 20, +C4<00000000000000000000000000001010>;
v00000000010c9ee0_0 .net "Address", 31 0, v0000000001136e40_0;  alias, 1 drivers
v00000000010c9580_0 .net "MemRead", 0 0, v00000000011358d0_0;  alias, 1 drivers
v00000000010c9800_0 .net "MemWrite", 0 0, v0000000001134250_0;  alias, 1 drivers
v00000000010c98a0_0 .var "ReadData", 31 0;
v00000000010c9a80_0 .net "WriteData", 31 0, L_000000000113b9a0;  alias, 1 drivers
v00000000010ca700 .array "mem", 1023 0, 31 0;
E_00000000010d5e20/0 .event edge, v00000000010c9ee0_0, v00000000010c9580_0, v00000000010c98a0_0, v00000000010c9800_0;
E_00000000010d5e20/1 .event edge, v00000000010c9a80_0;
E_00000000010d5e20 .event/or E_00000000010d5e20/0, E_00000000010d5e20/1;
S_00000000010baf70 .scope module, "extensor" "extensor_de_sinal" 2 125, 4 9 0, S_00000000010dae30;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "imediato";
    .port_info 1 /OUTPUT 32 "extensor_out";
v00000000010c8b80_0 .net *"_s1", 0 0, L_000000000113b0e0;  1 drivers
v00000000010c91c0_0 .net *"_s2", 15 0, L_000000000113ba40;  1 drivers
v00000000010c9300_0 .net "extensor_out", 31 0, L_000000000113a960;  alias, 1 drivers
v00000000010ca480_0 .net "imediato", 15 0, L_000000000113aa00;  alias, 1 drivers
L_000000000113b0e0 .part L_000000000113aa00, 15, 1;
LS_000000000113ba40_0_0 .concat [ 1 1 1 1], L_000000000113b0e0, L_000000000113b0e0, L_000000000113b0e0, L_000000000113b0e0;
LS_000000000113ba40_0_4 .concat [ 1 1 1 1], L_000000000113b0e0, L_000000000113b0e0, L_000000000113b0e0, L_000000000113b0e0;
LS_000000000113ba40_0_8 .concat [ 1 1 1 1], L_000000000113b0e0, L_000000000113b0e0, L_000000000113b0e0, L_000000000113b0e0;
LS_000000000113ba40_0_12 .concat [ 1 1 1 1], L_000000000113b0e0, L_000000000113b0e0, L_000000000113b0e0, L_000000000113b0e0;
L_000000000113ba40 .concat [ 4 4 4 4], LS_000000000113ba40_0_0, LS_000000000113ba40_0_4, LS_000000000113ba40_0_8, LS_000000000113ba40_0_12;
L_000000000113a960 .concat [ 16 16 0 0], L_000000000113aa00, L_000000000113ba40;
S_00000000010bb100 .scope module, "imen" "i_mem" 2 100, 5 9 0, S_00000000010dae30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "endereco_PC";
    .port_info 1 /OUTPUT 32 "instrucao_out";
P_00000000010d52e0 .param/l "MEMORIA_TAMANHO" 0 5 15, +C4<00000000000000000000000001000000>;
v00000000010c9b20_0 .net "endereco_PC", 31 0, v00000000011350b0_0;  alias, 1 drivers
v00000000010ca660_0 .var "instrucao_out", 31 0;
v00000000010ca520 .array "memoria_ROM", 63 0, 31 0;
E_00000000010d5160 .event edge, v00000000010c9b20_0;
S_00000000010afe90 .scope module, "mux_PC_next" "mux2x1" 2 156, 6 8 0, S_00000000010dae30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "entrada0";
    .port_info 1 /INPUT 32 "entrada1";
    .port_info 2 /INPUT 1 "seletor";
    .port_info 3 /OUTPUT 32 "saida";
v00000000010ca5c0_0 .net "entrada0", 31 0, L_000000000113b7c0;  alias, 1 drivers
v00000000010ca8e0_0 .net "entrada1", 31 0, L_000000000113aaa0;  alias, 1 drivers
v00000000010c93a0_0 .net "saida", 31 0, L_000000000113ab40;  alias, 1 drivers
v00000000010c8cc0_0 .net "seletor", 0 0, L_00000000010c7d70;  alias, 1 drivers
L_000000000113ab40 .functor MUXZ 32, L_000000000113b7c0, L_000000000113aaa0, L_00000000010c7d70, C4<>;
S_00000000010b0020 .scope module, "mux_dest_reg" "mux2x1" 2 172, 6 8 0, S_00000000010dae30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "entrada0";
    .port_info 1 /INPUT 32 "entrada1";
    .port_info 2 /INPUT 1 "seletor";
    .port_info 3 /OUTPUT 32 "saida";
v00000000010c9bc0_0 .net "entrada0", 31 0, L_000000000113bae0;  1 drivers
v00000000010c9c60_0 .net "entrada1", 31 0, L_000000000113bea0;  1 drivers
v00000000010c9d00_0 .net "saida", 31 0, L_000000000113bd60;  1 drivers
v00000000010c9f80_0 .net "seletor", 0 0, v00000000011342f0_0;  alias, 1 drivers
L_000000000113bd60 .functor MUXZ 32, L_000000000113bae0, L_000000000113bea0, v00000000011342f0_0, C4<>;
S_00000000010ad9c0 .scope module, "mux_in_2_ALU" "mux2x1" 2 164, 6 8 0, S_00000000010dae30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "entrada0";
    .port_info 1 /INPUT 32 "entrada1";
    .port_info 2 /INPUT 1 "seletor";
    .port_info 3 /OUTPUT 32 "saida";
v00000000010ca980_0 .net "entrada0", 31 0, L_000000000113b9a0;  alias, 1 drivers
v00000000010c8ae0_0 .net "entrada1", 31 0, L_000000000113a960;  alias, 1 drivers
v00000000010c8c20_0 .net "saida", 31 0, L_000000000113abe0;  alias, 1 drivers
v00000000010c8e00_0 .net "seletor", 0 0, v0000000001135010_0;  alias, 1 drivers
L_000000000113abe0 .functor MUXZ 32, L_000000000113b9a0, L_000000000113a960, v0000000001135010_0, C4<>;
S_00000000010adb50 .scope module, "mux_valor_write_data" "mux2x1" 2 180, 6 8 0, S_00000000010dae30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "entrada0";
    .port_info 1 /INPUT 32 "entrada1";
    .port_info 2 /INPUT 1 "seletor";
    .port_info 3 /OUTPUT 32 "saida";
v00000000010c8ea0_0 .net "entrada0", 31 0, v0000000001136e40_0;  alias, 1 drivers
v00000000010c8f40_0 .net "entrada1", 31 0, v00000000010c98a0_0;  alias, 1 drivers
v0000000001134070_0 .net "saida", 31 0, L_000000000113a1e0;  alias, 1 drivers
v0000000001134f70_0 .net "seletor", 0 0, v0000000001135970_0;  alias, 1 drivers
L_000000000113a1e0 .functor MUXZ 32, v0000000001136e40_0, v00000000010c98a0_0, v0000000001135970_0, C4<>;
S_00000000010a6ed0 .scope module, "pc" "PC" 2 94, 7 9 0, S_00000000010dae30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "next_PC";
    .port_info 2 /OUTPUT 32 "PC";
v00000000011350b0_0 .var "PC", 31 0;
v0000000001134390_0 .net "clock", 0 0, o00000000010db8d8;  alias, 0 drivers
v0000000001134cf0_0 .net "next_PC", 31 0, L_000000000113ab40;  alias, 1 drivers
E_00000000010d50a0 .event posedge, v0000000001134390_0;
S_00000000010a7060 .scope module, "regfile" "regfile" 2 141, 8 9 0, S_00000000010dae30;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "ReadAddr1";
    .port_info 1 /INPUT 5 "ReadAddr2";
    .port_info 2 /OUTPUT 32 "ReadData1";
    .port_info 3 /OUTPUT 32 "ReadData2";
    .port_info 4 /INPUT 5 "WriteAddr";
    .port_info 5 /INPUT 32 "WriteData";
    .port_info 6 /INPUT 1 "clock";
    .port_info 7 /INPUT 1 "reset";
    .port_info 8 /INPUT 1 "RegWrite";
v0000000001134e30_0 .net "ReadAddr1", 4 0, L_000000000113a6e0;  alias, 1 drivers
v0000000001134430_0 .net "ReadAddr2", 4 0, L_000000000113be00;  alias, 1 drivers
v0000000001134570_0 .net "ReadData1", 31 0, L_000000000113a460;  alias, 1 drivers
v0000000001135bf0_0 .net "ReadData2", 31 0, L_000000000113b9a0;  alias, 1 drivers
v00000000011347f0_0 .net "RegWrite", 0 0, v0000000001135ab0_0;  alias, 1 drivers
v0000000001134d90_0 .net "WriteAddr", 4 0, L_000000000113ae60;  alias, 1 drivers
v00000000011346b0_0 .net "WriteData", 31 0, L_000000000113a1e0;  alias, 1 drivers
L_0000000001150118 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v00000000011351f0_0 .net/2u *"_s0", 4 0, L_0000000001150118;  1 drivers
L_00000000011501a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001135a10_0 .net *"_s11", 1 0, L_00000000011501a8;  1 drivers
L_00000000011501f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000000001134bb0_0 .net/2u *"_s14", 4 0, L_00000000011501f0;  1 drivers
v0000000001134930_0 .net *"_s16", 0 0, L_000000000113a820;  1 drivers
L_0000000001150238 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001134ed0_0 .net/2u *"_s18", 31 0, L_0000000001150238;  1 drivers
v0000000001135650_0 .net *"_s2", 0 0, L_000000000113bcc0;  1 drivers
v0000000001135c90_0 .net *"_s20", 31 0, L_000000000113b040;  1 drivers
v0000000001135290_0 .net *"_s22", 6 0, L_000000000113a8c0;  1 drivers
L_0000000001150280 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001135b50_0 .net *"_s25", 1 0, L_0000000001150280;  1 drivers
L_0000000001150160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000011356f0_0 .net/2u *"_s4", 31 0, L_0000000001150160;  1 drivers
v0000000001135dd0_0 .net *"_s6", 31 0, L_000000000113afa0;  1 drivers
v00000000011349d0_0 .net *"_s8", 6 0, L_000000000113a780;  1 drivers
v0000000001135e70_0 .net "clock", 0 0, o00000000010db8d8;  alias, 0 drivers
v0000000001135330_0 .var/i "i", 31 0;
v0000000001134610 .array "regs", 31 0, 31 0;
v0000000001135510_0 .net "reset", 0 0, o00000000010dbcf8;  alias, 0 drivers
E_00000000010d5060 .event posedge, v0000000001135510_0, v0000000001134390_0;
L_000000000113bcc0 .cmp/eq 5, L_000000000113a6e0, L_0000000001150118;
L_000000000113afa0 .array/port v0000000001134610, L_000000000113a780;
L_000000000113a780 .concat [ 5 2 0 0], L_000000000113a6e0, L_00000000011501a8;
L_000000000113a460 .functor MUXZ 32, L_000000000113afa0, L_0000000001150160, L_000000000113bcc0, C4<>;
L_000000000113a820 .cmp/eq 5, L_000000000113be00, L_00000000011501f0;
L_000000000113b040 .array/port v0000000001134610, L_000000000113a8c0;
L_000000000113a8c0 .concat [ 5 2 0 0], L_000000000113be00, L_0000000001150280;
L_000000000113b9a0 .functor MUXZ 32, L_000000000113b040, L_0000000001150238, L_000000000113a820, C4<>;
S_00000000010a4d10 .scope module, "sll2" "shift_left_2" 2 119, 9 9 0, S_00000000010dae30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "endereco_in";
    .port_info 1 /OUTPUT 32 "endereco_out";
v00000000011355b0_0 .net *"_s2", 29 0, L_000000000113b860;  1 drivers
L_00000000011500d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001135f10_0 .net *"_s4", 1 0, L_00000000011500d0;  1 drivers
v0000000001134890_0 .net "endereco_in", 31 0, L_000000000113a960;  alias, 1 drivers
v0000000001134a70_0 .net "endereco_out", 31 0, L_000000000113b220;  alias, 1 drivers
L_000000000113b860 .part L_000000000113a960, 0, 30;
L_000000000113b220 .concat [ 2 30 0 0], L_00000000011500d0, L_000000000113b860;
S_00000000010a4ea0 .scope module, "somador_jump" "somador_PC_jump" 2 112, 10 9 0, S_00000000010dae30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "endereco_PC";
    .port_info 1 /INPUT 32 "endereco_deslocado";
    .port_info 2 /OUTPUT 32 "endereco_jump";
v00000000011353d0_0 .net "endereco_PC", 31 0, L_000000000113b7c0;  alias, 1 drivers
v0000000001135150_0 .net "endereco_deslocado", 31 0, L_000000000113b220;  alias, 1 drivers
v0000000001134b10_0 .net "endereco_jump", 31 0, L_000000000113aaa0;  alias, 1 drivers
L_000000000113aaa0 .arith/sum 32, L_000000000113b7c0, L_000000000113b220;
S_00000000010933d0 .scope module, "somador_pc4" "somador_PC_4" 2 106, 11 9 0, S_00000000010dae30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /OUTPUT 32 "somador_out";
v0000000001134110_0 .net "PC", 31 0, v00000000011350b0_0;  alias, 1 drivers
L_0000000001150088 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000001135d30_0 .net/2u *"_s0", 31 0, L_0000000001150088;  1 drivers
v0000000001134c50_0 .net "somador_out", 31 0, L_000000000113b7c0;  alias, 1 drivers
L_000000000113b7c0 .arith/sum 32, v00000000011350b0_0, L_0000000001150088;
S_0000000001093560 .scope module, "uc" "control" 2 187, 12 10 0, S_00000000010dae30;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /OUTPUT 1 "RegDst";
    .port_info 2 /OUTPUT 1 "Branch";
    .port_info 3 /OUTPUT 1 "MemRead";
    .port_info 4 /OUTPUT 1 "MemToReg";
    .port_info 5 /OUTPUT 4 "ALUOp";
    .port_info 6 /OUTPUT 1 "MemWrite";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 1 "RegWrite";
    .port_info 9 /OUTPUT 1 "Jump";
    .port_info 10 /OUTPUT 1 "Link";
v0000000001135790_0 .var "ALUOp", 3 0;
v0000000001135010_0 .var "ALUSrc", 0 0;
v0000000001135470_0 .var "Branch", 0 0;
v00000000011341b0_0 .var "Jump", 0 0;
v0000000001135830_0 .var "Link", 0 0;
v00000000011358d0_0 .var "MemRead", 0 0;
v0000000001135970_0 .var "MemToReg", 0 0;
v0000000001134250_0 .var "MemWrite", 0 0;
v00000000011342f0_0 .var "RegDst", 0 0;
v0000000001135ab0_0 .var "RegWrite", 0 0;
v00000000011344d0_0 .net "opcode", 5 0, L_000000000113ac80;  alias, 1 drivers
E_00000000010d5660 .event edge, v00000000011344d0_0;
S_000000000108dcd0 .scope module, "ula" "ULA" 2 201, 13 12 0, S_00000000010dae30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 4 "OP";
    .port_info 3 /INPUT 5 "shamt";
    .port_info 4 /OUTPUT 32 "result";
    .port_info 5 /OUTPUT 1 "zero_flag";
L_00000000010c88d0 .functor AND 1, L_000000000113b180, L_000000000113b360, C4<1>, C4<1>;
L_00000000010c7ec0 .functor OR 1, L_000000000113af00, L_00000000010c88d0, C4<0>, C4<0>;
v0000000001137520_0 .net "OP", 3 0, v0000000001136a80_0;  alias, 1 drivers
L_0000000001150358 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001136260_0 .net/2u *"_s0", 31 0, L_0000000001150358;  1 drivers
v00000000011370c0_0 .net *"_s10", 0 0, L_000000000113b360;  1 drivers
v0000000001137200_0 .net *"_s12", 0 0, L_00000000010c88d0;  1 drivers
v0000000001137020_0 .net *"_s2", 0 0, L_000000000113af00;  1 drivers
L_00000000011503a0 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0000000001137480_0 .net/2u *"_s4", 3 0, L_00000000011503a0;  1 drivers
v0000000001137660_0 .net *"_s6", 0 0, L_000000000113b180;  1 drivers
L_00000000011503e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001137700_0 .net/2u *"_s8", 31 0, L_00000000011503e8;  1 drivers
v0000000001137160_0 .net "in1", 31 0, L_000000000113a460;  alias, 1 drivers
v0000000001136c60_0 .net "in2", 31 0, L_000000000113abe0;  alias, 1 drivers
v0000000001136e40_0 .var "result", 31 0;
v00000000011375c0_0 .net "shamt", 4 0, L_000000000113ad20;  alias, 1 drivers
v0000000001136300_0 .net "zero_flag", 0 0, L_00000000010c7ec0;  alias, 1 drivers
E_00000000010d54e0 .event edge, v0000000001137520_0, v0000000001134570_0, v00000000010c8c20_0, v00000000011375c0_0;
L_000000000113af00 .cmp/eq 32, v0000000001136e40_0, L_0000000001150358;
L_000000000113b180 .cmp/eq 4, v0000000001136a80_0, L_00000000011503a0;
L_000000000113b360 .cmp/ne 32, v0000000001136e40_0, L_00000000011503e8;
S_000000000108de60 .scope module, "ula_ctrl" "ula_ctrl" 2 210, 14 10 0, S_00000000010dae30;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "ALUOp";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 4 "ALUControl";
v0000000001136a80_0 .var "ALUControl", 3 0;
v00000000011377a0_0 .net "ALUOp", 3 0, v0000000001135790_0;  alias, 1 drivers
v0000000001137ac0_0 .net "funct", 5 0, L_000000000113bc20;  alias, 1 drivers
E_00000000010d59e0 .event edge, v0000000001135790_0, v0000000001137ac0_0;
    .scope S_00000000010a6ed0;
T_0 ;
    %wait E_00000000010d50a0;
    %load/vec4 v0000000001134cf0_0;
    %assign/vec4 v00000000011350b0_0, 0;
    %jmp T_0;
    .thread T_0;
    .scope S_00000000010bb100;
T_1 ;
    %vpi_call 5 22 "$readmemb", "instructions.list", v00000000010ca520 {0 0 0};
    %end;
    .thread T_1;
    .scope S_00000000010bb100;
T_2 ;
    %wait E_00000000010d5160;
    %load/vec4 v00000000010c9b20_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v00000000010ca520, 4;
    %store/vec4 v00000000010ca660_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_00000000010c7460;
T_3 ;
    %wait E_00000000010d5e20;
    %load/vec4 v00000000010c9ee0_0;
    %cmpi/u 1023, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_3.0, 5;
    %vpi_call 3 28 "$display", "Endere\303\247o %d fora do limite!", v00000000010c9ee0_0 {0 0 0};
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000010c9580_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000000010c98a0_0;
    %ix/getv 3, v00000000010c9ee0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010ca700, 0, 4;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v00000000010c9800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v00000000010c9a80_0;
    %ix/getv 3, v00000000010c9ee0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000010ca700, 0, 4;
T_3.4 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000010a7060;
T_4 ;
    %wait E_00000000010d5060;
    %load/vec4 v0000000001135510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001135330_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000000001135330_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000000001135330_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001134610, 0, 4;
    %load/vec4 v0000000001135330_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001135330_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000000011347f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000000001134d90_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz  T_4.6, 4;
    %load/vec4 v00000000011346b0_0;
    %load/vec4 v0000000001134d90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001134610, 0, 4;
    %jmp T_4.7;
T_4.6 ;
    %vpi_call 8 31 "$display", "Registrador $zero n\303\243o pode ser sobrescrito" {0 0 0};
T_4.7 ;
T_4.4 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000000001093560;
T_5 ;
    %wait E_00000000010d5660;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011342f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001135010_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001135970_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001135ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011358d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001134250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001135470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000011341b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001135830_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000001135790_0, 0, 4;
    %load/vec4 v00000000011344d0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %jmp T_5.15;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001135010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001135970_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001135ab0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000001135790_0, 0, 4;
    %jmp T_5.15;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001135010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001134250_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000001135790_0, 0, 4;
    %jmp T_5.15;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011342f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001135ab0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000001135790_0, 0, 4;
    %jmp T_5.15;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001135470_0, 0, 1;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000001135790_0, 0, 4;
    %jmp T_5.15;
T_5.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001135470_0, 0, 1;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000000001135790_0, 0, 4;
    %jmp T_5.15;
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011341b0_0, 0, 1;
    %jmp T_5.15;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001135ab0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001135830_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000011341b0_0, 0, 1;
    %jmp T_5.15;
T_5.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001135010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001135ab0_0, 0, 1;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000000001135790_0, 0, 4;
    %jmp T_5.15;
T_5.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001135010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001135ab0_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000000001135790_0, 0, 4;
    %jmp T_5.15;
T_5.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001135010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001135ab0_0, 0, 1;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000000001135790_0, 0, 4;
    %jmp T_5.15;
T_5.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001135010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001135ab0_0, 0, 1;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v0000000001135790_0, 0, 4;
    %jmp T_5.15;
T_5.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001135010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001135ab0_0, 0, 1;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000000001135790_0, 0, 4;
    %jmp T_5.15;
T_5.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001135010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001135ab0_0, 0, 1;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000000001135790_0, 0, 4;
    %jmp T_5.15;
T_5.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001135010_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001135ab0_0, 0, 1;
    %jmp T_5.15;
T_5.15 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000000000108dcd0;
T_6 ;
    %wait E_00000000010d54e0;
    %load/vec4 v0000000001137520_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001136e40_0, 0, 32;
    %jmp T_6.16;
T_6.0 ;
    %load/vec4 v0000000001137160_0;
    %load/vec4 v0000000001136c60_0;
    %and;
    %store/vec4 v0000000001136e40_0, 0, 32;
    %jmp T_6.16;
T_6.1 ;
    %load/vec4 v0000000001137160_0;
    %load/vec4 v0000000001136c60_0;
    %or;
    %store/vec4 v0000000001136e40_0, 0, 32;
    %jmp T_6.16;
T_6.2 ;
    %load/vec4 v0000000001137160_0;
    %load/vec4 v0000000001136c60_0;
    %add;
    %store/vec4 v0000000001136e40_0, 0, 32;
    %jmp T_6.16;
T_6.3 ;
    %load/vec4 v0000000001137160_0;
    %ix/getv 4, v0000000001136c60_0;
    %shiftl 4;
    %store/vec4 v0000000001136e40_0, 0, 32;
    %jmp T_6.16;
T_6.4 ;
    %load/vec4 v0000000001137160_0;
    %ix/getv 4, v0000000001136c60_0;
    %shiftr 4;
    %store/vec4 v0000000001136e40_0, 0, 32;
    %jmp T_6.16;
T_6.5 ;
    %load/vec4 v0000000001137160_0;
    %ix/getv 4, v0000000001136c60_0;
    %shiftr/s 4;
    %store/vec4 v0000000001136e40_0, 0, 32;
    %jmp T_6.16;
T_6.6 ;
    %load/vec4 v0000000001137160_0;
    %load/vec4 v0000000001136c60_0;
    %sub;
    %store/vec4 v0000000001136e40_0, 0, 32;
    %jmp T_6.16;
T_6.7 ;
    %load/vec4 v0000000001137160_0;
    %load/vec4 v0000000001136c60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.18, 8;
T_6.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.18, 8;
 ; End of false expr.
    %blend;
T_6.18;
    %store/vec4 v0000000001136e40_0, 0, 32;
    %jmp T_6.16;
T_6.8 ;
    %load/vec4 v0000000001137160_0;
    %load/vec4 v0000000001136c60_0;
    %sub;
    %store/vec4 v0000000001136e40_0, 0, 32;
    %jmp T_6.16;
T_6.9 ;
    %load/vec4 v0000000001137160_0;
    %ix/getv 4, v00000000011375c0_0;
    %shiftl 4;
    %store/vec4 v0000000001136e40_0, 0, 32;
    %jmp T_6.16;
T_6.10 ;
    %load/vec4 v0000000001137160_0;
    %ix/getv 4, v00000000011375c0_0;
    %shiftr 4;
    %store/vec4 v0000000001136e40_0, 0, 32;
    %jmp T_6.16;
T_6.11 ;
    %load/vec4 v0000000001137160_0;
    %load/vec4 v0000000001136c60_0;
    %xor;
    %store/vec4 v0000000001136e40_0, 0, 32;
    %jmp T_6.16;
T_6.12 ;
    %load/vec4 v0000000001137160_0;
    %load/vec4 v0000000001136c60_0;
    %or;
    %inv;
    %store/vec4 v0000000001136e40_0, 0, 32;
    %jmp T_6.16;
T_6.13 ;
    %load/vec4 v0000000001137160_0;
    %ix/getv 4, v00000000011375c0_0;
    %shiftr/s 4;
    %store/vec4 v0000000001136e40_0, 0, 32;
    %jmp T_6.16;
T_6.14 ;
    %load/vec4 v0000000001137160_0;
    %load/vec4 v0000000001136c60_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_6.19, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.20, 8;
T_6.19 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.20, 8;
 ; End of false expr.
    %blend;
T_6.20;
    %store/vec4 v0000000001136e40_0, 0, 32;
    %jmp T_6.16;
T_6.16 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000000000108de60;
T_7 ;
    %wait E_00000000010d59e0;
    %load/vec4 v00000000011377a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000001136a80_0, 0, 4;
    %jmp T_7.10;
T_7.0 ;
    %load/vec4 v0000000001137ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_7.17, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_7.18, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.19, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_7.20, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_7.21, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_7.22, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_7.23, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_7.24, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0000000001136a80_0, 0, 4;
    %jmp T_7.26;
T_7.11 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v0000000001136a80_0, 0, 4;
    %jmp T_7.26;
T_7.12 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v0000000001136a80_0, 0, 4;
    %jmp T_7.26;
T_7.13 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v0000000001136a80_0, 0, 4;
    %jmp T_7.26;
T_7.14 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0000000001136a80_0, 0, 4;
    %jmp T_7.26;
T_7.15 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v0000000001136a80_0, 0, 4;
    %jmp T_7.26;
T_7.16 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0000000001136a80_0, 0, 4;
    %jmp T_7.26;
T_7.17 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000001136a80_0, 0, 4;
    %jmp T_7.26;
T_7.18 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000000001136a80_0, 0, 4;
    %jmp T_7.26;
T_7.19 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000001136a80_0, 0, 4;
    %jmp T_7.26;
T_7.20 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000000001136a80_0, 0, 4;
    %jmp T_7.26;
T_7.21 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000000001136a80_0, 0, 4;
    %jmp T_7.26;
T_7.22 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v0000000001136a80_0, 0, 4;
    %jmp T_7.26;
T_7.23 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000000001136a80_0, 0, 4;
    %jmp T_7.26;
T_7.24 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000000001136a80_0, 0, 4;
    %jmp T_7.26;
T_7.26 ;
    %pop/vec4 1;
    %jmp T_7.10;
T_7.1 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0000000001136a80_0, 0, 4;
    %jmp T_7.10;
T_7.2 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v0000000001136a80_0, 0, 4;
    %jmp T_7.10;
T_7.3 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0000000001136a80_0, 0, 4;
    %jmp T_7.10;
T_7.4 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0000000001136a80_0, 0, 4;
    %jmp T_7.10;
T_7.5 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000000001136a80_0, 0, 4;
    %jmp T_7.10;
T_7.6 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000001136a80_0, 0, 4;
    %jmp T_7.10;
T_7.7 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0000000001136a80_0, 0, 4;
    %jmp T_7.10;
T_7.8 ;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v0000000001136a80_0, 0, 4;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "MIPS_Monociclo.v";
    "d_mem.v";
    "extensor_de_sinal.v";
    "i_mem.v";
    "mux2x1.v";
    "PC.v";
    "regfile.v";
    "shift_left_2.v";
    "somador_PC_jump.v";
    "somador_PC_4.v";
    "control.v";
    "ULA.v";
    "ula_ctrl.v";
