module demux(s,sel,y);
input s;
input [2:0] sel;
output reg [7:0]y;
always@(*)
begin
    y = 8'b00000000;
	case(sel)
		3'b000 : y[0] = s;
		3'b001 : y[1] = s;
		3'b010 : y[2] = s;
		3'b011 : y[3] = s;
		3'b100 : y[4] = s;
		3'b101 : y[5] = s;
		3'b110 : y[6] = s;
		3'b111 : y[7] = s;
		default : y = 8'b00000000;
	endcase
end
endmodule
