--- sim-outorder.txt	2022-04-22 16:53:26.686079326 -0600
+++ sim-outorder-2.txt	2022-04-22 16:53:07.018081065 -0600
@@ -5,9 +5,9 @@
 entity, or for any commercial purpose, without the prior written permission
 of SimpleScalar, LLC (info@simplescalar.com).
 
-sim: command line: ./../simplesim-3.0/sim-outorder -res:fpalu 1 -res:fpmult 1 -res:imult 1 -res:ialu 1 test 
+sim: command line: ./../simplesim-3.0/sim-outorder -res:fpalu 8 -res:fpmult 8 -res:imult 8 -res:ialu 8 test 
 
-sim: simulation started @ Fri Apr 22 16:53:26 2022, options follow:
+sim: simulation started @ Fri Apr 22 16:53:06 2022, options follow:
 
 sim-outorder: This simulator implements a very detailed out-of-order issue
 superscalar processor with a two-level memory system and speculative
@@ -61,11 +61,11 @@
 -tlb:itlb        itlb:16:4096:4:l # instruction TLB config, i.e., {<config>|none}
 -tlb:dtlb        dtlb:32:4096:4:l # data TLB config, i.e., {<config>|none}
 -tlb:lat                   30 # inst/data TLB miss latency (in cycles)
--res:ialu                   1 # total number of integer ALU's available
--res:imult                  1 # total number of integer multiplier/dividers available
+-res:ialu                   8 # total number of integer ALU's available
+-res:imult                  8 # total number of integer multiplier/dividers available
 -res:memport                2 # total number of memory system ports available (to CPU)
--res:fpalu                  1 # total number of floating point ALU's available
--res:fpmult                 1 # total number of floating point multiplier/dividers available
+-res:fpalu                  8 # total number of floating point ALU's available
+-res:fpmult                 8 # total number of floating point multiplier/dividers available
 # -pcstat              <null> # profile stat(s) against text addr's (mult uses ok)
 -bugcompat              false # operate in backward-compatible bugs mode (for testing only)
 
@@ -149,86 +149,86 @@
 sim_num_branches              12827 # total number of branches committed
 sim_elapsed_time                  1 # total simulation time in seconds
 sim_inst_rate            80304.0000 # simulation speed (in insts/sec)
-sim_total_insn                89956 # total number of instructions executed
-sim_total_refs                22104 # total number of loads and stores executed
-sim_total_loads               11631 # total number of loads executed
-sim_total_stores         10473.0000 # total number of stores executed
-sim_total_branches            14423 # total number of branches executed
-sim_cycle                    114894 # total simulation time in cycles
-sim_IPC                      0.6989 # instructions per cycle
-sim_CPI                      1.4307 # cycles per instruction
-sim_exec_BW                  0.7829 # total instructions (mis-spec + committed) per cycle
+sim_total_insn                87511 # total number of instructions executed
+sim_total_refs                21538 # total number of loads and stores executed
+sim_total_loads               11327 # total number of loads executed
+sim_total_stores         10211.0000 # total number of stores executed
+sim_total_branches            14094 # total number of branches executed
+sim_cycle                     84408 # total simulation time in cycles
+sim_IPC                      0.9514 # instructions per cycle
+sim_CPI                      1.0511 # cycles per instruction
+sim_exec_BW                  1.0368 # total instructions (mis-spec + committed) per cycle
 sim_IPB                      6.2605 # instruction per branch
-IFQ_count                    280269 # cumulative IFQ occupancy
-IFQ_fcount                    66759 # cumulative IFQ full count
-ifq_occupancy                2.4394 # avg IFQ occupancy (insn's)
-ifq_rate                     0.7829 # avg IFQ dispatch rate (insn/cycle)
-ifq_latency                  3.1156 # avg IFQ occupant latency (cycle's)
-ifq_full                     0.5810 # fraction of time (cycle's) IFQ was full
-RUU_count                   1142988 # cumulative RUU occupancy
-RUU_fcount                    56940 # cumulative RUU full count
-ruu_occupancy                9.9482 # avg RUU occupancy (insn's)
-ruu_rate                     0.7829 # avg RUU dispatch rate (insn/cycle)
-ruu_latency                 12.7061 # avg RUU occupant latency (cycle's)
-ruu_full                     0.4956 # fraction of time (cycle's) RUU was full
-LSQ_count                    243660 # cumulative LSQ occupancy
-LSQ_fcount                     5884 # cumulative LSQ full count
-lsq_occupancy                2.1207 # avg LSQ occupancy (insn's)
-lsq_rate                     0.7829 # avg LSQ dispatch rate (insn/cycle)
-lsq_latency                  2.7087 # avg LSQ occupant latency (cycle's)
-lsq_full                     0.0512 # fraction of time (cycle's) LSQ was full
-sim_slip                    1430202 # total number of slip cycles
-avg_sim_slip                17.8098 # the average slip between issue and retirement
-bpred_bimod.lookups           15107 # total number of bpred lookups
+IFQ_count                    153187 # cumulative IFQ occupancy
+IFQ_fcount                    34200 # cumulative IFQ full count
+ifq_occupancy                1.8148 # avg IFQ occupancy (insn's)
+ifq_rate                     1.0368 # avg IFQ dispatch rate (insn/cycle)
+ifq_latency                  1.7505 # avg IFQ occupant latency (cycle's)
+ifq_full                     0.4052 # fraction of time (cycle's) IFQ was full
+RUU_count                    609127 # cumulative RUU occupancy
+RUU_fcount                    24478 # cumulative RUU full count
+ruu_occupancy                7.2165 # avg RUU occupancy (insn's)
+ruu_rate                     1.0368 # avg RUU dispatch rate (insn/cycle)
+ruu_latency                  6.9606 # avg RUU occupant latency (cycle's)
+ruu_full                     0.2900 # fraction of time (cycle's) RUU was full
+LSQ_count                    111290 # cumulative LSQ occupancy
+LSQ_fcount                     2178 # cumulative LSQ full count
+lsq_occupancy                1.3185 # avg LSQ occupancy (insn's)
+lsq_rate                     1.0368 # avg LSQ dispatch rate (insn/cycle)
+lsq_latency                  1.2717 # avg LSQ occupant latency (cycle's)
+lsq_full                     0.0258 # fraction of time (cycle's) LSQ was full
+sim_slip                     801373 # total number of slip cycles
+avg_sim_slip                 9.9792 # the average slip between issue and retirement
+bpred_bimod.lookups           14531 # total number of bpred lookups
 bpred_bimod.updates           12827 # total number of updates
-bpred_bimod.addr_hits         11198 # total number of address-predicted hits
-bpred_bimod.dir_hits          11589 # total number of direction-predicted hits (includes addr-hits)
-bpred_bimod.misses             1238 # total number of misses
-bpred_bimod.jr_hits            1213 # total number of address-predicted hits for JR's
+bpred_bimod.addr_hits         11211 # total number of address-predicted hits
+bpred_bimod.dir_hits          11590 # total number of direction-predicted hits (includes addr-hits)
+bpred_bimod.misses             1237 # total number of misses
+bpred_bimod.jr_hits            1219 # total number of address-predicted hits for JR's
 bpred_bimod.jr_seen            1276 # total number of JR's seen
 bpred_bimod.jr_non_ras_hits.PP            5 # total number of address-predicted hits for non-RAS JR's
 bpred_bimod.jr_non_ras_seen.PP           25 # total number of non-RAS JR's seen
-bpred_bimod.bpred_addr_rate    0.8730 # branch address-prediction rate (i.e., addr-hits/updates)
-bpred_bimod.bpred_dir_rate    0.9035 # branch direction-prediction rate (i.e., all-hits/updates)
-bpred_bimod.bpred_jr_rate    0.9506 # JR address-prediction rate (i.e., JR addr-hits/JRs seen)
+bpred_bimod.bpred_addr_rate    0.8740 # branch address-prediction rate (i.e., addr-hits/updates)
+bpred_bimod.bpred_dir_rate    0.9036 # branch direction-prediction rate (i.e., all-hits/updates)
+bpred_bimod.bpred_jr_rate    0.9553 # JR address-prediction rate (i.e., JR addr-hits/JRs seen)
 bpred_bimod.bpred_jr_non_ras_rate.PP    0.2000 # non-RAS JR addr-pred rate (ie, non-RAS JR hits/JRs seen)
-bpred_bimod.retstack_pushes         1469 # total number of address pushed onto ret-addr stack
-bpred_bimod.retstack_pops         1529 # total number of address popped off of ret-addr stack
+bpred_bimod.retstack_pushes         1415 # total number of address pushed onto ret-addr stack
+bpred_bimod.retstack_pops         1404 # total number of address popped off of ret-addr stack
 bpred_bimod.used_ras.PP         1251 # total number of RAS predictions used
-bpred_bimod.ras_hits.PP         1208 # total number of RAS hits
-bpred_bimod.ras_rate.PP    0.9656 # RAS prediction rate (i.e., RAS hits/used RAS)
-il1.accesses                  96008 # total number of accesses
-il1.hits                      92371 # total number of hits
-il1.misses                     3637 # total number of misses
-il1.replacements               3129 # total number of replacements
+bpred_bimod.ras_hits.PP         1214 # total number of RAS hits
+bpred_bimod.ras_rate.PP    0.9704 # RAS prediction rate (i.e., RAS hits/used RAS)
+il1.accesses                  93658 # total number of accesses
+il1.hits                      90037 # total number of hits
+il1.misses                     3621 # total number of misses
+il1.replacements               3113 # total number of replacements
 il1.writebacks                    0 # total number of writebacks
 il1.invalidations                 0 # total number of invalidations
-il1.miss_rate                0.0379 # miss rate (i.e., misses/ref)
-il1.repl_rate                0.0326 # replacement rate (i.e., repls/ref)
+il1.miss_rate                0.0387 # miss rate (i.e., misses/ref)
+il1.repl_rate                0.0332 # replacement rate (i.e., repls/ref)
 il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
 il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
-dl1.accesses                  19971 # total number of accesses
-dl1.hits                      19468 # total number of hits
-dl1.misses                      503 # total number of misses
-dl1.replacements                 47 # total number of replacements
-dl1.writebacks                   43 # total number of writebacks
+dl1.accesses                  19960 # total number of accesses
+dl1.hits                      19456 # total number of hits
+dl1.misses                      504 # total number of misses
+dl1.replacements                 48 # total number of replacements
+dl1.writebacks                   44 # total number of writebacks
 dl1.invalidations                 0 # total number of invalidations
-dl1.miss_rate                0.0252 # miss rate (i.e., misses/ref)
+dl1.miss_rate                0.0253 # miss rate (i.e., misses/ref)
 dl1.repl_rate                0.0024 # replacement rate (i.e., repls/ref)
 dl1.wb_rate                  0.0022 # writeback rate (i.e., wrbks/ref)
 dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
-ul2.accesses                   4183 # total number of accesses
-ul2.hits                       3204 # total number of hits
-ul2.misses                      979 # total number of misses
+ul2.accesses                   4169 # total number of accesses
+ul2.hits                       3189 # total number of hits
+ul2.misses                      980 # total number of misses
 ul2.replacements                  0 # total number of replacements
 ul2.writebacks                    0 # total number of writebacks
 ul2.invalidations                 0 # total number of invalidations
-ul2.miss_rate                0.2340 # miss rate (i.e., misses/ref)
+ul2.miss_rate                0.2351 # miss rate (i.e., misses/ref)
 ul2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
 ul2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
 ul2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
-itlb.accesses                 96008 # total number of accesses
-itlb.hits                     95988 # total number of hits
+itlb.accesses                 93658 # total number of accesses
+itlb.hits                     93638 # total number of hits
 itlb.misses                      20 # total number of misses
 itlb.replacements                 0 # total number of replacements
 itlb.writebacks                   0 # total number of writebacks
@@ -237,8 +237,8 @@
 itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
 itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
 itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
-dtlb.accesses                 19983 # total number of accesses
-dtlb.hits                     19973 # total number of hits
+dtlb.accesses                 20213 # total number of accesses
+dtlb.hits                     20203 # total number of hits
 dtlb.misses                      10 # total number of misses
 dtlb.replacements                 0 # total number of replacements
 dtlb.writebacks                   0 # total number of writebacks
@@ -260,6 +260,6 @@
 mem.page_count                   31 # total number of pages allocated
 mem.page_mem                   124k # total size of memory pages allocated
 mem.ptab_misses                  40 # total first level page table misses
-mem.ptab_accesses           1042119 # total page table accesses
+mem.ptab_accesses           1032127 # total page table accesses
 mem.ptab_miss_rate           0.0000 # first level page table miss rate
 
