
FFC_Firmware_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000be84  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000564  0800c038  0800c038  0001c038  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c59c  0800c59c  000209e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800c59c  0800c59c  0001c59c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c5a4  0800c5a4  000209e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c5a4  0800c5a4  0001c5a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c5a8  0800c5a8  0001c5a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000009e8  20000000  0800c5ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000209e8  2**0
                  CONTENTS
 10 .bss          000006e0  200009e8  200009e8  000209e8  2**3
                  ALLOC
 11 ._user_heap_stack 00000600  200010c8  200010c8  000209e8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000209e8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013db7  00000000  00000000  00020a18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002be3  00000000  00000000  000347cf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000010f0  00000000  00000000  000373b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000fe0  00000000  00000000  000384a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025bca  00000000  00000000  00039488  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00013ce5  00000000  00000000  0005f052  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000deb4d  00000000  00000000  00072d37  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  00151884  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005e7c  00000000  00000000  001518d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200009e8 	.word	0x200009e8
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800c01c 	.word	0x0800c01c

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200009ec 	.word	0x200009ec
 80001ec:	0800c01c 	.word	0x0800c01c

080001f0 <strlen>:
 80001f0:	4603      	mov	r3, r0
 80001f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001f6:	2a00      	cmp	r2, #0
 80001f8:	d1fb      	bne.n	80001f2 <strlen+0x2>
 80001fa:	1a18      	subs	r0, r3, r0
 80001fc:	3801      	subs	r0, #1
 80001fe:	4770      	bx	lr

08000200 <memchr>:
 8000200:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000204:	2a10      	cmp	r2, #16
 8000206:	db2b      	blt.n	8000260 <memchr+0x60>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	d008      	beq.n	8000220 <memchr+0x20>
 800020e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000212:	3a01      	subs	r2, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d02d      	beq.n	8000274 <memchr+0x74>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	b342      	cbz	r2, 8000270 <memchr+0x70>
 800021e:	d1f6      	bne.n	800020e <memchr+0xe>
 8000220:	b4f0      	push	{r4, r5, r6, r7}
 8000222:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000226:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800022a:	f022 0407 	bic.w	r4, r2, #7
 800022e:	f07f 0700 	mvns.w	r7, #0
 8000232:	2300      	movs	r3, #0
 8000234:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000238:	3c08      	subs	r4, #8
 800023a:	ea85 0501 	eor.w	r5, r5, r1
 800023e:	ea86 0601 	eor.w	r6, r6, r1
 8000242:	fa85 f547 	uadd8	r5, r5, r7
 8000246:	faa3 f587 	sel	r5, r3, r7
 800024a:	fa86 f647 	uadd8	r6, r6, r7
 800024e:	faa5 f687 	sel	r6, r5, r7
 8000252:	b98e      	cbnz	r6, 8000278 <memchr+0x78>
 8000254:	d1ee      	bne.n	8000234 <memchr+0x34>
 8000256:	bcf0      	pop	{r4, r5, r6, r7}
 8000258:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800025c:	f002 0207 	and.w	r2, r2, #7
 8000260:	b132      	cbz	r2, 8000270 <memchr+0x70>
 8000262:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000266:	3a01      	subs	r2, #1
 8000268:	ea83 0301 	eor.w	r3, r3, r1
 800026c:	b113      	cbz	r3, 8000274 <memchr+0x74>
 800026e:	d1f8      	bne.n	8000262 <memchr+0x62>
 8000270:	2000      	movs	r0, #0
 8000272:	4770      	bx	lr
 8000274:	3801      	subs	r0, #1
 8000276:	4770      	bx	lr
 8000278:	2d00      	cmp	r5, #0
 800027a:	bf06      	itte	eq
 800027c:	4635      	moveq	r5, r6
 800027e:	3803      	subeq	r0, #3
 8000280:	3807      	subne	r0, #7
 8000282:	f015 0f01 	tst.w	r5, #1
 8000286:	d107      	bne.n	8000298 <memchr+0x98>
 8000288:	3001      	adds	r0, #1
 800028a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800028e:	bf02      	ittt	eq
 8000290:	3001      	addeq	r0, #1
 8000292:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000296:	3001      	addeq	r0, #1
 8000298:	bcf0      	pop	{r4, r5, r6, r7}
 800029a:	3801      	subs	r0, #1
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	; 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9aa 	b.w	8001014 <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	468e      	mov	lr, r1
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d14d      	bne.n	8000dee <__udivmoddi4+0xaa>
 8000d52:	428a      	cmp	r2, r1
 8000d54:	4694      	mov	ip, r2
 8000d56:	d969      	bls.n	8000e2c <__udivmoddi4+0xe8>
 8000d58:	fab2 f282 	clz	r2, r2
 8000d5c:	b152      	cbz	r2, 8000d74 <__udivmoddi4+0x30>
 8000d5e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d62:	f1c2 0120 	rsb	r1, r2, #32
 8000d66:	fa20 f101 	lsr.w	r1, r0, r1
 8000d6a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d6e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d72:	4094      	lsls	r4, r2
 8000d74:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d78:	0c21      	lsrs	r1, r4, #16
 8000d7a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d7e:	fa1f f78c 	uxth.w	r7, ip
 8000d82:	fb08 e316 	mls	r3, r8, r6, lr
 8000d86:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d8a:	fb06 f107 	mul.w	r1, r6, r7
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	d90a      	bls.n	8000da8 <__udivmoddi4+0x64>
 8000d92:	eb1c 0303 	adds.w	r3, ip, r3
 8000d96:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d9a:	f080 811f 	bcs.w	8000fdc <__udivmoddi4+0x298>
 8000d9e:	4299      	cmp	r1, r3
 8000da0:	f240 811c 	bls.w	8000fdc <__udivmoddi4+0x298>
 8000da4:	3e02      	subs	r6, #2
 8000da6:	4463      	add	r3, ip
 8000da8:	1a5b      	subs	r3, r3, r1
 8000daa:	b2a4      	uxth	r4, r4
 8000dac:	fbb3 f0f8 	udiv	r0, r3, r8
 8000db0:	fb08 3310 	mls	r3, r8, r0, r3
 8000db4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000db8:	fb00 f707 	mul.w	r7, r0, r7
 8000dbc:	42a7      	cmp	r7, r4
 8000dbe:	d90a      	bls.n	8000dd6 <__udivmoddi4+0x92>
 8000dc0:	eb1c 0404 	adds.w	r4, ip, r4
 8000dc4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dc8:	f080 810a 	bcs.w	8000fe0 <__udivmoddi4+0x29c>
 8000dcc:	42a7      	cmp	r7, r4
 8000dce:	f240 8107 	bls.w	8000fe0 <__udivmoddi4+0x29c>
 8000dd2:	4464      	add	r4, ip
 8000dd4:	3802      	subs	r0, #2
 8000dd6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dda:	1be4      	subs	r4, r4, r7
 8000ddc:	2600      	movs	r6, #0
 8000dde:	b11d      	cbz	r5, 8000de8 <__udivmoddi4+0xa4>
 8000de0:	40d4      	lsrs	r4, r2
 8000de2:	2300      	movs	r3, #0
 8000de4:	e9c5 4300 	strd	r4, r3, [r5]
 8000de8:	4631      	mov	r1, r6
 8000dea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dee:	428b      	cmp	r3, r1
 8000df0:	d909      	bls.n	8000e06 <__udivmoddi4+0xc2>
 8000df2:	2d00      	cmp	r5, #0
 8000df4:	f000 80ef 	beq.w	8000fd6 <__udivmoddi4+0x292>
 8000df8:	2600      	movs	r6, #0
 8000dfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000dfe:	4630      	mov	r0, r6
 8000e00:	4631      	mov	r1, r6
 8000e02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e06:	fab3 f683 	clz	r6, r3
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	d14a      	bne.n	8000ea4 <__udivmoddi4+0x160>
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d302      	bcc.n	8000e18 <__udivmoddi4+0xd4>
 8000e12:	4282      	cmp	r2, r0
 8000e14:	f200 80f9 	bhi.w	800100a <__udivmoddi4+0x2c6>
 8000e18:	1a84      	subs	r4, r0, r2
 8000e1a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e1e:	2001      	movs	r0, #1
 8000e20:	469e      	mov	lr, r3
 8000e22:	2d00      	cmp	r5, #0
 8000e24:	d0e0      	beq.n	8000de8 <__udivmoddi4+0xa4>
 8000e26:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e2a:	e7dd      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000e2c:	b902      	cbnz	r2, 8000e30 <__udivmoddi4+0xec>
 8000e2e:	deff      	udf	#255	; 0xff
 8000e30:	fab2 f282 	clz	r2, r2
 8000e34:	2a00      	cmp	r2, #0
 8000e36:	f040 8092 	bne.w	8000f5e <__udivmoddi4+0x21a>
 8000e3a:	eba1 010c 	sub.w	r1, r1, ip
 8000e3e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e42:	fa1f fe8c 	uxth.w	lr, ip
 8000e46:	2601      	movs	r6, #1
 8000e48:	0c20      	lsrs	r0, r4, #16
 8000e4a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e4e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e52:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e56:	fb0e f003 	mul.w	r0, lr, r3
 8000e5a:	4288      	cmp	r0, r1
 8000e5c:	d908      	bls.n	8000e70 <__udivmoddi4+0x12c>
 8000e5e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e62:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x12a>
 8000e68:	4288      	cmp	r0, r1
 8000e6a:	f200 80cb 	bhi.w	8001004 <__udivmoddi4+0x2c0>
 8000e6e:	4643      	mov	r3, r8
 8000e70:	1a09      	subs	r1, r1, r0
 8000e72:	b2a4      	uxth	r4, r4
 8000e74:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e78:	fb07 1110 	mls	r1, r7, r0, r1
 8000e7c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e80:	fb0e fe00 	mul.w	lr, lr, r0
 8000e84:	45a6      	cmp	lr, r4
 8000e86:	d908      	bls.n	8000e9a <__udivmoddi4+0x156>
 8000e88:	eb1c 0404 	adds.w	r4, ip, r4
 8000e8c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e90:	d202      	bcs.n	8000e98 <__udivmoddi4+0x154>
 8000e92:	45a6      	cmp	lr, r4
 8000e94:	f200 80bb 	bhi.w	800100e <__udivmoddi4+0x2ca>
 8000e98:	4608      	mov	r0, r1
 8000e9a:	eba4 040e 	sub.w	r4, r4, lr
 8000e9e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000ea2:	e79c      	b.n	8000dde <__udivmoddi4+0x9a>
 8000ea4:	f1c6 0720 	rsb	r7, r6, #32
 8000ea8:	40b3      	lsls	r3, r6
 8000eaa:	fa22 fc07 	lsr.w	ip, r2, r7
 8000eae:	ea4c 0c03 	orr.w	ip, ip, r3
 8000eb2:	fa20 f407 	lsr.w	r4, r0, r7
 8000eb6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eba:	431c      	orrs	r4, r3
 8000ebc:	40f9      	lsrs	r1, r7
 8000ebe:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000ec2:	fa00 f306 	lsl.w	r3, r0, r6
 8000ec6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eca:	0c20      	lsrs	r0, r4, #16
 8000ecc:	fa1f fe8c 	uxth.w	lr, ip
 8000ed0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ed4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ed8:	fb08 f00e 	mul.w	r0, r8, lr
 8000edc:	4288      	cmp	r0, r1
 8000ede:	fa02 f206 	lsl.w	r2, r2, r6
 8000ee2:	d90b      	bls.n	8000efc <__udivmoddi4+0x1b8>
 8000ee4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ee8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000eec:	f080 8088 	bcs.w	8001000 <__udivmoddi4+0x2bc>
 8000ef0:	4288      	cmp	r0, r1
 8000ef2:	f240 8085 	bls.w	8001000 <__udivmoddi4+0x2bc>
 8000ef6:	f1a8 0802 	sub.w	r8, r8, #2
 8000efa:	4461      	add	r1, ip
 8000efc:	1a09      	subs	r1, r1, r0
 8000efe:	b2a4      	uxth	r4, r4
 8000f00:	fbb1 f0f9 	udiv	r0, r1, r9
 8000f04:	fb09 1110 	mls	r1, r9, r0, r1
 8000f08:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000f0c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f10:	458e      	cmp	lr, r1
 8000f12:	d908      	bls.n	8000f26 <__udivmoddi4+0x1e2>
 8000f14:	eb1c 0101 	adds.w	r1, ip, r1
 8000f18:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f1c:	d26c      	bcs.n	8000ff8 <__udivmoddi4+0x2b4>
 8000f1e:	458e      	cmp	lr, r1
 8000f20:	d96a      	bls.n	8000ff8 <__udivmoddi4+0x2b4>
 8000f22:	3802      	subs	r0, #2
 8000f24:	4461      	add	r1, ip
 8000f26:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f2a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f2e:	eba1 010e 	sub.w	r1, r1, lr
 8000f32:	42a1      	cmp	r1, r4
 8000f34:	46c8      	mov	r8, r9
 8000f36:	46a6      	mov	lr, r4
 8000f38:	d356      	bcc.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f3a:	d053      	beq.n	8000fe4 <__udivmoddi4+0x2a0>
 8000f3c:	b15d      	cbz	r5, 8000f56 <__udivmoddi4+0x212>
 8000f3e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f42:	eb61 010e 	sbc.w	r1, r1, lr
 8000f46:	fa01 f707 	lsl.w	r7, r1, r7
 8000f4a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f4e:	40f1      	lsrs	r1, r6
 8000f50:	431f      	orrs	r7, r3
 8000f52:	e9c5 7100 	strd	r7, r1, [r5]
 8000f56:	2600      	movs	r6, #0
 8000f58:	4631      	mov	r1, r6
 8000f5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f5e:	f1c2 0320 	rsb	r3, r2, #32
 8000f62:	40d8      	lsrs	r0, r3
 8000f64:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f68:	fa21 f303 	lsr.w	r3, r1, r3
 8000f6c:	4091      	lsls	r1, r2
 8000f6e:	4301      	orrs	r1, r0
 8000f70:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f74:	fa1f fe8c 	uxth.w	lr, ip
 8000f78:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f7c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f80:	0c0b      	lsrs	r3, r1, #16
 8000f82:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f86:	fb00 f60e 	mul.w	r6, r0, lr
 8000f8a:	429e      	cmp	r6, r3
 8000f8c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f90:	d908      	bls.n	8000fa4 <__udivmoddi4+0x260>
 8000f92:	eb1c 0303 	adds.w	r3, ip, r3
 8000f96:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f9a:	d22f      	bcs.n	8000ffc <__udivmoddi4+0x2b8>
 8000f9c:	429e      	cmp	r6, r3
 8000f9e:	d92d      	bls.n	8000ffc <__udivmoddi4+0x2b8>
 8000fa0:	3802      	subs	r0, #2
 8000fa2:	4463      	add	r3, ip
 8000fa4:	1b9b      	subs	r3, r3, r6
 8000fa6:	b289      	uxth	r1, r1
 8000fa8:	fbb3 f6f7 	udiv	r6, r3, r7
 8000fac:	fb07 3316 	mls	r3, r7, r6, r3
 8000fb0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fb4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fb8:	428b      	cmp	r3, r1
 8000fba:	d908      	bls.n	8000fce <__udivmoddi4+0x28a>
 8000fbc:	eb1c 0101 	adds.w	r1, ip, r1
 8000fc0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fc4:	d216      	bcs.n	8000ff4 <__udivmoddi4+0x2b0>
 8000fc6:	428b      	cmp	r3, r1
 8000fc8:	d914      	bls.n	8000ff4 <__udivmoddi4+0x2b0>
 8000fca:	3e02      	subs	r6, #2
 8000fcc:	4461      	add	r1, ip
 8000fce:	1ac9      	subs	r1, r1, r3
 8000fd0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fd4:	e738      	b.n	8000e48 <__udivmoddi4+0x104>
 8000fd6:	462e      	mov	r6, r5
 8000fd8:	4628      	mov	r0, r5
 8000fda:	e705      	b.n	8000de8 <__udivmoddi4+0xa4>
 8000fdc:	4606      	mov	r6, r0
 8000fde:	e6e3      	b.n	8000da8 <__udivmoddi4+0x64>
 8000fe0:	4618      	mov	r0, r3
 8000fe2:	e6f8      	b.n	8000dd6 <__udivmoddi4+0x92>
 8000fe4:	454b      	cmp	r3, r9
 8000fe6:	d2a9      	bcs.n	8000f3c <__udivmoddi4+0x1f8>
 8000fe8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fec:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ff0:	3801      	subs	r0, #1
 8000ff2:	e7a3      	b.n	8000f3c <__udivmoddi4+0x1f8>
 8000ff4:	4646      	mov	r6, r8
 8000ff6:	e7ea      	b.n	8000fce <__udivmoddi4+0x28a>
 8000ff8:	4620      	mov	r0, r4
 8000ffa:	e794      	b.n	8000f26 <__udivmoddi4+0x1e2>
 8000ffc:	4640      	mov	r0, r8
 8000ffe:	e7d1      	b.n	8000fa4 <__udivmoddi4+0x260>
 8001000:	46d0      	mov	r8, sl
 8001002:	e77b      	b.n	8000efc <__udivmoddi4+0x1b8>
 8001004:	3b02      	subs	r3, #2
 8001006:	4461      	add	r1, ip
 8001008:	e732      	b.n	8000e70 <__udivmoddi4+0x12c>
 800100a:	4630      	mov	r0, r6
 800100c:	e709      	b.n	8000e22 <__udivmoddi4+0xde>
 800100e:	4464      	add	r4, ip
 8001010:	3802      	subs	r0, #2
 8001012:	e742      	b.n	8000e9a <__udivmoddi4+0x156>

08001014 <__aeabi_idiv0>:
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop

08001018 <ADS1220_writeRegister>:
 */

#include "ADS1220.h"
#include "main.h"
void ADS1220_writeRegister(SPI_HandleTypeDef *hspi, uint8_t address, uint8_t value)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	b084      	sub	sp, #16
 800101c:	af00      	add	r7, sp, #0
 800101e:	6078      	str	r0, [r7, #4]
 8001020:	460b      	mov	r3, r1
 8001022:	70fb      	strb	r3, [r7, #3]
 8001024:	4613      	mov	r3, r2
 8001026:	70bb      	strb	r3, [r7, #2]
	uint8_t arr[2] =
	{ ADS1220_WREG | (address << 2), value };
 8001028:	78fb      	ldrb	r3, [r7, #3]
 800102a:	009b      	lsls	r3, r3, #2
 800102c:	b25b      	sxtb	r3, r3
 800102e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001032:	b25b      	sxtb	r3, r3
 8001034:	b2db      	uxtb	r3, r3
	uint8_t arr[2] =
 8001036:	733b      	strb	r3, [r7, #12]
 8001038:	78bb      	ldrb	r3, [r7, #2]
 800103a:	737b      	strb	r3, [r7, #13]

	HAL_SPI_Transmit(hspi, arr, 2, 100);
 800103c:	f107 010c 	add.w	r1, r7, #12
 8001040:	2364      	movs	r3, #100	; 0x64
 8001042:	2202      	movs	r2, #2
 8001044:	6878      	ldr	r0, [r7, #4]
 8001046:	f003 fb76 	bl	8004736 <HAL_SPI_Transmit>
}
 800104a:	bf00      	nop
 800104c:	3710      	adds	r7, #16
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}

08001052 <ADS1220_readRegister>:

uint8_t ADS1220_readRegister(SPI_HandleTypeDef *hspi, uint8_t address)
{
 8001052:	b580      	push	{r7, lr}
 8001054:	b086      	sub	sp, #24
 8001056:	af02      	add	r7, sp, #8
 8001058:	6078      	str	r0, [r7, #4]
 800105a:	460b      	mov	r3, r1
 800105c:	70fb      	strb	r3, [r7, #3]
	uint8_t data[2] =
 800105e:	2300      	movs	r3, #0
 8001060:	81bb      	strh	r3, [r7, #12]
	{ 0, 0 };

	uint8_t txd[2] =
	{ (ADS1220_RREG | (address << 2)), 0xFF };
 8001062:	78fb      	ldrb	r3, [r7, #3]
 8001064:	009b      	lsls	r3, r3, #2
 8001066:	b25b      	sxtb	r3, r3
 8001068:	f043 0320 	orr.w	r3, r3, #32
 800106c:	b25b      	sxtb	r3, r3
 800106e:	b2db      	uxtb	r3, r3
	uint8_t txd[2] =
 8001070:	723b      	strb	r3, [r7, #8]
 8001072:	23ff      	movs	r3, #255	; 0xff
 8001074:	727b      	strb	r3, [r7, #9]

	HAL_SPI_TransmitReceive(hspi, txd, data, 2, 1000); // When doing bidirectional, transmit a dummy byte(0xFF), 2 in total, received register is in [1]
 8001076:	f107 020c 	add.w	r2, r7, #12
 800107a:	f107 0108 	add.w	r1, r7, #8
 800107e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001082:	9300      	str	r3, [sp, #0]
 8001084:	2302      	movs	r3, #2
 8001086:	6878      	ldr	r0, [r7, #4]
 8001088:	f003 fda2 	bl	8004bd0 <HAL_SPI_TransmitReceive>
	return data[1];
 800108c:	7b7b      	ldrb	r3, [r7, #13]
}
 800108e:	4618      	mov	r0, r3
 8001090:	3710      	adds	r7, #16
 8001092:	46bd      	mov	sp, r7
 8001094:	bd80      	pop	{r7, pc}

08001096 <ADS1220_reset>:

void ADS1220_reset(SPI_HandleTypeDef *hspi)
{
 8001096:	b580      	push	{r7, lr}
 8001098:	b084      	sub	sp, #16
 800109a:	af00      	add	r7, sp, #0
 800109c:	6078      	str	r0, [r7, #4]
	const uint8_t cmd = ADS1220_RESET;
 800109e:	2306      	movs	r3, #6
 80010a0:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(hspi, (uint8_t*) &cmd, 1, 100);
 80010a2:	f107 010f 	add.w	r1, r7, #15
 80010a6:	2364      	movs	r3, #100	; 0x64
 80010a8:	2201      	movs	r2, #1
 80010aa:	6878      	ldr	r0, [r7, #4]
 80010ac:	f003 fb43 	bl	8004736 <HAL_SPI_Transmit>
}
 80010b0:	bf00      	nop
 80010b2:	3710      	adds	r7, #16
 80010b4:	46bd      	mov	sp, r7
 80010b6:	bd80      	pop	{r7, pc}

080010b8 <ADS1220_init>:

uint8_t ADS1220_init(SPI_HandleTypeDef *hspi, ADS1220_regs *r)
{
 80010b8:	b580      	push	{r7, lr}
 80010ba:	b084      	sub	sp, #16
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
 80010c0:	6039      	str	r1, [r7, #0]
	ADS1220_reset(hspi);
 80010c2:	6878      	ldr	r0, [r7, #4]
 80010c4:	f7ff ffe7 	bl	8001096 <ADS1220_reset>
	HAL_Delay(1);
 80010c8:	2001      	movs	r0, #1
 80010ca:	f001 feab 	bl	8002e24 <HAL_Delay>

	ADS1220_writeRegister(hspi, ADS1220_CONFIG_REG0_ADDRESS, r->cfg_reg0);
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	781b      	ldrb	r3, [r3, #0]
 80010d2:	461a      	mov	r2, r3
 80010d4:	2100      	movs	r1, #0
 80010d6:	6878      	ldr	r0, [r7, #4]
 80010d8:	f7ff ff9e 	bl	8001018 <ADS1220_writeRegister>
	ADS1220_writeRegister(hspi, ADS1220_CONFIG_REG1_ADDRESS, r->cfg_reg1);
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	785b      	ldrb	r3, [r3, #1]
 80010e0:	461a      	mov	r2, r3
 80010e2:	2101      	movs	r1, #1
 80010e4:	6878      	ldr	r0, [r7, #4]
 80010e6:	f7ff ff97 	bl	8001018 <ADS1220_writeRegister>
	ADS1220_writeRegister(hspi, ADS1220_CONFIG_REG2_ADDRESS, r->cfg_reg2);
 80010ea:	683b      	ldr	r3, [r7, #0]
 80010ec:	789b      	ldrb	r3, [r3, #2]
 80010ee:	461a      	mov	r2, r3
 80010f0:	2102      	movs	r1, #2
 80010f2:	6878      	ldr	r0, [r7, #4]
 80010f4:	f7ff ff90 	bl	8001018 <ADS1220_writeRegister>
	ADS1220_writeRegister(hspi, ADS1220_CONFIG_REG3_ADDRESS, r->cfg_reg3);
 80010f8:	683b      	ldr	r3, [r7, #0]
 80010fa:	78db      	ldrb	r3, [r3, #3]
 80010fc:	461a      	mov	r2, r3
 80010fe:	2103      	movs	r1, #3
 8001100:	6878      	ldr	r0, [r7, #4]
 8001102:	f7ff ff89 	bl	8001018 <ADS1220_writeRegister>

	uint8_t CR0 = ADS1220_readRegister(hspi, ADS1220_CONFIG_REG0_ADDRESS);
 8001106:	2100      	movs	r1, #0
 8001108:	6878      	ldr	r0, [r7, #4]
 800110a:	f7ff ffa2 	bl	8001052 <ADS1220_readRegister>
 800110e:	4603      	mov	r3, r0
 8001110:	73fb      	strb	r3, [r7, #15]
	uint8_t CR1 = ADS1220_readRegister(hspi, ADS1220_CONFIG_REG1_ADDRESS);
 8001112:	2101      	movs	r1, #1
 8001114:	6878      	ldr	r0, [r7, #4]
 8001116:	f7ff ff9c 	bl	8001052 <ADS1220_readRegister>
 800111a:	4603      	mov	r3, r0
 800111c:	73bb      	strb	r3, [r7, #14]
	uint8_t CR2 = ADS1220_readRegister(hspi, ADS1220_CONFIG_REG2_ADDRESS);
 800111e:	2102      	movs	r1, #2
 8001120:	6878      	ldr	r0, [r7, #4]
 8001122:	f7ff ff96 	bl	8001052 <ADS1220_readRegister>
 8001126:	4603      	mov	r3, r0
 8001128:	737b      	strb	r3, [r7, #13]
	uint8_t CR3 = ADS1220_readRegister(hspi, ADS1220_CONFIG_REG3_ADDRESS);
 800112a:	2103      	movs	r1, #3
 800112c:	6878      	ldr	r0, [r7, #4]
 800112e:	f7ff ff90 	bl	8001052 <ADS1220_readRegister>
 8001132:	4603      	mov	r3, r0
 8001134:	733b      	strb	r3, [r7, #12]

	return (CR0 == r->cfg_reg0 && CR1 == r->cfg_reg1 && CR2 == r->cfg_reg2 && CR3 == r->cfg_reg3);
 8001136:	683b      	ldr	r3, [r7, #0]
 8001138:	781b      	ldrb	r3, [r3, #0]
 800113a:	7bfa      	ldrb	r2, [r7, #15]
 800113c:	429a      	cmp	r2, r3
 800113e:	d110      	bne.n	8001162 <ADS1220_init+0xaa>
 8001140:	683b      	ldr	r3, [r7, #0]
 8001142:	785b      	ldrb	r3, [r3, #1]
 8001144:	7bba      	ldrb	r2, [r7, #14]
 8001146:	429a      	cmp	r2, r3
 8001148:	d10b      	bne.n	8001162 <ADS1220_init+0xaa>
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	789b      	ldrb	r3, [r3, #2]
 800114e:	7b7a      	ldrb	r2, [r7, #13]
 8001150:	429a      	cmp	r2, r3
 8001152:	d106      	bne.n	8001162 <ADS1220_init+0xaa>
 8001154:	683b      	ldr	r3, [r7, #0]
 8001156:	78db      	ldrb	r3, [r3, #3]
 8001158:	7b3a      	ldrb	r2, [r7, #12]
 800115a:	429a      	cmp	r2, r3
 800115c:	d101      	bne.n	8001162 <ADS1220_init+0xaa>
 800115e:	2301      	movs	r3, #1
 8001160:	e000      	b.n	8001164 <ADS1220_init+0xac>
 8001162:	2300      	movs	r3, #0
 8001164:	b2db      	uxtb	r3, r3
}
 8001166:	4618      	mov	r0, r3
 8001168:	3710      	adds	r7, #16
 800116a:	46bd      	mov	sp, r7
 800116c:	bd80      	pop	{r7, pc}

0800116e <ADS1220_start_conversion>:

void ADS1220_start_conversion(SPI_HandleTypeDef *hspi)
{
 800116e:	b580      	push	{r7, lr}
 8001170:	b084      	sub	sp, #16
 8001172:	af00      	add	r7, sp, #0
 8001174:	6078      	str	r0, [r7, #4]
	const uint8_t cmd = ADS1220_START;
 8001176:	2308      	movs	r3, #8
 8001178:	73fb      	strb	r3, [r7, #15]
	HAL_SPI_Transmit(hspi, (uint8_t*) &cmd, 1, 100);
 800117a:	f107 010f 	add.w	r1, r7, #15
 800117e:	2364      	movs	r3, #100	; 0x64
 8001180:	2201      	movs	r2, #1
 8001182:	6878      	ldr	r0, [r7, #4]
 8001184:	f003 fad7 	bl	8004736 <HAL_SPI_Transmit>
}
 8001188:	bf00      	nop
 800118a:	3710      	adds	r7, #16
 800118c:	46bd      	mov	sp, r7
 800118e:	bd80      	pop	{r7, pc}

08001190 <ADS1220_set_conv_mode_single_shot>:
	r->cfg_reg1 |= _BV(2);
	ADS1220_writeRegister(hspi, ADS1220_CONFIG_REG1_ADDRESS, r->cfg_reg1);
}

void ADS1220_set_conv_mode_single_shot(SPI_HandleTypeDef *hspi, ADS1220_regs *r)
{
 8001190:	b580      	push	{r7, lr}
 8001192:	b082      	sub	sp, #8
 8001194:	af00      	add	r7, sp, #0
 8001196:	6078      	str	r0, [r7, #4]
 8001198:	6039      	str	r1, [r7, #0]
	r->cfg_reg1 &= ~_BV(2);
 800119a:	683b      	ldr	r3, [r7, #0]
 800119c:	785b      	ldrb	r3, [r3, #1]
 800119e:	f023 0304 	bic.w	r3, r3, #4
 80011a2:	b2da      	uxtb	r2, r3
 80011a4:	683b      	ldr	r3, [r7, #0]
 80011a6:	705a      	strb	r2, [r3, #1]
	ADS1220_writeRegister(hspi, ADS1220_CONFIG_REG1_ADDRESS, r->cfg_reg1);
 80011a8:	683b      	ldr	r3, [r7, #0]
 80011aa:	785b      	ldrb	r3, [r3, #1]
 80011ac:	461a      	mov	r2, r3
 80011ae:	2101      	movs	r1, #1
 80011b0:	6878      	ldr	r0, [r7, #4]
 80011b2:	f7ff ff31 	bl	8001018 <ADS1220_writeRegister>
}
 80011b6:	bf00      	nop
 80011b8:	3708      	adds	r7, #8
 80011ba:	46bd      	mov	sp, r7
 80011bc:	bd80      	pop	{r7, pc}
	...

080011c0 <ADS1220_read_nblocking>:
//
//	return result32;
//}


uint8_t ADS1220_read_nblocking(SPI_HandleTypeDef *hspi, GPIO_TypeDef *DRDY_PORT, uint16_t DRDY_PIN, int32_t* pData){
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b088      	sub	sp, #32
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	60f8      	str	r0, [r7, #12]
 80011c8:	60b9      	str	r1, [r7, #8]
 80011ca:	603b      	str	r3, [r7, #0]
 80011cc:	4613      	mov	r3, r2
 80011ce:	80fb      	strh	r3, [r7, #6]
	uint8_t SPIbuf[3] = {0};
 80011d0:	4b18      	ldr	r3, [pc, #96]	; (8001234 <ADS1220_read_nblocking+0x74>)
 80011d2:	881b      	ldrh	r3, [r3, #0]
 80011d4:	82bb      	strh	r3, [r7, #20]
 80011d6:	2300      	movs	r3, #0
 80011d8:	75bb      	strb	r3, [r7, #22]
	int32_t result32 = 0;
 80011da:	2300      	movs	r3, #0
 80011dc:	61fb      	str	r3, [r7, #28]
	long int bit24;

	if(HAL_GPIO_ReadPin(DRDY_PORT, DRDY_PIN) == GPIO_PIN_SET)	return 0;
 80011de:	88fb      	ldrh	r3, [r7, #6]
 80011e0:	4619      	mov	r1, r3
 80011e2:	68b8      	ldr	r0, [r7, #8]
 80011e4:	f002 fcd2 	bl	8003b8c <HAL_GPIO_ReadPin>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b01      	cmp	r3, #1
 80011ec:	d101      	bne.n	80011f2 <ADS1220_read_nblocking+0x32>
 80011ee:	2300      	movs	r3, #0
 80011f0:	e01c      	b.n	800122c <ADS1220_read_nblocking+0x6c>

	HAL_SPI_Receive(hspi, SPIbuf, 3, 100);
 80011f2:	f107 0114 	add.w	r1, r7, #20
 80011f6:	2364      	movs	r3, #100	; 0x64
 80011f8:	2203      	movs	r2, #3
 80011fa:	68f8      	ldr	r0, [r7, #12]
 80011fc:	f003 fbd7 	bl	80049ae <HAL_SPI_Receive>

	bit24 = SPIbuf[0];
 8001200:	7d3b      	ldrb	r3, [r7, #20]
 8001202:	61bb      	str	r3, [r7, #24]
	bit24 = (bit24 << 8) | SPIbuf[1];
 8001204:	69bb      	ldr	r3, [r7, #24]
 8001206:	021b      	lsls	r3, r3, #8
 8001208:	7d7a      	ldrb	r2, [r7, #21]
 800120a:	4313      	orrs	r3, r2
 800120c:	61bb      	str	r3, [r7, #24]
	bit24 = (bit24 << 8) | SPIbuf[2]; //Converting 3 bytes to a 24 bit int
 800120e:	69bb      	ldr	r3, [r7, #24]
 8001210:	021b      	lsls	r3, r3, #8
 8001212:	7dba      	ldrb	r2, [r7, #22]
 8001214:	4313      	orrs	r3, r2
 8001216:	61bb      	str	r3, [r7, #24]

	bit24 = (bit24 << 8);
 8001218:	69bb      	ldr	r3, [r7, #24]
 800121a:	021b      	lsls	r3, r3, #8
 800121c:	61bb      	str	r3, [r7, #24]
	result32 = (bit24 >> 8); //Converting 24 bit two's complement to 32 bit two's complement
 800121e:	69bb      	ldr	r3, [r7, #24]
 8001220:	121b      	asrs	r3, r3, #8
 8001222:	61fb      	str	r3, [r7, #28]

	*pData = result32;
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	69fa      	ldr	r2, [r7, #28]
 8001228:	601a      	str	r2, [r3, #0]
	return 1;
 800122a:	2301      	movs	r3, #1
}
 800122c:	4618      	mov	r0, r3
 800122e:	3720      	adds	r7, #32
 8001230:	46bd      	mov	sp, r7
 8001232:	bd80      	pop	{r7, pc}
 8001234:	0800c038 	.word	0x0800c038

08001238 <ADS1220_read_singleshot>:


uint8_t ADS1220_read_singleshot(SPI_HandleTypeDef *hspi, GPIO_TypeDef *DRDY_PORT, uint16_t DRDY_PIN, int32_t* pData, uint32_t timeout){
 8001238:	b580      	push	{r7, lr}
 800123a:	b084      	sub	sp, #16
 800123c:	af00      	add	r7, sp, #0
 800123e:	60f8      	str	r0, [r7, #12]
 8001240:	60b9      	str	r1, [r7, #8]
 8001242:	603b      	str	r3, [r7, #0]
 8001244:	4613      	mov	r3, r2
 8001246:	80fb      	strh	r3, [r7, #6]

	static uint8_t status = 1;
	static uint32_t timeStamp = 0;

	switch(status){
 8001248:	4b1e      	ldr	r3, [pc, #120]	; (80012c4 <ADS1220_read_singleshot+0x8c>)
 800124a:	781b      	ldrb	r3, [r3, #0]
 800124c:	2b00      	cmp	r3, #0
 800124e:	d002      	beq.n	8001256 <ADS1220_read_singleshot+0x1e>
 8001250:	2b01      	cmp	r3, #1
 8001252:	d020      	beq.n	8001296 <ADS1220_read_singleshot+0x5e>
 8001254:	e02b      	b.n	80012ae <ADS1220_read_singleshot+0x76>

	case 0:
		if( !ADS1220_read_nblocking(hspi, DRDY_PORT, DRDY_PIN, pData) ){
 8001256:	88fa      	ldrh	r2, [r7, #6]
 8001258:	683b      	ldr	r3, [r7, #0]
 800125a:	68b9      	ldr	r1, [r7, #8]
 800125c:	68f8      	ldr	r0, [r7, #12]
 800125e:	f7ff ffaf 	bl	80011c0 <ADS1220_read_nblocking>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d10c      	bne.n	8001282 <ADS1220_read_singleshot+0x4a>
			if (HAL_GetTick() > (timeStamp + timeout)) 	status = 1; // Timeout, reTry
 8001268:	f001 fdd0 	bl	8002e0c <HAL_GetTick>
 800126c:	4601      	mov	r1, r0
 800126e:	4b16      	ldr	r3, [pc, #88]	; (80012c8 <ADS1220_read_singleshot+0x90>)
 8001270:	681a      	ldr	r2, [r3, #0]
 8001272:	69bb      	ldr	r3, [r7, #24]
 8001274:	4413      	add	r3, r2
 8001276:	4299      	cmp	r1, r3
 8001278:	d91d      	bls.n	80012b6 <ADS1220_read_singleshot+0x7e>
 800127a:	4b12      	ldr	r3, [pc, #72]	; (80012c4 <ADS1220_read_singleshot+0x8c>)
 800127c:	2201      	movs	r2, #1
 800127e:	701a      	strb	r2, [r3, #0]
 8001280:	e009      	b.n	8001296 <ADS1220_read_singleshot+0x5e>
			else 			break;									// Still waiting
		}else{														// Data ready
			timeStamp = HAL_GetTick();
 8001282:	f001 fdc3 	bl	8002e0c <HAL_GetTick>
 8001286:	4603      	mov	r3, r0
 8001288:	4a0f      	ldr	r2, [pc, #60]	; (80012c8 <ADS1220_read_singleshot+0x90>)
 800128a:	6013      	str	r3, [r2, #0]
			ADS1220_start_conversion(hspi);
 800128c:	68f8      	ldr	r0, [r7, #12]
 800128e:	f7ff ff6e 	bl	800116e <ADS1220_start_conversion>
			return 1;
 8001292:	2301      	movs	r3, #1
 8001294:	e011      	b.n	80012ba <ADS1220_read_singleshot+0x82>
		}

	case 1:
		timeStamp = HAL_GetTick();
 8001296:	f001 fdb9 	bl	8002e0c <HAL_GetTick>
 800129a:	4603      	mov	r3, r0
 800129c:	4a0a      	ldr	r2, [pc, #40]	; (80012c8 <ADS1220_read_singleshot+0x90>)
 800129e:	6013      	str	r3, [r2, #0]
		ADS1220_start_conversion(hspi);
 80012a0:	68f8      	ldr	r0, [r7, #12]
 80012a2:	f7ff ff64 	bl	800116e <ADS1220_start_conversion>
		status = 0;
 80012a6:	4b07      	ldr	r3, [pc, #28]	; (80012c4 <ADS1220_read_singleshot+0x8c>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	701a      	strb	r2, [r3, #0]
		break;
 80012ac:	e004      	b.n	80012b8 <ADS1220_read_singleshot+0x80>

	default:
		status = 1;
 80012ae:	4b05      	ldr	r3, [pc, #20]	; (80012c4 <ADS1220_read_singleshot+0x8c>)
 80012b0:	2201      	movs	r2, #1
 80012b2:	701a      	strb	r2, [r3, #0]
		break;
 80012b4:	e000      	b.n	80012b8 <ADS1220_read_singleshot+0x80>
			else 			break;									// Still waiting
 80012b6:	bf00      	nop
	}

	return 0;
 80012b8:	2300      	movs	r3, #0
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	3710      	adds	r7, #16
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	20000000 	.word	0x20000000
 80012c8:	20000a04 	.word	0x20000a04

080012cc <Compute_PI>:
 *
 * */


//https://uk.mathworks.com/help/sps/ref/discretepicontroller.html
float Compute_PI(piCon_t *con, float setpoint, float input){
 80012cc:	b480      	push	{r7}
 80012ce:	b08b      	sub	sp, #44	; 0x2c
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	60f8      	str	r0, [r7, #12]
 80012d4:	ed87 0a02 	vstr	s0, [r7, #8]
 80012d8:	edc7 0a01 	vstr	s1, [r7, #4]

	float dt = (float)con->dt / 1000000;	// Convert dt to (s)
 80012dc:	68fb      	ldr	r3, [r7, #12]
 80012de:	681b      	ldr	r3, [r3, #0]
 80012e0:	ee07 3a90 	vmov	s15, r3
 80012e4:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80012e8:	eddf 6a2f 	vldr	s13, [pc, #188]	; 80013a8 <Compute_PI+0xdc>
 80012ec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012f0:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

    // Calculate the error term
    float error = setpoint - input;
 80012f4:	ed97 7a02 	vldr	s14, [r7, #8]
 80012f8:	edd7 7a01 	vldr	s15, [r7, #4]
 80012fc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001300:	edc7 7a08 	vstr	s15, [r7, #32]

    // Calculate the integral term
    float temp_iTerm = con->iTerm + (con->ki * dt * error);
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	ed93 7a05 	vldr	s14, [r3, #20]
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	edd3 6a02 	vldr	s13, [r3, #8]
 8001310:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8001314:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001318:	edd7 7a08 	vldr	s15, [r7, #32]
 800131c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001320:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001324:	edc7 7a07 	vstr	s15, [r7, #28]

    // Calculate the output
    float u = (con->kp * error) + con->iTerm;
 8001328:	68fb      	ldr	r3, [r7, #12]
 800132a:	ed93 7a01 	vldr	s14, [r3, #4]
 800132e:	edd7 7a08 	vldr	s15, [r7, #32]
 8001332:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001336:	68fb      	ldr	r3, [r7, #12]
 8001338:	edd3 7a05 	vldr	s15, [r3, #20]
 800133c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001340:	edc7 7a06 	vstr	s15, [r7, #24]

    // Saturate the output
    float u_sat = CONSTRAIN( u, con->outMin, con->outMax );
 8001344:	68fb      	ldr	r3, [r7, #12]
 8001346:	edd3 7a04 	vldr	s15, [r3, #16]
 800134a:	ed97 7a06 	vldr	s14, [r7, #24]
 800134e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001352:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001356:	d502      	bpl.n	800135e <Compute_PI+0x92>
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	691b      	ldr	r3, [r3, #16]
 800135c:	e00d      	b.n	800137a <Compute_PI+0xae>
 800135e:	68fb      	ldr	r3, [r7, #12]
 8001360:	edd3 7a03 	vldr	s15, [r3, #12]
 8001364:	ed97 7a06 	vldr	s14, [r7, #24]
 8001368:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800136c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001370:	dd02      	ble.n	8001378 <Compute_PI+0xac>
 8001372:	68fb      	ldr	r3, [r7, #12]
 8001374:	68db      	ldr	r3, [r3, #12]
 8001376:	e000      	b.n	800137a <Compute_PI+0xae>
 8001378:	69bb      	ldr	r3, [r7, #24]
 800137a:	617b      	str	r3, [r7, #20]

    if(u_sat == u) con->iTerm = temp_iTerm; 	// If output clipping, do not update controller iTerm
 800137c:	ed97 7a05 	vldr	s14, [r7, #20]
 8001380:	edd7 7a06 	vldr	s15, [r7, #24]
 8001384:	eeb4 7a67 	vcmp.f32	s14, s15
 8001388:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800138c:	d102      	bne.n	8001394 <Compute_PI+0xc8>
 800138e:	68fb      	ldr	r3, [r7, #12]
 8001390:	69fa      	ldr	r2, [r7, #28]
 8001392:	615a      	str	r2, [r3, #20]

    return u_sat;
 8001394:	697b      	ldr	r3, [r7, #20]
 8001396:	ee07 3a90 	vmov	s15, r3

}
 800139a:	eeb0 0a67 	vmov.f32	s0, s15
 800139e:	372c      	adds	r7, #44	; 0x2c
 80013a0:	46bd      	mov	sp, r7
 80013a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a6:	4770      	bx	lr
 80013a8:	49742400 	.word	0x49742400

080013ac <refModel_Tick>:
/*
 * Mass-spring-damper model with stick/slip friction
 * Compute system status for a given input force and position
 */

void refModel_Tick(rMod_t *mod, double iForce){
 80013ac:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80013b0:	b08e      	sub	sp, #56	; 0x38
 80013b2:	af00      	add	r7, sp, #0
 80013b4:	60f8      	str	r0, [r7, #12]
 80013b6:	ed87 0b00 	vstr	d0, [r7]

	float frictionForce = 0;
 80013ba:	f04f 0300 	mov.w	r3, #0
 80013be:	637b      	str	r3, [r7, #52]	; 0x34
	uint8_t stuck = 0;			/* = 1 when velocity is under dynamic friction velocity threshold (dfv) */
 80013c0:	2300      	movs	r3, #0
 80013c2:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

	//double dt = (double)mod->dt / 1000000;	// Convert dt to (s)

	// Compute ref Velocity
	mod->vel = mod->vel_1 + ((mod->dt * mod->acc_1) / 1000000); // Convert dt to (s)
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	681b      	ldr	r3, [r3, #0]
 80013d0:	ee07 3a90 	vmov	s15, r3
 80013d4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80013d8:	68fb      	ldr	r3, [r7, #12]
 80013da:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 80013de:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80013e2:	ed9f 6a96 	vldr	s12, [pc, #600]	; 800163c <refModel_Tick+0x290>
 80013e6:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80013ea:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013ee:	68fb      	ldr	r3, [r7, #12]
 80013f0:	edc3 7a0f 	vstr	s15, [r3, #60]	; 0x3c

	// Limit Velocity Hard Stops
	mod->vSaturated = 0;
 80013f4:	68fb      	ldr	r3, [r7, #12]
 80013f6:	2200      	movs	r2, #0
 80013f8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

	if(mod->vel > mod->velMaxLim){
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8001408:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800140c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001410:	dd07      	ble.n	8001422 <refModel_Tick+0x76>

		mod->vel = mod->velMaxLim;
 8001412:	68fb      	ldr	r3, [r7, #12]
 8001414:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	63da      	str	r2, [r3, #60]	; 0x3c
		mod->vSaturated = 1;
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	2201      	movs	r2, #1
 800141e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	}

	if(mod->vel < mod->velMinLim){
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800142e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001432:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001436:	d507      	bpl.n	8001448 <refModel_Tick+0x9c>

		mod->vel = mod->velMinLim;
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	63da      	str	r2, [r3, #60]	; 0x3c
		mod->vSaturated = 1;
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	2201      	movs	r2, #1
 8001444:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	}

	// Compute ref Position
	mod->pos = mod->pos_1 + ((mod->dt * mod->vel) / 1000000); // Convert dt to (s)
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	ed93 7a13 	vldr	s14, [r3, #76]	; 0x4c
 800144e:	68fb      	ldr	r3, [r7, #12]
 8001450:	681b      	ldr	r3, [r3, #0]
 8001452:	ee07 3a90 	vmov	s15, r3
 8001456:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8001460:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8001464:	ed9f 6a75 	vldr	s12, [pc, #468]	; 800163c <refModel_Tick+0x290>
 8001468:	eec6 7a86 	vdiv.f32	s15, s13, s12
 800146c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	edc3 7a10 	vstr	s15, [r3, #64]	; 0x40

	// Limit position Hard Stops
	mod->pSaturated = 0;
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	2200      	movs	r2, #0
 800147a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
	
	if(mod->pos >= mod->posMaxLim){
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8001484:	68fb      	ldr	r3, [r7, #12]
 8001486:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800148a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800148e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001492:	db0b      	blt.n	80014ac <refModel_Tick+0x100>

		mod->pos = mod->posMaxLim;
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	641a      	str	r2, [r3, #64]	; 0x40
		mod->vel = 0;
 800149c:	68fb      	ldr	r3, [r7, #12]
 800149e:	f04f 0200 	mov.w	r2, #0
 80014a2:	63da      	str	r2, [r3, #60]	; 0x3c
		mod->pSaturated = 1;		
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	2201      	movs	r2, #1
 80014a8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
	}

	if(mod->pos <= mod->posMinLim){
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 80014b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014c0:	d80b      	bhi.n	80014da <refModel_Tick+0x12e>

		mod->pos = mod->posMinLim;
 80014c2:	68fb      	ldr	r3, [r7, #12]
 80014c4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80014c6:	68fb      	ldr	r3, [r7, #12]
 80014c8:	641a      	str	r2, [r3, #64]	; 0x40
		mod->vel = 0;
 80014ca:	68fb      	ldr	r3, [r7, #12]
 80014cc:	f04f 0200 	mov.w	r2, #0
 80014d0:	63da      	str	r2, [r3, #60]	; 0x3c
		mod->pSaturated = 1;
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	2201      	movs	r2, #1
 80014d6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
	}

	/* Calculate forces relative to the position of the system */
	double springForce = interpolate_force(mod, mod->pos);
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014de:	4618      	mov	r0, r3
 80014e0:	f7ff f842 	bl	8000568 <__aeabi_f2d>
 80014e4:	4602      	mov	r2, r0
 80014e6:	460b      	mov	r3, r1
 80014e8:	ec43 2b10 	vmov	d0, r2, r3
 80014ec:	68f8      	ldr	r0, [r7, #12]
 80014ee:	f000 f907 	bl	8001700 <interpolate_force>
 80014f2:	ee10 3a10 	vmov	r3, s0
 80014f6:	4618      	mov	r0, r3
 80014f8:	f7ff f836 	bl	8000568 <__aeabi_f2d>
 80014fc:	4602      	mov	r2, r0
 80014fe:	460b      	mov	r3, r1
 8001500:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
//	double springForce = (mod->k * mod->pos);

	/* Calculate damping force */
	double dampingForce = ((mod->c * mod->vel) / 1000); // Convert vel to (m/s)
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	ed93 7a04 	vldr	s14, [r3, #16]
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8001510:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001514:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 8001640 <refModel_Tick+0x294>
 8001518:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800151c:	ee16 0a90 	vmov	r0, s13
 8001520:	f7ff f822 	bl	8000568 <__aeabi_f2d>
 8001524:	4602      	mov	r2, r0
 8001526:	460b      	mov	r3, r1
 8001528:	e9c7 2308 	strd	r2, r3, [r7, #32]

	/* Friction Model --------------------------------------------------------------------------------*/
	// F = u * N -> where N is the Normal force between the moving object and the sliding surface.

	/* Velocity - Hit crossing (threshold) */
	if( mod->vel < mod->dfv && mod->vel > (-mod->dfv)) stuck = 1;
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8001538:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800153c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001540:	d50f      	bpl.n	8001562 <refModel_Tick+0x1b6>
 8001542:	68fb      	ldr	r3, [r7, #12]
 8001544:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8001548:	68fb      	ldr	r3, [r7, #12]
 800154a:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800154e:	eef1 7a67 	vneg.f32	s15, s15
 8001552:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001556:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800155a:	dd02      	ble.n	8001562 <refModel_Tick+0x1b6>
 800155c:	2301      	movs	r3, #1
 800155e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

	if(stuck){
 8001562:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8001566:	2b00      	cmp	r3, #0
 8001568:	d05e      	beq.n	8001628 <refModel_Tick+0x27c>

		int8_t sign = ((iForce - springForce) > 0) ? 1 : -1; 	// Get the sign of the applied force (input-spring)
 800156a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800156e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001572:	f7fe fe99 	bl	80002a8 <__aeabi_dsub>
 8001576:	4602      	mov	r2, r0
 8001578:	460b      	mov	r3, r1
 800157a:	4610      	mov	r0, r2
 800157c:	4619      	mov	r1, r3
 800157e:	f04f 0200 	mov.w	r2, #0
 8001582:	f04f 0300 	mov.w	r3, #0
 8001586:	f7ff fad7 	bl	8000b38 <__aeabi_dcmpgt>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d001      	beq.n	8001594 <refModel_Tick+0x1e8>
 8001590:	2301      	movs	r3, #1
 8001592:	e001      	b.n	8001598 <refModel_Tick+0x1ec>
 8001594:	f04f 33ff 	mov.w	r3, #4294967295
 8001598:	77bb      	strb	r3, [r7, #30]
		double modForce = fabs(iForce - springForce);			// Get the module of the applied force
 800159a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800159e:	e9d7 0100 	ldrd	r0, r1, [r7]
 80015a2:	f7fe fe81 	bl	80002a8 <__aeabi_dsub>
 80015a6:	4602      	mov	r2, r0
 80015a8:	460b      	mov	r3, r1
 80015aa:	4611      	mov	r1, r2
 80015ac:	6139      	str	r1, [r7, #16]
 80015ae:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80015b2:	617b      	str	r3, [r7, #20]

		/* Choose the smallest force: [applied force] Vs [Static Friction] */
		frictionForce = (modForce < (mod->us * mod->N)) ? (sign) * modForce : (sign) * (mod->us * mod->N);
 80015b4:	68fb      	ldr	r3, [r7, #12]
 80015b6:	ed93 7a06 	vldr	s14, [r3, #24]
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	edd3 7a08 	vldr	s15, [r3, #32]
 80015c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015c4:	ee17 0a90 	vmov	r0, s15
 80015c8:	f7fe ffce 	bl	8000568 <__aeabi_f2d>
 80015cc:	4602      	mov	r2, r0
 80015ce:	460b      	mov	r3, r1
 80015d0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80015d4:	f7ff fa92 	bl	8000afc <__aeabi_dcmplt>
 80015d8:	4603      	mov	r3, r0
 80015da:	2b00      	cmp	r3, #0
 80015dc:	d011      	beq.n	8001602 <refModel_Tick+0x256>
 80015de:	f997 301e 	ldrsb.w	r3, [r7, #30]
 80015e2:	4618      	mov	r0, r3
 80015e4:	f7fe ffae 	bl	8000544 <__aeabi_i2d>
 80015e8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80015ec:	f7ff f814 	bl	8000618 <__aeabi_dmul>
 80015f0:	4602      	mov	r2, r0
 80015f2:	460b      	mov	r3, r1
 80015f4:	4610      	mov	r0, r2
 80015f6:	4619      	mov	r1, r3
 80015f8:	f7ff fb06 	bl	8000c08 <__aeabi_d2f>
 80015fc:	ee07 0a90 	vmov	s15, r0
 8001600:	e00f      	b.n	8001622 <refModel_Tick+0x276>
 8001602:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8001606:	ee07 3a90 	vmov	s15, r3
 800160a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800160e:	68fb      	ldr	r3, [r7, #12]
 8001610:	edd3 6a06 	vldr	s13, [r3, #24]
 8001614:	68fb      	ldr	r3, [r7, #12]
 8001616:	edd3 7a08 	vldr	s15, [r3, #32]
 800161a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800161e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001622:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
 8001626:	e022      	b.n	800166e <refModel_Tick+0x2c2>

	}else{

		int8_t sign = (mod->vel > 0) ? 1 : -1;					// Get the sign of the velocity
 8001628:	68fb      	ldr	r3, [r7, #12]
 800162a:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 800162e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001632:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001636:	dd05      	ble.n	8001644 <refModel_Tick+0x298>
 8001638:	2301      	movs	r3, #1
 800163a:	e005      	b.n	8001648 <refModel_Tick+0x29c>
 800163c:	49742400 	.word	0x49742400
 8001640:	447a0000 	.word	0x447a0000
 8001644:	f04f 33ff 	mov.w	r3, #4294967295
 8001648:	77fb      	strb	r3, [r7, #31]
		frictionForce = (sign) * (mod->ud * mod->N);			// Calculate dynamic friction
 800164a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 800164e:	ee07 3a90 	vmov	s15, r3
 8001652:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001656:	68fb      	ldr	r3, [r7, #12]
 8001658:	edd3 6a07 	vldr	s13, [r3, #28]
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	edd3 7a08 	vldr	s15, [r3, #32]
 8001662:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001666:	ee67 7a27 	vmul.f32	s15, s14, s15
 800166a:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	/* Do I want to have mass dependent to the position? for instance I could emulate backslash */
	/* Do I want to have damping and friction dependent to the position? emulate different surfaces? */
	/* In a two axis controller the forces relatives to position will depend on a 2 dimensional array */

	// Compute ref Acceleration ->  F = m * a
	mod->acc = ((1000 / (mod->m)) * (iForce - dampingForce - frictionForce - springForce )); // Convert acc to (mm/s2)
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	edd3 7a03 	vldr	s15, [r3, #12]
 8001674:	ed1f 7a0e 	vldr	s14, [pc, #-56]	; 8001640 <refModel_Tick+0x294>
 8001678:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800167c:	ee16 0a90 	vmov	r0, s13
 8001680:	f7fe ff72 	bl	8000568 <__aeabi_f2d>
 8001684:	4604      	mov	r4, r0
 8001686:	460d      	mov	r5, r1
 8001688:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800168c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001690:	f7fe fe0a 	bl	80002a8 <__aeabi_dsub>
 8001694:	4602      	mov	r2, r0
 8001696:	460b      	mov	r3, r1
 8001698:	4690      	mov	r8, r2
 800169a:	4699      	mov	r9, r3
 800169c:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800169e:	f7fe ff63 	bl	8000568 <__aeabi_f2d>
 80016a2:	4602      	mov	r2, r0
 80016a4:	460b      	mov	r3, r1
 80016a6:	4640      	mov	r0, r8
 80016a8:	4649      	mov	r1, r9
 80016aa:	f7fe fdfd 	bl	80002a8 <__aeabi_dsub>
 80016ae:	4602      	mov	r2, r0
 80016b0:	460b      	mov	r3, r1
 80016b2:	4610      	mov	r0, r2
 80016b4:	4619      	mov	r1, r3
 80016b6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80016ba:	f7fe fdf5 	bl	80002a8 <__aeabi_dsub>
 80016be:	4602      	mov	r2, r0
 80016c0:	460b      	mov	r3, r1
 80016c2:	4620      	mov	r0, r4
 80016c4:	4629      	mov	r1, r5
 80016c6:	f7fe ffa7 	bl	8000618 <__aeabi_dmul>
 80016ca:	4602      	mov	r2, r0
 80016cc:	460b      	mov	r3, r1
 80016ce:	4610      	mov	r0, r2
 80016d0:	4619      	mov	r1, r3
 80016d2:	f7ff fa99 	bl	8000c08 <__aeabi_d2f>
 80016d6:	4602      	mov	r2, r0
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	639a      	str	r2, [r3, #56]	; 0x38

	// Store previous values
	mod->pos_1 = mod->pos;
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	64da      	str	r2, [r3, #76]	; 0x4c
	mod->vel_1 = mod->vel;
 80016e4:	68fb      	ldr	r3, [r7, #12]
 80016e6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80016e8:	68fb      	ldr	r3, [r7, #12]
 80016ea:	649a      	str	r2, [r3, #72]	; 0x48
	mod->acc_1 = mod->acc;
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80016f0:	68fb      	ldr	r3, [r7, #12]
 80016f2:	645a      	str	r2, [r3, #68]	; 0x44

}
 80016f4:	bf00      	nop
 80016f6:	3738      	adds	r7, #56	; 0x38
 80016f8:	46bd      	mov	sp, r7
 80016fa:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80016fe:	bf00      	nop

08001700 <interpolate_force>:
 * Linear Interpolation (y) = y1 + [(x-x1)  (y2-y1)]/ (x2-x1)
 * Where (x1,y1) & (x2,y2) are coordinates
 * x is the point to perform interpolation
 * y is the interpolated value.
 * */
static float interpolate_force(rMod_t *mod, double x){
 8001700:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001704:	b088      	sub	sp, #32
 8001706:	af00      	add	r7, sp, #0
 8001708:	60f8      	str	r0, [r7, #12]
 800170a:	ed87 0b00 	vstr	d0, [r7]

	if(!mod->cMap_size) 	return 0; // Empty vector
 800170e:	68fb      	ldr	r3, [r7, #12]
 8001710:	791b      	ldrb	r3, [r3, #4]
 8001712:	2b00      	cmp	r3, #0
 8001714:	d102      	bne.n	800171c <interpolate_force+0x1c>
 8001716:	f04f 0300 	mov.w	r3, #0
 800171a:	e0c5      	b.n	80018a8 <interpolate_force+0x1a8>
	if(mod->cMap == NULL) 	return 0; // No vector defined
 800171c:	68fb      	ldr	r3, [r7, #12]
 800171e:	689b      	ldr	r3, [r3, #8]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d102      	bne.n	800172a <interpolate_force+0x2a>
 8001724:	f04f 0300 	mov.w	r3, #0
 8001728:	e0be      	b.n	80018a8 <interpolate_force+0x1a8>

	cMap_1d_t* cMap = (cMap_1d_t*)mod->cMap;
 800172a:	68fb      	ldr	r3, [r7, #12]
 800172c:	689b      	ldr	r3, [r3, #8]
 800172e:	61bb      	str	r3, [r7, #24]
	uint8_t last = mod->cMap_size - 1;
 8001730:	68fb      	ldr	r3, [r7, #12]
 8001732:	791b      	ldrb	r3, [r3, #4]
 8001734:	3b01      	subs	r3, #1
 8001736:	75fb      	strb	r3, [r7, #23]

	/* if pos < min known value > saturate */
	if(x < cMap[0].x)				return cMap[0].f;
 8001738:	69bb      	ldr	r3, [r7, #24]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	4618      	mov	r0, r3
 800173e:	f7fe ff13 	bl	8000568 <__aeabi_f2d>
 8001742:	4602      	mov	r2, r0
 8001744:	460b      	mov	r3, r1
 8001746:	e9d7 0100 	ldrd	r0, r1, [r7]
 800174a:	f7ff f9d7 	bl	8000afc <__aeabi_dcmplt>
 800174e:	4603      	mov	r3, r0
 8001750:	2b00      	cmp	r3, #0
 8001752:	d002      	beq.n	800175a <interpolate_force+0x5a>
 8001754:	69bb      	ldr	r3, [r7, #24]
 8001756:	685b      	ldr	r3, [r3, #4]
 8001758:	e0a6      	b.n	80018a8 <interpolate_force+0x1a8>

	/* if pos > max known value > saturate */
	else if(x > cMap[last].x)		return cMap[last].f;
 800175a:	7dfb      	ldrb	r3, [r7, #23]
 800175c:	00db      	lsls	r3, r3, #3
 800175e:	69ba      	ldr	r2, [r7, #24]
 8001760:	4413      	add	r3, r2
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4618      	mov	r0, r3
 8001766:	f7fe feff 	bl	8000568 <__aeabi_f2d>
 800176a:	4602      	mov	r2, r0
 800176c:	460b      	mov	r3, r1
 800176e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001772:	f7ff f9e1 	bl	8000b38 <__aeabi_dcmpgt>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	d005      	beq.n	8001788 <interpolate_force+0x88>
 800177c:	7dfb      	ldrb	r3, [r7, #23]
 800177e:	00db      	lsls	r3, r3, #3
 8001780:	69ba      	ldr	r2, [r7, #24]
 8001782:	4413      	add	r3, r2
 8001784:	685b      	ldr	r3, [r3, #4]
 8001786:	e08f      	b.n	80018a8 <interpolate_force+0x1a8>

	/* otherwise find the adjacent upper and lower points in the array to interpolate */
	for(int i=0; i<last; i++){
 8001788:	2300      	movs	r3, #0
 800178a:	61fb      	str	r3, [r7, #28]
 800178c:	e085      	b.n	800189a <interpolate_force+0x19a>

		if( cMap[i].x <= x && cMap[i+1].x >= x)
 800178e:	69fb      	ldr	r3, [r7, #28]
 8001790:	00db      	lsls	r3, r3, #3
 8001792:	69ba      	ldr	r2, [r7, #24]
 8001794:	4413      	add	r3, r2
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	4618      	mov	r0, r3
 800179a:	f7fe fee5 	bl	8000568 <__aeabi_f2d>
 800179e:	4602      	mov	r2, r0
 80017a0:	460b      	mov	r3, r1
 80017a2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80017a6:	f7ff f9bd 	bl	8000b24 <__aeabi_dcmpge>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d071      	beq.n	8001894 <interpolate_force+0x194>
 80017b0:	69fb      	ldr	r3, [r7, #28]
 80017b2:	3301      	adds	r3, #1
 80017b4:	00db      	lsls	r3, r3, #3
 80017b6:	69ba      	ldr	r2, [r7, #24]
 80017b8:	4413      	add	r3, r2
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4618      	mov	r0, r3
 80017be:	f7fe fed3 	bl	8000568 <__aeabi_f2d>
 80017c2:	4602      	mov	r2, r0
 80017c4:	460b      	mov	r3, r1
 80017c6:	e9d7 0100 	ldrd	r0, r1, [r7]
 80017ca:	f7ff f9a1 	bl	8000b10 <__aeabi_dcmple>
 80017ce:	4603      	mov	r3, r0
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d05f      	beq.n	8001894 <interpolate_force+0x194>
			return  cMap[i].f + ((x - cMap[i].x) * (cMap[i+1].f - cMap[i].f)) / (cMap[i+1].x - cMap[i].x);
 80017d4:	69fb      	ldr	r3, [r7, #28]
 80017d6:	00db      	lsls	r3, r3, #3
 80017d8:	69ba      	ldr	r2, [r7, #24]
 80017da:	4413      	add	r3, r2
 80017dc:	685b      	ldr	r3, [r3, #4]
 80017de:	4618      	mov	r0, r3
 80017e0:	f7fe fec2 	bl	8000568 <__aeabi_f2d>
 80017e4:	4604      	mov	r4, r0
 80017e6:	460d      	mov	r5, r1
 80017e8:	69fb      	ldr	r3, [r7, #28]
 80017ea:	00db      	lsls	r3, r3, #3
 80017ec:	69ba      	ldr	r2, [r7, #24]
 80017ee:	4413      	add	r3, r2
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	4618      	mov	r0, r3
 80017f4:	f7fe feb8 	bl	8000568 <__aeabi_f2d>
 80017f8:	4602      	mov	r2, r0
 80017fa:	460b      	mov	r3, r1
 80017fc:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001800:	f7fe fd52 	bl	80002a8 <__aeabi_dsub>
 8001804:	4602      	mov	r2, r0
 8001806:	460b      	mov	r3, r1
 8001808:	4690      	mov	r8, r2
 800180a:	4699      	mov	r9, r3
 800180c:	69fb      	ldr	r3, [r7, #28]
 800180e:	3301      	adds	r3, #1
 8001810:	00db      	lsls	r3, r3, #3
 8001812:	69ba      	ldr	r2, [r7, #24]
 8001814:	4413      	add	r3, r2
 8001816:	ed93 7a01 	vldr	s14, [r3, #4]
 800181a:	69fb      	ldr	r3, [r7, #28]
 800181c:	00db      	lsls	r3, r3, #3
 800181e:	69ba      	ldr	r2, [r7, #24]
 8001820:	4413      	add	r3, r2
 8001822:	edd3 7a01 	vldr	s15, [r3, #4]
 8001826:	ee77 7a67 	vsub.f32	s15, s14, s15
 800182a:	ee17 0a90 	vmov	r0, s15
 800182e:	f7fe fe9b 	bl	8000568 <__aeabi_f2d>
 8001832:	4602      	mov	r2, r0
 8001834:	460b      	mov	r3, r1
 8001836:	4640      	mov	r0, r8
 8001838:	4649      	mov	r1, r9
 800183a:	f7fe feed 	bl	8000618 <__aeabi_dmul>
 800183e:	4602      	mov	r2, r0
 8001840:	460b      	mov	r3, r1
 8001842:	4690      	mov	r8, r2
 8001844:	4699      	mov	r9, r3
 8001846:	69fb      	ldr	r3, [r7, #28]
 8001848:	3301      	adds	r3, #1
 800184a:	00db      	lsls	r3, r3, #3
 800184c:	69ba      	ldr	r2, [r7, #24]
 800184e:	4413      	add	r3, r2
 8001850:	ed93 7a00 	vldr	s14, [r3]
 8001854:	69fb      	ldr	r3, [r7, #28]
 8001856:	00db      	lsls	r3, r3, #3
 8001858:	69ba      	ldr	r2, [r7, #24]
 800185a:	4413      	add	r3, r2
 800185c:	edd3 7a00 	vldr	s15, [r3]
 8001860:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001864:	ee17 0a90 	vmov	r0, s15
 8001868:	f7fe fe7e 	bl	8000568 <__aeabi_f2d>
 800186c:	4602      	mov	r2, r0
 800186e:	460b      	mov	r3, r1
 8001870:	4640      	mov	r0, r8
 8001872:	4649      	mov	r1, r9
 8001874:	f7fe fffa 	bl	800086c <__aeabi_ddiv>
 8001878:	4602      	mov	r2, r0
 800187a:	460b      	mov	r3, r1
 800187c:	4620      	mov	r0, r4
 800187e:	4629      	mov	r1, r5
 8001880:	f7fe fd14 	bl	80002ac <__adddf3>
 8001884:	4602      	mov	r2, r0
 8001886:	460b      	mov	r3, r1
 8001888:	4610      	mov	r0, r2
 800188a:	4619      	mov	r1, r3
 800188c:	f7ff f9bc 	bl	8000c08 <__aeabi_d2f>
 8001890:	4603      	mov	r3, r0
 8001892:	e009      	b.n	80018a8 <interpolate_force+0x1a8>
	for(int i=0; i<last; i++){
 8001894:	69fb      	ldr	r3, [r7, #28]
 8001896:	3301      	adds	r3, #1
 8001898:	61fb      	str	r3, [r7, #28]
 800189a:	7dfb      	ldrb	r3, [r7, #23]
 800189c:	69fa      	ldr	r2, [r7, #28]
 800189e:	429a      	cmp	r2, r3
 80018a0:	f6ff af75 	blt.w	800178e <interpolate_force+0x8e>

	}

	return 0; /* The program should never reach this line */
 80018a4:	f04f 0300 	mov.w	r3, #0
}
 80018a8:	ee07 3a90 	vmov	s15, r3
 80018ac:	eeb0 0a67 	vmov.f32	s0, s15
 80018b0:	3720      	adds	r7, #32
 80018b2:	46bd      	mov	sp, r7
 80018b4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}

080018b8 <StepCon_GetPosition>:

static uint16_t stepLimit = 0; // anti-stall, prevents the motor running if the refModel is not ticking.


/* Returns actuator position in mm */
float StepCon_GetPosition(){
 80018b8:	b580      	push	{r7, lr}
 80018ba:	af00      	add	r7, sp, #0
	MotorPos = ((double)stepCount / MICROSTEP) * MM_PER_REV;
 80018bc:	4b14      	ldr	r3, [pc, #80]	; (8001910 <StepCon_GetPosition+0x58>)
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	4618      	mov	r0, r3
 80018c2:	f7fe fe3f 	bl	8000544 <__aeabi_i2d>
 80018c6:	a310      	add	r3, pc, #64	; (adr r3, 8001908 <StepCon_GetPosition+0x50>)
 80018c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018cc:	f7fe ffce 	bl	800086c <__aeabi_ddiv>
 80018d0:	4602      	mov	r2, r0
 80018d2:	460b      	mov	r3, r1
 80018d4:	4610      	mov	r0, r2
 80018d6:	4619      	mov	r1, r3
 80018d8:	f04f 0200 	mov.w	r2, #0
 80018dc:	4b0d      	ldr	r3, [pc, #52]	; (8001914 <StepCon_GetPosition+0x5c>)
 80018de:	f7fe fe9b 	bl	8000618 <__aeabi_dmul>
 80018e2:	4602      	mov	r2, r0
 80018e4:	460b      	mov	r3, r1
 80018e6:	490c      	ldr	r1, [pc, #48]	; (8001918 <StepCon_GetPosition+0x60>)
 80018e8:	e9c1 2300 	strd	r2, r3, [r1]
	return MotorPos;
 80018ec:	4b0a      	ldr	r3, [pc, #40]	; (8001918 <StepCon_GetPosition+0x60>)
 80018ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80018f2:	4610      	mov	r0, r2
 80018f4:	4619      	mov	r1, r3
 80018f6:	f7ff f987 	bl	8000c08 <__aeabi_d2f>
 80018fa:	4603      	mov	r3, r0
 80018fc:	ee07 3a90 	vmov	s15, r3
}
 8001900:	eeb0 0a67 	vmov.f32	s0, s15
 8001904:	bd80      	pop	{r7, pc}
 8001906:	bf00      	nop
 8001908:	00000000 	.word	0x00000000
 800190c:	40c38800 	.word	0x40c38800
 8001910:	20000a0c 	.word	0x20000a0c
 8001914:	40440000 	.word	0x40440000
 8001918:	20000a10 	.word	0x20000a10

0800191c <StepCon_Speed>:

// set linear actuator to a speed of speed mm/s
void StepCon_Speed(float speed){
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
 8001922:	ed87 0a01 	vstr	s0, [r7, #4]

	//if (speed < sDeadBand && speed > -sDeadBand) mStop = 1; // Dead band

	//else
	if(speed < 0){
 8001926:	edd7 7a01 	vldr	s15, [r7, #4]
 800192a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800192e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001932:	d515      	bpl.n	8001960 <StepCon_Speed+0x44>
		//mStop = 0;
		dir = 0;
 8001934:	4b18      	ldr	r3, [pc, #96]	; (8001998 <StepCon_Speed+0x7c>)
 8001936:	2200      	movs	r2, #0
 8001938:	701a      	strb	r2, [r3, #0]
		StepCon_CCW; 			// CCW Direction
 800193a:	2200      	movs	r2, #0
 800193c:	2180      	movs	r1, #128	; 0x80
 800193e:	4817      	ldr	r0, [pc, #92]	; (800199c <StepCon_Speed+0x80>)
 8001940:	f002 f93c 	bl	8003bbc <HAL_GPIO_WritePin>
		pulseTime = -4000/speed;
 8001944:	eddf 6a16 	vldr	s13, [pc, #88]	; 80019a0 <StepCon_Speed+0x84>
 8001948:	ed97 7a01 	vldr	s14, [r7, #4]
 800194c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001950:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001954:	ee17 3a90 	vmov	r3, s15
 8001958:	b29a      	uxth	r2, r3
 800195a:	4b12      	ldr	r3, [pc, #72]	; (80019a4 <StepCon_Speed+0x88>)
 800195c:	801a      	strh	r2, [r3, #0]
 800195e:	e014      	b.n	800198a <StepCon_Speed+0x6e>
	}
	else{
		//mStop = 0;
		dir = 1;
 8001960:	4b0d      	ldr	r3, [pc, #52]	; (8001998 <StepCon_Speed+0x7c>)
 8001962:	2201      	movs	r2, #1
 8001964:	701a      	strb	r2, [r3, #0]
		StepCon_CW; 			// CW Direction
 8001966:	2201      	movs	r2, #1
 8001968:	2180      	movs	r1, #128	; 0x80
 800196a:	480c      	ldr	r0, [pc, #48]	; (800199c <StepCon_Speed+0x80>)
 800196c:	f002 f926 	bl	8003bbc <HAL_GPIO_WritePin>
		pulseTime = 4000/speed;
 8001970:	eddf 6a0d 	vldr	s13, [pc, #52]	; 80019a8 <StepCon_Speed+0x8c>
 8001974:	ed97 7a01 	vldr	s14, [r7, #4]
 8001978:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800197c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001980:	ee17 3a90 	vmov	r3, s15
 8001984:	b29a      	uxth	r2, r3
 8001986:	4b07      	ldr	r3, [pc, #28]	; (80019a4 <StepCon_Speed+0x88>)
 8001988:	801a      	strh	r2, [r3, #0]
	}

	stepLimit = 0; // Reste motor watchdog
 800198a:	4b08      	ldr	r3, [pc, #32]	; (80019ac <StepCon_Speed+0x90>)
 800198c:	2200      	movs	r2, #0
 800198e:	801a      	strh	r2, [r3, #0]

}
 8001990:	bf00      	nop
 8001992:	3708      	adds	r7, #8
 8001994:	46bd      	mov	sp, r7
 8001996:	bd80      	pop	{r7, pc}
 8001998:	20000a08 	.word	0x20000a08
 800199c:	40021800 	.word	0x40021800
 80019a0:	c57a0000 	.word	0xc57a0000
 80019a4:	20000002 	.word	0x20000002
 80019a8:	457a0000 	.word	0x457a0000
 80019ac:	20000a18 	.word	0x20000a18

080019b0 <StepCon_pulseTick>:

/*
 * Timer callback routine
 **/
extern uint16_t oddDrv;
void StepCon_pulseTick(){
 80019b0:	b580      	push	{r7, lr}
 80019b2:	af00      	add	r7, sp, #0

	if(pulseTime < MIN_PULSE_TIME){
 80019b4:	4b32      	ldr	r3, [pc, #200]	; (8001a80 <StepCon_pulseTick+0xd0>)
 80019b6:	881b      	ldrh	r3, [r3, #0]
 80019b8:	2b04      	cmp	r3, #4
 80019ba:	d80c      	bhi.n	80019d6 <StepCon_pulseTick+0x26>
		__HAL_TIM_SET_COUNTER(&htim2, MIN_PULSE_TIME);
 80019bc:	4b31      	ldr	r3, [pc, #196]	; (8001a84 <StepCon_pulseTick+0xd4>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	2205      	movs	r2, #5
 80019c2:	625a      	str	r2, [r3, #36]	; 0x24
		pulseTime = MIN_PULSE_TIME;
 80019c4:	4b2e      	ldr	r3, [pc, #184]	; (8001a80 <StepCon_pulseTick+0xd0>)
 80019c6:	2205      	movs	r2, #5
 80019c8:	801a      	strh	r2, [r3, #0]
		oddDrv++;
 80019ca:	4b2f      	ldr	r3, [pc, #188]	; (8001a88 <StepCon_pulseTick+0xd8>)
 80019cc:	881b      	ldrh	r3, [r3, #0]
 80019ce:	3301      	adds	r3, #1
 80019d0:	b29a      	uxth	r2, r3
 80019d2:	4b2d      	ldr	r3, [pc, #180]	; (8001a88 <StepCon_pulseTick+0xd8>)
 80019d4:	801a      	strh	r2, [r3, #0]
	}

	__HAL_TIM_SET_COUNTER(&htim2, pulseTime);
 80019d6:	4b2a      	ldr	r3, [pc, #168]	; (8001a80 <StepCon_pulseTick+0xd0>)
 80019d8:	881a      	ldrh	r2, [r3, #0]
 80019da:	4b2a      	ldr	r3, [pc, #168]	; (8001a84 <StepCon_pulseTick+0xd4>)
 80019dc:	681b      	ldr	r3, [r3, #0]
 80019de:	625a      	str	r2, [r3, #36]	; 0x24

	if(dir && MotorPos > MAX_MOTOR_LIM) return;
 80019e0:	4b2a      	ldr	r3, [pc, #168]	; (8001a8c <StepCon_pulseTick+0xdc>)
 80019e2:	781b      	ldrb	r3, [r3, #0]
 80019e4:	2b00      	cmp	r3, #0
 80019e6:	d00a      	beq.n	80019fe <StepCon_pulseTick+0x4e>
 80019e8:	4b29      	ldr	r3, [pc, #164]	; (8001a90 <StepCon_pulseTick+0xe0>)
 80019ea:	e9d3 0100 	ldrd	r0, r1, [r3]
 80019ee:	f04f 0200 	mov.w	r2, #0
 80019f2:	4b28      	ldr	r3, [pc, #160]	; (8001a94 <StepCon_pulseTick+0xe4>)
 80019f4:	f7ff f8a0 	bl	8000b38 <__aeabi_dcmpgt>
 80019f8:	4603      	mov	r3, r0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d139      	bne.n	8001a72 <StepCon_pulseTick+0xc2>
	if(!dir && MotorPos < MIN_MOTOR_LIM) return;
 80019fe:	4b23      	ldr	r3, [pc, #140]	; (8001a8c <StepCon_pulseTick+0xdc>)
 8001a00:	781b      	ldrb	r3, [r3, #0]
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d10a      	bne.n	8001a1c <StepCon_pulseTick+0x6c>
 8001a06:	4b22      	ldr	r3, [pc, #136]	; (8001a90 <StepCon_pulseTick+0xe0>)
 8001a08:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001a0c:	f04f 0200 	mov.w	r2, #0
 8001a10:	4b21      	ldr	r3, [pc, #132]	; (8001a98 <StepCon_pulseTick+0xe8>)
 8001a12:	f7ff f873 	bl	8000afc <__aeabi_dcmplt>
 8001a16:	4603      	mov	r3, r0
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d12c      	bne.n	8001a76 <StepCon_pulseTick+0xc6>

	if(stepLimit++ > 500) {
 8001a1c:	4b1f      	ldr	r3, [pc, #124]	; (8001a9c <StepCon_pulseTick+0xec>)
 8001a1e:	881b      	ldrh	r3, [r3, #0]
 8001a20:	1c5a      	adds	r2, r3, #1
 8001a22:	b291      	uxth	r1, r2
 8001a24:	4a1d      	ldr	r2, [pc, #116]	; (8001a9c <StepCon_pulseTick+0xec>)
 8001a26:	8011      	strh	r1, [r2, #0]
 8001a28:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001a2c:	d825      	bhi.n	8001a7a <StepCon_pulseTick+0xca>
		//BKPT;
		return;
	}

	/*Send pulse */
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_5, SET);
 8001a2e:	2201      	movs	r2, #1
 8001a30:	2120      	movs	r1, #32
 8001a32:	481b      	ldr	r0, [pc, #108]	; (8001aa0 <StepCon_pulseTick+0xf0>)
 8001a34:	f002 f8c2 	bl	8003bbc <HAL_GPIO_WritePin>
	while(__HAL_TIM_GET_COUNTER(&htim2) > pulseTime);
 8001a38:	bf00      	nop
 8001a3a:	4b12      	ldr	r3, [pc, #72]	; (8001a84 <StepCon_pulseTick+0xd4>)
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a40:	4a0f      	ldr	r2, [pc, #60]	; (8001a80 <StepCon_pulseTick+0xd0>)
 8001a42:	8812      	ldrh	r2, [r2, #0]
 8001a44:	4293      	cmp	r3, r2
 8001a46:	d8f8      	bhi.n	8001a3a <StepCon_pulseTick+0x8a>
	HAL_GPIO_WritePin(GPIOG, GPIO_PIN_5, RESET);
 8001a48:	2200      	movs	r2, #0
 8001a4a:	2120      	movs	r1, #32
 8001a4c:	4814      	ldr	r0, [pc, #80]	; (8001aa0 <StepCon_pulseTick+0xf0>)
 8001a4e:	f002 f8b5 	bl	8003bbc <HAL_GPIO_WritePin>

	if(dir) stepCount++;		/* Track how many pulses have been sent to the stepper */
 8001a52:	4b0e      	ldr	r3, [pc, #56]	; (8001a8c <StepCon_pulseTick+0xdc>)
 8001a54:	781b      	ldrb	r3, [r3, #0]
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d005      	beq.n	8001a66 <StepCon_pulseTick+0xb6>
 8001a5a:	4b12      	ldr	r3, [pc, #72]	; (8001aa4 <StepCon_pulseTick+0xf4>)
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	3301      	adds	r3, #1
 8001a60:	4a10      	ldr	r2, [pc, #64]	; (8001aa4 <StepCon_pulseTick+0xf4>)
 8001a62:	6013      	str	r3, [r2, #0]
 8001a64:	e00a      	b.n	8001a7c <StepCon_pulseTick+0xcc>
	else 	stepCount--;
 8001a66:	4b0f      	ldr	r3, [pc, #60]	; (8001aa4 <StepCon_pulseTick+0xf4>)
 8001a68:	681b      	ldr	r3, [r3, #0]
 8001a6a:	3b01      	subs	r3, #1
 8001a6c:	4a0d      	ldr	r2, [pc, #52]	; (8001aa4 <StepCon_pulseTick+0xf4>)
 8001a6e:	6013      	str	r3, [r2, #0]
 8001a70:	e004      	b.n	8001a7c <StepCon_pulseTick+0xcc>
	if(dir && MotorPos > MAX_MOTOR_LIM) return;
 8001a72:	bf00      	nop
 8001a74:	e002      	b.n	8001a7c <StepCon_pulseTick+0xcc>
	if(!dir && MotorPos < MIN_MOTOR_LIM) return;
 8001a76:	bf00      	nop
 8001a78:	e000      	b.n	8001a7c <StepCon_pulseTick+0xcc>
		return;
 8001a7a:	bf00      	nop

}
 8001a7c:	bd80      	pop	{r7, pc}
 8001a7e:	bf00      	nop
 8001a80:	20000002 	.word	0x20000002
 8001a84:	20000e9c 	.word	0x20000e9c
 8001a88:	20000ff2 	.word	0x20000ff2
 8001a8c:	20000a08 	.word	0x20000a08
 8001a90:	20000a10 	.word	0x20000a10
 8001a94:	405b8000 	.word	0x405b8000
 8001a98:	c05b8000 	.word	0xc05b8000
 8001a9c:	20000a18 	.word	0x20000a18
 8001aa0:	40021800 	.word	0x40021800
 8001aa4:	20000a0c 	.word	0x20000a0c

08001aa8 <UART1_Init>:

	/*----------------------------*/
}


void UART1_Init(){
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0

  HAL_UART_Receive_DMA(&huart1, (uint8_t *)UART1_Rx_Buf, UART1_BUF_LEN);  // Initializes DMA for UART1
 8001aac:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001ab0:	4902      	ldr	r1, [pc, #8]	; (8001abc <UART1_Init+0x14>)
 8001ab2:	4803      	ldr	r0, [pc, #12]	; (8001ac0 <UART1_Init+0x18>)
 8001ab4:	f004 f902 	bl	8005cbc <HAL_UART_Receive_DMA>

}
 8001ab8:	bf00      	nop
 8001aba:	bd80      	pop	{r7, pc}
 8001abc:	20000a1c 	.word	0x20000a1c
 8001ac0:	20000f2c 	.word	0x20000f2c

08001ac4 <UART1_Handler>:

/*@Brief Gets Commands from UART1 RingBuffer
 *
 */
void UART1_Handler(){
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0

	static uint8_t UART1_CMD_Buff[300];	/* Command Handler Buffer */
	static uint16_t UART1_cmdPtr = 0;

	while(UART1_DataAvailable()){
 8001aca:	e02a      	b.n	8001b22 <UART1_Handler+0x5e>

		uint8_t aux = UART1_getChar();
 8001acc:	f000 f8ac 	bl	8001c28 <UART1_getChar>
 8001ad0:	4603      	mov	r3, r0
 8001ad2:	71fb      	strb	r3, [r7, #7]

		if(aux == '\n' || aux == '\r' ) { // End Command
 8001ad4:	79fb      	ldrb	r3, [r7, #7]
 8001ad6:	2b0a      	cmp	r3, #10
 8001ad8:	d002      	beq.n	8001ae0 <UART1_Handler+0x1c>
 8001ada:	79fb      	ldrb	r3, [r7, #7]
 8001adc:	2b0d      	cmp	r3, #13
 8001ade:	d10f      	bne.n	8001b00 <UART1_Handler+0x3c>

				UART1_CMD_Buff[UART1_cmdPtr] = aux;
 8001ae0:	4b15      	ldr	r3, [pc, #84]	; (8001b38 <UART1_Handler+0x74>)
 8001ae2:	881b      	ldrh	r3, [r3, #0]
 8001ae4:	4619      	mov	r1, r3
 8001ae6:	4a15      	ldr	r2, [pc, #84]	; (8001b3c <UART1_Handler+0x78>)
 8001ae8:	79fb      	ldrb	r3, [r7, #7]
 8001aea:	5453      	strb	r3, [r2, r1]
				UART1_Cmd_Callback(UART1_CMD_Buff, UART1_cmdPtr);
 8001aec:	4b12      	ldr	r3, [pc, #72]	; (8001b38 <UART1_Handler+0x74>)
 8001aee:	881b      	ldrh	r3, [r3, #0]
 8001af0:	4619      	mov	r1, r3
 8001af2:	4812      	ldr	r0, [pc, #72]	; (8001b3c <UART1_Handler+0x78>)
 8001af4:	f000 fcf8 	bl	80024e8 <UART1_Cmd_Callback>
				UART1_cmdPtr=0;
 8001af8:	4b0f      	ldr	r3, [pc, #60]	; (8001b38 <UART1_Handler+0x74>)
 8001afa:	2200      	movs	r2, #0
 8001afc:	801a      	strh	r2, [r3, #0]
 8001afe:	e010      	b.n	8001b22 <UART1_Handler+0x5e>

		}else{             				// Command body

		UART1_CMD_Buff[UART1_cmdPtr] = aux;
 8001b00:	4b0d      	ldr	r3, [pc, #52]	; (8001b38 <UART1_Handler+0x74>)
 8001b02:	881b      	ldrh	r3, [r3, #0]
 8001b04:	4619      	mov	r1, r3
 8001b06:	4a0d      	ldr	r2, [pc, #52]	; (8001b3c <UART1_Handler+0x78>)
 8001b08:	79fb      	ldrb	r3, [r7, #7]
 8001b0a:	5453      	strb	r3, [r2, r1]
		if (UART1_cmdPtr < 299) UART1_cmdPtr++;
 8001b0c:	4b0a      	ldr	r3, [pc, #40]	; (8001b38 <UART1_Handler+0x74>)
 8001b0e:	881b      	ldrh	r3, [r3, #0]
 8001b10:	f5b3 7f95 	cmp.w	r3, #298	; 0x12a
 8001b14:	d805      	bhi.n	8001b22 <UART1_Handler+0x5e>
 8001b16:	4b08      	ldr	r3, [pc, #32]	; (8001b38 <UART1_Handler+0x74>)
 8001b18:	881b      	ldrh	r3, [r3, #0]
 8001b1a:	3301      	adds	r3, #1
 8001b1c:	b29a      	uxth	r2, r3
 8001b1e:	4b06      	ldr	r3, [pc, #24]	; (8001b38 <UART1_Handler+0x74>)
 8001b20:	801a      	strh	r2, [r3, #0]
	while(UART1_DataAvailable()){
 8001b22:	f000 f843 	bl	8001bac <UART1_DataAvailable>
 8001b26:	4603      	mov	r3, r0
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	d1cf      	bne.n	8001acc <UART1_Handler+0x8>

		}
	}
}
 8001b2c:	bf00      	nop
 8001b2e:	bf00      	nop
 8001b30:	3708      	adds	r7, #8
 8001b32:	46bd      	mov	sp, r7
 8001b34:	bd80      	pop	{r7, pc}
 8001b36:	bf00      	nop
 8001b38:	20000c14 	.word	0x20000c14
 8001b3c:	20000c18 	.word	0x20000c18

08001b40 <UART1_printf>:

void UART1_printf(const char *fmt, ...){
 8001b40:	b40f      	push	{r0, r1, r2, r3}
 8001b42:	b580      	push	{r7, lr}
 8001b44:	b082      	sub	sp, #8
 8001b46:	af00      	add	r7, sp, #0
	static char tempBuff[256];

	//memset(tempBuff, 0, 256);
	va_list arg;

	va_start (arg, fmt);
 8001b48:	f107 0314 	add.w	r3, r7, #20
 8001b4c:	603b      	str	r3, [r7, #0]
	uint16_t len = vsprintf(tempBuff,fmt, arg);
 8001b4e:	683a      	ldr	r2, [r7, #0]
 8001b50:	6939      	ldr	r1, [r7, #16]
 8001b52:	4809      	ldr	r0, [pc, #36]	; (8001b78 <UART1_printf+0x38>)
 8001b54:	f006 ff82 	bl	8008a5c <vsiprintf>
 8001b58:	4603      	mov	r3, r0
 8001b5a:	80fb      	strh	r3, [r7, #6]
	va_end (arg);

	//HAL_UART_Transmit(&huart1, (const uint8_t*)tempBuff, len, 0xff); /* Transmit over uart */
	HAL_UART_Transmit_IT(&huart1, (const uint8_t*)tempBuff, len); /* Transmit over uart */
 8001b5c:	88fb      	ldrh	r3, [r7, #6]
 8001b5e:	461a      	mov	r2, r3
 8001b60:	4905      	ldr	r1, [pc, #20]	; (8001b78 <UART1_printf+0x38>)
 8001b62:	4806      	ldr	r0, [pc, #24]	; (8001b7c <UART1_printf+0x3c>)
 8001b64:	f004 f865 	bl	8005c32 <HAL_UART_Transmit_IT>
}
 8001b68:	bf00      	nop
 8001b6a:	3708      	adds	r7, #8
 8001b6c:	46bd      	mov	sp, r7
 8001b6e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001b72:	b004      	add	sp, #16
 8001b74:	4770      	bx	lr
 8001b76:	bf00      	nop
 8001b78:	20000d44 	.word	0x20000d44
 8001b7c:	20000f2c 	.word	0x20000f2c

08001b80 <HAL_UART_RxCpltCallback>:


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001b80:	b480      	push	{r7}
 8001b82:	b083      	sub	sp, #12
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]

    if(huart == &huart1){
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	4a06      	ldr	r2, [pc, #24]	; (8001ba4 <HAL_UART_RxCpltCallback+0x24>)
 8001b8c:	4293      	cmp	r3, r2
 8001b8e:	d102      	bne.n	8001b96 <HAL_UART_RxCpltCallback+0x16>
      UART1_DMA_Ovrn = 1;
 8001b90:	4b05      	ldr	r3, [pc, #20]	; (8001ba8 <HAL_UART_RxCpltCallback+0x28>)
 8001b92:	2201      	movs	r2, #1
 8001b94:	701a      	strb	r2, [r3, #0]
    }
}
 8001b96:	bf00      	nop
 8001b98:	370c      	adds	r7, #12
 8001b9a:	46bd      	mov	sp, r7
 8001b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba0:	4770      	bx	lr
 8001ba2:	bf00      	nop
 8001ba4:	20000f2c 	.word	0x20000f2c
 8001ba8:	20000c10 	.word	0x20000c10

08001bac <UART1_DataAvailable>:

static uint8_t UART1_DataAvailable() {
 8001bac:	b480      	push	{r7}
 8001bae:	af00      	add	r7, sp, #0
  if (((UART1_oPtr < UART1_iPtr) && !UART1_DMA_Ovrn) || ((UART1_oPtr > UART1_iPtr) && UART1_DMA_Ovrn)) {
 8001bb0:	4b1a      	ldr	r3, [pc, #104]	; (8001c1c <UART1_DataAvailable+0x70>)
 8001bb2:	881b      	ldrh	r3, [r3, #0]
 8001bb4:	461a      	mov	r2, r3
 8001bb6:	4b1a      	ldr	r3, [pc, #104]	; (8001c20 <UART1_DataAvailable+0x74>)
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	685b      	ldr	r3, [r3, #4]
 8001bbc:	f5c3 73fa 	rsb	r3, r3, #500	; 0x1f4
 8001bc0:	429a      	cmp	r2, r3
 8001bc2:	d203      	bcs.n	8001bcc <UART1_DataAvailable+0x20>
 8001bc4:	4b17      	ldr	r3, [pc, #92]	; (8001c24 <UART1_DataAvailable+0x78>)
 8001bc6:	781b      	ldrb	r3, [r3, #0]
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d00d      	beq.n	8001be8 <UART1_DataAvailable+0x3c>
 8001bcc:	4b13      	ldr	r3, [pc, #76]	; (8001c1c <UART1_DataAvailable+0x70>)
 8001bce:	881b      	ldrh	r3, [r3, #0]
 8001bd0:	461a      	mov	r2, r3
 8001bd2:	4b13      	ldr	r3, [pc, #76]	; (8001c20 <UART1_DataAvailable+0x74>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	685b      	ldr	r3, [r3, #4]
 8001bd8:	f5c3 73fa 	rsb	r3, r3, #500	; 0x1f4
 8001bdc:	429a      	cmp	r2, r3
 8001bde:	d905      	bls.n	8001bec <UART1_DataAvailable+0x40>
 8001be0:	4b10      	ldr	r3, [pc, #64]	; (8001c24 <UART1_DataAvailable+0x78>)
 8001be2:	781b      	ldrb	r3, [r3, #0]
 8001be4:	2b00      	cmp	r3, #0
 8001be6:	d001      	beq.n	8001bec <UART1_DataAvailable+0x40>
    return 1;
 8001be8:	2301      	movs	r3, #1
 8001bea:	e012      	b.n	8001c12 <UART1_DataAvailable+0x66>
  } else if (UART1_DMA_Ovrn){
 8001bec:	4b0d      	ldr	r3, [pc, #52]	; (8001c24 <UART1_DataAvailable+0x78>)
 8001bee:	781b      	ldrb	r3, [r3, #0]
 8001bf0:	2b00      	cmp	r3, #0
 8001bf2:	d00d      	beq.n	8001c10 <UART1_DataAvailable+0x64>
    UART1_oPtr = UART1_iPtr;
 8001bf4:	4b0a      	ldr	r3, [pc, #40]	; (8001c20 <UART1_DataAvailable+0x74>)
 8001bf6:	681b      	ldr	r3, [r3, #0]
 8001bf8:	685b      	ldr	r3, [r3, #4]
 8001bfa:	b29b      	uxth	r3, r3
 8001bfc:	f5c3 73fa 	rsb	r3, r3, #500	; 0x1f4
 8001c00:	b29a      	uxth	r2, r3
 8001c02:	4b06      	ldr	r3, [pc, #24]	; (8001c1c <UART1_DataAvailable+0x70>)
 8001c04:	801a      	strh	r2, [r3, #0]
    UART1_DMA_Ovrn = 0;
 8001c06:	4b07      	ldr	r3, [pc, #28]	; (8001c24 <UART1_DataAvailable+0x78>)
 8001c08:	2200      	movs	r2, #0
 8001c0a:	701a      	strb	r2, [r3, #0]
    return 0;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	e000      	b.n	8001c12 <UART1_DataAvailable+0x66>
  }
  return 0;
 8001c10:	2300      	movs	r3, #0
}
 8001c12:	4618      	mov	r0, r3
 8001c14:	46bd      	mov	sp, r7
 8001c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c1a:	4770      	bx	lr
 8001c1c:	20000c12 	.word	0x20000c12
 8001c20:	20000f70 	.word	0x20000f70
 8001c24:	20000c10 	.word	0x20000c10

08001c28 <UART1_getChar>:

static uint8_t UART1_getChar() {
 8001c28:	b580      	push	{r7, lr}
 8001c2a:	b082      	sub	sp, #8
 8001c2c:	af00      	add	r7, sp, #0
  uint8_t ch = 0;
 8001c2e:	2300      	movs	r3, #0
 8001c30:	71fb      	strb	r3, [r7, #7]
  if (UART1_DataAvailable()) {
 8001c32:	f7ff ffbb 	bl	8001bac <UART1_DataAvailable>
 8001c36:	4603      	mov	r3, r0
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d014      	beq.n	8001c66 <UART1_getChar+0x3e>
    ch = UART1_Rx_Buf[UART1_oPtr++];
 8001c3c:	4b0c      	ldr	r3, [pc, #48]	; (8001c70 <UART1_getChar+0x48>)
 8001c3e:	881b      	ldrh	r3, [r3, #0]
 8001c40:	1c5a      	adds	r2, r3, #1
 8001c42:	b291      	uxth	r1, r2
 8001c44:	4a0a      	ldr	r2, [pc, #40]	; (8001c70 <UART1_getChar+0x48>)
 8001c46:	8011      	strh	r1, [r2, #0]
 8001c48:	461a      	mov	r2, r3
 8001c4a:	4b0a      	ldr	r3, [pc, #40]	; (8001c74 <UART1_getChar+0x4c>)
 8001c4c:	5c9b      	ldrb	r3, [r3, r2]
 8001c4e:	71fb      	strb	r3, [r7, #7]
    if (UART1_oPtr >= UART1_BUF_LEN) {
 8001c50:	4b07      	ldr	r3, [pc, #28]	; (8001c70 <UART1_getChar+0x48>)
 8001c52:	881b      	ldrh	r3, [r3, #0]
 8001c54:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8001c58:	d305      	bcc.n	8001c66 <UART1_getChar+0x3e>
      UART1_oPtr = 0;
 8001c5a:	4b05      	ldr	r3, [pc, #20]	; (8001c70 <UART1_getChar+0x48>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	801a      	strh	r2, [r3, #0]
      UART1_DMA_Ovrn = 0;
 8001c60:	4b05      	ldr	r3, [pc, #20]	; (8001c78 <UART1_getChar+0x50>)
 8001c62:	2200      	movs	r2, #0
 8001c64:	701a      	strb	r2, [r3, #0]
    }
  }
  return ch;
 8001c66:	79fb      	ldrb	r3, [r7, #7]
}
 8001c68:	4618      	mov	r0, r3
 8001c6a:	3708      	adds	r7, #8
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}
 8001c70:	20000c12 	.word	0x20000c12
 8001c74:	20000a1c 	.word	0x20000a1c
 8001c78:	20000c10 	.word	0x20000c10

08001c7c <checkModelTimeout>:
static void MX_TIM2_Init(void);
static void MX_TIM3_Init(void);
static void MX_SPI1_Init(void);
/* USER CODE BEGIN PFP */

uint8_t checkModelTimeout(uint8_t rst, uint32_t dt){
 8001c7c:	b590      	push	{r4, r7, lr}
 8001c7e:	b083      	sub	sp, #12
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	4603      	mov	r3, r0
 8001c84:	6039      	str	r1, [r7, #0]
 8001c86:	71fb      	strb	r3, [r7, #7]

	static uint8_t ptr = 0;

	if (rst) {
 8001c88:	79fb      	ldrb	r3, [r7, #7]
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d008      	beq.n	8001ca0 <checkModelTimeout+0x24>
		ptr = 0;
 8001c8e:	4b29      	ldr	r3, [pc, #164]	; (8001d34 <checkModelTimeout+0xb8>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	701a      	strb	r2, [r3, #0]
		memset(tMarks, 0, sizeof(tMarks));
 8001c94:	2214      	movs	r2, #20
 8001c96:	2100      	movs	r1, #0
 8001c98:	4827      	ldr	r0, [pc, #156]	; (8001d38 <checkModelTimeout+0xbc>)
 8001c9a:	f005 f8ed 	bl	8006e78 <memset>
 8001c9e:	e028      	b.n	8001cf2 <checkModelTimeout+0x76>
	}else{
		if(ptr == 0) tMarks[ptr++] = __HAL_TIM_GET_COUNTER(&htim3);
 8001ca0:	4b24      	ldr	r3, [pc, #144]	; (8001d34 <checkModelTimeout+0xb8>)
 8001ca2:	781b      	ldrb	r3, [r3, #0]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d10e      	bne.n	8001cc6 <checkModelTimeout+0x4a>
 8001ca8:	4b24      	ldr	r3, [pc, #144]	; (8001d3c <checkModelTimeout+0xc0>)
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8001cae:	4b21      	ldr	r3, [pc, #132]	; (8001d34 <checkModelTimeout+0xb8>)
 8001cb0:	781b      	ldrb	r3, [r3, #0]
 8001cb2:	1c5a      	adds	r2, r3, #1
 8001cb4:	b2d0      	uxtb	r0, r2
 8001cb6:	4a1f      	ldr	r2, [pc, #124]	; (8001d34 <checkModelTimeout+0xb8>)
 8001cb8:	7010      	strb	r0, [r2, #0]
 8001cba:	461a      	mov	r2, r3
 8001cbc:	b289      	uxth	r1, r1
 8001cbe:	4b1e      	ldr	r3, [pc, #120]	; (8001d38 <checkModelTimeout+0xbc>)
 8001cc0:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 8001cc4:	e015      	b.n	8001cf2 <checkModelTimeout+0x76>
		else tMarks[ptr++] = __HAL_TIM_GET_COUNTER(&htim3) - tMarks[ptr-1];
 8001cc6:	4b1d      	ldr	r3, [pc, #116]	; (8001d3c <checkModelTimeout+0xc0>)
 8001cc8:	681b      	ldr	r3, [r3, #0]
 8001cca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ccc:	b299      	uxth	r1, r3
 8001cce:	4b19      	ldr	r3, [pc, #100]	; (8001d34 <checkModelTimeout+0xb8>)
 8001cd0:	781b      	ldrb	r3, [r3, #0]
 8001cd2:	3b01      	subs	r3, #1
 8001cd4:	4a18      	ldr	r2, [pc, #96]	; (8001d38 <checkModelTimeout+0xbc>)
 8001cd6:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001cda:	4b16      	ldr	r3, [pc, #88]	; (8001d34 <checkModelTimeout+0xb8>)
 8001cdc:	781b      	ldrb	r3, [r3, #0]
 8001cde:	1c58      	adds	r0, r3, #1
 8001ce0:	b2c4      	uxtb	r4, r0
 8001ce2:	4814      	ldr	r0, [pc, #80]	; (8001d34 <checkModelTimeout+0xb8>)
 8001ce4:	7004      	strb	r4, [r0, #0]
 8001ce6:	4618      	mov	r0, r3
 8001ce8:	1a8b      	subs	r3, r1, r2
 8001cea:	b29a      	uxth	r2, r3
 8001cec:	4b12      	ldr	r3, [pc, #72]	; (8001d38 <checkModelTimeout+0xbc>)
 8001cee:	f823 2010 	strh.w	r2, [r3, r0, lsl #1]
	}
	  if(__HAL_TIM_GET_COUNTER(&htim3) > dt){
 8001cf2:	4b12      	ldr	r3, [pc, #72]	; (8001d3c <checkModelTimeout+0xc0>)
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cf8:	683a      	ldr	r2, [r7, #0]
 8001cfa:	429a      	cmp	r2, r3
 8001cfc:	d214      	bcs.n	8001d28 <checkModelTimeout+0xac>
		  HAL_TIM_Base_Stop(&htim3);
 8001cfe:	480f      	ldr	r0, [pc, #60]	; (8001d3c <checkModelTimeout+0xc0>)
 8001d00:	f003 faf0 	bl	80052e4 <HAL_TIM_Base_Stop>
		  HAL_TIM_Base_Stop(&htim2);
 8001d04:	480e      	ldr	r0, [pc, #56]	; (8001d40 <checkModelTimeout+0xc4>)
 8001d06:	f003 faed 	bl	80052e4 <HAL_TIM_Base_Stop>
		  asm("NOP");
 8001d0a:	bf00      	nop
		  timeouts++;
 8001d0c:	4b0d      	ldr	r3, [pc, #52]	; (8001d44 <checkModelTimeout+0xc8>)
 8001d0e:	881b      	ldrh	r3, [r3, #0]
 8001d10:	3301      	adds	r3, #1
 8001d12:	b29a      	uxth	r2, r3
 8001d14:	4b0b      	ldr	r3, [pc, #44]	; (8001d44 <checkModelTimeout+0xc8>)
 8001d16:	801a      	strh	r2, [r3, #0]
		  HAL_TIM_Base_Start(&htim3);
 8001d18:	4808      	ldr	r0, [pc, #32]	; (8001d3c <checkModelTimeout+0xc0>)
 8001d1a:	f003 fa7b 	bl	8005214 <HAL_TIM_Base_Start>
		  HAL_TIM_Base_Start(&htim2);
 8001d1e:	4808      	ldr	r0, [pc, #32]	; (8001d40 <checkModelTimeout+0xc4>)
 8001d20:	f003 fa78 	bl	8005214 <HAL_TIM_Base_Start>
		  return 1;
 8001d24:	2301      	movs	r3, #1
 8001d26:	e000      	b.n	8001d2a <checkModelTimeout+0xae>
	  }
	  return 0;
 8001d28:	2300      	movs	r3, #0
}
 8001d2a:	4618      	mov	r0, r3
 8001d2c:	370c      	adds	r7, #12
 8001d2e:	46bd      	mov	sp, r7
 8001d30:	bd90      	pop	{r4, r7, pc}
 8001d32:	bf00      	nop
 8001d34:	20001060 	.word	0x20001060
 8001d38:	20000fdc 	.word	0x20000fdc
 8001d3c:	20000ee4 	.word	0x20000ee4
 8001d40:	20000e9c 	.word	0x20000e9c
 8001d44:	20000ff0 	.word	0x20000ff0

08001d48 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001d48:	b5b0      	push	{r4, r5, r7, lr}
 8001d4a:	ed2d 8b02 	vpush	{d8}
 8001d4e:	b08a      	sub	sp, #40	; 0x28
 8001d50:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001d52:	f001 f825 	bl	8002da0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001d56:	f000 f959 	bl	800200c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001d5a:	f000 fae1 	bl	8002320 <MX_GPIO_Init>
  MX_DMA_Init();
 8001d5e:	f000 fabf 	bl	80022e0 <MX_DMA_Init>
  MX_USART1_UART_Init();
 8001d62:	f000 fa93 	bl	800228c <MX_USART1_UART_Init>
  MX_TIM2_Init();
 8001d66:	f000 f9f7 	bl	8002158 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001d6a:	f000 fa41 	bl	80021f0 <MX_TIM3_Init>
  MX_SPI1_Init();
 8001d6e:	f000 f9bd 	bl	80020ec <MX_SPI1_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start(&htim3);
 8001d72:	488e      	ldr	r0, [pc, #568]	; (8001fac <main+0x264>)
 8001d74:	f003 fa4e 	bl	8005214 <HAL_TIM_Base_Start>
  HAL_TIM_Base_Start_IT(&htim2);
 8001d78:	488d      	ldr	r0, [pc, #564]	; (8001fb0 <main+0x268>)
 8001d7a:	f003 fadb 	bl	8005334 <HAL_TIM_Base_Start_IT>
  UART1_Init();
 8001d7e:	f7ff fe93 	bl	8001aa8 <UART1_Init>
//  ADS1220_set_conv_mode_continuous(&hspi1, &regs);
//  ADS1220_set_voltage_ref(&hspi1, ADS1220_VREF_EXT_REF_1, &regs);
//  ADS1220_enable_PSW(&hspi1, &regs);
//  ADS1220_get_config(&hspi1, &regs);

  ADS1220_regs regs = { 0x3E, 0xD4, 0x88, 0x00 };
 8001d82:	4b8c      	ldr	r3, [pc, #560]	; (8001fb4 <main+0x26c>)
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	607b      	str	r3, [r7, #4]
  ADS1220_init(&hspi1, &regs); // Optionally check for failure
 8001d88:	1d3b      	adds	r3, r7, #4
 8001d8a:	4619      	mov	r1, r3
 8001d8c:	488a      	ldr	r0, [pc, #552]	; (8001fb8 <main+0x270>)
 8001d8e:	f7ff f993 	bl	80010b8 <ADS1220_init>
  ADS1220_set_conv_mode_single_shot(&hspi1, &regs);
 8001d92:	1d3b      	adds	r3, r7, #4
 8001d94:	4619      	mov	r1, r3
 8001d96:	4888      	ldr	r0, [pc, #544]	; (8001fb8 <main+0x270>)
 8001d98:	f7ff f9fa 	bl	8001190 <ADS1220_set_conv_mode_single_shot>
  //ADS1220_start_conversion(&hspi1);


  	uint32_t timeStamp = 0; /* Timer for UART tx */
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	61fb      	str	r3, [r7, #28]

  	//force emulation
	int32_t fOffset = 137;
 8001da0:	2389      	movs	r3, #137	; 0x89
 8001da2:	61bb      	str	r3, [r7, #24]
	float scalingFactor_N = 84.5;  // bits per Newton
 8001da4:	4b85      	ldr	r3, [pc, #532]	; (8001fbc <main+0x274>)
 8001da6:	617b      	str	r3, [r7, #20]

	hmod1.dt = 500; 	// us /* This can go lower than 500us due ADC timing limitations */
 8001da8:	4b85      	ldr	r3, [pc, #532]	; (8001fc0 <main+0x278>)
 8001daa:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8001dae:	601a      	str	r2, [r3, #0]

	hmod1.m = 1;
 8001db0:	4b83      	ldr	r3, [pc, #524]	; (8001fc0 <main+0x278>)
 8001db2:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8001db6:	60da      	str	r2, [r3, #12]
	hmod1.c = 20; 		// N.s/m
 8001db8:	4b81      	ldr	r3, [pc, #516]	; (8001fc0 <main+0x278>)
 8001dba:	4a82      	ldr	r2, [pc, #520]	; (8001fc4 <main+0x27c>)
 8001dbc:	611a      	str	r2, [r3, #16]
	//hmod1.k = 50; 		// N/m

	hmod1.cMap = &curve;
 8001dbe:	4b80      	ldr	r3, [pc, #512]	; (8001fc0 <main+0x278>)
 8001dc0:	4a81      	ldr	r2, [pc, #516]	; (8001fc8 <main+0x280>)
 8001dc2:	609a      	str	r2, [r3, #8]
	hmod1.cMap_size = nPoints;
 8001dc4:	4b81      	ldr	r3, [pc, #516]	; (8001fcc <main+0x284>)
 8001dc6:	781a      	ldrb	r2, [r3, #0]
 8001dc8:	4b7d      	ldr	r3, [pc, #500]	; (8001fc0 <main+0x278>)
 8001dca:	711a      	strb	r2, [r3, #4]

	hmod1.us = 0.2; 		// Dynamic friction coefficient
 8001dcc:	4b7c      	ldr	r3, [pc, #496]	; (8001fc0 <main+0x278>)
 8001dce:	4a80      	ldr	r2, [pc, #512]	; (8001fd0 <main+0x288>)
 8001dd0:	619a      	str	r2, [r3, #24]
	hmod1.ud = 0.2; 		// Static friction coefficient
 8001dd2:	4b7b      	ldr	r3, [pc, #492]	; (8001fc0 <main+0x278>)
 8001dd4:	4a7e      	ldr	r2, [pc, #504]	; (8001fd0 <main+0x288>)
 8001dd6:	61da      	str	r2, [r3, #28]
	hmod1.N = 5; 			// Normal Force (Weight)
 8001dd8:	4b79      	ldr	r3, [pc, #484]	; (8001fc0 <main+0x278>)
 8001dda:	4a7e      	ldr	r2, [pc, #504]	; (8001fd4 <main+0x28c>)
 8001ddc:	621a      	str	r2, [r3, #32]
	hmod1.dfv = 0.01;	// mm/s
 8001dde:	4b78      	ldr	r3, [pc, #480]	; (8001fc0 <main+0x278>)
 8001de0:	4a7d      	ldr	r2, [pc, #500]	; (8001fd8 <main+0x290>)
 8001de2:	625a      	str	r2, [r3, #36]	; 0x24

	hmod1.posMinLim = curve[0].x;
 8001de4:	4b78      	ldr	r3, [pc, #480]	; (8001fc8 <main+0x280>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	4a75      	ldr	r2, [pc, #468]	; (8001fc0 <main+0x278>)
 8001dea:	62d3      	str	r3, [r2, #44]	; 0x2c
	hmod1.posMaxLim = curve[nPoints-1].x;
 8001dec:	4b77      	ldr	r3, [pc, #476]	; (8001fcc <main+0x284>)
 8001dee:	781b      	ldrb	r3, [r3, #0]
 8001df0:	3b01      	subs	r3, #1
 8001df2:	4a75      	ldr	r2, [pc, #468]	; (8001fc8 <main+0x280>)
 8001df4:	00db      	lsls	r3, r3, #3
 8001df6:	4413      	add	r3, r2
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	4a71      	ldr	r2, [pc, #452]	; (8001fc0 <main+0x278>)
 8001dfc:	6293      	str	r3, [r2, #40]	; 0x28

	hmod1.velMaxLim = 1500;	// Hardware max reachable speed.
 8001dfe:	4b70      	ldr	r3, [pc, #448]	; (8001fc0 <main+0x278>)
 8001e00:	4a76      	ldr	r2, [pc, #472]	; (8001fdc <main+0x294>)
 8001e02:	631a      	str	r2, [r3, #48]	; 0x30
	hmod1.velMinLim = -1500;
 8001e04:	4b6e      	ldr	r3, [pc, #440]	; (8001fc0 <main+0x278>)
 8001e06:	4a76      	ldr	r2, [pc, #472]	; (8001fe0 <main+0x298>)
 8001e08:	635a      	str	r2, [r3, #52]	; 0x34

	hcon1.dt = hmod1.dt;
 8001e0a:	4b6d      	ldr	r3, [pc, #436]	; (8001fc0 <main+0x278>)
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	4a75      	ldr	r2, [pc, #468]	; (8001fe4 <main+0x29c>)
 8001e10:	6013      	str	r3, [r2, #0]
	hcon1.kp = 100;
 8001e12:	4b74      	ldr	r3, [pc, #464]	; (8001fe4 <main+0x29c>)
 8001e14:	4a74      	ldr	r2, [pc, #464]	; (8001fe8 <main+0x2a0>)
 8001e16:	605a      	str	r2, [r3, #4]
	hcon1.ki = 0.25;
 8001e18:	4b72      	ldr	r3, [pc, #456]	; (8001fe4 <main+0x29c>)
 8001e1a:	f04f 527a 	mov.w	r2, #1048576000	; 0x3e800000
 8001e1e:	609a      	str	r2, [r3, #8]
	hcon1.outMax = hmod1.velMaxLim;
 8001e20:	4b67      	ldr	r3, [pc, #412]	; (8001fc0 <main+0x278>)
 8001e22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e24:	4a6f      	ldr	r2, [pc, #444]	; (8001fe4 <main+0x29c>)
 8001e26:	60d3      	str	r3, [r2, #12]
	hcon1.outMin = hmod1.velMinLim;
 8001e28:	4b65      	ldr	r3, [pc, #404]	; (8001fc0 <main+0x278>)
 8001e2a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001e2c:	4a6d      	ldr	r2, [pc, #436]	; (8001fe4 <main+0x29c>)
 8001e2e:	6113      	str	r3, [r2, #16]

  while (1)
  {
	  __HAL_TIM_SET_COUNTER(&htim3, 0); // re-start monitoring timer
 8001e30:	4b5e      	ldr	r3, [pc, #376]	; (8001fac <main+0x264>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	2200      	movs	r2, #0
 8001e36:	625a      	str	r2, [r3, #36]	; 0x24
/*N*/  checkModelTimeout(1, hmod1.dt);
 8001e38:	4b61      	ldr	r3, [pc, #388]	; (8001fc0 <main+0x278>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	4619      	mov	r1, r3
 8001e3e:	2001      	movs	r0, #1
 8001e40:	f7ff ff1c 	bl	8001c7c <checkModelTimeout>

	  UART1_Handler();
 8001e44:	f7ff fe3e 	bl	8001ac4 <UART1_Handler>

	  int32_t sAux = 0;
 8001e48:	2300      	movs	r3, #0
 8001e4a:	603b      	str	r3, [r7, #0]
	  if( ADS1220_read_singleshot(&hspi1, GPIOC, GPIO_PIN_4, &sAux, 10) ){
 8001e4c:	463b      	mov	r3, r7
 8001e4e:	220a      	movs	r2, #10
 8001e50:	9200      	str	r2, [sp, #0]
 8001e52:	2210      	movs	r2, #16
 8001e54:	4965      	ldr	r1, [pc, #404]	; (8001fec <main+0x2a4>)
 8001e56:	4858      	ldr	r0, [pc, #352]	; (8001fb8 <main+0x270>)
 8001e58:	f7ff f9ee 	bl	8001238 <ADS1220_read_singleshot>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d02d      	beq.n	8001ebe <main+0x176>

		  int16_t raw = ((sAux & 0x00FFFF00)>>8) + fOffset;
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	121b      	asrs	r3, r3, #8
 8001e66:	b29a      	uxth	r2, r3
 8001e68:	69bb      	ldr	r3, [r7, #24]
 8001e6a:	b29b      	uxth	r3, r3
 8001e6c:	4413      	add	r3, r2
 8001e6e:	b29b      	uxth	r3, r3
 8001e70:	827b      	strh	r3, [r7, #18]
		  float nforce = (float)raw / scalingFactor_N;
 8001e72:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001e76:	ee07 3a90 	vmov	s15, r3
 8001e7a:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001e7e:	ed97 7a05 	vldr	s14, [r7, #20]
 8001e82:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001e86:	edc7 7a03 	vstr	s15, [r7, #12]

		  /*Debug Foce sensor*/
		  if(fabs((double)(nforce-force)) > th){
 8001e8a:	4b59      	ldr	r3, [pc, #356]	; (8001ff0 <main+0x2a8>)
 8001e8c:	edd3 7a00 	vldr	s15, [r3]
 8001e90:	ed97 7a03 	vldr	s14, [r7, #12]
 8001e94:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001e98:	eeb0 7ae7 	vabs.f32	s14, s15
 8001e9c:	4b55      	ldr	r3, [pc, #340]	; (8001ff4 <main+0x2ac>)
 8001e9e:	edd3 7a00 	vldr	s15, [r3]
 8001ea2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ea6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001eaa:	dd05      	ble.n	8001eb8 <main+0x170>
			fforce++;
 8001eac:	4b52      	ldr	r3, [pc, #328]	; (8001ff8 <main+0x2b0>)
 8001eae:	881b      	ldrh	r3, [r3, #0]
 8001eb0:	3301      	adds	r3, #1
 8001eb2:	b29a      	uxth	r2, r3
 8001eb4:	4b50      	ldr	r3, [pc, #320]	; (8001ff8 <main+0x2b0>)
 8001eb6:	801a      	strh	r2, [r3, #0]
		  }

		  force = nforce;
 8001eb8:	4a4d      	ldr	r2, [pc, #308]	; (8001ff0 <main+0x2a8>)
 8001eba:	68fb      	ldr	r3, [r7, #12]
 8001ebc:	6013      	str	r3, [r2, #0]
	  }

	// Filter 1 Force
	  static float smoothForce = 0;
	  smoothForce = smoothForce - (LPF1_Beta * (smoothForce - force));
 8001ebe:	4b4f      	ldr	r3, [pc, #316]	; (8001ffc <main+0x2b4>)
 8001ec0:	ed93 7a00 	vldr	s14, [r3]
 8001ec4:	4b4d      	ldr	r3, [pc, #308]	; (8001ffc <main+0x2b4>)
 8001ec6:	edd3 6a00 	vldr	s13, [r3]
 8001eca:	4b49      	ldr	r3, [pc, #292]	; (8001ff0 <main+0x2a8>)
 8001ecc:	edd3 7a00 	vldr	s15, [r3]
 8001ed0:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8001ed4:	4b4a      	ldr	r3, [pc, #296]	; (8002000 <main+0x2b8>)
 8001ed6:	edd3 7a00 	vldr	s15, [r3]
 8001eda:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ede:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001ee2:	4b46      	ldr	r3, [pc, #280]	; (8001ffc <main+0x2b4>)
 8001ee4:	edc3 7a00 	vstr	s15, [r3]

	// Reference model
	//------------------------------------------//
	 refModel_Tick(&hmod1, smoothForce);
 8001ee8:	4b44      	ldr	r3, [pc, #272]	; (8001ffc <main+0x2b4>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	4618      	mov	r0, r3
 8001eee:	f7fe fb3b 	bl	8000568 <__aeabi_f2d>
 8001ef2:	4602      	mov	r2, r0
 8001ef4:	460b      	mov	r3, r1
 8001ef6:	ec43 2b10 	vmov	d0, r2, r3
 8001efa:	4831      	ldr	r0, [pc, #196]	; (8001fc0 <main+0x278>)
 8001efc:	f7ff fa56 	bl	80013ac <refModel_Tick>
	//------------------------------------------//

	// Position Controller
	//------------------------------------------//
	hcon1.dt = hmod1.dt;
 8001f00:	4b2f      	ldr	r3, [pc, #188]	; (8001fc0 <main+0x278>)
 8001f02:	681b      	ldr	r3, [r3, #0]
 8001f04:	4a37      	ldr	r2, [pc, #220]	; (8001fe4 <main+0x29c>)
 8001f06:	6013      	str	r3, [r2, #0]
	float refSpeed = Compute_PI(&hcon1, hmod1.pos, (StepCon_GetPosition()));
 8001f08:	4b2d      	ldr	r3, [pc, #180]	; (8001fc0 <main+0x278>)
 8001f0a:	ed93 8a10 	vldr	s16, [r3, #64]	; 0x40
 8001f0e:	f7ff fcd3 	bl	80018b8 <StepCon_GetPosition>
 8001f12:	eef0 7a40 	vmov.f32	s15, s0
 8001f16:	eef0 0a67 	vmov.f32	s1, s15
 8001f1a:	eeb0 0a48 	vmov.f32	s0, s16
 8001f1e:	4831      	ldr	r0, [pc, #196]	; (8001fe4 <main+0x29c>)
 8001f20:	f7ff f9d4 	bl	80012cc <Compute_PI>
 8001f24:	ed87 0a02 	vstr	s0, [r7, #8]

	//------------------------------------------//

	 /* Drive motor Speed with corrected ref velocity */
	 speed = (hmod1.vel + refSpeed); // in mm/s
 8001f28:	4b25      	ldr	r3, [pc, #148]	; (8001fc0 <main+0x278>)
 8001f2a:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8001f2e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001f32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f36:	4b33      	ldr	r3, [pc, #204]	; (8002004 <main+0x2bc>)
 8001f38:	edc3 7a00 	vstr	s15, [r3]

	 StepCon_Speed(speed);
 8001f3c:	4b31      	ldr	r3, [pc, #196]	; (8002004 <main+0x2bc>)
 8001f3e:	edd3 7a00 	vldr	s15, [r3]
 8001f42:	eeb0 0a67 	vmov.f32	s0, s15
 8001f46:	f7ff fce9 	bl	800191c <StepCon_Speed>

	 // Console logs
	 if(timeStamp + 50 < HAL_GetTick()){
 8001f4a:	69fb      	ldr	r3, [r7, #28]
 8001f4c:	f103 0432 	add.w	r4, r3, #50	; 0x32
 8001f50:	f000 ff5c 	bl	8002e0c <HAL_GetTick>
 8001f54:	4603      	mov	r3, r0
 8001f56:	429c      	cmp	r4, r3
 8001f58:	d219      	bcs.n	8001f8e <main+0x246>
		 UART1_printf("cmd=%.4f, %.4f\r\n", (float)StepCon_GetPosition(), smoothForce);
 8001f5a:	f7ff fcad 	bl	80018b8 <StepCon_GetPosition>
 8001f5e:	ee10 3a10 	vmov	r3, s0
 8001f62:	4618      	mov	r0, r3
 8001f64:	f7fe fb00 	bl	8000568 <__aeabi_f2d>
 8001f68:	4604      	mov	r4, r0
 8001f6a:	460d      	mov	r5, r1
 8001f6c:	4b23      	ldr	r3, [pc, #140]	; (8001ffc <main+0x2b4>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4618      	mov	r0, r3
 8001f72:	f7fe faf9 	bl	8000568 <__aeabi_f2d>
 8001f76:	4602      	mov	r2, r0
 8001f78:	460b      	mov	r3, r1
 8001f7a:	e9cd 2300 	strd	r2, r3, [sp]
 8001f7e:	4622      	mov	r2, r4
 8001f80:	462b      	mov	r3, r5
 8001f82:	4821      	ldr	r0, [pc, #132]	; (8002008 <main+0x2c0>)
 8001f84:	f7ff fddc 	bl	8001b40 <UART1_printf>
		 timeStamp = HAL_GetTick();
 8001f88:	f000 ff40 	bl	8002e0c <HAL_GetTick>
 8001f8c:	61f8      	str	r0, [r7, #28]
//	//	 * You can compare the timer counter and trigger an alarm
//	//	 * if the time was already gone by the time the program
//	//	 * reached this point
//	//	 **/

/*6*/  checkModelTimeout(0, hmod1.dt);
 8001f8e:	4b0c      	ldr	r3, [pc, #48]	; (8001fc0 <main+0x278>)
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	4619      	mov	r1, r3
 8001f94:	2000      	movs	r0, #0
 8001f96:	f7ff fe71 	bl	8001c7c <checkModelTimeout>
	 while(__HAL_TIM_GET_COUNTER(&htim3) < hmod1.dt);
 8001f9a:	bf00      	nop
 8001f9c:	4b03      	ldr	r3, [pc, #12]	; (8001fac <main+0x264>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001fa2:	4b07      	ldr	r3, [pc, #28]	; (8001fc0 <main+0x278>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	429a      	cmp	r2, r3
 8001fa8:	d3f8      	bcc.n	8001f9c <main+0x254>
  {
 8001faa:	e741      	b.n	8001e30 <main+0xe8>
 8001fac:	20000ee4 	.word	0x20000ee4
 8001fb0:	20000e9c 	.word	0x20000e9c
 8001fb4:	0800c050 	.word	0x0800c050
 8001fb8:	20000e44 	.word	0x20000e44
 8001fbc:	42a90000 	.word	0x42a90000
 8001fc0:	20000ff4 	.word	0x20000ff4
 8001fc4:	41a00000 	.word	0x41a00000
 8001fc8:	2000000c 	.word	0x2000000c
 8001fcc:	20000804 	.word	0x20000804
 8001fd0:	3e4ccccd 	.word	0x3e4ccccd
 8001fd4:	40a00000 	.word	0x40a00000
 8001fd8:	3c23d70a 	.word	0x3c23d70a
 8001fdc:	44bb8000 	.word	0x44bb8000
 8001fe0:	c4bb8000 	.word	0xc4bb8000
 8001fe4:	20001048 	.word	0x20001048
 8001fe8:	42c80000 	.word	0x42c80000
 8001fec:	40020800 	.word	0x40020800
 8001ff0:	20000fd4 	.word	0x20000fd4
 8001ff4:	20000008 	.word	0x20000008
 8001ff8:	20000fd8 	.word	0x20000fd8
 8001ffc:	20001064 	.word	0x20001064
 8002000:	20000004 	.word	0x20000004
 8002004:	20000fd0 	.word	0x20000fd0
 8002008:	0800c03c 	.word	0x0800c03c

0800200c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800200c:	b580      	push	{r7, lr}
 800200e:	b094      	sub	sp, #80	; 0x50
 8002010:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002012:	f107 0320 	add.w	r3, r7, #32
 8002016:	2230      	movs	r2, #48	; 0x30
 8002018:	2100      	movs	r1, #0
 800201a:	4618      	mov	r0, r3
 800201c:	f004 ff2c 	bl	8006e78 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002020:	f107 030c 	add.w	r3, r7, #12
 8002024:	2200      	movs	r2, #0
 8002026:	601a      	str	r2, [r3, #0]
 8002028:	605a      	str	r2, [r3, #4]
 800202a:	609a      	str	r2, [r3, #8]
 800202c:	60da      	str	r2, [r3, #12]
 800202e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002030:	2300      	movs	r3, #0
 8002032:	60bb      	str	r3, [r7, #8]
 8002034:	4b2b      	ldr	r3, [pc, #172]	; (80020e4 <SystemClock_Config+0xd8>)
 8002036:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002038:	4a2a      	ldr	r2, [pc, #168]	; (80020e4 <SystemClock_Config+0xd8>)
 800203a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800203e:	6413      	str	r3, [r2, #64]	; 0x40
 8002040:	4b28      	ldr	r3, [pc, #160]	; (80020e4 <SystemClock_Config+0xd8>)
 8002042:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002044:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002048:	60bb      	str	r3, [r7, #8]
 800204a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800204c:	2300      	movs	r3, #0
 800204e:	607b      	str	r3, [r7, #4]
 8002050:	4b25      	ldr	r3, [pc, #148]	; (80020e8 <SystemClock_Config+0xdc>)
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	4a24      	ldr	r2, [pc, #144]	; (80020e8 <SystemClock_Config+0xdc>)
 8002056:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800205a:	6013      	str	r3, [r2, #0]
 800205c:	4b22      	ldr	r3, [pc, #136]	; (80020e8 <SystemClock_Config+0xdc>)
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8002064:	607b      	str	r3, [r7, #4]
 8002066:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002068:	2301      	movs	r3, #1
 800206a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800206c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002070:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002072:	2302      	movs	r3, #2
 8002074:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002076:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800207a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800207c:	2304      	movs	r3, #4
 800207e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 8002080:	23b4      	movs	r3, #180	; 0xb4
 8002082:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002084:	2302      	movs	r3, #2
 8002086:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 3;
 8002088:	2303      	movs	r3, #3
 800208a:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800208c:	f107 0320 	add.w	r3, r7, #32
 8002090:	4618      	mov	r0, r3
 8002092:	f001 fdfd 	bl	8003c90 <HAL_RCC_OscConfig>
 8002096:	4603      	mov	r3, r0
 8002098:	2b00      	cmp	r3, #0
 800209a:	d001      	beq.n	80020a0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800209c:	f000 fb78 	bl	8002790 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80020a0:	f001 fda6 	bl	8003bf0 <HAL_PWREx_EnableOverDrive>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d001      	beq.n	80020ae <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80020aa:	f000 fb71 	bl	8002790 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80020ae:	230f      	movs	r3, #15
 80020b0:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80020b2:	2302      	movs	r3, #2
 80020b4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80020b6:	2300      	movs	r3, #0
 80020b8:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80020ba:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80020be:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 80020c0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80020c4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80020c6:	f107 030c 	add.w	r3, r7, #12
 80020ca:	2105      	movs	r1, #5
 80020cc:	4618      	mov	r0, r3
 80020ce:	f002 f857 	bl	8004180 <HAL_RCC_ClockConfig>
 80020d2:	4603      	mov	r3, r0
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d001      	beq.n	80020dc <SystemClock_Config+0xd0>
  {
    Error_Handler();
 80020d8:	f000 fb5a 	bl	8002790 <Error_Handler>
  }
}
 80020dc:	bf00      	nop
 80020de:	3750      	adds	r7, #80	; 0x50
 80020e0:	46bd      	mov	sp, r7
 80020e2:	bd80      	pop	{r7, pc}
 80020e4:	40023800 	.word	0x40023800
 80020e8:	40007000 	.word	0x40007000

080020ec <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80020ec:	b580      	push	{r7, lr}
 80020ee:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80020f0:	4b17      	ldr	r3, [pc, #92]	; (8002150 <MX_SPI1_Init+0x64>)
 80020f2:	4a18      	ldr	r2, [pc, #96]	; (8002154 <MX_SPI1_Init+0x68>)
 80020f4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80020f6:	4b16      	ldr	r3, [pc, #88]	; (8002150 <MX_SPI1_Init+0x64>)
 80020f8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80020fc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80020fe:	4b14      	ldr	r3, [pc, #80]	; (8002150 <MX_SPI1_Init+0x64>)
 8002100:	2200      	movs	r2, #0
 8002102:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002104:	4b12      	ldr	r3, [pc, #72]	; (8002150 <MX_SPI1_Init+0x64>)
 8002106:	2200      	movs	r2, #0
 8002108:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800210a:	4b11      	ldr	r3, [pc, #68]	; (8002150 <MX_SPI1_Init+0x64>)
 800210c:	2200      	movs	r2, #0
 800210e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8002110:	4b0f      	ldr	r3, [pc, #60]	; (8002150 <MX_SPI1_Init+0x64>)
 8002112:	2201      	movs	r2, #1
 8002114:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_OUTPUT;
 8002116:	4b0e      	ldr	r3, [pc, #56]	; (8002150 <MX_SPI1_Init+0x64>)
 8002118:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800211c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 800211e:	4b0c      	ldr	r3, [pc, #48]	; (8002150 <MX_SPI1_Init+0x64>)
 8002120:	2210      	movs	r2, #16
 8002122:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002124:	4b0a      	ldr	r3, [pc, #40]	; (8002150 <MX_SPI1_Init+0x64>)
 8002126:	2200      	movs	r2, #0
 8002128:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800212a:	4b09      	ldr	r3, [pc, #36]	; (8002150 <MX_SPI1_Init+0x64>)
 800212c:	2200      	movs	r2, #0
 800212e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002130:	4b07      	ldr	r3, [pc, #28]	; (8002150 <MX_SPI1_Init+0x64>)
 8002132:	2200      	movs	r2, #0
 8002134:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002136:	4b06      	ldr	r3, [pc, #24]	; (8002150 <MX_SPI1_Init+0x64>)
 8002138:	220a      	movs	r2, #10
 800213a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800213c:	4804      	ldr	r0, [pc, #16]	; (8002150 <MX_SPI1_Init+0x64>)
 800213e:	f002 fa71 	bl	8004624 <HAL_SPI_Init>
 8002142:	4603      	mov	r3, r0
 8002144:	2b00      	cmp	r3, #0
 8002146:	d001      	beq.n	800214c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002148:	f000 fb22 	bl	8002790 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800214c:	bf00      	nop
 800214e:	bd80      	pop	{r7, pc}
 8002150:	20000e44 	.word	0x20000e44
 8002154:	40013000 	.word	0x40013000

08002158 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8002158:	b580      	push	{r7, lr}
 800215a:	b086      	sub	sp, #24
 800215c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800215e:	f107 0308 	add.w	r3, r7, #8
 8002162:	2200      	movs	r2, #0
 8002164:	601a      	str	r2, [r3, #0]
 8002166:	605a      	str	r2, [r3, #4]
 8002168:	609a      	str	r2, [r3, #8]
 800216a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800216c:	463b      	mov	r3, r7
 800216e:	2200      	movs	r2, #0
 8002170:	601a      	str	r2, [r3, #0]
 8002172:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002174:	4b1d      	ldr	r3, [pc, #116]	; (80021ec <MX_TIM2_Init+0x94>)
 8002176:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800217a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 90-1;
 800217c:	4b1b      	ldr	r3, [pc, #108]	; (80021ec <MX_TIM2_Init+0x94>)
 800217e:	2259      	movs	r2, #89	; 0x59
 8002180:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8002182:	4b1a      	ldr	r3, [pc, #104]	; (80021ec <MX_TIM2_Init+0x94>)
 8002184:	2210      	movs	r2, #16
 8002186:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xffff-1;
 8002188:	4b18      	ldr	r3, [pc, #96]	; (80021ec <MX_TIM2_Init+0x94>)
 800218a:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800218e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002190:	4b16      	ldr	r3, [pc, #88]	; (80021ec <MX_TIM2_Init+0x94>)
 8002192:	2200      	movs	r2, #0
 8002194:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002196:	4b15      	ldr	r3, [pc, #84]	; (80021ec <MX_TIM2_Init+0x94>)
 8002198:	2200      	movs	r2, #0
 800219a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800219c:	4813      	ldr	r0, [pc, #76]	; (80021ec <MX_TIM2_Init+0x94>)
 800219e:	f002 ffe9 	bl	8005174 <HAL_TIM_Base_Init>
 80021a2:	4603      	mov	r3, r0
 80021a4:	2b00      	cmp	r3, #0
 80021a6:	d001      	beq.n	80021ac <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80021a8:	f000 faf2 	bl	8002790 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80021ac:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80021b0:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80021b2:	f107 0308 	add.w	r3, r7, #8
 80021b6:	4619      	mov	r1, r3
 80021b8:	480c      	ldr	r0, [pc, #48]	; (80021ec <MX_TIM2_Init+0x94>)
 80021ba:	f003 fa33 	bl	8005624 <HAL_TIM_ConfigClockSource>
 80021be:	4603      	mov	r3, r0
 80021c0:	2b00      	cmp	r3, #0
 80021c2:	d001      	beq.n	80021c8 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80021c4:	f000 fae4 	bl	8002790 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80021c8:	2300      	movs	r3, #0
 80021ca:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80021cc:	2300      	movs	r3, #0
 80021ce:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80021d0:	463b      	mov	r3, r7
 80021d2:	4619      	mov	r1, r3
 80021d4:	4805      	ldr	r0, [pc, #20]	; (80021ec <MX_TIM2_Init+0x94>)
 80021d6:	f003 fc4f 	bl	8005a78 <HAL_TIMEx_MasterConfigSynchronization>
 80021da:	4603      	mov	r3, r0
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d001      	beq.n	80021e4 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80021e0:	f000 fad6 	bl	8002790 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80021e4:	bf00      	nop
 80021e6:	3718      	adds	r7, #24
 80021e8:	46bd      	mov	sp, r7
 80021ea:	bd80      	pop	{r7, pc}
 80021ec:	20000e9c 	.word	0x20000e9c

080021f0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b086      	sub	sp, #24
 80021f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80021f6:	f107 0308 	add.w	r3, r7, #8
 80021fa:	2200      	movs	r2, #0
 80021fc:	601a      	str	r2, [r3, #0]
 80021fe:	605a      	str	r2, [r3, #4]
 8002200:	609a      	str	r2, [r3, #8]
 8002202:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002204:	463b      	mov	r3, r7
 8002206:	2200      	movs	r2, #0
 8002208:	601a      	str	r2, [r3, #0]
 800220a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800220c:	4b1d      	ldr	r3, [pc, #116]	; (8002284 <MX_TIM3_Init+0x94>)
 800220e:	4a1e      	ldr	r2, [pc, #120]	; (8002288 <MX_TIM3_Init+0x98>)
 8002210:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 90-1;
 8002212:	4b1c      	ldr	r3, [pc, #112]	; (8002284 <MX_TIM3_Init+0x94>)
 8002214:	2259      	movs	r2, #89	; 0x59
 8002216:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002218:	4b1a      	ldr	r3, [pc, #104]	; (8002284 <MX_TIM3_Init+0x94>)
 800221a:	2200      	movs	r2, #0
 800221c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 0xffff-1;
 800221e:	4b19      	ldr	r3, [pc, #100]	; (8002284 <MX_TIM3_Init+0x94>)
 8002220:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 8002224:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002226:	4b17      	ldr	r3, [pc, #92]	; (8002284 <MX_TIM3_Init+0x94>)
 8002228:	2200      	movs	r2, #0
 800222a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800222c:	4b15      	ldr	r3, [pc, #84]	; (8002284 <MX_TIM3_Init+0x94>)
 800222e:	2200      	movs	r2, #0
 8002230:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002232:	4814      	ldr	r0, [pc, #80]	; (8002284 <MX_TIM3_Init+0x94>)
 8002234:	f002 ff9e 	bl	8005174 <HAL_TIM_Base_Init>
 8002238:	4603      	mov	r3, r0
 800223a:	2b00      	cmp	r3, #0
 800223c:	d001      	beq.n	8002242 <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 800223e:	f000 faa7 	bl	8002790 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002242:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002246:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002248:	f107 0308 	add.w	r3, r7, #8
 800224c:	4619      	mov	r1, r3
 800224e:	480d      	ldr	r0, [pc, #52]	; (8002284 <MX_TIM3_Init+0x94>)
 8002250:	f003 f9e8 	bl	8005624 <HAL_TIM_ConfigClockSource>
 8002254:	4603      	mov	r3, r0
 8002256:	2b00      	cmp	r3, #0
 8002258:	d001      	beq.n	800225e <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 800225a:	f000 fa99 	bl	8002790 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800225e:	2300      	movs	r3, #0
 8002260:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002262:	2300      	movs	r3, #0
 8002264:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002266:	463b      	mov	r3, r7
 8002268:	4619      	mov	r1, r3
 800226a:	4806      	ldr	r0, [pc, #24]	; (8002284 <MX_TIM3_Init+0x94>)
 800226c:	f003 fc04 	bl	8005a78 <HAL_TIMEx_MasterConfigSynchronization>
 8002270:	4603      	mov	r3, r0
 8002272:	2b00      	cmp	r3, #0
 8002274:	d001      	beq.n	800227a <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8002276:	f000 fa8b 	bl	8002790 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800227a:	bf00      	nop
 800227c:	3718      	adds	r7, #24
 800227e:	46bd      	mov	sp, r7
 8002280:	bd80      	pop	{r7, pc}
 8002282:	bf00      	nop
 8002284:	20000ee4 	.word	0x20000ee4
 8002288:	40000400 	.word	0x40000400

0800228c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800228c:	b580      	push	{r7, lr}
 800228e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002290:	4b11      	ldr	r3, [pc, #68]	; (80022d8 <MX_USART1_UART_Init+0x4c>)
 8002292:	4a12      	ldr	r2, [pc, #72]	; (80022dc <MX_USART1_UART_Init+0x50>)
 8002294:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002296:	4b10      	ldr	r3, [pc, #64]	; (80022d8 <MX_USART1_UART_Init+0x4c>)
 8002298:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800229c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800229e:	4b0e      	ldr	r3, [pc, #56]	; (80022d8 <MX_USART1_UART_Init+0x4c>)
 80022a0:	2200      	movs	r2, #0
 80022a2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80022a4:	4b0c      	ldr	r3, [pc, #48]	; (80022d8 <MX_USART1_UART_Init+0x4c>)
 80022a6:	2200      	movs	r2, #0
 80022a8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80022aa:	4b0b      	ldr	r3, [pc, #44]	; (80022d8 <MX_USART1_UART_Init+0x4c>)
 80022ac:	2200      	movs	r2, #0
 80022ae:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80022b0:	4b09      	ldr	r3, [pc, #36]	; (80022d8 <MX_USART1_UART_Init+0x4c>)
 80022b2:	220c      	movs	r2, #12
 80022b4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80022b6:	4b08      	ldr	r3, [pc, #32]	; (80022d8 <MX_USART1_UART_Init+0x4c>)
 80022b8:	2200      	movs	r2, #0
 80022ba:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80022bc:	4b06      	ldr	r3, [pc, #24]	; (80022d8 <MX_USART1_UART_Init+0x4c>)
 80022be:	2200      	movs	r2, #0
 80022c0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80022c2:	4805      	ldr	r0, [pc, #20]	; (80022d8 <MX_USART1_UART_Init+0x4c>)
 80022c4:	f003 fc68 	bl	8005b98 <HAL_UART_Init>
 80022c8:	4603      	mov	r3, r0
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d001      	beq.n	80022d2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80022ce:	f000 fa5f 	bl	8002790 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80022d2:	bf00      	nop
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	20000f2c 	.word	0x20000f2c
 80022dc:	40011000 	.word	0x40011000

080022e0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b082      	sub	sp, #8
 80022e4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80022e6:	2300      	movs	r3, #0
 80022e8:	607b      	str	r3, [r7, #4]
 80022ea:	4b0c      	ldr	r3, [pc, #48]	; (800231c <MX_DMA_Init+0x3c>)
 80022ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ee:	4a0b      	ldr	r2, [pc, #44]	; (800231c <MX_DMA_Init+0x3c>)
 80022f0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80022f4:	6313      	str	r3, [r2, #48]	; 0x30
 80022f6:	4b09      	ldr	r3, [pc, #36]	; (800231c <MX_DMA_Init+0x3c>)
 80022f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80022fe:	607b      	str	r3, [r7, #4]
 8002300:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 6, 0);
 8002302:	2200      	movs	r2, #0
 8002304:	2106      	movs	r1, #6
 8002306:	203a      	movs	r0, #58	; 0x3a
 8002308:	f000 fe68 	bl	8002fdc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800230c:	203a      	movs	r0, #58	; 0x3a
 800230e:	f000 fe81 	bl	8003014 <HAL_NVIC_EnableIRQ>

}
 8002312:	bf00      	nop
 8002314:	3708      	adds	r7, #8
 8002316:	46bd      	mov	sp, r7
 8002318:	bd80      	pop	{r7, pc}
 800231a:	bf00      	nop
 800231c:	40023800 	.word	0x40023800

08002320 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b08a      	sub	sp, #40	; 0x28
 8002324:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002326:	f107 0314 	add.w	r3, r7, #20
 800232a:	2200      	movs	r2, #0
 800232c:	601a      	str	r2, [r3, #0]
 800232e:	605a      	str	r2, [r3, #4]
 8002330:	609a      	str	r2, [r3, #8]
 8002332:	60da      	str	r2, [r3, #12]
 8002334:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002336:	2300      	movs	r3, #0
 8002338:	613b      	str	r3, [r7, #16]
 800233a:	4b66      	ldr	r3, [pc, #408]	; (80024d4 <MX_GPIO_Init+0x1b4>)
 800233c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800233e:	4a65      	ldr	r2, [pc, #404]	; (80024d4 <MX_GPIO_Init+0x1b4>)
 8002340:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002344:	6313      	str	r3, [r2, #48]	; 0x30
 8002346:	4b63      	ldr	r3, [pc, #396]	; (80024d4 <MX_GPIO_Init+0x1b4>)
 8002348:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800234a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800234e:	613b      	str	r3, [r7, #16]
 8002350:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002352:	2300      	movs	r3, #0
 8002354:	60fb      	str	r3, [r7, #12]
 8002356:	4b5f      	ldr	r3, [pc, #380]	; (80024d4 <MX_GPIO_Init+0x1b4>)
 8002358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800235a:	4a5e      	ldr	r2, [pc, #376]	; (80024d4 <MX_GPIO_Init+0x1b4>)
 800235c:	f043 0301 	orr.w	r3, r3, #1
 8002360:	6313      	str	r3, [r2, #48]	; 0x30
 8002362:	4b5c      	ldr	r3, [pc, #368]	; (80024d4 <MX_GPIO_Init+0x1b4>)
 8002364:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002366:	f003 0301 	and.w	r3, r3, #1
 800236a:	60fb      	str	r3, [r7, #12]
 800236c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800236e:	2300      	movs	r3, #0
 8002370:	60bb      	str	r3, [r7, #8]
 8002372:	4b58      	ldr	r3, [pc, #352]	; (80024d4 <MX_GPIO_Init+0x1b4>)
 8002374:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002376:	4a57      	ldr	r2, [pc, #348]	; (80024d4 <MX_GPIO_Init+0x1b4>)
 8002378:	f043 0304 	orr.w	r3, r3, #4
 800237c:	6313      	str	r3, [r2, #48]	; 0x30
 800237e:	4b55      	ldr	r3, [pc, #340]	; (80024d4 <MX_GPIO_Init+0x1b4>)
 8002380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002382:	f003 0304 	and.w	r3, r3, #4
 8002386:	60bb      	str	r3, [r7, #8]
 8002388:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800238a:	2300      	movs	r3, #0
 800238c:	607b      	str	r3, [r7, #4]
 800238e:	4b51      	ldr	r3, [pc, #324]	; (80024d4 <MX_GPIO_Init+0x1b4>)
 8002390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002392:	4a50      	ldr	r2, [pc, #320]	; (80024d4 <MX_GPIO_Init+0x1b4>)
 8002394:	f043 0308 	orr.w	r3, r3, #8
 8002398:	6313      	str	r3, [r2, #48]	; 0x30
 800239a:	4b4e      	ldr	r3, [pc, #312]	; (80024d4 <MX_GPIO_Init+0x1b4>)
 800239c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800239e:	f003 0308 	and.w	r3, r3, #8
 80023a2:	607b      	str	r3, [r7, #4]
 80023a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80023a6:	2300      	movs	r3, #0
 80023a8:	603b      	str	r3, [r7, #0]
 80023aa:	4b4a      	ldr	r3, [pc, #296]	; (80024d4 <MX_GPIO_Init+0x1b4>)
 80023ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ae:	4a49      	ldr	r2, [pc, #292]	; (80024d4 <MX_GPIO_Init+0x1b4>)
 80023b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80023b4:	6313      	str	r3, [r2, #48]	; 0x30
 80023b6:	4b47      	ldr	r3, [pc, #284]	; (80024d4 <MX_GPIO_Init+0x1b4>)
 80023b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80023be:	603b      	str	r3, [r7, #0]
 80023c0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80023c2:	2200      	movs	r2, #0
 80023c4:	2110      	movs	r1, #16
 80023c6:	4844      	ldr	r0, [pc, #272]	; (80024d8 <MX_GPIO_Init+0x1b8>)
 80023c8:	f001 fbf8 	bl	8003bbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_14, GPIO_PIN_RESET);
 80023cc:	2200      	movs	r2, #0
 80023ce:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80023d2:	4842      	ldr	r0, [pc, #264]	; (80024dc <MX_GPIO_Init+0x1bc>)
 80023d4:	f001 fbf2 	bl	8003bbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_5|GPIO_PIN_7|LD3_Pin|LD4_Pin, GPIO_PIN_RESET);
 80023d8:	2200      	movs	r2, #0
 80023da:	f246 01a0 	movw	r1, #24736	; 0x60a0
 80023de:	4840      	ldr	r0, [pc, #256]	; (80024e0 <MX_GPIO_Init+0x1c0>)
 80023e0:	f001 fbec 	bl	8003bbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 80023e4:	2200      	movs	r2, #0
 80023e6:	2140      	movs	r1, #64	; 0x40
 80023e8:	483e      	ldr	r0, [pc, #248]	; (80024e4 <MX_GPIO_Init+0x1c4>)
 80023ea:	f001 fbe7 	bl	8003bbc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80023ee:	2301      	movs	r3, #1
 80023f0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80023f2:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80023f6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023f8:	2300      	movs	r3, #0
 80023fa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80023fc:	f107 0314 	add.w	r3, r7, #20
 8002400:	4619      	mov	r1, r3
 8002402:	4835      	ldr	r0, [pc, #212]	; (80024d8 <MX_GPIO_Init+0x1b8>)
 8002404:	f001 fa16 	bl	8003834 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002408:	2310      	movs	r3, #16
 800240a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800240c:	2301      	movs	r3, #1
 800240e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002410:	2300      	movs	r3, #0
 8002412:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002414:	2300      	movs	r3, #0
 8002416:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002418:	f107 0314 	add.w	r3, r7, #20
 800241c:	4619      	mov	r1, r3
 800241e:	482e      	ldr	r0, [pc, #184]	; (80024d8 <MX_GPIO_Init+0x1b8>)
 8002420:	f001 fa08 	bl	8003834 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002424:	2310      	movs	r3, #16
 8002426:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002428:	2300      	movs	r3, #0
 800242a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800242c:	2300      	movs	r3, #0
 800242e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002430:	f107 0314 	add.w	r3, r7, #20
 8002434:	4619      	mov	r1, r3
 8002436:	482b      	ldr	r0, [pc, #172]	; (80024e4 <MX_GPIO_Init+0x1c4>)
 8002438:	f001 f9fc 	bl	8003834 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD12 */
  GPIO_InitStruct.Pin = GPIO_PIN_12;
 800243c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002440:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002442:	2300      	movs	r3, #0
 8002444:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002446:	2300      	movs	r3, #0
 8002448:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800244a:	f107 0314 	add.w	r3, r7, #20
 800244e:	4619      	mov	r1, r3
 8002450:	4822      	ldr	r0, [pc, #136]	; (80024dc <MX_GPIO_Init+0x1bc>)
 8002452:	f001 f9ef 	bl	8003834 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD14 */
  GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002456:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800245a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800245c:	2301      	movs	r3, #1
 800245e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002460:	2300      	movs	r3, #0
 8002462:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002464:	2300      	movs	r3, #0
 8002466:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002468:	f107 0314 	add.w	r3, r7, #20
 800246c:	4619      	mov	r1, r3
 800246e:	481b      	ldr	r0, [pc, #108]	; (80024dc <MX_GPIO_Init+0x1bc>)
 8002470:	f001 f9e0 	bl	8003834 <HAL_GPIO_Init>

  /*Configure GPIO pin : PG5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002474:	2320      	movs	r3, #32
 8002476:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002478:	2301      	movs	r3, #1
 800247a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800247c:	2300      	movs	r3, #0
 800247e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002480:	2303      	movs	r3, #3
 8002482:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8002484:	f107 0314 	add.w	r3, r7, #20
 8002488:	4619      	mov	r1, r3
 800248a:	4815      	ldr	r0, [pc, #84]	; (80024e0 <MX_GPIO_Init+0x1c0>)
 800248c:	f001 f9d2 	bl	8003834 <HAL_GPIO_Init>

  /*Configure GPIO pins : PG7 LD3_Pin LD4_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_7|LD3_Pin|LD4_Pin;
 8002490:	f44f 43c1 	mov.w	r3, #24704	; 0x6080
 8002494:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002496:	2301      	movs	r3, #1
 8002498:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800249a:	2300      	movs	r3, #0
 800249c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800249e:	2300      	movs	r3, #0
 80024a0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80024a2:	f107 0314 	add.w	r3, r7, #20
 80024a6:	4619      	mov	r1, r3
 80024a8:	480d      	ldr	r0, [pc, #52]	; (80024e0 <MX_GPIO_Init+0x1c0>)
 80024aa:	f001 f9c3 	bl	8003834 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 80024ae:	2340      	movs	r3, #64	; 0x40
 80024b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80024b2:	2301      	movs	r3, #1
 80024b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024b6:	2300      	movs	r3, #0
 80024b8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80024ba:	2300      	movs	r3, #0
 80024bc:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80024be:	f107 0314 	add.w	r3, r7, #20
 80024c2:	4619      	mov	r1, r3
 80024c4:	4807      	ldr	r0, [pc, #28]	; (80024e4 <MX_GPIO_Init+0x1c4>)
 80024c6:	f001 f9b5 	bl	8003834 <HAL_GPIO_Init>

}
 80024ca:	bf00      	nop
 80024cc:	3728      	adds	r7, #40	; 0x28
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	40023800 	.word	0x40023800
 80024d8:	40020000 	.word	0x40020000
 80024dc:	40020c00 	.word	0x40020c00
 80024e0:	40021800 	.word	0x40021800
 80024e4:	40020800 	.word	0x40020800

080024e8 <UART1_Cmd_Callback>:

/* USER CODE BEGIN 4 */


void UART1_Cmd_Callback(uint8_t* cmd, uint16_t len){
 80024e8:	b580      	push	{r7, lr}
 80024ea:	b092      	sub	sp, #72	; 0x48
 80024ec:	af00      	add	r7, sp, #0
 80024ee:	6078      	str	r0, [r7, #4]
 80024f0:	460b      	mov	r3, r1
 80024f2:	807b      	strh	r3, [r7, #2]

	/* Process your commands here */
	float aux = 0;
 80024f4:	f04f 0300 	mov.w	r3, #0
 80024f8:	617b      	str	r3, [r7, #20]

	if(!len) return; /* Ignore empty commands */
 80024fa:	887b      	ldrh	r3, [r7, #2]
 80024fc:	2b00      	cmp	r3, #0
 80024fe:	f000 810f 	beq.w	8002720 <UART1_Cmd_Callback+0x238>


	if( isCmd("cmap=") ) {
 8002502:	2205      	movs	r2, #5
 8002504:	4989      	ldr	r1, [pc, #548]	; (800272c <UART1_Cmd_Callback+0x244>)
 8002506:	6878      	ldr	r0, [r7, #4]
 8002508:	f005 fbcf 	bl	8007caa <strncmp>
 800250c:	4603      	mov	r3, r0
 800250e:	2b00      	cmp	r3, #0
 8002510:	f040 8093 	bne.w	800263a <UART1_Cmd_Callback+0x152>

		cMap_1d_t* points = (cMap_1d_t*) hmod1.cMap;
 8002514:	4b86      	ldr	r3, [pc, #536]	; (8002730 <UART1_Cmd_Callback+0x248>)
 8002516:	689b      	ldr	r3, [r3, #8]
 8002518:	623b      	str	r3, [r7, #32]

		// Skip the "cmap=" prefix
		const char* data_start = (const char*)cmd + 5;
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	3305      	adds	r3, #5
 800251e:	61fb      	str	r3, [r7, #28]

		// Determine the number of pairs by counting commas
		uint16_t num_pairs = 0;
 8002520:	2300      	movs	r3, #0
 8002522:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
		const char* ptr = data_start;
 8002526:	69fb      	ldr	r3, [r7, #28]
 8002528:	643b      	str	r3, [r7, #64]	; 0x40
		//while (*ptr) {
		for (int i=0;i<(len-5);i++){
 800252a:	2300      	movs	r3, #0
 800252c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800252e:	e00e      	b.n	800254e <UART1_Cmd_Callback+0x66>
			if (*ptr == ',') {
 8002530:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002532:	781b      	ldrb	r3, [r3, #0]
 8002534:	2b2c      	cmp	r3, #44	; 0x2c
 8002536:	d104      	bne.n	8002542 <UART1_Cmd_Callback+0x5a>
				num_pairs++;
 8002538:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800253c:	3301      	adds	r3, #1
 800253e:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
			}
			ptr++;
 8002542:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002544:	3301      	adds	r3, #1
 8002546:	643b      	str	r3, [r7, #64]	; 0x40
		for (int i=0;i<(len-5);i++){
 8002548:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800254a:	3301      	adds	r3, #1
 800254c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800254e:	887b      	ldrh	r3, [r7, #2]
 8002550:	3b05      	subs	r3, #5
 8002552:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002554:	429a      	cmp	r2, r3
 8002556:	dbeb      	blt.n	8002530 <UART1_Cmd_Callback+0x48>
		}

		// Each pair has two values, so number of pairs is half the commas
		num_pairs = (num_pairs + 1) / 2;
 8002558:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800255c:	3301      	adds	r3, #1
 800255e:	0fda      	lsrs	r2, r3, #31
 8002560:	4413      	add	r3, r2
 8002562:	105b      	asrs	r3, r3, #1
 8002564:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46

		if (num_pairs > 255) return;
 8002568:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800256c:	2bff      	cmp	r3, #255	; 0xff
 800256e:	f200 80d9 	bhi.w	8002724 <UART1_Cmd_Callback+0x23c>

		// Parse the data points using sscanf
		size_t index = 0;
 8002572:	2300      	movs	r3, #0
 8002574:	63bb      	str	r3, [r7, #56]	; 0x38
		ptr = data_start;
 8002576:	69fb      	ldr	r3, [r7, #28]
 8002578:	643b      	str	r3, [r7, #64]	; 0x40
		while (index < num_pairs && *ptr) {
 800257a:	e040      	b.n	80025fe <UART1_Cmd_Callback+0x116>
			float x, y;
			int scanned = sscanf(ptr, "%f,%f", &x, &y);
 800257c:	f107 030c 	add.w	r3, r7, #12
 8002580:	f107 0210 	add.w	r2, r7, #16
 8002584:	496b      	ldr	r1, [pc, #428]	; (8002734 <UART1_Cmd_Callback+0x24c>)
 8002586:	6c38      	ldr	r0, [r7, #64]	; 0x40
 8002588:	f005 fb1e 	bl	8007bc8 <siscanf>
 800258c:	61b8      	str	r0, [r7, #24]
			if (scanned == 2) {
 800258e:	69bb      	ldr	r3, [r7, #24]
 8002590:	2b02      	cmp	r3, #2
 8002592:	d112      	bne.n	80025ba <UART1_Cmd_Callback+0xd2>
				points[index].x = x;
 8002594:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002596:	00db      	lsls	r3, r3, #3
 8002598:	6a3a      	ldr	r2, [r7, #32]
 800259a:	4413      	add	r3, r2
 800259c:	693a      	ldr	r2, [r7, #16]
 800259e:	601a      	str	r2, [r3, #0]
				points[index].f = y;
 80025a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025a2:	00db      	lsls	r3, r3, #3
 80025a4:	6a3a      	ldr	r2, [r7, #32]
 80025a6:	4413      	add	r3, r2
 80025a8:	68fa      	ldr	r2, [r7, #12]
 80025aa:	605a      	str	r2, [r3, #4]
				index++;
 80025ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025ae:	3301      	adds	r3, #1
 80025b0:	63bb      	str	r3, [r7, #56]	; 0x38
			}

			// Move pointer to the next pair
			while (*ptr && *ptr != ',') ptr++;
 80025b2:	e002      	b.n	80025ba <UART1_Cmd_Callback+0xd2>
 80025b4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80025b6:	3301      	adds	r3, #1
 80025b8:	643b      	str	r3, [r7, #64]	; 0x40
 80025ba:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80025bc:	781b      	ldrb	r3, [r3, #0]
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d003      	beq.n	80025ca <UART1_Cmd_Callback+0xe2>
 80025c2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80025c4:	781b      	ldrb	r3, [r3, #0]
 80025c6:	2b2c      	cmp	r3, #44	; 0x2c
 80025c8:	d1f4      	bne.n	80025b4 <UART1_Cmd_Callback+0xcc>
			if (*ptr == ',') ptr++;
 80025ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80025cc:	781b      	ldrb	r3, [r3, #0]
 80025ce:	2b2c      	cmp	r3, #44	; 0x2c
 80025d0:	d106      	bne.n	80025e0 <UART1_Cmd_Callback+0xf8>
 80025d2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80025d4:	3301      	adds	r3, #1
 80025d6:	643b      	str	r3, [r7, #64]	; 0x40
			while (*ptr && *ptr != ',') ptr++;
 80025d8:	e002      	b.n	80025e0 <UART1_Cmd_Callback+0xf8>
 80025da:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80025dc:	3301      	adds	r3, #1
 80025de:	643b      	str	r3, [r7, #64]	; 0x40
 80025e0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80025e2:	781b      	ldrb	r3, [r3, #0]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d003      	beq.n	80025f0 <UART1_Cmd_Callback+0x108>
 80025e8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80025ea:	781b      	ldrb	r3, [r3, #0]
 80025ec:	2b2c      	cmp	r3, #44	; 0x2c
 80025ee:	d1f4      	bne.n	80025da <UART1_Cmd_Callback+0xf2>
			if (*ptr == ',') ptr++;
 80025f0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80025f2:	781b      	ldrb	r3, [r3, #0]
 80025f4:	2b2c      	cmp	r3, #44	; 0x2c
 80025f6:	d102      	bne.n	80025fe <UART1_Cmd_Callback+0x116>
 80025f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80025fa:	3301      	adds	r3, #1
 80025fc:	643b      	str	r3, [r7, #64]	; 0x40
		while (index < num_pairs && *ptr) {
 80025fe:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8002602:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002604:	429a      	cmp	r2, r3
 8002606:	d203      	bcs.n	8002610 <UART1_Cmd_Callback+0x128>
 8002608:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800260a:	781b      	ldrb	r3, [r3, #0]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d1b5      	bne.n	800257c <UART1_Cmd_Callback+0x94>
		}

		hmod1.cMap_size = num_pairs;
 8002610:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8002614:	b2da      	uxtb	r2, r3
 8002616:	4b46      	ldr	r3, [pc, #280]	; (8002730 <UART1_Cmd_Callback+0x248>)
 8002618:	711a      	strb	r2, [r3, #4]

		hmod1.posMinLim = points[0].x;
 800261a:	6a3b      	ldr	r3, [r7, #32]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4a44      	ldr	r2, [pc, #272]	; (8002730 <UART1_Cmd_Callback+0x248>)
 8002620:	62d3      	str	r3, [r2, #44]	; 0x2c
		hmod1.posMaxLim = points[num_pairs-1].x;
 8002622:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8002626:	f103 5300 	add.w	r3, r3, #536870912	; 0x20000000
 800262a:	3b01      	subs	r3, #1
 800262c:	00db      	lsls	r3, r3, #3
 800262e:	6a3a      	ldr	r2, [r7, #32]
 8002630:	4413      	add	r3, r2
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a3e      	ldr	r2, [pc, #248]	; (8002730 <UART1_Cmd_Callback+0x248>)
 8002636:	6293      	str	r3, [r2, #40]	; 0x28
 8002638:	e075      	b.n	8002726 <UART1_Cmd_Callback+0x23e>

	}else if( isCmd("mass=") ) {
 800263a:	2205      	movs	r2, #5
 800263c:	493e      	ldr	r1, [pc, #248]	; (8002738 <UART1_Cmd_Callback+0x250>)
 800263e:	6878      	ldr	r0, [r7, #4]
 8002640:	f005 fb33 	bl	8007caa <strncmp>
 8002644:	4603      	mov	r3, r0
 8002646:	2b00      	cmp	r3, #0
 8002648:	d10e      	bne.n	8002668 <UART1_Cmd_Callback+0x180>

		int res = sscanf((const char*)cmd,"mass=%f", &aux);
 800264a:	f107 0314 	add.w	r3, r7, #20
 800264e:	461a      	mov	r2, r3
 8002650:	493a      	ldr	r1, [pc, #232]	; (800273c <UART1_Cmd_Callback+0x254>)
 8002652:	6878      	ldr	r0, [r7, #4]
 8002654:	f005 fab8 	bl	8007bc8 <siscanf>
 8002658:	6278      	str	r0, [r7, #36]	; 0x24
		if(res) {
 800265a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800265c:	2b00      	cmp	r3, #0
 800265e:	d062      	beq.n	8002726 <UART1_Cmd_Callback+0x23e>
			hmod1.m = aux;
 8002660:	697b      	ldr	r3, [r7, #20]
 8002662:	4a33      	ldr	r2, [pc, #204]	; (8002730 <UART1_Cmd_Callback+0x248>)
 8002664:	60d3      	str	r3, [r2, #12]
 8002666:	e05e      	b.n	8002726 <UART1_Cmd_Callback+0x23e>
		}

	}else if( isCmd("damp=") ) {
 8002668:	2205      	movs	r2, #5
 800266a:	4935      	ldr	r1, [pc, #212]	; (8002740 <UART1_Cmd_Callback+0x258>)
 800266c:	6878      	ldr	r0, [r7, #4]
 800266e:	f005 fb1c 	bl	8007caa <strncmp>
 8002672:	4603      	mov	r3, r0
 8002674:	2b00      	cmp	r3, #0
 8002676:	d10e      	bne.n	8002696 <UART1_Cmd_Callback+0x1ae>
		int res = sscanf((const char*)cmd,"damp=%f", &aux);
 8002678:	f107 0314 	add.w	r3, r7, #20
 800267c:	461a      	mov	r2, r3
 800267e:	4931      	ldr	r1, [pc, #196]	; (8002744 <UART1_Cmd_Callback+0x25c>)
 8002680:	6878      	ldr	r0, [r7, #4]
 8002682:	f005 faa1 	bl	8007bc8 <siscanf>
 8002686:	62b8      	str	r0, [r7, #40]	; 0x28
		if(res) {
 8002688:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800268a:	2b00      	cmp	r3, #0
 800268c:	d04b      	beq.n	8002726 <UART1_Cmd_Callback+0x23e>
			hmod1.c = aux;
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	4a27      	ldr	r2, [pc, #156]	; (8002730 <UART1_Cmd_Callback+0x248>)
 8002692:	6113      	str	r3, [r2, #16]
 8002694:	e047      	b.n	8002726 <UART1_Cmd_Callback+0x23e>
		}

	}else if( isCmd("frcn=") ) {
 8002696:	2205      	movs	r2, #5
 8002698:	492b      	ldr	r1, [pc, #172]	; (8002748 <UART1_Cmd_Callback+0x260>)
 800269a:	6878      	ldr	r0, [r7, #4]
 800269c:	f005 fb05 	bl	8007caa <strncmp>
 80026a0:	4603      	mov	r3, r0
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d10e      	bne.n	80026c4 <UART1_Cmd_Callback+0x1dc>
		int res = sscanf((const char*)cmd,"frcn=%f", &aux);
 80026a6:	f107 0314 	add.w	r3, r7, #20
 80026aa:	461a      	mov	r2, r3
 80026ac:	4927      	ldr	r1, [pc, #156]	; (800274c <UART1_Cmd_Callback+0x264>)
 80026ae:	6878      	ldr	r0, [r7, #4]
 80026b0:	f005 fa8a 	bl	8007bc8 <siscanf>
 80026b4:	62f8      	str	r0, [r7, #44]	; 0x2c
		if(res) {
 80026b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d034      	beq.n	8002726 <UART1_Cmd_Callback+0x23e>
			hmod1.N = aux;
 80026bc:	697b      	ldr	r3, [r7, #20]
 80026be:	4a1c      	ldr	r2, [pc, #112]	; (8002730 <UART1_Cmd_Callback+0x248>)
 80026c0:	6213      	str	r3, [r2, #32]
 80026c2:	e030      	b.n	8002726 <UART1_Cmd_Callback+0x23e>
		}

	}else if( isCmd("vmax=") ) {
 80026c4:	2205      	movs	r2, #5
 80026c6:	4922      	ldr	r1, [pc, #136]	; (8002750 <UART1_Cmd_Callback+0x268>)
 80026c8:	6878      	ldr	r0, [r7, #4]
 80026ca:	f005 faee 	bl	8007caa <strncmp>
 80026ce:	4603      	mov	r3, r0
 80026d0:	2b00      	cmp	r3, #0
 80026d2:	d10e      	bne.n	80026f2 <UART1_Cmd_Callback+0x20a>
		int res = sscanf((const char*)cmd,"vmax=%f", &aux);
 80026d4:	f107 0314 	add.w	r3, r7, #20
 80026d8:	461a      	mov	r2, r3
 80026da:	491e      	ldr	r1, [pc, #120]	; (8002754 <UART1_Cmd_Callback+0x26c>)
 80026dc:	6878      	ldr	r0, [r7, #4]
 80026de:	f005 fa73 	bl	8007bc8 <siscanf>
 80026e2:	6338      	str	r0, [r7, #48]	; 0x30
		if(res) {
 80026e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d01d      	beq.n	8002726 <UART1_Cmd_Callback+0x23e>
			hmod1.velMaxLim = aux;
 80026ea:	697b      	ldr	r3, [r7, #20]
 80026ec:	4a10      	ldr	r2, [pc, #64]	; (8002730 <UART1_Cmd_Callback+0x248>)
 80026ee:	6313      	str	r3, [r2, #48]	; 0x30
 80026f0:	e019      	b.n	8002726 <UART1_Cmd_Callback+0x23e>
		}

	}else if( isCmd("vmin=") ) {
 80026f2:	2205      	movs	r2, #5
 80026f4:	4918      	ldr	r1, [pc, #96]	; (8002758 <UART1_Cmd_Callback+0x270>)
 80026f6:	6878      	ldr	r0, [r7, #4]
 80026f8:	f005 fad7 	bl	8007caa <strncmp>
 80026fc:	4603      	mov	r3, r0
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d111      	bne.n	8002726 <UART1_Cmd_Callback+0x23e>
		int res = sscanf((const char*)cmd,"vmin=%f", &aux);
 8002702:	f107 0314 	add.w	r3, r7, #20
 8002706:	461a      	mov	r2, r3
 8002708:	4914      	ldr	r1, [pc, #80]	; (800275c <UART1_Cmd_Callback+0x274>)
 800270a:	6878      	ldr	r0, [r7, #4]
 800270c:	f005 fa5c 	bl	8007bc8 <siscanf>
 8002710:	6378      	str	r0, [r7, #52]	; 0x34
		if(res) {
 8002712:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002714:	2b00      	cmp	r3, #0
 8002716:	d006      	beq.n	8002726 <UART1_Cmd_Callback+0x23e>
			hmod1.velMinLim = aux;
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	4a05      	ldr	r2, [pc, #20]	; (8002730 <UART1_Cmd_Callback+0x248>)
 800271c:	6353      	str	r3, [r2, #52]	; 0x34
 800271e:	e002      	b.n	8002726 <UART1_Cmd_Callback+0x23e>
	if(!len) return; /* Ignore empty commands */
 8002720:	bf00      	nop
 8002722:	e000      	b.n	8002726 <UART1_Cmd_Callback+0x23e>
		if (num_pairs > 255) return;
 8002724:	bf00      	nop
		}
	}


	/*----------------------------*/
}
 8002726:	3748      	adds	r7, #72	; 0x48
 8002728:	46bd      	mov	sp, r7
 800272a:	bd80      	pop	{r7, pc}
 800272c:	0800c054 	.word	0x0800c054
 8002730:	20000ff4 	.word	0x20000ff4
 8002734:	0800c05c 	.word	0x0800c05c
 8002738:	0800c064 	.word	0x0800c064
 800273c:	0800c06c 	.word	0x0800c06c
 8002740:	0800c074 	.word	0x0800c074
 8002744:	0800c07c 	.word	0x0800c07c
 8002748:	0800c084 	.word	0x0800c084
 800274c:	0800c08c 	.word	0x0800c08c
 8002750:	0800c094 	.word	0x0800c094
 8002754:	0800c09c 	.word	0x0800c09c
 8002758:	0800c0a4 	.word	0x0800c0a4
 800275c:	0800c0ac 	.word	0x0800c0ac

08002760 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b082      	sub	sp, #8
 8002764:	af00      	add	r7, sp, #0
 8002766:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */
	if (htim->Instance == TIM2) {
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002770:	d101      	bne.n	8002776 <HAL_TIM_PeriodElapsedCallback+0x16>
		StepCon_pulseTick();
 8002772:	f7ff f91d 	bl	80019b0 <StepCon_pulseTick>
	}
  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a04      	ldr	r2, [pc, #16]	; (800278c <HAL_TIM_PeriodElapsedCallback+0x2c>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d101      	bne.n	8002784 <HAL_TIM_PeriodElapsedCallback+0x24>
    HAL_IncTick();
 8002780:	f000 fb30 	bl	8002de4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002784:	bf00      	nop
 8002786:	3708      	adds	r7, #8
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}
 800278c:	40001000 	.word	0x40001000

08002790 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002790:	b480      	push	{r7}
 8002792:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002794:	b672      	cpsid	i
}
 8002796:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002798:	e7fe      	b.n	8002798 <Error_Handler+0x8>
	...

0800279c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800279c:	b480      	push	{r7}
 800279e:	b083      	sub	sp, #12
 80027a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80027a2:	2300      	movs	r3, #0
 80027a4:	607b      	str	r3, [r7, #4]
 80027a6:	4b10      	ldr	r3, [pc, #64]	; (80027e8 <HAL_MspInit+0x4c>)
 80027a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027aa:	4a0f      	ldr	r2, [pc, #60]	; (80027e8 <HAL_MspInit+0x4c>)
 80027ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80027b0:	6453      	str	r3, [r2, #68]	; 0x44
 80027b2:	4b0d      	ldr	r3, [pc, #52]	; (80027e8 <HAL_MspInit+0x4c>)
 80027b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027b6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80027ba:	607b      	str	r3, [r7, #4]
 80027bc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80027be:	2300      	movs	r3, #0
 80027c0:	603b      	str	r3, [r7, #0]
 80027c2:	4b09      	ldr	r3, [pc, #36]	; (80027e8 <HAL_MspInit+0x4c>)
 80027c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027c6:	4a08      	ldr	r2, [pc, #32]	; (80027e8 <HAL_MspInit+0x4c>)
 80027c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80027cc:	6413      	str	r3, [r2, #64]	; 0x40
 80027ce:	4b06      	ldr	r3, [pc, #24]	; (80027e8 <HAL_MspInit+0x4c>)
 80027d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80027d6:	603b      	str	r3, [r7, #0]
 80027d8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80027da:	bf00      	nop
 80027dc:	370c      	adds	r7, #12
 80027de:	46bd      	mov	sp, r7
 80027e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e4:	4770      	bx	lr
 80027e6:	bf00      	nop
 80027e8:	40023800 	.word	0x40023800

080027ec <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80027ec:	b580      	push	{r7, lr}
 80027ee:	b08a      	sub	sp, #40	; 0x28
 80027f0:	af00      	add	r7, sp, #0
 80027f2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027f4:	f107 0314 	add.w	r3, r7, #20
 80027f8:	2200      	movs	r2, #0
 80027fa:	601a      	str	r2, [r3, #0]
 80027fc:	605a      	str	r2, [r3, #4]
 80027fe:	609a      	str	r2, [r3, #8]
 8002800:	60da      	str	r2, [r3, #12]
 8002802:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a19      	ldr	r2, [pc, #100]	; (8002870 <HAL_SPI_MspInit+0x84>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d12c      	bne.n	8002868 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800280e:	2300      	movs	r3, #0
 8002810:	613b      	str	r3, [r7, #16]
 8002812:	4b18      	ldr	r3, [pc, #96]	; (8002874 <HAL_SPI_MspInit+0x88>)
 8002814:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002816:	4a17      	ldr	r2, [pc, #92]	; (8002874 <HAL_SPI_MspInit+0x88>)
 8002818:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800281c:	6453      	str	r3, [r2, #68]	; 0x44
 800281e:	4b15      	ldr	r3, [pc, #84]	; (8002874 <HAL_SPI_MspInit+0x88>)
 8002820:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002822:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002826:	613b      	str	r3, [r7, #16]
 8002828:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800282a:	2300      	movs	r3, #0
 800282c:	60fb      	str	r3, [r7, #12]
 800282e:	4b11      	ldr	r3, [pc, #68]	; (8002874 <HAL_SPI_MspInit+0x88>)
 8002830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002832:	4a10      	ldr	r2, [pc, #64]	; (8002874 <HAL_SPI_MspInit+0x88>)
 8002834:	f043 0301 	orr.w	r3, r3, #1
 8002838:	6313      	str	r3, [r2, #48]	; 0x30
 800283a:	4b0e      	ldr	r3, [pc, #56]	; (8002874 <HAL_SPI_MspInit+0x88>)
 800283c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800283e:	f003 0301 	and.w	r3, r3, #1
 8002842:	60fb      	str	r3, [r7, #12]
 8002844:	68fb      	ldr	r3, [r7, #12]
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PA15     ------> SPI1_NSS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_15;
 8002846:	f248 03e0 	movw	r3, #32992	; 0x80e0
 800284a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800284c:	2302      	movs	r3, #2
 800284e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002850:	2300      	movs	r3, #0
 8002852:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002854:	2303      	movs	r3, #3
 8002856:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002858:	2305      	movs	r3, #5
 800285a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800285c:	f107 0314 	add.w	r3, r7, #20
 8002860:	4619      	mov	r1, r3
 8002862:	4805      	ldr	r0, [pc, #20]	; (8002878 <HAL_SPI_MspInit+0x8c>)
 8002864:	f000 ffe6 	bl	8003834 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8002868:	bf00      	nop
 800286a:	3728      	adds	r7, #40	; 0x28
 800286c:	46bd      	mov	sp, r7
 800286e:	bd80      	pop	{r7, pc}
 8002870:	40013000 	.word	0x40013000
 8002874:	40023800 	.word	0x40023800
 8002878:	40020000 	.word	0x40020000

0800287c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b084      	sub	sp, #16
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800288c:	d116      	bne.n	80028bc <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800288e:	2300      	movs	r3, #0
 8002890:	60fb      	str	r3, [r7, #12]
 8002892:	4b16      	ldr	r3, [pc, #88]	; (80028ec <HAL_TIM_Base_MspInit+0x70>)
 8002894:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002896:	4a15      	ldr	r2, [pc, #84]	; (80028ec <HAL_TIM_Base_MspInit+0x70>)
 8002898:	f043 0301 	orr.w	r3, r3, #1
 800289c:	6413      	str	r3, [r2, #64]	; 0x40
 800289e:	4b13      	ldr	r3, [pc, #76]	; (80028ec <HAL_TIM_Base_MspInit+0x70>)
 80028a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028a2:	f003 0301 	and.w	r3, r3, #1
 80028a6:	60fb      	str	r3, [r7, #12]
 80028a8:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80028aa:	2200      	movs	r2, #0
 80028ac:	2100      	movs	r1, #0
 80028ae:	201c      	movs	r0, #28
 80028b0:	f000 fb94 	bl	8002fdc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80028b4:	201c      	movs	r0, #28
 80028b6:	f000 fbad 	bl	8003014 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80028ba:	e012      	b.n	80028e2 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM3)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a0b      	ldr	r2, [pc, #44]	; (80028f0 <HAL_TIM_Base_MspInit+0x74>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d10d      	bne.n	80028e2 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM3_CLK_ENABLE();
 80028c6:	2300      	movs	r3, #0
 80028c8:	60bb      	str	r3, [r7, #8]
 80028ca:	4b08      	ldr	r3, [pc, #32]	; (80028ec <HAL_TIM_Base_MspInit+0x70>)
 80028cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028ce:	4a07      	ldr	r2, [pc, #28]	; (80028ec <HAL_TIM_Base_MspInit+0x70>)
 80028d0:	f043 0302 	orr.w	r3, r3, #2
 80028d4:	6413      	str	r3, [r2, #64]	; 0x40
 80028d6:	4b05      	ldr	r3, [pc, #20]	; (80028ec <HAL_TIM_Base_MspInit+0x70>)
 80028d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80028da:	f003 0302 	and.w	r3, r3, #2
 80028de:	60bb      	str	r3, [r7, #8]
 80028e0:	68bb      	ldr	r3, [r7, #8]
}
 80028e2:	bf00      	nop
 80028e4:	3710      	adds	r7, #16
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	40023800 	.word	0x40023800
 80028f0:	40000400 	.word	0x40000400

080028f4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b08a      	sub	sp, #40	; 0x28
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028fc:	f107 0314 	add.w	r3, r7, #20
 8002900:	2200      	movs	r2, #0
 8002902:	601a      	str	r2, [r3, #0]
 8002904:	605a      	str	r2, [r3, #4]
 8002906:	609a      	str	r2, [r3, #8]
 8002908:	60da      	str	r2, [r3, #12]
 800290a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a35      	ldr	r2, [pc, #212]	; (80029e8 <HAL_UART_MspInit+0xf4>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d163      	bne.n	80029de <HAL_UART_MspInit+0xea>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002916:	2300      	movs	r3, #0
 8002918:	613b      	str	r3, [r7, #16]
 800291a:	4b34      	ldr	r3, [pc, #208]	; (80029ec <HAL_UART_MspInit+0xf8>)
 800291c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800291e:	4a33      	ldr	r2, [pc, #204]	; (80029ec <HAL_UART_MspInit+0xf8>)
 8002920:	f043 0310 	orr.w	r3, r3, #16
 8002924:	6453      	str	r3, [r2, #68]	; 0x44
 8002926:	4b31      	ldr	r3, [pc, #196]	; (80029ec <HAL_UART_MspInit+0xf8>)
 8002928:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800292a:	f003 0310 	and.w	r3, r3, #16
 800292e:	613b      	str	r3, [r7, #16]
 8002930:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002932:	2300      	movs	r3, #0
 8002934:	60fb      	str	r3, [r7, #12]
 8002936:	4b2d      	ldr	r3, [pc, #180]	; (80029ec <HAL_UART_MspInit+0xf8>)
 8002938:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800293a:	4a2c      	ldr	r2, [pc, #176]	; (80029ec <HAL_UART_MspInit+0xf8>)
 800293c:	f043 0301 	orr.w	r3, r3, #1
 8002940:	6313      	str	r3, [r2, #48]	; 0x30
 8002942:	4b2a      	ldr	r3, [pc, #168]	; (80029ec <HAL_UART_MspInit+0xf8>)
 8002944:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002946:	f003 0301 	and.w	r3, r3, #1
 800294a:	60fb      	str	r3, [r7, #12]
 800294c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = STLINK_RX_Pin|STLINK_TX_Pin;
 800294e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8002952:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002954:	2302      	movs	r3, #2
 8002956:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002958:	2300      	movs	r3, #0
 800295a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800295c:	2303      	movs	r3, #3
 800295e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002960:	2307      	movs	r3, #7
 8002962:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002964:	f107 0314 	add.w	r3, r7, #20
 8002968:	4619      	mov	r1, r3
 800296a:	4821      	ldr	r0, [pc, #132]	; (80029f0 <HAL_UART_MspInit+0xfc>)
 800296c:	f000 ff62 	bl	8003834 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8002970:	4b20      	ldr	r3, [pc, #128]	; (80029f4 <HAL_UART_MspInit+0x100>)
 8002972:	4a21      	ldr	r2, [pc, #132]	; (80029f8 <HAL_UART_MspInit+0x104>)
 8002974:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002976:	4b1f      	ldr	r3, [pc, #124]	; (80029f4 <HAL_UART_MspInit+0x100>)
 8002978:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800297c:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800297e:	4b1d      	ldr	r3, [pc, #116]	; (80029f4 <HAL_UART_MspInit+0x100>)
 8002980:	2200      	movs	r2, #0
 8002982:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002984:	4b1b      	ldr	r3, [pc, #108]	; (80029f4 <HAL_UART_MspInit+0x100>)
 8002986:	2200      	movs	r2, #0
 8002988:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800298a:	4b1a      	ldr	r3, [pc, #104]	; (80029f4 <HAL_UART_MspInit+0x100>)
 800298c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002990:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002992:	4b18      	ldr	r3, [pc, #96]	; (80029f4 <HAL_UART_MspInit+0x100>)
 8002994:	2200      	movs	r2, #0
 8002996:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002998:	4b16      	ldr	r3, [pc, #88]	; (80029f4 <HAL_UART_MspInit+0x100>)
 800299a:	2200      	movs	r2, #0
 800299c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800299e:	4b15      	ldr	r3, [pc, #84]	; (80029f4 <HAL_UART_MspInit+0x100>)
 80029a0:	f44f 7280 	mov.w	r2, #256	; 0x100
 80029a4:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80029a6:	4b13      	ldr	r3, [pc, #76]	; (80029f4 <HAL_UART_MspInit+0x100>)
 80029a8:	2200      	movs	r2, #0
 80029aa:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80029ac:	4b11      	ldr	r3, [pc, #68]	; (80029f4 <HAL_UART_MspInit+0x100>)
 80029ae:	2200      	movs	r2, #0
 80029b0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80029b2:	4810      	ldr	r0, [pc, #64]	; (80029f4 <HAL_UART_MspInit+0x100>)
 80029b4:	f000 fb3c 	bl	8003030 <HAL_DMA_Init>
 80029b8:	4603      	mov	r3, r0
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d001      	beq.n	80029c2 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 80029be:	f7ff fee7 	bl	8002790 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	4a0b      	ldr	r2, [pc, #44]	; (80029f4 <HAL_UART_MspInit+0x100>)
 80029c6:	639a      	str	r2, [r3, #56]	; 0x38
 80029c8:	4a0a      	ldr	r2, [pc, #40]	; (80029f4 <HAL_UART_MspInit+0x100>)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 6, 0);
 80029ce:	2200      	movs	r2, #0
 80029d0:	2106      	movs	r1, #6
 80029d2:	2025      	movs	r0, #37	; 0x25
 80029d4:	f000 fb02 	bl	8002fdc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80029d8:	2025      	movs	r0, #37	; 0x25
 80029da:	f000 fb1b 	bl	8003014 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80029de:	bf00      	nop
 80029e0:	3728      	adds	r7, #40	; 0x28
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bd80      	pop	{r7, pc}
 80029e6:	bf00      	nop
 80029e8:	40011000 	.word	0x40011000
 80029ec:	40023800 	.word	0x40023800
 80029f0:	40020000 	.word	0x40020000
 80029f4:	20000f70 	.word	0x20000f70
 80029f8:	40026440 	.word	0x40026440

080029fc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80029fc:	b580      	push	{r7, lr}
 80029fe:	b08e      	sub	sp, #56	; 0x38
 8002a00:	af00      	add	r7, sp, #0
 8002a02:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002a04:	2300      	movs	r3, #0
 8002a06:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002a08:	2300      	movs	r3, #0
 8002a0a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002a0c:	2300      	movs	r3, #0
 8002a0e:	60fb      	str	r3, [r7, #12]
 8002a10:	4b33      	ldr	r3, [pc, #204]	; (8002ae0 <HAL_InitTick+0xe4>)
 8002a12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a14:	4a32      	ldr	r2, [pc, #200]	; (8002ae0 <HAL_InitTick+0xe4>)
 8002a16:	f043 0310 	orr.w	r3, r3, #16
 8002a1a:	6413      	str	r3, [r2, #64]	; 0x40
 8002a1c:	4b30      	ldr	r3, [pc, #192]	; (8002ae0 <HAL_InitTick+0xe4>)
 8002a1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002a20:	f003 0310 	and.w	r3, r3, #16
 8002a24:	60fb      	str	r3, [r7, #12]
 8002a26:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002a28:	f107 0210 	add.w	r2, r7, #16
 8002a2c:	f107 0314 	add.w	r3, r7, #20
 8002a30:	4611      	mov	r1, r2
 8002a32:	4618      	mov	r0, r3
 8002a34:	f001 fdc4 	bl	80045c0 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8002a38:	6a3b      	ldr	r3, [r7, #32]
 8002a3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8002a3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a3e:	2b00      	cmp	r3, #0
 8002a40:	d103      	bne.n	8002a4a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002a42:	f001 fd95 	bl	8004570 <HAL_RCC_GetPCLK1Freq>
 8002a46:	6378      	str	r0, [r7, #52]	; 0x34
 8002a48:	e004      	b.n	8002a54 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8002a4a:	f001 fd91 	bl	8004570 <HAL_RCC_GetPCLK1Freq>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	005b      	lsls	r3, r3, #1
 8002a52:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002a54:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002a56:	4a23      	ldr	r2, [pc, #140]	; (8002ae4 <HAL_InitTick+0xe8>)
 8002a58:	fba2 2303 	umull	r2, r3, r2, r3
 8002a5c:	0c9b      	lsrs	r3, r3, #18
 8002a5e:	3b01      	subs	r3, #1
 8002a60:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002a62:	4b21      	ldr	r3, [pc, #132]	; (8002ae8 <HAL_InitTick+0xec>)
 8002a64:	4a21      	ldr	r2, [pc, #132]	; (8002aec <HAL_InitTick+0xf0>)
 8002a66:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002a68:	4b1f      	ldr	r3, [pc, #124]	; (8002ae8 <HAL_InitTick+0xec>)
 8002a6a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002a6e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002a70:	4a1d      	ldr	r2, [pc, #116]	; (8002ae8 <HAL_InitTick+0xec>)
 8002a72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a74:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002a76:	4b1c      	ldr	r3, [pc, #112]	; (8002ae8 <HAL_InitTick+0xec>)
 8002a78:	2200      	movs	r2, #0
 8002a7a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002a7c:	4b1a      	ldr	r3, [pc, #104]	; (8002ae8 <HAL_InitTick+0xec>)
 8002a7e:	2200      	movs	r2, #0
 8002a80:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002a82:	4b19      	ldr	r3, [pc, #100]	; (8002ae8 <HAL_InitTick+0xec>)
 8002a84:	2200      	movs	r2, #0
 8002a86:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8002a88:	4817      	ldr	r0, [pc, #92]	; (8002ae8 <HAL_InitTick+0xec>)
 8002a8a:	f002 fb73 	bl	8005174 <HAL_TIM_Base_Init>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8002a94:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002a98:	2b00      	cmp	r3, #0
 8002a9a:	d11b      	bne.n	8002ad4 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002a9c:	4812      	ldr	r0, [pc, #72]	; (8002ae8 <HAL_InitTick+0xec>)
 8002a9e:	f002 fc49 	bl	8005334 <HAL_TIM_Base_Start_IT>
 8002aa2:	4603      	mov	r3, r0
 8002aa4:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 8002aa8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d111      	bne.n	8002ad4 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002ab0:	2036      	movs	r0, #54	; 0x36
 8002ab2:	f000 faaf 	bl	8003014 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2b0f      	cmp	r3, #15
 8002aba:	d808      	bhi.n	8002ace <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8002abc:	2200      	movs	r2, #0
 8002abe:	6879      	ldr	r1, [r7, #4]
 8002ac0:	2036      	movs	r0, #54	; 0x36
 8002ac2:	f000 fa8b 	bl	8002fdc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002ac6:	4a0a      	ldr	r2, [pc, #40]	; (8002af0 <HAL_InitTick+0xf4>)
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	6013      	str	r3, [r2, #0]
 8002acc:	e002      	b.n	8002ad4 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8002ace:	2301      	movs	r3, #1
 8002ad0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002ad4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8002ad8:	4618      	mov	r0, r3
 8002ada:	3738      	adds	r7, #56	; 0x38
 8002adc:	46bd      	mov	sp, r7
 8002ade:	bd80      	pop	{r7, pc}
 8002ae0:	40023800 	.word	0x40023800
 8002ae4:	431bde83 	.word	0x431bde83
 8002ae8:	20001068 	.word	0x20001068
 8002aec:	40001000 	.word	0x40001000
 8002af0:	2000080c 	.word	0x2000080c

08002af4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002af4:	b480      	push	{r7}
 8002af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002af8:	e7fe      	b.n	8002af8 <NMI_Handler+0x4>

08002afa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002afa:	b480      	push	{r7}
 8002afc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002afe:	e7fe      	b.n	8002afe <HardFault_Handler+0x4>

08002b00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002b00:	b480      	push	{r7}
 8002b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002b04:	e7fe      	b.n	8002b04 <MemManage_Handler+0x4>

08002b06 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002b06:	b480      	push	{r7}
 8002b08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002b0a:	e7fe      	b.n	8002b0a <BusFault_Handler+0x4>

08002b0c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002b0c:	b480      	push	{r7}
 8002b0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002b10:	e7fe      	b.n	8002b10 <UsageFault_Handler+0x4>

08002b12 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002b12:	b480      	push	{r7}
 8002b14:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002b16:	bf00      	nop
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b1e:	4770      	bx	lr

08002b20 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002b20:	b480      	push	{r7}
 8002b22:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002b24:	bf00      	nop
 8002b26:	46bd      	mov	sp, r7
 8002b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b2c:	4770      	bx	lr

08002b2e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002b2e:	b480      	push	{r7}
 8002b30:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002b32:	bf00      	nop
 8002b34:	46bd      	mov	sp, r7
 8002b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b3a:	4770      	bx	lr

08002b3c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002b3c:	b480      	push	{r7}
 8002b3e:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002b40:	bf00      	nop
 8002b42:	46bd      	mov	sp, r7
 8002b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b48:	4770      	bx	lr
	...

08002b4c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002b50:	4802      	ldr	r0, [pc, #8]	; (8002b5c <TIM2_IRQHandler+0x10>)
 8002b52:	f002 fc5f 	bl	8005414 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002b56:	bf00      	nop
 8002b58:	bd80      	pop	{r7, pc}
 8002b5a:	bf00      	nop
 8002b5c:	20000e9c 	.word	0x20000e9c

08002b60 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002b60:	b580      	push	{r7, lr}
 8002b62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002b64:	4802      	ldr	r0, [pc, #8]	; (8002b70 <USART1_IRQHandler+0x10>)
 8002b66:	f003 f8d9 	bl	8005d1c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002b6a:	bf00      	nop
 8002b6c:	bd80      	pop	{r7, pc}
 8002b6e:	bf00      	nop
 8002b70:	20000f2c 	.word	0x20000f2c

08002b74 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002b78:	4802      	ldr	r0, [pc, #8]	; (8002b84 <TIM6_DAC_IRQHandler+0x10>)
 8002b7a:	f002 fc4b 	bl	8005414 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002b7e:	bf00      	nop
 8002b80:	bd80      	pop	{r7, pc}
 8002b82:	bf00      	nop
 8002b84:	20001068 	.word	0x20001068

08002b88 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002b88:	b580      	push	{r7, lr}
 8002b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002b8c:	4802      	ldr	r0, [pc, #8]	; (8002b98 <DMA2_Stream2_IRQHandler+0x10>)
 8002b8e:	f000 fbe7 	bl	8003360 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8002b92:	bf00      	nop
 8002b94:	bd80      	pop	{r7, pc}
 8002b96:	bf00      	nop
 8002b98:	20000f70 	.word	0x20000f70

08002b9c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	af00      	add	r7, sp, #0
  return 1;
 8002ba0:	2301      	movs	r3, #1
}
 8002ba2:	4618      	mov	r0, r3
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002baa:	4770      	bx	lr

08002bac <_kill>:

int _kill(int pid, int sig)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b082      	sub	sp, #8
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
 8002bb4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002bb6:	f004 f935 	bl	8006e24 <__errno>
 8002bba:	4603      	mov	r3, r0
 8002bbc:	2216      	movs	r2, #22
 8002bbe:	601a      	str	r2, [r3, #0]
  return -1;
 8002bc0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	3708      	adds	r7, #8
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	bd80      	pop	{r7, pc}

08002bcc <_exit>:

void _exit (int status)
{
 8002bcc:	b580      	push	{r7, lr}
 8002bce:	b082      	sub	sp, #8
 8002bd0:	af00      	add	r7, sp, #0
 8002bd2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002bd4:	f04f 31ff 	mov.w	r1, #4294967295
 8002bd8:	6878      	ldr	r0, [r7, #4]
 8002bda:	f7ff ffe7 	bl	8002bac <_kill>
  while (1) {}    /* Make sure we hang here */
 8002bde:	e7fe      	b.n	8002bde <_exit+0x12>

08002be0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002be0:	b580      	push	{r7, lr}
 8002be2:	b086      	sub	sp, #24
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	60f8      	str	r0, [r7, #12]
 8002be8:	60b9      	str	r1, [r7, #8]
 8002bea:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002bec:	2300      	movs	r3, #0
 8002bee:	617b      	str	r3, [r7, #20]
 8002bf0:	e00a      	b.n	8002c08 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002bf2:	f3af 8000 	nop.w
 8002bf6:	4601      	mov	r1, r0
 8002bf8:	68bb      	ldr	r3, [r7, #8]
 8002bfa:	1c5a      	adds	r2, r3, #1
 8002bfc:	60ba      	str	r2, [r7, #8]
 8002bfe:	b2ca      	uxtb	r2, r1
 8002c00:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c02:	697b      	ldr	r3, [r7, #20]
 8002c04:	3301      	adds	r3, #1
 8002c06:	617b      	str	r3, [r7, #20]
 8002c08:	697a      	ldr	r2, [r7, #20]
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	dbf0      	blt.n	8002bf2 <_read+0x12>
  }

  return len;
 8002c10:	687b      	ldr	r3, [r7, #4]
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	3718      	adds	r7, #24
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}

08002c1a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002c1a:	b580      	push	{r7, lr}
 8002c1c:	b086      	sub	sp, #24
 8002c1e:	af00      	add	r7, sp, #0
 8002c20:	60f8      	str	r0, [r7, #12]
 8002c22:	60b9      	str	r1, [r7, #8]
 8002c24:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c26:	2300      	movs	r3, #0
 8002c28:	617b      	str	r3, [r7, #20]
 8002c2a:	e009      	b.n	8002c40 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002c2c:	68bb      	ldr	r3, [r7, #8]
 8002c2e:	1c5a      	adds	r2, r3, #1
 8002c30:	60ba      	str	r2, [r7, #8]
 8002c32:	781b      	ldrb	r3, [r3, #0]
 8002c34:	4618      	mov	r0, r3
 8002c36:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002c3a:	697b      	ldr	r3, [r7, #20]
 8002c3c:	3301      	adds	r3, #1
 8002c3e:	617b      	str	r3, [r7, #20]
 8002c40:	697a      	ldr	r2, [r7, #20]
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	429a      	cmp	r2, r3
 8002c46:	dbf1      	blt.n	8002c2c <_write+0x12>
  }
  return len;
 8002c48:	687b      	ldr	r3, [r7, #4]
}
 8002c4a:	4618      	mov	r0, r3
 8002c4c:	3718      	adds	r7, #24
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}

08002c52 <_close>:

int _close(int file)
{
 8002c52:	b480      	push	{r7}
 8002c54:	b083      	sub	sp, #12
 8002c56:	af00      	add	r7, sp, #0
 8002c58:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8002c5a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002c5e:	4618      	mov	r0, r3
 8002c60:	370c      	adds	r7, #12
 8002c62:	46bd      	mov	sp, r7
 8002c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c68:	4770      	bx	lr

08002c6a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002c6a:	b480      	push	{r7}
 8002c6c:	b083      	sub	sp, #12
 8002c6e:	af00      	add	r7, sp, #0
 8002c70:	6078      	str	r0, [r7, #4]
 8002c72:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002c74:	683b      	ldr	r3, [r7, #0]
 8002c76:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002c7a:	605a      	str	r2, [r3, #4]
  return 0;
 8002c7c:	2300      	movs	r3, #0
}
 8002c7e:	4618      	mov	r0, r3
 8002c80:	370c      	adds	r7, #12
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr

08002c8a <_isatty>:

int _isatty(int file)
{
 8002c8a:	b480      	push	{r7}
 8002c8c:	b083      	sub	sp, #12
 8002c8e:	af00      	add	r7, sp, #0
 8002c90:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8002c92:	2301      	movs	r3, #1
}
 8002c94:	4618      	mov	r0, r3
 8002c96:	370c      	adds	r7, #12
 8002c98:	46bd      	mov	sp, r7
 8002c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c9e:	4770      	bx	lr

08002ca0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002ca0:	b480      	push	{r7}
 8002ca2:	b085      	sub	sp, #20
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	60f8      	str	r0, [r7, #12]
 8002ca8:	60b9      	str	r1, [r7, #8]
 8002caa:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002cac:	2300      	movs	r3, #0
}
 8002cae:	4618      	mov	r0, r3
 8002cb0:	3714      	adds	r7, #20
 8002cb2:	46bd      	mov	sp, r7
 8002cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cb8:	4770      	bx	lr
	...

08002cbc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002cbc:	b580      	push	{r7, lr}
 8002cbe:	b086      	sub	sp, #24
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002cc4:	4a14      	ldr	r2, [pc, #80]	; (8002d18 <_sbrk+0x5c>)
 8002cc6:	4b15      	ldr	r3, [pc, #84]	; (8002d1c <_sbrk+0x60>)
 8002cc8:	1ad3      	subs	r3, r2, r3
 8002cca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002ccc:	697b      	ldr	r3, [r7, #20]
 8002cce:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002cd0:	4b13      	ldr	r3, [pc, #76]	; (8002d20 <_sbrk+0x64>)
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d102      	bne.n	8002cde <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002cd8:	4b11      	ldr	r3, [pc, #68]	; (8002d20 <_sbrk+0x64>)
 8002cda:	4a12      	ldr	r2, [pc, #72]	; (8002d24 <_sbrk+0x68>)
 8002cdc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002cde:	4b10      	ldr	r3, [pc, #64]	; (8002d20 <_sbrk+0x64>)
 8002ce0:	681a      	ldr	r2, [r3, #0]
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	4413      	add	r3, r2
 8002ce6:	693a      	ldr	r2, [r7, #16]
 8002ce8:	429a      	cmp	r2, r3
 8002cea:	d207      	bcs.n	8002cfc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002cec:	f004 f89a 	bl	8006e24 <__errno>
 8002cf0:	4603      	mov	r3, r0
 8002cf2:	220c      	movs	r2, #12
 8002cf4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002cf6:	f04f 33ff 	mov.w	r3, #4294967295
 8002cfa:	e009      	b.n	8002d10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002cfc:	4b08      	ldr	r3, [pc, #32]	; (8002d20 <_sbrk+0x64>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002d02:	4b07      	ldr	r3, [pc, #28]	; (8002d20 <_sbrk+0x64>)
 8002d04:	681a      	ldr	r2, [r3, #0]
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	4413      	add	r3, r2
 8002d0a:	4a05      	ldr	r2, [pc, #20]	; (8002d20 <_sbrk+0x64>)
 8002d0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002d0e:	68fb      	ldr	r3, [r7, #12]
}
 8002d10:	4618      	mov	r0, r3
 8002d12:	3718      	adds	r7, #24
 8002d14:	46bd      	mov	sp, r7
 8002d16:	bd80      	pop	{r7, pc}
 8002d18:	20030000 	.word	0x20030000
 8002d1c:	00000400 	.word	0x00000400
 8002d20:	200010b0 	.word	0x200010b0
 8002d24:	200010c8 	.word	0x200010c8

08002d28 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002d28:	b480      	push	{r7}
 8002d2a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002d2c:	4b06      	ldr	r3, [pc, #24]	; (8002d48 <SystemInit+0x20>)
 8002d2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002d32:	4a05      	ldr	r2, [pc, #20]	; (8002d48 <SystemInit+0x20>)
 8002d34:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002d38:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002d3c:	bf00      	nop
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d44:	4770      	bx	lr
 8002d46:	bf00      	nop
 8002d48:	e000ed00 	.word	0xe000ed00

08002d4c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8002d4c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002d84 <LoopFillZerobss+0x12>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002d50:	480d      	ldr	r0, [pc, #52]	; (8002d88 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002d52:	490e      	ldr	r1, [pc, #56]	; (8002d8c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002d54:	4a0e      	ldr	r2, [pc, #56]	; (8002d90 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002d56:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002d58:	e002      	b.n	8002d60 <LoopCopyDataInit>

08002d5a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002d5a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002d5c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002d5e:	3304      	adds	r3, #4

08002d60 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002d60:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002d62:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002d64:	d3f9      	bcc.n	8002d5a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002d66:	4a0b      	ldr	r2, [pc, #44]	; (8002d94 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002d68:	4c0b      	ldr	r4, [pc, #44]	; (8002d98 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002d6a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002d6c:	e001      	b.n	8002d72 <LoopFillZerobss>

08002d6e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002d6e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002d70:	3204      	adds	r2, #4

08002d72 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002d72:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002d74:	d3fb      	bcc.n	8002d6e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002d76:	f7ff ffd7 	bl	8002d28 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002d7a:	f004 f859 	bl	8006e30 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002d7e:	f7fe ffe3 	bl	8001d48 <main>
  bx  lr    
 8002d82:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8002d84:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8002d88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d8c:	200009e8 	.word	0x200009e8
  ldr r2, =_sidata
 8002d90:	0800c5ac 	.word	0x0800c5ac
  ldr r2, =_sbss
 8002d94:	200009e8 	.word	0x200009e8
  ldr r4, =_ebss
 8002d98:	200010c8 	.word	0x200010c8

08002d9c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002d9c:	e7fe      	b.n	8002d9c <ADC_IRQHandler>
	...

08002da0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002da4:	4b0e      	ldr	r3, [pc, #56]	; (8002de0 <HAL_Init+0x40>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4a0d      	ldr	r2, [pc, #52]	; (8002de0 <HAL_Init+0x40>)
 8002daa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002dae:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002db0:	4b0b      	ldr	r3, [pc, #44]	; (8002de0 <HAL_Init+0x40>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a0a      	ldr	r2, [pc, #40]	; (8002de0 <HAL_Init+0x40>)
 8002db6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002dba:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002dbc:	4b08      	ldr	r3, [pc, #32]	; (8002de0 <HAL_Init+0x40>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a07      	ldr	r2, [pc, #28]	; (8002de0 <HAL_Init+0x40>)
 8002dc2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002dc6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002dc8:	2003      	movs	r0, #3
 8002dca:	f000 f8fc 	bl	8002fc6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002dce:	200f      	movs	r0, #15
 8002dd0:	f7ff fe14 	bl	80029fc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002dd4:	f7ff fce2 	bl	800279c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002dd8:	2300      	movs	r3, #0
}
 8002dda:	4618      	mov	r0, r3
 8002ddc:	bd80      	pop	{r7, pc}
 8002dde:	bf00      	nop
 8002de0:	40023c00 	.word	0x40023c00

08002de4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002de4:	b480      	push	{r7}
 8002de6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002de8:	4b06      	ldr	r3, [pc, #24]	; (8002e04 <HAL_IncTick+0x20>)
 8002dea:	781b      	ldrb	r3, [r3, #0]
 8002dec:	461a      	mov	r2, r3
 8002dee:	4b06      	ldr	r3, [pc, #24]	; (8002e08 <HAL_IncTick+0x24>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4413      	add	r3, r2
 8002df4:	4a04      	ldr	r2, [pc, #16]	; (8002e08 <HAL_IncTick+0x24>)
 8002df6:	6013      	str	r3, [r2, #0]
}
 8002df8:	bf00      	nop
 8002dfa:	46bd      	mov	sp, r7
 8002dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e00:	4770      	bx	lr
 8002e02:	bf00      	nop
 8002e04:	20000810 	.word	0x20000810
 8002e08:	200010b4 	.word	0x200010b4

08002e0c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002e0c:	b480      	push	{r7}
 8002e0e:	af00      	add	r7, sp, #0
  return uwTick;
 8002e10:	4b03      	ldr	r3, [pc, #12]	; (8002e20 <HAL_GetTick+0x14>)
 8002e12:	681b      	ldr	r3, [r3, #0]
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	46bd      	mov	sp, r7
 8002e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1c:	4770      	bx	lr
 8002e1e:	bf00      	nop
 8002e20:	200010b4 	.word	0x200010b4

08002e24 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b084      	sub	sp, #16
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002e2c:	f7ff ffee 	bl	8002e0c <HAL_GetTick>
 8002e30:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e3c:	d005      	beq.n	8002e4a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002e3e:	4b0a      	ldr	r3, [pc, #40]	; (8002e68 <HAL_Delay+0x44>)
 8002e40:	781b      	ldrb	r3, [r3, #0]
 8002e42:	461a      	mov	r2, r3
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	4413      	add	r3, r2
 8002e48:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002e4a:	bf00      	nop
 8002e4c:	f7ff ffde 	bl	8002e0c <HAL_GetTick>
 8002e50:	4602      	mov	r2, r0
 8002e52:	68bb      	ldr	r3, [r7, #8]
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	68fa      	ldr	r2, [r7, #12]
 8002e58:	429a      	cmp	r2, r3
 8002e5a:	d8f7      	bhi.n	8002e4c <HAL_Delay+0x28>
  {
  }
}
 8002e5c:	bf00      	nop
 8002e5e:	bf00      	nop
 8002e60:	3710      	adds	r7, #16
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	bf00      	nop
 8002e68:	20000810 	.word	0x20000810

08002e6c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002e6c:	b480      	push	{r7}
 8002e6e:	b085      	sub	sp, #20
 8002e70:	af00      	add	r7, sp, #0
 8002e72:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	f003 0307 	and.w	r3, r3, #7
 8002e7a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002e7c:	4b0c      	ldr	r3, [pc, #48]	; (8002eb0 <__NVIC_SetPriorityGrouping+0x44>)
 8002e7e:	68db      	ldr	r3, [r3, #12]
 8002e80:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002e82:	68ba      	ldr	r2, [r7, #8]
 8002e84:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002e88:	4013      	ands	r3, r2
 8002e8a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002e90:	68bb      	ldr	r3, [r7, #8]
 8002e92:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002e94:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002e98:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002e9c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002e9e:	4a04      	ldr	r2, [pc, #16]	; (8002eb0 <__NVIC_SetPriorityGrouping+0x44>)
 8002ea0:	68bb      	ldr	r3, [r7, #8]
 8002ea2:	60d3      	str	r3, [r2, #12]
}
 8002ea4:	bf00      	nop
 8002ea6:	3714      	adds	r7, #20
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eae:	4770      	bx	lr
 8002eb0:	e000ed00 	.word	0xe000ed00

08002eb4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002eb8:	4b04      	ldr	r3, [pc, #16]	; (8002ecc <__NVIC_GetPriorityGrouping+0x18>)
 8002eba:	68db      	ldr	r3, [r3, #12]
 8002ebc:	0a1b      	lsrs	r3, r3, #8
 8002ebe:	f003 0307 	and.w	r3, r3, #7
}
 8002ec2:	4618      	mov	r0, r3
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eca:	4770      	bx	lr
 8002ecc:	e000ed00 	.word	0xe000ed00

08002ed0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	b083      	sub	sp, #12
 8002ed4:	af00      	add	r7, sp, #0
 8002ed6:	4603      	mov	r3, r0
 8002ed8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002eda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ede:	2b00      	cmp	r3, #0
 8002ee0:	db0b      	blt.n	8002efa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ee2:	79fb      	ldrb	r3, [r7, #7]
 8002ee4:	f003 021f 	and.w	r2, r3, #31
 8002ee8:	4907      	ldr	r1, [pc, #28]	; (8002f08 <__NVIC_EnableIRQ+0x38>)
 8002eea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002eee:	095b      	lsrs	r3, r3, #5
 8002ef0:	2001      	movs	r0, #1
 8002ef2:	fa00 f202 	lsl.w	r2, r0, r2
 8002ef6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002efa:	bf00      	nop
 8002efc:	370c      	adds	r7, #12
 8002efe:	46bd      	mov	sp, r7
 8002f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f04:	4770      	bx	lr
 8002f06:	bf00      	nop
 8002f08:	e000e100 	.word	0xe000e100

08002f0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f0c:	b480      	push	{r7}
 8002f0e:	b083      	sub	sp, #12
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	4603      	mov	r3, r0
 8002f14:	6039      	str	r1, [r7, #0]
 8002f16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	db0a      	blt.n	8002f36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	b2da      	uxtb	r2, r3
 8002f24:	490c      	ldr	r1, [pc, #48]	; (8002f58 <__NVIC_SetPriority+0x4c>)
 8002f26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f2a:	0112      	lsls	r2, r2, #4
 8002f2c:	b2d2      	uxtb	r2, r2
 8002f2e:	440b      	add	r3, r1
 8002f30:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002f34:	e00a      	b.n	8002f4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002f36:	683b      	ldr	r3, [r7, #0]
 8002f38:	b2da      	uxtb	r2, r3
 8002f3a:	4908      	ldr	r1, [pc, #32]	; (8002f5c <__NVIC_SetPriority+0x50>)
 8002f3c:	79fb      	ldrb	r3, [r7, #7]
 8002f3e:	f003 030f 	and.w	r3, r3, #15
 8002f42:	3b04      	subs	r3, #4
 8002f44:	0112      	lsls	r2, r2, #4
 8002f46:	b2d2      	uxtb	r2, r2
 8002f48:	440b      	add	r3, r1
 8002f4a:	761a      	strb	r2, [r3, #24]
}
 8002f4c:	bf00      	nop
 8002f4e:	370c      	adds	r7, #12
 8002f50:	46bd      	mov	sp, r7
 8002f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f56:	4770      	bx	lr
 8002f58:	e000e100 	.word	0xe000e100
 8002f5c:	e000ed00 	.word	0xe000ed00

08002f60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002f60:	b480      	push	{r7}
 8002f62:	b089      	sub	sp, #36	; 0x24
 8002f64:	af00      	add	r7, sp, #0
 8002f66:	60f8      	str	r0, [r7, #12]
 8002f68:	60b9      	str	r1, [r7, #8]
 8002f6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002f6c:	68fb      	ldr	r3, [r7, #12]
 8002f6e:	f003 0307 	and.w	r3, r3, #7
 8002f72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002f74:	69fb      	ldr	r3, [r7, #28]
 8002f76:	f1c3 0307 	rsb	r3, r3, #7
 8002f7a:	2b04      	cmp	r3, #4
 8002f7c:	bf28      	it	cs
 8002f7e:	2304      	movcs	r3, #4
 8002f80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002f82:	69fb      	ldr	r3, [r7, #28]
 8002f84:	3304      	adds	r3, #4
 8002f86:	2b06      	cmp	r3, #6
 8002f88:	d902      	bls.n	8002f90 <NVIC_EncodePriority+0x30>
 8002f8a:	69fb      	ldr	r3, [r7, #28]
 8002f8c:	3b03      	subs	r3, #3
 8002f8e:	e000      	b.n	8002f92 <NVIC_EncodePriority+0x32>
 8002f90:	2300      	movs	r3, #0
 8002f92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002f94:	f04f 32ff 	mov.w	r2, #4294967295
 8002f98:	69bb      	ldr	r3, [r7, #24]
 8002f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9e:	43da      	mvns	r2, r3
 8002fa0:	68bb      	ldr	r3, [r7, #8]
 8002fa2:	401a      	ands	r2, r3
 8002fa4:	697b      	ldr	r3, [r7, #20]
 8002fa6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002fa8:	f04f 31ff 	mov.w	r1, #4294967295
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	fa01 f303 	lsl.w	r3, r1, r3
 8002fb2:	43d9      	mvns	r1, r3
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002fb8:	4313      	orrs	r3, r2
         );
}
 8002fba:	4618      	mov	r0, r3
 8002fbc:	3724      	adds	r7, #36	; 0x24
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc4:	4770      	bx	lr

08002fc6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002fc6:	b580      	push	{r7, lr}
 8002fc8:	b082      	sub	sp, #8
 8002fca:	af00      	add	r7, sp, #0
 8002fcc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002fce:	6878      	ldr	r0, [r7, #4]
 8002fd0:	f7ff ff4c 	bl	8002e6c <__NVIC_SetPriorityGrouping>
}
 8002fd4:	bf00      	nop
 8002fd6:	3708      	adds	r7, #8
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bd80      	pop	{r7, pc}

08002fdc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b086      	sub	sp, #24
 8002fe0:	af00      	add	r7, sp, #0
 8002fe2:	4603      	mov	r3, r0
 8002fe4:	60b9      	str	r1, [r7, #8]
 8002fe6:	607a      	str	r2, [r7, #4]
 8002fe8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002fea:	2300      	movs	r3, #0
 8002fec:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002fee:	f7ff ff61 	bl	8002eb4 <__NVIC_GetPriorityGrouping>
 8002ff2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ff4:	687a      	ldr	r2, [r7, #4]
 8002ff6:	68b9      	ldr	r1, [r7, #8]
 8002ff8:	6978      	ldr	r0, [r7, #20]
 8002ffa:	f7ff ffb1 	bl	8002f60 <NVIC_EncodePriority>
 8002ffe:	4602      	mov	r2, r0
 8003000:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003004:	4611      	mov	r1, r2
 8003006:	4618      	mov	r0, r3
 8003008:	f7ff ff80 	bl	8002f0c <__NVIC_SetPriority>
}
 800300c:	bf00      	nop
 800300e:	3718      	adds	r7, #24
 8003010:	46bd      	mov	sp, r7
 8003012:	bd80      	pop	{r7, pc}

08003014 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b082      	sub	sp, #8
 8003018:	af00      	add	r7, sp, #0
 800301a:	4603      	mov	r3, r0
 800301c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800301e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003022:	4618      	mov	r0, r3
 8003024:	f7ff ff54 	bl	8002ed0 <__NVIC_EnableIRQ>
}
 8003028:	bf00      	nop
 800302a:	3708      	adds	r7, #8
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}

08003030 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b086      	sub	sp, #24
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003038:	2300      	movs	r3, #0
 800303a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800303c:	f7ff fee6 	bl	8002e0c <HAL_GetTick>
 8003040:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	2b00      	cmp	r3, #0
 8003046:	d101      	bne.n	800304c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	e099      	b.n	8003180 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	2202      	movs	r2, #2
 8003050:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	2200      	movs	r2, #0
 8003058:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	681a      	ldr	r2, [r3, #0]
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	f022 0201 	bic.w	r2, r2, #1
 800306a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800306c:	e00f      	b.n	800308e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800306e:	f7ff fecd 	bl	8002e0c <HAL_GetTick>
 8003072:	4602      	mov	r2, r0
 8003074:	693b      	ldr	r3, [r7, #16]
 8003076:	1ad3      	subs	r3, r2, r3
 8003078:	2b05      	cmp	r3, #5
 800307a:	d908      	bls.n	800308e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	2220      	movs	r2, #32
 8003080:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	2203      	movs	r2, #3
 8003086:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800308a:	2303      	movs	r3, #3
 800308c:	e078      	b.n	8003180 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	f003 0301 	and.w	r3, r3, #1
 8003098:	2b00      	cmp	r3, #0
 800309a:	d1e8      	bne.n	800306e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80030a4:	697a      	ldr	r2, [r7, #20]
 80030a6:	4b38      	ldr	r3, [pc, #224]	; (8003188 <HAL_DMA_Init+0x158>)
 80030a8:	4013      	ands	r3, r2
 80030aa:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	685a      	ldr	r2, [r3, #4]
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	689b      	ldr	r3, [r3, #8]
 80030b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80030ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	691b      	ldr	r3, [r3, #16]
 80030c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80030c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	699b      	ldr	r3, [r3, #24]
 80030cc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80030d2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	6a1b      	ldr	r3, [r3, #32]
 80030d8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80030da:	697a      	ldr	r2, [r7, #20]
 80030dc:	4313      	orrs	r3, r2
 80030de:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030e4:	2b04      	cmp	r3, #4
 80030e6:	d107      	bne.n	80030f8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030f0:	4313      	orrs	r3, r2
 80030f2:	697a      	ldr	r2, [r7, #20]
 80030f4:	4313      	orrs	r3, r2
 80030f6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	697a      	ldr	r2, [r7, #20]
 80030fe:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	695b      	ldr	r3, [r3, #20]
 8003106:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003108:	697b      	ldr	r3, [r7, #20]
 800310a:	f023 0307 	bic.w	r3, r3, #7
 800310e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003114:	697a      	ldr	r2, [r7, #20]
 8003116:	4313      	orrs	r3, r2
 8003118:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800311e:	2b04      	cmp	r3, #4
 8003120:	d117      	bne.n	8003152 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003126:	697a      	ldr	r2, [r7, #20]
 8003128:	4313      	orrs	r3, r2
 800312a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003130:	2b00      	cmp	r3, #0
 8003132:	d00e      	beq.n	8003152 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003134:	6878      	ldr	r0, [r7, #4]
 8003136:	f000 fb01 	bl	800373c <DMA_CheckFifoParam>
 800313a:	4603      	mov	r3, r0
 800313c:	2b00      	cmp	r3, #0
 800313e:	d008      	beq.n	8003152 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	2240      	movs	r2, #64	; 0x40
 8003144:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2201      	movs	r2, #1
 800314a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800314e:	2301      	movs	r3, #1
 8003150:	e016      	b.n	8003180 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	697a      	ldr	r2, [r7, #20]
 8003158:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800315a:	6878      	ldr	r0, [r7, #4]
 800315c:	f000 fab8 	bl	80036d0 <DMA_CalcBaseAndBitshift>
 8003160:	4603      	mov	r3, r0
 8003162:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003168:	223f      	movs	r2, #63	; 0x3f
 800316a:	409a      	lsls	r2, r3
 800316c:	68fb      	ldr	r3, [r7, #12]
 800316e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	2200      	movs	r2, #0
 8003174:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2201      	movs	r2, #1
 800317a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800317e:	2300      	movs	r3, #0
}
 8003180:	4618      	mov	r0, r3
 8003182:	3718      	adds	r7, #24
 8003184:	46bd      	mov	sp, r7
 8003186:	bd80      	pop	{r7, pc}
 8003188:	f010803f 	.word	0xf010803f

0800318c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800318c:	b580      	push	{r7, lr}
 800318e:	b086      	sub	sp, #24
 8003190:	af00      	add	r7, sp, #0
 8003192:	60f8      	str	r0, [r7, #12]
 8003194:	60b9      	str	r1, [r7, #8]
 8003196:	607a      	str	r2, [r7, #4]
 8003198:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800319a:	2300      	movs	r3, #0
 800319c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800319e:	68fb      	ldr	r3, [r7, #12]
 80031a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031a2:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80031aa:	2b01      	cmp	r3, #1
 80031ac:	d101      	bne.n	80031b2 <HAL_DMA_Start_IT+0x26>
 80031ae:	2302      	movs	r3, #2
 80031b0:	e040      	b.n	8003234 <HAL_DMA_Start_IT+0xa8>
 80031b2:	68fb      	ldr	r3, [r7, #12]
 80031b4:	2201      	movs	r2, #1
 80031b6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80031ba:	68fb      	ldr	r3, [r7, #12]
 80031bc:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80031c0:	b2db      	uxtb	r3, r3
 80031c2:	2b01      	cmp	r3, #1
 80031c4:	d12f      	bne.n	8003226 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	2202      	movs	r2, #2
 80031ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80031ce:	68fb      	ldr	r3, [r7, #12]
 80031d0:	2200      	movs	r2, #0
 80031d2:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80031d4:	683b      	ldr	r3, [r7, #0]
 80031d6:	687a      	ldr	r2, [r7, #4]
 80031d8:	68b9      	ldr	r1, [r7, #8]
 80031da:	68f8      	ldr	r0, [r7, #12]
 80031dc:	f000 fa4a 	bl	8003674 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80031e4:	223f      	movs	r2, #63	; 0x3f
 80031e6:	409a      	lsls	r2, r3
 80031e8:	693b      	ldr	r3, [r7, #16]
 80031ea:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	681a      	ldr	r2, [r3, #0]
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f042 0216 	orr.w	r2, r2, #22
 80031fa:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003200:	2b00      	cmp	r3, #0
 8003202:	d007      	beq.n	8003214 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	681a      	ldr	r2, [r3, #0]
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f042 0208 	orr.w	r2, r2, #8
 8003212:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	681a      	ldr	r2, [r3, #0]
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f042 0201 	orr.w	r2, r2, #1
 8003222:	601a      	str	r2, [r3, #0]
 8003224:	e005      	b.n	8003232 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2200      	movs	r2, #0
 800322a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800322e:	2302      	movs	r3, #2
 8003230:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003232:	7dfb      	ldrb	r3, [r7, #23]
}
 8003234:	4618      	mov	r0, r3
 8003236:	3718      	adds	r7, #24
 8003238:	46bd      	mov	sp, r7
 800323a:	bd80      	pop	{r7, pc}

0800323c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	b084      	sub	sp, #16
 8003240:	af00      	add	r7, sp, #0
 8003242:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003248:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800324a:	f7ff fddf 	bl	8002e0c <HAL_GetTick>
 800324e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003256:	b2db      	uxtb	r3, r3
 8003258:	2b02      	cmp	r3, #2
 800325a:	d008      	beq.n	800326e <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2280      	movs	r2, #128	; 0x80
 8003260:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	2200      	movs	r2, #0
 8003266:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800326a:	2301      	movs	r3, #1
 800326c:	e052      	b.n	8003314 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	681a      	ldr	r2, [r3, #0]
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	f022 0216 	bic.w	r2, r2, #22
 800327c:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	695a      	ldr	r2, [r3, #20]
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800328c:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003292:	2b00      	cmp	r3, #0
 8003294:	d103      	bne.n	800329e <HAL_DMA_Abort+0x62>
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800329a:	2b00      	cmp	r3, #0
 800329c:	d007      	beq.n	80032ae <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	681a      	ldr	r2, [r3, #0]
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f022 0208 	bic.w	r2, r2, #8
 80032ac:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	681a      	ldr	r2, [r3, #0]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f022 0201 	bic.w	r2, r2, #1
 80032bc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80032be:	e013      	b.n	80032e8 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80032c0:	f7ff fda4 	bl	8002e0c <HAL_GetTick>
 80032c4:	4602      	mov	r2, r0
 80032c6:	68bb      	ldr	r3, [r7, #8]
 80032c8:	1ad3      	subs	r3, r2, r3
 80032ca:	2b05      	cmp	r3, #5
 80032cc:	d90c      	bls.n	80032e8 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2220      	movs	r2, #32
 80032d2:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	2203      	movs	r2, #3
 80032d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2200      	movs	r2, #0
 80032e0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80032e4:	2303      	movs	r3, #3
 80032e6:	e015      	b.n	8003314 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	f003 0301 	and.w	r3, r3, #1
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d1e4      	bne.n	80032c0 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032fa:	223f      	movs	r2, #63	; 0x3f
 80032fc:	409a      	lsls	r2, r3
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	2201      	movs	r2, #1
 8003306:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	2200      	movs	r2, #0
 800330e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003312:	2300      	movs	r3, #0
}
 8003314:	4618      	mov	r0, r3
 8003316:	3710      	adds	r7, #16
 8003318:	46bd      	mov	sp, r7
 800331a:	bd80      	pop	{r7, pc}

0800331c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800331c:	b480      	push	{r7}
 800331e:	b083      	sub	sp, #12
 8003320:	af00      	add	r7, sp, #0
 8003322:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800332a:	b2db      	uxtb	r3, r3
 800332c:	2b02      	cmp	r3, #2
 800332e:	d004      	beq.n	800333a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2280      	movs	r2, #128	; 0x80
 8003334:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8003336:	2301      	movs	r3, #1
 8003338:	e00c      	b.n	8003354 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	2205      	movs	r2, #5
 800333e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	681a      	ldr	r2, [r3, #0]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f022 0201 	bic.w	r2, r2, #1
 8003350:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003352:	2300      	movs	r3, #0
}
 8003354:	4618      	mov	r0, r3
 8003356:	370c      	adds	r7, #12
 8003358:	46bd      	mov	sp, r7
 800335a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335e:	4770      	bx	lr

08003360 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003360:	b580      	push	{r7, lr}
 8003362:	b086      	sub	sp, #24
 8003364:	af00      	add	r7, sp, #0
 8003366:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003368:	2300      	movs	r3, #0
 800336a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800336c:	4b8e      	ldr	r3, [pc, #568]	; (80035a8 <HAL_DMA_IRQHandler+0x248>)
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4a8e      	ldr	r2, [pc, #568]	; (80035ac <HAL_DMA_IRQHandler+0x24c>)
 8003372:	fba2 2303 	umull	r2, r3, r2, r3
 8003376:	0a9b      	lsrs	r3, r3, #10
 8003378:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800337e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003380:	693b      	ldr	r3, [r7, #16]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800338a:	2208      	movs	r2, #8
 800338c:	409a      	lsls	r2, r3
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	4013      	ands	r3, r2
 8003392:	2b00      	cmp	r3, #0
 8003394:	d01a      	beq.n	80033cc <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f003 0304 	and.w	r3, r3, #4
 80033a0:	2b00      	cmp	r3, #0
 80033a2:	d013      	beq.n	80033cc <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	681a      	ldr	r2, [r3, #0]
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f022 0204 	bic.w	r2, r2, #4
 80033b2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033b8:	2208      	movs	r2, #8
 80033ba:	409a      	lsls	r2, r3
 80033bc:	693b      	ldr	r3, [r7, #16]
 80033be:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033c4:	f043 0201 	orr.w	r2, r3, #1
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033d0:	2201      	movs	r2, #1
 80033d2:	409a      	lsls	r2, r3
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	4013      	ands	r3, r2
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d012      	beq.n	8003402 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	695b      	ldr	r3, [r3, #20]
 80033e2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d00b      	beq.n	8003402 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80033ee:	2201      	movs	r2, #1
 80033f0:	409a      	lsls	r2, r3
 80033f2:	693b      	ldr	r3, [r7, #16]
 80033f4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033fa:	f043 0202 	orr.w	r2, r3, #2
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003406:	2204      	movs	r2, #4
 8003408:	409a      	lsls	r2, r3
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	4013      	ands	r3, r2
 800340e:	2b00      	cmp	r3, #0
 8003410:	d012      	beq.n	8003438 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	f003 0302 	and.w	r3, r3, #2
 800341c:	2b00      	cmp	r3, #0
 800341e:	d00b      	beq.n	8003438 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003424:	2204      	movs	r2, #4
 8003426:	409a      	lsls	r2, r3
 8003428:	693b      	ldr	r3, [r7, #16]
 800342a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003430:	f043 0204 	orr.w	r2, r3, #4
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003438:	687b      	ldr	r3, [r7, #4]
 800343a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800343c:	2210      	movs	r2, #16
 800343e:	409a      	lsls	r2, r3
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	4013      	ands	r3, r2
 8003444:	2b00      	cmp	r3, #0
 8003446:	d043      	beq.n	80034d0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f003 0308 	and.w	r3, r3, #8
 8003452:	2b00      	cmp	r3, #0
 8003454:	d03c      	beq.n	80034d0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800345a:	2210      	movs	r2, #16
 800345c:	409a      	lsls	r2, r3
 800345e:	693b      	ldr	r3, [r7, #16]
 8003460:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800346c:	2b00      	cmp	r3, #0
 800346e:	d018      	beq.n	80034a2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800347a:	2b00      	cmp	r3, #0
 800347c:	d108      	bne.n	8003490 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003482:	2b00      	cmp	r3, #0
 8003484:	d024      	beq.n	80034d0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003486:	687b      	ldr	r3, [r7, #4]
 8003488:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800348a:	6878      	ldr	r0, [r7, #4]
 800348c:	4798      	blx	r3
 800348e:	e01f      	b.n	80034d0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003494:	2b00      	cmp	r3, #0
 8003496:	d01b      	beq.n	80034d0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800349c:	6878      	ldr	r0, [r7, #4]
 800349e:	4798      	blx	r3
 80034a0:	e016      	b.n	80034d0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d107      	bne.n	80034c0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	681a      	ldr	r2, [r3, #0]
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	f022 0208 	bic.w	r2, r2, #8
 80034be:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80034c0:	687b      	ldr	r3, [r7, #4]
 80034c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	d003      	beq.n	80034d0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034cc:	6878      	ldr	r0, [r7, #4]
 80034ce:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034d4:	2220      	movs	r2, #32
 80034d6:	409a      	lsls	r2, r3
 80034d8:	68fb      	ldr	r3, [r7, #12]
 80034da:	4013      	ands	r3, r2
 80034dc:	2b00      	cmp	r3, #0
 80034de:	f000 808f 	beq.w	8003600 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	f003 0310 	and.w	r3, r3, #16
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	f000 8087 	beq.w	8003600 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80034f6:	2220      	movs	r2, #32
 80034f8:	409a      	lsls	r2, r3
 80034fa:	693b      	ldr	r3, [r7, #16]
 80034fc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003504:	b2db      	uxtb	r3, r3
 8003506:	2b05      	cmp	r3, #5
 8003508:	d136      	bne.n	8003578 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f022 0216 	bic.w	r2, r2, #22
 8003518:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	695a      	ldr	r2, [r3, #20]
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003528:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800352e:	2b00      	cmp	r3, #0
 8003530:	d103      	bne.n	800353a <HAL_DMA_IRQHandler+0x1da>
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003536:	2b00      	cmp	r3, #0
 8003538:	d007      	beq.n	800354a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f022 0208 	bic.w	r2, r2, #8
 8003548:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800354e:	223f      	movs	r2, #63	; 0x3f
 8003550:	409a      	lsls	r2, r3
 8003552:	693b      	ldr	r3, [r7, #16]
 8003554:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2201      	movs	r2, #1
 800355a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	2200      	movs	r2, #0
 8003562:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800356a:	2b00      	cmp	r3, #0
 800356c:	d07e      	beq.n	800366c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003572:	6878      	ldr	r0, [r7, #4]
 8003574:	4798      	blx	r3
        }
        return;
 8003576:	e079      	b.n	800366c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	681b      	ldr	r3, [r3, #0]
 800357e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003582:	2b00      	cmp	r3, #0
 8003584:	d01d      	beq.n	80035c2 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	681b      	ldr	r3, [r3, #0]
 800358c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003590:	2b00      	cmp	r3, #0
 8003592:	d10d      	bne.n	80035b0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003598:	2b00      	cmp	r3, #0
 800359a:	d031      	beq.n	8003600 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035a0:	6878      	ldr	r0, [r7, #4]
 80035a2:	4798      	blx	r3
 80035a4:	e02c      	b.n	8003600 <HAL_DMA_IRQHandler+0x2a0>
 80035a6:	bf00      	nop
 80035a8:	20000808 	.word	0x20000808
 80035ac:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d023      	beq.n	8003600 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035bc:	6878      	ldr	r0, [r7, #4]
 80035be:	4798      	blx	r3
 80035c0:	e01e      	b.n	8003600 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d10f      	bne.n	80035f0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	681a      	ldr	r2, [r3, #0]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f022 0210 	bic.w	r2, r2, #16
 80035de:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	2201      	movs	r2, #1
 80035e4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	2200      	movs	r2, #0
 80035ec:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d003      	beq.n	8003600 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035fc:	6878      	ldr	r0, [r7, #4]
 80035fe:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003604:	2b00      	cmp	r3, #0
 8003606:	d032      	beq.n	800366e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800360c:	f003 0301 	and.w	r3, r3, #1
 8003610:	2b00      	cmp	r3, #0
 8003612:	d022      	beq.n	800365a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	2205      	movs	r2, #5
 8003618:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	681a      	ldr	r2, [r3, #0]
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	f022 0201 	bic.w	r2, r2, #1
 800362a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800362c:	68bb      	ldr	r3, [r7, #8]
 800362e:	3301      	adds	r3, #1
 8003630:	60bb      	str	r3, [r7, #8]
 8003632:	697a      	ldr	r2, [r7, #20]
 8003634:	429a      	cmp	r2, r3
 8003636:	d307      	bcc.n	8003648 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f003 0301 	and.w	r3, r3, #1
 8003642:	2b00      	cmp	r3, #0
 8003644:	d1f2      	bne.n	800362c <HAL_DMA_IRQHandler+0x2cc>
 8003646:	e000      	b.n	800364a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003648:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2201      	movs	r2, #1
 800364e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2200      	movs	r2, #0
 8003656:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800365e:	2b00      	cmp	r3, #0
 8003660:	d005      	beq.n	800366e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003666:	6878      	ldr	r0, [r7, #4]
 8003668:	4798      	blx	r3
 800366a:	e000      	b.n	800366e <HAL_DMA_IRQHandler+0x30e>
        return;
 800366c:	bf00      	nop
    }
  }
}
 800366e:	3718      	adds	r7, #24
 8003670:	46bd      	mov	sp, r7
 8003672:	bd80      	pop	{r7, pc}

08003674 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003674:	b480      	push	{r7}
 8003676:	b085      	sub	sp, #20
 8003678:	af00      	add	r7, sp, #0
 800367a:	60f8      	str	r0, [r7, #12]
 800367c:	60b9      	str	r1, [r7, #8]
 800367e:	607a      	str	r2, [r7, #4]
 8003680:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	681a      	ldr	r2, [r3, #0]
 8003688:	68fb      	ldr	r3, [r7, #12]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003690:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003692:	68fb      	ldr	r3, [r7, #12]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	683a      	ldr	r2, [r7, #0]
 8003698:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	689b      	ldr	r3, [r3, #8]
 800369e:	2b40      	cmp	r3, #64	; 0x40
 80036a0:	d108      	bne.n	80036b4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	687a      	ldr	r2, [r7, #4]
 80036a8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	68ba      	ldr	r2, [r7, #8]
 80036b0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80036b2:	e007      	b.n	80036c4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	68ba      	ldr	r2, [r7, #8]
 80036ba:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80036bc:	68fb      	ldr	r3, [r7, #12]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	687a      	ldr	r2, [r7, #4]
 80036c2:	60da      	str	r2, [r3, #12]
}
 80036c4:	bf00      	nop
 80036c6:	3714      	adds	r7, #20
 80036c8:	46bd      	mov	sp, r7
 80036ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ce:	4770      	bx	lr

080036d0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80036d0:	b480      	push	{r7}
 80036d2:	b085      	sub	sp, #20
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	b2db      	uxtb	r3, r3
 80036de:	3b10      	subs	r3, #16
 80036e0:	4a14      	ldr	r2, [pc, #80]	; (8003734 <DMA_CalcBaseAndBitshift+0x64>)
 80036e2:	fba2 2303 	umull	r2, r3, r2, r3
 80036e6:	091b      	lsrs	r3, r3, #4
 80036e8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80036ea:	4a13      	ldr	r2, [pc, #76]	; (8003738 <DMA_CalcBaseAndBitshift+0x68>)
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	4413      	add	r3, r2
 80036f0:	781b      	ldrb	r3, [r3, #0]
 80036f2:	461a      	mov	r2, r3
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	2b03      	cmp	r3, #3
 80036fc:	d909      	bls.n	8003712 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003706:	f023 0303 	bic.w	r3, r3, #3
 800370a:	1d1a      	adds	r2, r3, #4
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	659a      	str	r2, [r3, #88]	; 0x58
 8003710:	e007      	b.n	8003722 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800371a:	f023 0303 	bic.w	r3, r3, #3
 800371e:	687a      	ldr	r2, [r7, #4]
 8003720:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003726:	4618      	mov	r0, r3
 8003728:	3714      	adds	r7, #20
 800372a:	46bd      	mov	sp, r7
 800372c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003730:	4770      	bx	lr
 8003732:	bf00      	nop
 8003734:	aaaaaaab 	.word	0xaaaaaaab
 8003738:	0800c0d8 	.word	0x0800c0d8

0800373c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800373c:	b480      	push	{r7}
 800373e:	b085      	sub	sp, #20
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003744:	2300      	movs	r3, #0
 8003746:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800374c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	699b      	ldr	r3, [r3, #24]
 8003752:	2b00      	cmp	r3, #0
 8003754:	d11f      	bne.n	8003796 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003756:	68bb      	ldr	r3, [r7, #8]
 8003758:	2b03      	cmp	r3, #3
 800375a:	d856      	bhi.n	800380a <DMA_CheckFifoParam+0xce>
 800375c:	a201      	add	r2, pc, #4	; (adr r2, 8003764 <DMA_CheckFifoParam+0x28>)
 800375e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003762:	bf00      	nop
 8003764:	08003775 	.word	0x08003775
 8003768:	08003787 	.word	0x08003787
 800376c:	08003775 	.word	0x08003775
 8003770:	0800380b 	.word	0x0800380b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003778:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800377c:	2b00      	cmp	r3, #0
 800377e:	d046      	beq.n	800380e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003780:	2301      	movs	r3, #1
 8003782:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003784:	e043      	b.n	800380e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800378a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800378e:	d140      	bne.n	8003812 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003790:	2301      	movs	r3, #1
 8003792:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003794:	e03d      	b.n	8003812 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	699b      	ldr	r3, [r3, #24]
 800379a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800379e:	d121      	bne.n	80037e4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	2b03      	cmp	r3, #3
 80037a4:	d837      	bhi.n	8003816 <DMA_CheckFifoParam+0xda>
 80037a6:	a201      	add	r2, pc, #4	; (adr r2, 80037ac <DMA_CheckFifoParam+0x70>)
 80037a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037ac:	080037bd 	.word	0x080037bd
 80037b0:	080037c3 	.word	0x080037c3
 80037b4:	080037bd 	.word	0x080037bd
 80037b8:	080037d5 	.word	0x080037d5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80037bc:	2301      	movs	r3, #1
 80037be:	73fb      	strb	r3, [r7, #15]
      break;
 80037c0:	e030      	b.n	8003824 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037c6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d025      	beq.n	800381a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80037d2:	e022      	b.n	800381a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037d8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80037dc:	d11f      	bne.n	800381e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80037de:	2301      	movs	r3, #1
 80037e0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80037e2:	e01c      	b.n	800381e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80037e4:	68bb      	ldr	r3, [r7, #8]
 80037e6:	2b02      	cmp	r3, #2
 80037e8:	d903      	bls.n	80037f2 <DMA_CheckFifoParam+0xb6>
 80037ea:	68bb      	ldr	r3, [r7, #8]
 80037ec:	2b03      	cmp	r3, #3
 80037ee:	d003      	beq.n	80037f8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80037f0:	e018      	b.n	8003824 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80037f2:	2301      	movs	r3, #1
 80037f4:	73fb      	strb	r3, [r7, #15]
      break;
 80037f6:	e015      	b.n	8003824 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037fc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003800:	2b00      	cmp	r3, #0
 8003802:	d00e      	beq.n	8003822 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003804:	2301      	movs	r3, #1
 8003806:	73fb      	strb	r3, [r7, #15]
      break;
 8003808:	e00b      	b.n	8003822 <DMA_CheckFifoParam+0xe6>
      break;
 800380a:	bf00      	nop
 800380c:	e00a      	b.n	8003824 <DMA_CheckFifoParam+0xe8>
      break;
 800380e:	bf00      	nop
 8003810:	e008      	b.n	8003824 <DMA_CheckFifoParam+0xe8>
      break;
 8003812:	bf00      	nop
 8003814:	e006      	b.n	8003824 <DMA_CheckFifoParam+0xe8>
      break;
 8003816:	bf00      	nop
 8003818:	e004      	b.n	8003824 <DMA_CheckFifoParam+0xe8>
      break;
 800381a:	bf00      	nop
 800381c:	e002      	b.n	8003824 <DMA_CheckFifoParam+0xe8>
      break;   
 800381e:	bf00      	nop
 8003820:	e000      	b.n	8003824 <DMA_CheckFifoParam+0xe8>
      break;
 8003822:	bf00      	nop
    }
  } 
  
  return status; 
 8003824:	7bfb      	ldrb	r3, [r7, #15]
}
 8003826:	4618      	mov	r0, r3
 8003828:	3714      	adds	r7, #20
 800382a:	46bd      	mov	sp, r7
 800382c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003830:	4770      	bx	lr
 8003832:	bf00      	nop

08003834 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003834:	b480      	push	{r7}
 8003836:	b089      	sub	sp, #36	; 0x24
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
 800383c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800383e:	2300      	movs	r3, #0
 8003840:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003842:	2300      	movs	r3, #0
 8003844:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003846:	2300      	movs	r3, #0
 8003848:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800384a:	2300      	movs	r3, #0
 800384c:	61fb      	str	r3, [r7, #28]
 800384e:	e177      	b.n	8003b40 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003850:	2201      	movs	r2, #1
 8003852:	69fb      	ldr	r3, [r7, #28]
 8003854:	fa02 f303 	lsl.w	r3, r2, r3
 8003858:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800385a:	683b      	ldr	r3, [r7, #0]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	697a      	ldr	r2, [r7, #20]
 8003860:	4013      	ands	r3, r2
 8003862:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003864:	693a      	ldr	r2, [r7, #16]
 8003866:	697b      	ldr	r3, [r7, #20]
 8003868:	429a      	cmp	r2, r3
 800386a:	f040 8166 	bne.w	8003b3a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800386e:	683b      	ldr	r3, [r7, #0]
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	f003 0303 	and.w	r3, r3, #3
 8003876:	2b01      	cmp	r3, #1
 8003878:	d005      	beq.n	8003886 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800387a:	683b      	ldr	r3, [r7, #0]
 800387c:	685b      	ldr	r3, [r3, #4]
 800387e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003882:	2b02      	cmp	r3, #2
 8003884:	d130      	bne.n	80038e8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	689b      	ldr	r3, [r3, #8]
 800388a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800388c:	69fb      	ldr	r3, [r7, #28]
 800388e:	005b      	lsls	r3, r3, #1
 8003890:	2203      	movs	r2, #3
 8003892:	fa02 f303 	lsl.w	r3, r2, r3
 8003896:	43db      	mvns	r3, r3
 8003898:	69ba      	ldr	r2, [r7, #24]
 800389a:	4013      	ands	r3, r2
 800389c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	68da      	ldr	r2, [r3, #12]
 80038a2:	69fb      	ldr	r3, [r7, #28]
 80038a4:	005b      	lsls	r3, r3, #1
 80038a6:	fa02 f303 	lsl.w	r3, r2, r3
 80038aa:	69ba      	ldr	r2, [r7, #24]
 80038ac:	4313      	orrs	r3, r2
 80038ae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	69ba      	ldr	r2, [r7, #24]
 80038b4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	685b      	ldr	r3, [r3, #4]
 80038ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80038bc:	2201      	movs	r2, #1
 80038be:	69fb      	ldr	r3, [r7, #28]
 80038c0:	fa02 f303 	lsl.w	r3, r2, r3
 80038c4:	43db      	mvns	r3, r3
 80038c6:	69ba      	ldr	r2, [r7, #24]
 80038c8:	4013      	ands	r3, r2
 80038ca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80038cc:	683b      	ldr	r3, [r7, #0]
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	091b      	lsrs	r3, r3, #4
 80038d2:	f003 0201 	and.w	r2, r3, #1
 80038d6:	69fb      	ldr	r3, [r7, #28]
 80038d8:	fa02 f303 	lsl.w	r3, r2, r3
 80038dc:	69ba      	ldr	r2, [r7, #24]
 80038de:	4313      	orrs	r3, r2
 80038e0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	69ba      	ldr	r2, [r7, #24]
 80038e6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80038e8:	683b      	ldr	r3, [r7, #0]
 80038ea:	685b      	ldr	r3, [r3, #4]
 80038ec:	f003 0303 	and.w	r3, r3, #3
 80038f0:	2b03      	cmp	r3, #3
 80038f2:	d017      	beq.n	8003924 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	68db      	ldr	r3, [r3, #12]
 80038f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80038fa:	69fb      	ldr	r3, [r7, #28]
 80038fc:	005b      	lsls	r3, r3, #1
 80038fe:	2203      	movs	r2, #3
 8003900:	fa02 f303 	lsl.w	r3, r2, r3
 8003904:	43db      	mvns	r3, r3
 8003906:	69ba      	ldr	r2, [r7, #24]
 8003908:	4013      	ands	r3, r2
 800390a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800390c:	683b      	ldr	r3, [r7, #0]
 800390e:	689a      	ldr	r2, [r3, #8]
 8003910:	69fb      	ldr	r3, [r7, #28]
 8003912:	005b      	lsls	r3, r3, #1
 8003914:	fa02 f303 	lsl.w	r3, r2, r3
 8003918:	69ba      	ldr	r2, [r7, #24]
 800391a:	4313      	orrs	r3, r2
 800391c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	69ba      	ldr	r2, [r7, #24]
 8003922:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	f003 0303 	and.w	r3, r3, #3
 800392c:	2b02      	cmp	r3, #2
 800392e:	d123      	bne.n	8003978 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003930:	69fb      	ldr	r3, [r7, #28]
 8003932:	08da      	lsrs	r2, r3, #3
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	3208      	adds	r2, #8
 8003938:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800393c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800393e:	69fb      	ldr	r3, [r7, #28]
 8003940:	f003 0307 	and.w	r3, r3, #7
 8003944:	009b      	lsls	r3, r3, #2
 8003946:	220f      	movs	r2, #15
 8003948:	fa02 f303 	lsl.w	r3, r2, r3
 800394c:	43db      	mvns	r3, r3
 800394e:	69ba      	ldr	r2, [r7, #24]
 8003950:	4013      	ands	r3, r2
 8003952:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	691a      	ldr	r2, [r3, #16]
 8003958:	69fb      	ldr	r3, [r7, #28]
 800395a:	f003 0307 	and.w	r3, r3, #7
 800395e:	009b      	lsls	r3, r3, #2
 8003960:	fa02 f303 	lsl.w	r3, r2, r3
 8003964:	69ba      	ldr	r2, [r7, #24]
 8003966:	4313      	orrs	r3, r2
 8003968:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800396a:	69fb      	ldr	r3, [r7, #28]
 800396c:	08da      	lsrs	r2, r3, #3
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	3208      	adds	r2, #8
 8003972:	69b9      	ldr	r1, [r7, #24]
 8003974:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800397e:	69fb      	ldr	r3, [r7, #28]
 8003980:	005b      	lsls	r3, r3, #1
 8003982:	2203      	movs	r2, #3
 8003984:	fa02 f303 	lsl.w	r3, r2, r3
 8003988:	43db      	mvns	r3, r3
 800398a:	69ba      	ldr	r2, [r7, #24]
 800398c:	4013      	ands	r3, r2
 800398e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003990:	683b      	ldr	r3, [r7, #0]
 8003992:	685b      	ldr	r3, [r3, #4]
 8003994:	f003 0203 	and.w	r2, r3, #3
 8003998:	69fb      	ldr	r3, [r7, #28]
 800399a:	005b      	lsls	r3, r3, #1
 800399c:	fa02 f303 	lsl.w	r3, r2, r3
 80039a0:	69ba      	ldr	r2, [r7, #24]
 80039a2:	4313      	orrs	r3, r2
 80039a4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	69ba      	ldr	r2, [r7, #24]
 80039aa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80039ac:	683b      	ldr	r3, [r7, #0]
 80039ae:	685b      	ldr	r3, [r3, #4]
 80039b0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	f000 80c0 	beq.w	8003b3a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80039ba:	2300      	movs	r3, #0
 80039bc:	60fb      	str	r3, [r7, #12]
 80039be:	4b66      	ldr	r3, [pc, #408]	; (8003b58 <HAL_GPIO_Init+0x324>)
 80039c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039c2:	4a65      	ldr	r2, [pc, #404]	; (8003b58 <HAL_GPIO_Init+0x324>)
 80039c4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80039c8:	6453      	str	r3, [r2, #68]	; 0x44
 80039ca:	4b63      	ldr	r3, [pc, #396]	; (8003b58 <HAL_GPIO_Init+0x324>)
 80039cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039ce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80039d2:	60fb      	str	r3, [r7, #12]
 80039d4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80039d6:	4a61      	ldr	r2, [pc, #388]	; (8003b5c <HAL_GPIO_Init+0x328>)
 80039d8:	69fb      	ldr	r3, [r7, #28]
 80039da:	089b      	lsrs	r3, r3, #2
 80039dc:	3302      	adds	r3, #2
 80039de:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039e2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80039e4:	69fb      	ldr	r3, [r7, #28]
 80039e6:	f003 0303 	and.w	r3, r3, #3
 80039ea:	009b      	lsls	r3, r3, #2
 80039ec:	220f      	movs	r2, #15
 80039ee:	fa02 f303 	lsl.w	r3, r2, r3
 80039f2:	43db      	mvns	r3, r3
 80039f4:	69ba      	ldr	r2, [r7, #24]
 80039f6:	4013      	ands	r3, r2
 80039f8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	4a58      	ldr	r2, [pc, #352]	; (8003b60 <HAL_GPIO_Init+0x32c>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d037      	beq.n	8003a72 <HAL_GPIO_Init+0x23e>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	4a57      	ldr	r2, [pc, #348]	; (8003b64 <HAL_GPIO_Init+0x330>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d031      	beq.n	8003a6e <HAL_GPIO_Init+0x23a>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	4a56      	ldr	r2, [pc, #344]	; (8003b68 <HAL_GPIO_Init+0x334>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d02b      	beq.n	8003a6a <HAL_GPIO_Init+0x236>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	4a55      	ldr	r2, [pc, #340]	; (8003b6c <HAL_GPIO_Init+0x338>)
 8003a16:	4293      	cmp	r3, r2
 8003a18:	d025      	beq.n	8003a66 <HAL_GPIO_Init+0x232>
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	4a54      	ldr	r2, [pc, #336]	; (8003b70 <HAL_GPIO_Init+0x33c>)
 8003a1e:	4293      	cmp	r3, r2
 8003a20:	d01f      	beq.n	8003a62 <HAL_GPIO_Init+0x22e>
 8003a22:	687b      	ldr	r3, [r7, #4]
 8003a24:	4a53      	ldr	r2, [pc, #332]	; (8003b74 <HAL_GPIO_Init+0x340>)
 8003a26:	4293      	cmp	r3, r2
 8003a28:	d019      	beq.n	8003a5e <HAL_GPIO_Init+0x22a>
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	4a52      	ldr	r2, [pc, #328]	; (8003b78 <HAL_GPIO_Init+0x344>)
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	d013      	beq.n	8003a5a <HAL_GPIO_Init+0x226>
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	4a51      	ldr	r2, [pc, #324]	; (8003b7c <HAL_GPIO_Init+0x348>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d00d      	beq.n	8003a56 <HAL_GPIO_Init+0x222>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	4a50      	ldr	r2, [pc, #320]	; (8003b80 <HAL_GPIO_Init+0x34c>)
 8003a3e:	4293      	cmp	r3, r2
 8003a40:	d007      	beq.n	8003a52 <HAL_GPIO_Init+0x21e>
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	4a4f      	ldr	r2, [pc, #316]	; (8003b84 <HAL_GPIO_Init+0x350>)
 8003a46:	4293      	cmp	r3, r2
 8003a48:	d101      	bne.n	8003a4e <HAL_GPIO_Init+0x21a>
 8003a4a:	2309      	movs	r3, #9
 8003a4c:	e012      	b.n	8003a74 <HAL_GPIO_Init+0x240>
 8003a4e:	230a      	movs	r3, #10
 8003a50:	e010      	b.n	8003a74 <HAL_GPIO_Init+0x240>
 8003a52:	2308      	movs	r3, #8
 8003a54:	e00e      	b.n	8003a74 <HAL_GPIO_Init+0x240>
 8003a56:	2307      	movs	r3, #7
 8003a58:	e00c      	b.n	8003a74 <HAL_GPIO_Init+0x240>
 8003a5a:	2306      	movs	r3, #6
 8003a5c:	e00a      	b.n	8003a74 <HAL_GPIO_Init+0x240>
 8003a5e:	2305      	movs	r3, #5
 8003a60:	e008      	b.n	8003a74 <HAL_GPIO_Init+0x240>
 8003a62:	2304      	movs	r3, #4
 8003a64:	e006      	b.n	8003a74 <HAL_GPIO_Init+0x240>
 8003a66:	2303      	movs	r3, #3
 8003a68:	e004      	b.n	8003a74 <HAL_GPIO_Init+0x240>
 8003a6a:	2302      	movs	r3, #2
 8003a6c:	e002      	b.n	8003a74 <HAL_GPIO_Init+0x240>
 8003a6e:	2301      	movs	r3, #1
 8003a70:	e000      	b.n	8003a74 <HAL_GPIO_Init+0x240>
 8003a72:	2300      	movs	r3, #0
 8003a74:	69fa      	ldr	r2, [r7, #28]
 8003a76:	f002 0203 	and.w	r2, r2, #3
 8003a7a:	0092      	lsls	r2, r2, #2
 8003a7c:	4093      	lsls	r3, r2
 8003a7e:	69ba      	ldr	r2, [r7, #24]
 8003a80:	4313      	orrs	r3, r2
 8003a82:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003a84:	4935      	ldr	r1, [pc, #212]	; (8003b5c <HAL_GPIO_Init+0x328>)
 8003a86:	69fb      	ldr	r3, [r7, #28]
 8003a88:	089b      	lsrs	r3, r3, #2
 8003a8a:	3302      	adds	r3, #2
 8003a8c:	69ba      	ldr	r2, [r7, #24]
 8003a8e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003a92:	4b3d      	ldr	r3, [pc, #244]	; (8003b88 <HAL_GPIO_Init+0x354>)
 8003a94:	689b      	ldr	r3, [r3, #8]
 8003a96:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a98:	693b      	ldr	r3, [r7, #16]
 8003a9a:	43db      	mvns	r3, r3
 8003a9c:	69ba      	ldr	r2, [r7, #24]
 8003a9e:	4013      	ands	r3, r2
 8003aa0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003aa2:	683b      	ldr	r3, [r7, #0]
 8003aa4:	685b      	ldr	r3, [r3, #4]
 8003aa6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d003      	beq.n	8003ab6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003aae:	69ba      	ldr	r2, [r7, #24]
 8003ab0:	693b      	ldr	r3, [r7, #16]
 8003ab2:	4313      	orrs	r3, r2
 8003ab4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003ab6:	4a34      	ldr	r2, [pc, #208]	; (8003b88 <HAL_GPIO_Init+0x354>)
 8003ab8:	69bb      	ldr	r3, [r7, #24]
 8003aba:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003abc:	4b32      	ldr	r3, [pc, #200]	; (8003b88 <HAL_GPIO_Init+0x354>)
 8003abe:	68db      	ldr	r3, [r3, #12]
 8003ac0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ac2:	693b      	ldr	r3, [r7, #16]
 8003ac4:	43db      	mvns	r3, r3
 8003ac6:	69ba      	ldr	r2, [r7, #24]
 8003ac8:	4013      	ands	r3, r2
 8003aca:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	685b      	ldr	r3, [r3, #4]
 8003ad0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d003      	beq.n	8003ae0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003ad8:	69ba      	ldr	r2, [r7, #24]
 8003ada:	693b      	ldr	r3, [r7, #16]
 8003adc:	4313      	orrs	r3, r2
 8003ade:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003ae0:	4a29      	ldr	r2, [pc, #164]	; (8003b88 <HAL_GPIO_Init+0x354>)
 8003ae2:	69bb      	ldr	r3, [r7, #24]
 8003ae4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003ae6:	4b28      	ldr	r3, [pc, #160]	; (8003b88 <HAL_GPIO_Init+0x354>)
 8003ae8:	685b      	ldr	r3, [r3, #4]
 8003aea:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003aec:	693b      	ldr	r3, [r7, #16]
 8003aee:	43db      	mvns	r3, r3
 8003af0:	69ba      	ldr	r2, [r7, #24]
 8003af2:	4013      	ands	r3, r2
 8003af4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003af6:	683b      	ldr	r3, [r7, #0]
 8003af8:	685b      	ldr	r3, [r3, #4]
 8003afa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d003      	beq.n	8003b0a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8003b02:	69ba      	ldr	r2, [r7, #24]
 8003b04:	693b      	ldr	r3, [r7, #16]
 8003b06:	4313      	orrs	r3, r2
 8003b08:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003b0a:	4a1f      	ldr	r2, [pc, #124]	; (8003b88 <HAL_GPIO_Init+0x354>)
 8003b0c:	69bb      	ldr	r3, [r7, #24]
 8003b0e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003b10:	4b1d      	ldr	r3, [pc, #116]	; (8003b88 <HAL_GPIO_Init+0x354>)
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003b16:	693b      	ldr	r3, [r7, #16]
 8003b18:	43db      	mvns	r3, r3
 8003b1a:	69ba      	ldr	r2, [r7, #24]
 8003b1c:	4013      	ands	r3, r2
 8003b1e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	685b      	ldr	r3, [r3, #4]
 8003b24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d003      	beq.n	8003b34 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003b2c:	69ba      	ldr	r2, [r7, #24]
 8003b2e:	693b      	ldr	r3, [r7, #16]
 8003b30:	4313      	orrs	r3, r2
 8003b32:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003b34:	4a14      	ldr	r2, [pc, #80]	; (8003b88 <HAL_GPIO_Init+0x354>)
 8003b36:	69bb      	ldr	r3, [r7, #24]
 8003b38:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003b3a:	69fb      	ldr	r3, [r7, #28]
 8003b3c:	3301      	adds	r3, #1
 8003b3e:	61fb      	str	r3, [r7, #28]
 8003b40:	69fb      	ldr	r3, [r7, #28]
 8003b42:	2b0f      	cmp	r3, #15
 8003b44:	f67f ae84 	bls.w	8003850 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003b48:	bf00      	nop
 8003b4a:	bf00      	nop
 8003b4c:	3724      	adds	r7, #36	; 0x24
 8003b4e:	46bd      	mov	sp, r7
 8003b50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b54:	4770      	bx	lr
 8003b56:	bf00      	nop
 8003b58:	40023800 	.word	0x40023800
 8003b5c:	40013800 	.word	0x40013800
 8003b60:	40020000 	.word	0x40020000
 8003b64:	40020400 	.word	0x40020400
 8003b68:	40020800 	.word	0x40020800
 8003b6c:	40020c00 	.word	0x40020c00
 8003b70:	40021000 	.word	0x40021000
 8003b74:	40021400 	.word	0x40021400
 8003b78:	40021800 	.word	0x40021800
 8003b7c:	40021c00 	.word	0x40021c00
 8003b80:	40022000 	.word	0x40022000
 8003b84:	40022400 	.word	0x40022400
 8003b88:	40013c00 	.word	0x40013c00

08003b8c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	b085      	sub	sp, #20
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
 8003b94:	460b      	mov	r3, r1
 8003b96:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	691a      	ldr	r2, [r3, #16]
 8003b9c:	887b      	ldrh	r3, [r7, #2]
 8003b9e:	4013      	ands	r3, r2
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d002      	beq.n	8003baa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	73fb      	strb	r3, [r7, #15]
 8003ba8:	e001      	b.n	8003bae <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003baa:	2300      	movs	r3, #0
 8003bac:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8003bae:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	3714      	adds	r7, #20
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bba:	4770      	bx	lr

08003bbc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b083      	sub	sp, #12
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
 8003bc4:	460b      	mov	r3, r1
 8003bc6:	807b      	strh	r3, [r7, #2]
 8003bc8:	4613      	mov	r3, r2
 8003bca:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003bcc:	787b      	ldrb	r3, [r7, #1]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d003      	beq.n	8003bda <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003bd2:	887a      	ldrh	r2, [r7, #2]
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003bd8:	e003      	b.n	8003be2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003bda:	887b      	ldrh	r3, [r7, #2]
 8003bdc:	041a      	lsls	r2, r3, #16
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	619a      	str	r2, [r3, #24]
}
 8003be2:	bf00      	nop
 8003be4:	370c      	adds	r7, #12
 8003be6:	46bd      	mov	sp, r7
 8003be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bec:	4770      	bx	lr
	...

08003bf0 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b082      	sub	sp, #8
 8003bf4:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8003bf6:	2300      	movs	r3, #0
 8003bf8:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003bfa:	2300      	movs	r3, #0
 8003bfc:	603b      	str	r3, [r7, #0]
 8003bfe:	4b20      	ldr	r3, [pc, #128]	; (8003c80 <HAL_PWREx_EnableOverDrive+0x90>)
 8003c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c02:	4a1f      	ldr	r2, [pc, #124]	; (8003c80 <HAL_PWREx_EnableOverDrive+0x90>)
 8003c04:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c08:	6413      	str	r3, [r2, #64]	; 0x40
 8003c0a:	4b1d      	ldr	r3, [pc, #116]	; (8003c80 <HAL_PWREx_EnableOverDrive+0x90>)
 8003c0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c0e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c12:	603b      	str	r3, [r7, #0]
 8003c14:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003c16:	4b1b      	ldr	r3, [pc, #108]	; (8003c84 <HAL_PWREx_EnableOverDrive+0x94>)
 8003c18:	2201      	movs	r2, #1
 8003c1a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c1c:	f7ff f8f6 	bl	8002e0c <HAL_GetTick>
 8003c20:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003c22:	e009      	b.n	8003c38 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003c24:	f7ff f8f2 	bl	8002e0c <HAL_GetTick>
 8003c28:	4602      	mov	r2, r0
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	1ad3      	subs	r3, r2, r3
 8003c2e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003c32:	d901      	bls.n	8003c38 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8003c34:	2303      	movs	r3, #3
 8003c36:	e01f      	b.n	8003c78 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003c38:	4b13      	ldr	r3, [pc, #76]	; (8003c88 <HAL_PWREx_EnableOverDrive+0x98>)
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c44:	d1ee      	bne.n	8003c24 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8003c46:	4b11      	ldr	r3, [pc, #68]	; (8003c8c <HAL_PWREx_EnableOverDrive+0x9c>)
 8003c48:	2201      	movs	r2, #1
 8003c4a:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003c4c:	f7ff f8de 	bl	8002e0c <HAL_GetTick>
 8003c50:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003c52:	e009      	b.n	8003c68 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003c54:	f7ff f8da 	bl	8002e0c <HAL_GetTick>
 8003c58:	4602      	mov	r2, r0
 8003c5a:	687b      	ldr	r3, [r7, #4]
 8003c5c:	1ad3      	subs	r3, r2, r3
 8003c5e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8003c62:	d901      	bls.n	8003c68 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8003c64:	2303      	movs	r3, #3
 8003c66:	e007      	b.n	8003c78 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8003c68:	4b07      	ldr	r3, [pc, #28]	; (8003c88 <HAL_PWREx_EnableOverDrive+0x98>)
 8003c6a:	685b      	ldr	r3, [r3, #4]
 8003c6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c70:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8003c74:	d1ee      	bne.n	8003c54 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8003c76:	2300      	movs	r3, #0
}
 8003c78:	4618      	mov	r0, r3
 8003c7a:	3708      	adds	r7, #8
 8003c7c:	46bd      	mov	sp, r7
 8003c7e:	bd80      	pop	{r7, pc}
 8003c80:	40023800 	.word	0x40023800
 8003c84:	420e0040 	.word	0x420e0040
 8003c88:	40007000 	.word	0x40007000
 8003c8c:	420e0044 	.word	0x420e0044

08003c90 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003c90:	b580      	push	{r7, lr}
 8003c92:	b086      	sub	sp, #24
 8003c94:	af00      	add	r7, sp, #0
 8003c96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d101      	bne.n	8003ca2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003c9e:	2301      	movs	r3, #1
 8003ca0:	e267      	b.n	8004172 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f003 0301 	and.w	r3, r3, #1
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d075      	beq.n	8003d9a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003cae:	4b88      	ldr	r3, [pc, #544]	; (8003ed0 <HAL_RCC_OscConfig+0x240>)
 8003cb0:	689b      	ldr	r3, [r3, #8]
 8003cb2:	f003 030c 	and.w	r3, r3, #12
 8003cb6:	2b04      	cmp	r3, #4
 8003cb8:	d00c      	beq.n	8003cd4 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003cba:	4b85      	ldr	r3, [pc, #532]	; (8003ed0 <HAL_RCC_OscConfig+0x240>)
 8003cbc:	689b      	ldr	r3, [r3, #8]
 8003cbe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003cc2:	2b08      	cmp	r3, #8
 8003cc4:	d112      	bne.n	8003cec <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003cc6:	4b82      	ldr	r3, [pc, #520]	; (8003ed0 <HAL_RCC_OscConfig+0x240>)
 8003cc8:	685b      	ldr	r3, [r3, #4]
 8003cca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003cce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003cd2:	d10b      	bne.n	8003cec <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003cd4:	4b7e      	ldr	r3, [pc, #504]	; (8003ed0 <HAL_RCC_OscConfig+0x240>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d05b      	beq.n	8003d98 <HAL_RCC_OscConfig+0x108>
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d157      	bne.n	8003d98 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003ce8:	2301      	movs	r3, #1
 8003cea:	e242      	b.n	8004172 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	685b      	ldr	r3, [r3, #4]
 8003cf0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003cf4:	d106      	bne.n	8003d04 <HAL_RCC_OscConfig+0x74>
 8003cf6:	4b76      	ldr	r3, [pc, #472]	; (8003ed0 <HAL_RCC_OscConfig+0x240>)
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	4a75      	ldr	r2, [pc, #468]	; (8003ed0 <HAL_RCC_OscConfig+0x240>)
 8003cfc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d00:	6013      	str	r3, [r2, #0]
 8003d02:	e01d      	b.n	8003d40 <HAL_RCC_OscConfig+0xb0>
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	685b      	ldr	r3, [r3, #4]
 8003d08:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003d0c:	d10c      	bne.n	8003d28 <HAL_RCC_OscConfig+0x98>
 8003d0e:	4b70      	ldr	r3, [pc, #448]	; (8003ed0 <HAL_RCC_OscConfig+0x240>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	4a6f      	ldr	r2, [pc, #444]	; (8003ed0 <HAL_RCC_OscConfig+0x240>)
 8003d14:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003d18:	6013      	str	r3, [r2, #0]
 8003d1a:	4b6d      	ldr	r3, [pc, #436]	; (8003ed0 <HAL_RCC_OscConfig+0x240>)
 8003d1c:	681b      	ldr	r3, [r3, #0]
 8003d1e:	4a6c      	ldr	r2, [pc, #432]	; (8003ed0 <HAL_RCC_OscConfig+0x240>)
 8003d20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003d24:	6013      	str	r3, [r2, #0]
 8003d26:	e00b      	b.n	8003d40 <HAL_RCC_OscConfig+0xb0>
 8003d28:	4b69      	ldr	r3, [pc, #420]	; (8003ed0 <HAL_RCC_OscConfig+0x240>)
 8003d2a:	681b      	ldr	r3, [r3, #0]
 8003d2c:	4a68      	ldr	r2, [pc, #416]	; (8003ed0 <HAL_RCC_OscConfig+0x240>)
 8003d2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003d32:	6013      	str	r3, [r2, #0]
 8003d34:	4b66      	ldr	r3, [pc, #408]	; (8003ed0 <HAL_RCC_OscConfig+0x240>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	4a65      	ldr	r2, [pc, #404]	; (8003ed0 <HAL_RCC_OscConfig+0x240>)
 8003d3a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003d3e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	685b      	ldr	r3, [r3, #4]
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d013      	beq.n	8003d70 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d48:	f7ff f860 	bl	8002e0c <HAL_GetTick>
 8003d4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d4e:	e008      	b.n	8003d62 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d50:	f7ff f85c 	bl	8002e0c <HAL_GetTick>
 8003d54:	4602      	mov	r2, r0
 8003d56:	693b      	ldr	r3, [r7, #16]
 8003d58:	1ad3      	subs	r3, r2, r3
 8003d5a:	2b64      	cmp	r3, #100	; 0x64
 8003d5c:	d901      	bls.n	8003d62 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003d5e:	2303      	movs	r3, #3
 8003d60:	e207      	b.n	8004172 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d62:	4b5b      	ldr	r3, [pc, #364]	; (8003ed0 <HAL_RCC_OscConfig+0x240>)
 8003d64:	681b      	ldr	r3, [r3, #0]
 8003d66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d0f0      	beq.n	8003d50 <HAL_RCC_OscConfig+0xc0>
 8003d6e:	e014      	b.n	8003d9a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d70:	f7ff f84c 	bl	8002e0c <HAL_GetTick>
 8003d74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d76:	e008      	b.n	8003d8a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d78:	f7ff f848 	bl	8002e0c <HAL_GetTick>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	1ad3      	subs	r3, r2, r3
 8003d82:	2b64      	cmp	r3, #100	; 0x64
 8003d84:	d901      	bls.n	8003d8a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003d86:	2303      	movs	r3, #3
 8003d88:	e1f3      	b.n	8004172 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d8a:	4b51      	ldr	r3, [pc, #324]	; (8003ed0 <HAL_RCC_OscConfig+0x240>)
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d1f0      	bne.n	8003d78 <HAL_RCC_OscConfig+0xe8>
 8003d96:	e000      	b.n	8003d9a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003d98:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f003 0302 	and.w	r3, r3, #2
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d063      	beq.n	8003e6e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003da6:	4b4a      	ldr	r3, [pc, #296]	; (8003ed0 <HAL_RCC_OscConfig+0x240>)
 8003da8:	689b      	ldr	r3, [r3, #8]
 8003daa:	f003 030c 	and.w	r3, r3, #12
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d00b      	beq.n	8003dca <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003db2:	4b47      	ldr	r3, [pc, #284]	; (8003ed0 <HAL_RCC_OscConfig+0x240>)
 8003db4:	689b      	ldr	r3, [r3, #8]
 8003db6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003dba:	2b08      	cmp	r3, #8
 8003dbc:	d11c      	bne.n	8003df8 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003dbe:	4b44      	ldr	r3, [pc, #272]	; (8003ed0 <HAL_RCC_OscConfig+0x240>)
 8003dc0:	685b      	ldr	r3, [r3, #4]
 8003dc2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d116      	bne.n	8003df8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003dca:	4b41      	ldr	r3, [pc, #260]	; (8003ed0 <HAL_RCC_OscConfig+0x240>)
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	f003 0302 	and.w	r3, r3, #2
 8003dd2:	2b00      	cmp	r3, #0
 8003dd4:	d005      	beq.n	8003de2 <HAL_RCC_OscConfig+0x152>
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	68db      	ldr	r3, [r3, #12]
 8003dda:	2b01      	cmp	r3, #1
 8003ddc:	d001      	beq.n	8003de2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003dde:	2301      	movs	r3, #1
 8003de0:	e1c7      	b.n	8004172 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003de2:	4b3b      	ldr	r3, [pc, #236]	; (8003ed0 <HAL_RCC_OscConfig+0x240>)
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	691b      	ldr	r3, [r3, #16]
 8003dee:	00db      	lsls	r3, r3, #3
 8003df0:	4937      	ldr	r1, [pc, #220]	; (8003ed0 <HAL_RCC_OscConfig+0x240>)
 8003df2:	4313      	orrs	r3, r2
 8003df4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003df6:	e03a      	b.n	8003e6e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	68db      	ldr	r3, [r3, #12]
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d020      	beq.n	8003e42 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003e00:	4b34      	ldr	r3, [pc, #208]	; (8003ed4 <HAL_RCC_OscConfig+0x244>)
 8003e02:	2201      	movs	r2, #1
 8003e04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e06:	f7ff f801 	bl	8002e0c <HAL_GetTick>
 8003e0a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e0c:	e008      	b.n	8003e20 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e0e:	f7fe fffd 	bl	8002e0c <HAL_GetTick>
 8003e12:	4602      	mov	r2, r0
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	1ad3      	subs	r3, r2, r3
 8003e18:	2b02      	cmp	r3, #2
 8003e1a:	d901      	bls.n	8003e20 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003e1c:	2303      	movs	r3, #3
 8003e1e:	e1a8      	b.n	8004172 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003e20:	4b2b      	ldr	r3, [pc, #172]	; (8003ed0 <HAL_RCC_OscConfig+0x240>)
 8003e22:	681b      	ldr	r3, [r3, #0]
 8003e24:	f003 0302 	and.w	r3, r3, #2
 8003e28:	2b00      	cmp	r3, #0
 8003e2a:	d0f0      	beq.n	8003e0e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003e2c:	4b28      	ldr	r3, [pc, #160]	; (8003ed0 <HAL_RCC_OscConfig+0x240>)
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	691b      	ldr	r3, [r3, #16]
 8003e38:	00db      	lsls	r3, r3, #3
 8003e3a:	4925      	ldr	r1, [pc, #148]	; (8003ed0 <HAL_RCC_OscConfig+0x240>)
 8003e3c:	4313      	orrs	r3, r2
 8003e3e:	600b      	str	r3, [r1, #0]
 8003e40:	e015      	b.n	8003e6e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003e42:	4b24      	ldr	r3, [pc, #144]	; (8003ed4 <HAL_RCC_OscConfig+0x244>)
 8003e44:	2200      	movs	r2, #0
 8003e46:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003e48:	f7fe ffe0 	bl	8002e0c <HAL_GetTick>
 8003e4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e4e:	e008      	b.n	8003e62 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003e50:	f7fe ffdc 	bl	8002e0c <HAL_GetTick>
 8003e54:	4602      	mov	r2, r0
 8003e56:	693b      	ldr	r3, [r7, #16]
 8003e58:	1ad3      	subs	r3, r2, r3
 8003e5a:	2b02      	cmp	r3, #2
 8003e5c:	d901      	bls.n	8003e62 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003e5e:	2303      	movs	r3, #3
 8003e60:	e187      	b.n	8004172 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003e62:	4b1b      	ldr	r3, [pc, #108]	; (8003ed0 <HAL_RCC_OscConfig+0x240>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f003 0302 	and.w	r3, r3, #2
 8003e6a:	2b00      	cmp	r3, #0
 8003e6c:	d1f0      	bne.n	8003e50 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f003 0308 	and.w	r3, r3, #8
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d036      	beq.n	8003ee8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	695b      	ldr	r3, [r3, #20]
 8003e7e:	2b00      	cmp	r3, #0
 8003e80:	d016      	beq.n	8003eb0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003e82:	4b15      	ldr	r3, [pc, #84]	; (8003ed8 <HAL_RCC_OscConfig+0x248>)
 8003e84:	2201      	movs	r2, #1
 8003e86:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e88:	f7fe ffc0 	bl	8002e0c <HAL_GetTick>
 8003e8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003e8e:	e008      	b.n	8003ea2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003e90:	f7fe ffbc 	bl	8002e0c <HAL_GetTick>
 8003e94:	4602      	mov	r2, r0
 8003e96:	693b      	ldr	r3, [r7, #16]
 8003e98:	1ad3      	subs	r3, r2, r3
 8003e9a:	2b02      	cmp	r3, #2
 8003e9c:	d901      	bls.n	8003ea2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003e9e:	2303      	movs	r3, #3
 8003ea0:	e167      	b.n	8004172 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003ea2:	4b0b      	ldr	r3, [pc, #44]	; (8003ed0 <HAL_RCC_OscConfig+0x240>)
 8003ea4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ea6:	f003 0302 	and.w	r3, r3, #2
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d0f0      	beq.n	8003e90 <HAL_RCC_OscConfig+0x200>
 8003eae:	e01b      	b.n	8003ee8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003eb0:	4b09      	ldr	r3, [pc, #36]	; (8003ed8 <HAL_RCC_OscConfig+0x248>)
 8003eb2:	2200      	movs	r2, #0
 8003eb4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003eb6:	f7fe ffa9 	bl	8002e0c <HAL_GetTick>
 8003eba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ebc:	e00e      	b.n	8003edc <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ebe:	f7fe ffa5 	bl	8002e0c <HAL_GetTick>
 8003ec2:	4602      	mov	r2, r0
 8003ec4:	693b      	ldr	r3, [r7, #16]
 8003ec6:	1ad3      	subs	r3, r2, r3
 8003ec8:	2b02      	cmp	r3, #2
 8003eca:	d907      	bls.n	8003edc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003ecc:	2303      	movs	r3, #3
 8003ece:	e150      	b.n	8004172 <HAL_RCC_OscConfig+0x4e2>
 8003ed0:	40023800 	.word	0x40023800
 8003ed4:	42470000 	.word	0x42470000
 8003ed8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003edc:	4b88      	ldr	r3, [pc, #544]	; (8004100 <HAL_RCC_OscConfig+0x470>)
 8003ede:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003ee0:	f003 0302 	and.w	r3, r3, #2
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	d1ea      	bne.n	8003ebe <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
 8003eec:	f003 0304 	and.w	r3, r3, #4
 8003ef0:	2b00      	cmp	r3, #0
 8003ef2:	f000 8097 	beq.w	8004024 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003efa:	4b81      	ldr	r3, [pc, #516]	; (8004100 <HAL_RCC_OscConfig+0x470>)
 8003efc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003efe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f02:	2b00      	cmp	r3, #0
 8003f04:	d10f      	bne.n	8003f26 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003f06:	2300      	movs	r3, #0
 8003f08:	60bb      	str	r3, [r7, #8]
 8003f0a:	4b7d      	ldr	r3, [pc, #500]	; (8004100 <HAL_RCC_OscConfig+0x470>)
 8003f0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f0e:	4a7c      	ldr	r2, [pc, #496]	; (8004100 <HAL_RCC_OscConfig+0x470>)
 8003f10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f14:	6413      	str	r3, [r2, #64]	; 0x40
 8003f16:	4b7a      	ldr	r3, [pc, #488]	; (8004100 <HAL_RCC_OscConfig+0x470>)
 8003f18:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f1e:	60bb      	str	r3, [r7, #8]
 8003f20:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003f22:	2301      	movs	r3, #1
 8003f24:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f26:	4b77      	ldr	r3, [pc, #476]	; (8004104 <HAL_RCC_OscConfig+0x474>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d118      	bne.n	8003f64 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003f32:	4b74      	ldr	r3, [pc, #464]	; (8004104 <HAL_RCC_OscConfig+0x474>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	4a73      	ldr	r2, [pc, #460]	; (8004104 <HAL_RCC_OscConfig+0x474>)
 8003f38:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003f3c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003f3e:	f7fe ff65 	bl	8002e0c <HAL_GetTick>
 8003f42:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f44:	e008      	b.n	8003f58 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003f46:	f7fe ff61 	bl	8002e0c <HAL_GetTick>
 8003f4a:	4602      	mov	r2, r0
 8003f4c:	693b      	ldr	r3, [r7, #16]
 8003f4e:	1ad3      	subs	r3, r2, r3
 8003f50:	2b02      	cmp	r3, #2
 8003f52:	d901      	bls.n	8003f58 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003f54:	2303      	movs	r3, #3
 8003f56:	e10c      	b.n	8004172 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003f58:	4b6a      	ldr	r3, [pc, #424]	; (8004104 <HAL_RCC_OscConfig+0x474>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d0f0      	beq.n	8003f46 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	689b      	ldr	r3, [r3, #8]
 8003f68:	2b01      	cmp	r3, #1
 8003f6a:	d106      	bne.n	8003f7a <HAL_RCC_OscConfig+0x2ea>
 8003f6c:	4b64      	ldr	r3, [pc, #400]	; (8004100 <HAL_RCC_OscConfig+0x470>)
 8003f6e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f70:	4a63      	ldr	r2, [pc, #396]	; (8004100 <HAL_RCC_OscConfig+0x470>)
 8003f72:	f043 0301 	orr.w	r3, r3, #1
 8003f76:	6713      	str	r3, [r2, #112]	; 0x70
 8003f78:	e01c      	b.n	8003fb4 <HAL_RCC_OscConfig+0x324>
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	689b      	ldr	r3, [r3, #8]
 8003f7e:	2b05      	cmp	r3, #5
 8003f80:	d10c      	bne.n	8003f9c <HAL_RCC_OscConfig+0x30c>
 8003f82:	4b5f      	ldr	r3, [pc, #380]	; (8004100 <HAL_RCC_OscConfig+0x470>)
 8003f84:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f86:	4a5e      	ldr	r2, [pc, #376]	; (8004100 <HAL_RCC_OscConfig+0x470>)
 8003f88:	f043 0304 	orr.w	r3, r3, #4
 8003f8c:	6713      	str	r3, [r2, #112]	; 0x70
 8003f8e:	4b5c      	ldr	r3, [pc, #368]	; (8004100 <HAL_RCC_OscConfig+0x470>)
 8003f90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003f92:	4a5b      	ldr	r2, [pc, #364]	; (8004100 <HAL_RCC_OscConfig+0x470>)
 8003f94:	f043 0301 	orr.w	r3, r3, #1
 8003f98:	6713      	str	r3, [r2, #112]	; 0x70
 8003f9a:	e00b      	b.n	8003fb4 <HAL_RCC_OscConfig+0x324>
 8003f9c:	4b58      	ldr	r3, [pc, #352]	; (8004100 <HAL_RCC_OscConfig+0x470>)
 8003f9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fa0:	4a57      	ldr	r2, [pc, #348]	; (8004100 <HAL_RCC_OscConfig+0x470>)
 8003fa2:	f023 0301 	bic.w	r3, r3, #1
 8003fa6:	6713      	str	r3, [r2, #112]	; 0x70
 8003fa8:	4b55      	ldr	r3, [pc, #340]	; (8004100 <HAL_RCC_OscConfig+0x470>)
 8003faa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fac:	4a54      	ldr	r2, [pc, #336]	; (8004100 <HAL_RCC_OscConfig+0x470>)
 8003fae:	f023 0304 	bic.w	r3, r3, #4
 8003fb2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	689b      	ldr	r3, [r3, #8]
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d015      	beq.n	8003fe8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fbc:	f7fe ff26 	bl	8002e0c <HAL_GetTick>
 8003fc0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fc2:	e00a      	b.n	8003fda <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003fc4:	f7fe ff22 	bl	8002e0c <HAL_GetTick>
 8003fc8:	4602      	mov	r2, r0
 8003fca:	693b      	ldr	r3, [r7, #16]
 8003fcc:	1ad3      	subs	r3, r2, r3
 8003fce:	f241 3288 	movw	r2, #5000	; 0x1388
 8003fd2:	4293      	cmp	r3, r2
 8003fd4:	d901      	bls.n	8003fda <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003fd6:	2303      	movs	r3, #3
 8003fd8:	e0cb      	b.n	8004172 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003fda:	4b49      	ldr	r3, [pc, #292]	; (8004100 <HAL_RCC_OscConfig+0x470>)
 8003fdc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003fde:	f003 0302 	and.w	r3, r3, #2
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d0ee      	beq.n	8003fc4 <HAL_RCC_OscConfig+0x334>
 8003fe6:	e014      	b.n	8004012 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003fe8:	f7fe ff10 	bl	8002e0c <HAL_GetTick>
 8003fec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003fee:	e00a      	b.n	8004006 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ff0:	f7fe ff0c 	bl	8002e0c <HAL_GetTick>
 8003ff4:	4602      	mov	r2, r0
 8003ff6:	693b      	ldr	r3, [r7, #16]
 8003ff8:	1ad3      	subs	r3, r2, r3
 8003ffa:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ffe:	4293      	cmp	r3, r2
 8004000:	d901      	bls.n	8004006 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8004002:	2303      	movs	r3, #3
 8004004:	e0b5      	b.n	8004172 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004006:	4b3e      	ldr	r3, [pc, #248]	; (8004100 <HAL_RCC_OscConfig+0x470>)
 8004008:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800400a:	f003 0302 	and.w	r3, r3, #2
 800400e:	2b00      	cmp	r3, #0
 8004010:	d1ee      	bne.n	8003ff0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004012:	7dfb      	ldrb	r3, [r7, #23]
 8004014:	2b01      	cmp	r3, #1
 8004016:	d105      	bne.n	8004024 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004018:	4b39      	ldr	r3, [pc, #228]	; (8004100 <HAL_RCC_OscConfig+0x470>)
 800401a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800401c:	4a38      	ldr	r2, [pc, #224]	; (8004100 <HAL_RCC_OscConfig+0x470>)
 800401e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004022:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	699b      	ldr	r3, [r3, #24]
 8004028:	2b00      	cmp	r3, #0
 800402a:	f000 80a1 	beq.w	8004170 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800402e:	4b34      	ldr	r3, [pc, #208]	; (8004100 <HAL_RCC_OscConfig+0x470>)
 8004030:	689b      	ldr	r3, [r3, #8]
 8004032:	f003 030c 	and.w	r3, r3, #12
 8004036:	2b08      	cmp	r3, #8
 8004038:	d05c      	beq.n	80040f4 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	699b      	ldr	r3, [r3, #24]
 800403e:	2b02      	cmp	r3, #2
 8004040:	d141      	bne.n	80040c6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004042:	4b31      	ldr	r3, [pc, #196]	; (8004108 <HAL_RCC_OscConfig+0x478>)
 8004044:	2200      	movs	r2, #0
 8004046:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004048:	f7fe fee0 	bl	8002e0c <HAL_GetTick>
 800404c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800404e:	e008      	b.n	8004062 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004050:	f7fe fedc 	bl	8002e0c <HAL_GetTick>
 8004054:	4602      	mov	r2, r0
 8004056:	693b      	ldr	r3, [r7, #16]
 8004058:	1ad3      	subs	r3, r2, r3
 800405a:	2b02      	cmp	r3, #2
 800405c:	d901      	bls.n	8004062 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800405e:	2303      	movs	r3, #3
 8004060:	e087      	b.n	8004172 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004062:	4b27      	ldr	r3, [pc, #156]	; (8004100 <HAL_RCC_OscConfig+0x470>)
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800406a:	2b00      	cmp	r3, #0
 800406c:	d1f0      	bne.n	8004050 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	69da      	ldr	r2, [r3, #28]
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	6a1b      	ldr	r3, [r3, #32]
 8004076:	431a      	orrs	r2, r3
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800407c:	019b      	lsls	r3, r3, #6
 800407e:	431a      	orrs	r2, r3
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004084:	085b      	lsrs	r3, r3, #1
 8004086:	3b01      	subs	r3, #1
 8004088:	041b      	lsls	r3, r3, #16
 800408a:	431a      	orrs	r2, r3
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004090:	061b      	lsls	r3, r3, #24
 8004092:	491b      	ldr	r1, [pc, #108]	; (8004100 <HAL_RCC_OscConfig+0x470>)
 8004094:	4313      	orrs	r3, r2
 8004096:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004098:	4b1b      	ldr	r3, [pc, #108]	; (8004108 <HAL_RCC_OscConfig+0x478>)
 800409a:	2201      	movs	r2, #1
 800409c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800409e:	f7fe feb5 	bl	8002e0c <HAL_GetTick>
 80040a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040a4:	e008      	b.n	80040b8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80040a6:	f7fe feb1 	bl	8002e0c <HAL_GetTick>
 80040aa:	4602      	mov	r2, r0
 80040ac:	693b      	ldr	r3, [r7, #16]
 80040ae:	1ad3      	subs	r3, r2, r3
 80040b0:	2b02      	cmp	r3, #2
 80040b2:	d901      	bls.n	80040b8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80040b4:	2303      	movs	r3, #3
 80040b6:	e05c      	b.n	8004172 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80040b8:	4b11      	ldr	r3, [pc, #68]	; (8004100 <HAL_RCC_OscConfig+0x470>)
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d0f0      	beq.n	80040a6 <HAL_RCC_OscConfig+0x416>
 80040c4:	e054      	b.n	8004170 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80040c6:	4b10      	ldr	r3, [pc, #64]	; (8004108 <HAL_RCC_OscConfig+0x478>)
 80040c8:	2200      	movs	r2, #0
 80040ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80040cc:	f7fe fe9e 	bl	8002e0c <HAL_GetTick>
 80040d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040d2:	e008      	b.n	80040e6 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80040d4:	f7fe fe9a 	bl	8002e0c <HAL_GetTick>
 80040d8:	4602      	mov	r2, r0
 80040da:	693b      	ldr	r3, [r7, #16]
 80040dc:	1ad3      	subs	r3, r2, r3
 80040de:	2b02      	cmp	r3, #2
 80040e0:	d901      	bls.n	80040e6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80040e2:	2303      	movs	r3, #3
 80040e4:	e045      	b.n	8004172 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80040e6:	4b06      	ldr	r3, [pc, #24]	; (8004100 <HAL_RCC_OscConfig+0x470>)
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d1f0      	bne.n	80040d4 <HAL_RCC_OscConfig+0x444>
 80040f2:	e03d      	b.n	8004170 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	699b      	ldr	r3, [r3, #24]
 80040f8:	2b01      	cmp	r3, #1
 80040fa:	d107      	bne.n	800410c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80040fc:	2301      	movs	r3, #1
 80040fe:	e038      	b.n	8004172 <HAL_RCC_OscConfig+0x4e2>
 8004100:	40023800 	.word	0x40023800
 8004104:	40007000 	.word	0x40007000
 8004108:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800410c:	4b1b      	ldr	r3, [pc, #108]	; (800417c <HAL_RCC_OscConfig+0x4ec>)
 800410e:	685b      	ldr	r3, [r3, #4]
 8004110:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	699b      	ldr	r3, [r3, #24]
 8004116:	2b01      	cmp	r3, #1
 8004118:	d028      	beq.n	800416c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004124:	429a      	cmp	r2, r3
 8004126:	d121      	bne.n	800416c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004128:	68fb      	ldr	r3, [r7, #12]
 800412a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004132:	429a      	cmp	r2, r3
 8004134:	d11a      	bne.n	800416c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004136:	68fa      	ldr	r2, [r7, #12]
 8004138:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800413c:	4013      	ands	r3, r2
 800413e:	687a      	ldr	r2, [r7, #4]
 8004140:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004142:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004144:	4293      	cmp	r3, r2
 8004146:	d111      	bne.n	800416c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004152:	085b      	lsrs	r3, r3, #1
 8004154:	3b01      	subs	r3, #1
 8004156:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004158:	429a      	cmp	r2, r3
 800415a:	d107      	bne.n	800416c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004166:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004168:	429a      	cmp	r2, r3
 800416a:	d001      	beq.n	8004170 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800416c:	2301      	movs	r3, #1
 800416e:	e000      	b.n	8004172 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8004170:	2300      	movs	r3, #0
}
 8004172:	4618      	mov	r0, r3
 8004174:	3718      	adds	r7, #24
 8004176:	46bd      	mov	sp, r7
 8004178:	bd80      	pop	{r7, pc}
 800417a:	bf00      	nop
 800417c:	40023800 	.word	0x40023800

08004180 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004180:	b580      	push	{r7, lr}
 8004182:	b084      	sub	sp, #16
 8004184:	af00      	add	r7, sp, #0
 8004186:	6078      	str	r0, [r7, #4]
 8004188:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	2b00      	cmp	r3, #0
 800418e:	d101      	bne.n	8004194 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004190:	2301      	movs	r3, #1
 8004192:	e0cc      	b.n	800432e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004194:	4b68      	ldr	r3, [pc, #416]	; (8004338 <HAL_RCC_ClockConfig+0x1b8>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f003 030f 	and.w	r3, r3, #15
 800419c:	683a      	ldr	r2, [r7, #0]
 800419e:	429a      	cmp	r2, r3
 80041a0:	d90c      	bls.n	80041bc <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80041a2:	4b65      	ldr	r3, [pc, #404]	; (8004338 <HAL_RCC_ClockConfig+0x1b8>)
 80041a4:	683a      	ldr	r2, [r7, #0]
 80041a6:	b2d2      	uxtb	r2, r2
 80041a8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80041aa:	4b63      	ldr	r3, [pc, #396]	; (8004338 <HAL_RCC_ClockConfig+0x1b8>)
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	f003 030f 	and.w	r3, r3, #15
 80041b2:	683a      	ldr	r2, [r7, #0]
 80041b4:	429a      	cmp	r2, r3
 80041b6:	d001      	beq.n	80041bc <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80041b8:	2301      	movs	r3, #1
 80041ba:	e0b8      	b.n	800432e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	681b      	ldr	r3, [r3, #0]
 80041c0:	f003 0302 	and.w	r3, r3, #2
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d020      	beq.n	800420a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f003 0304 	and.w	r3, r3, #4
 80041d0:	2b00      	cmp	r3, #0
 80041d2:	d005      	beq.n	80041e0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80041d4:	4b59      	ldr	r3, [pc, #356]	; (800433c <HAL_RCC_ClockConfig+0x1bc>)
 80041d6:	689b      	ldr	r3, [r3, #8]
 80041d8:	4a58      	ldr	r2, [pc, #352]	; (800433c <HAL_RCC_ClockConfig+0x1bc>)
 80041da:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80041de:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	f003 0308 	and.w	r3, r3, #8
 80041e8:	2b00      	cmp	r3, #0
 80041ea:	d005      	beq.n	80041f8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80041ec:	4b53      	ldr	r3, [pc, #332]	; (800433c <HAL_RCC_ClockConfig+0x1bc>)
 80041ee:	689b      	ldr	r3, [r3, #8]
 80041f0:	4a52      	ldr	r2, [pc, #328]	; (800433c <HAL_RCC_ClockConfig+0x1bc>)
 80041f2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80041f6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80041f8:	4b50      	ldr	r3, [pc, #320]	; (800433c <HAL_RCC_ClockConfig+0x1bc>)
 80041fa:	689b      	ldr	r3, [r3, #8]
 80041fc:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	689b      	ldr	r3, [r3, #8]
 8004204:	494d      	ldr	r1, [pc, #308]	; (800433c <HAL_RCC_ClockConfig+0x1bc>)
 8004206:	4313      	orrs	r3, r2
 8004208:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f003 0301 	and.w	r3, r3, #1
 8004212:	2b00      	cmp	r3, #0
 8004214:	d044      	beq.n	80042a0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	685b      	ldr	r3, [r3, #4]
 800421a:	2b01      	cmp	r3, #1
 800421c:	d107      	bne.n	800422e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800421e:	4b47      	ldr	r3, [pc, #284]	; (800433c <HAL_RCC_ClockConfig+0x1bc>)
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004226:	2b00      	cmp	r3, #0
 8004228:	d119      	bne.n	800425e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800422a:	2301      	movs	r3, #1
 800422c:	e07f      	b.n	800432e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	685b      	ldr	r3, [r3, #4]
 8004232:	2b02      	cmp	r3, #2
 8004234:	d003      	beq.n	800423e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800423a:	2b03      	cmp	r3, #3
 800423c:	d107      	bne.n	800424e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800423e:	4b3f      	ldr	r3, [pc, #252]	; (800433c <HAL_RCC_ClockConfig+0x1bc>)
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004246:	2b00      	cmp	r3, #0
 8004248:	d109      	bne.n	800425e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800424a:	2301      	movs	r3, #1
 800424c:	e06f      	b.n	800432e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800424e:	4b3b      	ldr	r3, [pc, #236]	; (800433c <HAL_RCC_ClockConfig+0x1bc>)
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	f003 0302 	and.w	r3, r3, #2
 8004256:	2b00      	cmp	r3, #0
 8004258:	d101      	bne.n	800425e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800425a:	2301      	movs	r3, #1
 800425c:	e067      	b.n	800432e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800425e:	4b37      	ldr	r3, [pc, #220]	; (800433c <HAL_RCC_ClockConfig+0x1bc>)
 8004260:	689b      	ldr	r3, [r3, #8]
 8004262:	f023 0203 	bic.w	r2, r3, #3
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	685b      	ldr	r3, [r3, #4]
 800426a:	4934      	ldr	r1, [pc, #208]	; (800433c <HAL_RCC_ClockConfig+0x1bc>)
 800426c:	4313      	orrs	r3, r2
 800426e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004270:	f7fe fdcc 	bl	8002e0c <HAL_GetTick>
 8004274:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004276:	e00a      	b.n	800428e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004278:	f7fe fdc8 	bl	8002e0c <HAL_GetTick>
 800427c:	4602      	mov	r2, r0
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	1ad3      	subs	r3, r2, r3
 8004282:	f241 3288 	movw	r2, #5000	; 0x1388
 8004286:	4293      	cmp	r3, r2
 8004288:	d901      	bls.n	800428e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800428a:	2303      	movs	r3, #3
 800428c:	e04f      	b.n	800432e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800428e:	4b2b      	ldr	r3, [pc, #172]	; (800433c <HAL_RCC_ClockConfig+0x1bc>)
 8004290:	689b      	ldr	r3, [r3, #8]
 8004292:	f003 020c 	and.w	r2, r3, #12
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	009b      	lsls	r3, r3, #2
 800429c:	429a      	cmp	r2, r3
 800429e:	d1eb      	bne.n	8004278 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80042a0:	4b25      	ldr	r3, [pc, #148]	; (8004338 <HAL_RCC_ClockConfig+0x1b8>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f003 030f 	and.w	r3, r3, #15
 80042a8:	683a      	ldr	r2, [r7, #0]
 80042aa:	429a      	cmp	r2, r3
 80042ac:	d20c      	bcs.n	80042c8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80042ae:	4b22      	ldr	r3, [pc, #136]	; (8004338 <HAL_RCC_ClockConfig+0x1b8>)
 80042b0:	683a      	ldr	r2, [r7, #0]
 80042b2:	b2d2      	uxtb	r2, r2
 80042b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80042b6:	4b20      	ldr	r3, [pc, #128]	; (8004338 <HAL_RCC_ClockConfig+0x1b8>)
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	f003 030f 	and.w	r3, r3, #15
 80042be:	683a      	ldr	r2, [r7, #0]
 80042c0:	429a      	cmp	r2, r3
 80042c2:	d001      	beq.n	80042c8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80042c4:	2301      	movs	r3, #1
 80042c6:	e032      	b.n	800432e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	681b      	ldr	r3, [r3, #0]
 80042cc:	f003 0304 	and.w	r3, r3, #4
 80042d0:	2b00      	cmp	r3, #0
 80042d2:	d008      	beq.n	80042e6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80042d4:	4b19      	ldr	r3, [pc, #100]	; (800433c <HAL_RCC_ClockConfig+0x1bc>)
 80042d6:	689b      	ldr	r3, [r3, #8]
 80042d8:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	68db      	ldr	r3, [r3, #12]
 80042e0:	4916      	ldr	r1, [pc, #88]	; (800433c <HAL_RCC_ClockConfig+0x1bc>)
 80042e2:	4313      	orrs	r3, r2
 80042e4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	f003 0308 	and.w	r3, r3, #8
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d009      	beq.n	8004306 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80042f2:	4b12      	ldr	r3, [pc, #72]	; (800433c <HAL_RCC_ClockConfig+0x1bc>)
 80042f4:	689b      	ldr	r3, [r3, #8]
 80042f6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	691b      	ldr	r3, [r3, #16]
 80042fe:	00db      	lsls	r3, r3, #3
 8004300:	490e      	ldr	r1, [pc, #56]	; (800433c <HAL_RCC_ClockConfig+0x1bc>)
 8004302:	4313      	orrs	r3, r2
 8004304:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004306:	f000 f821 	bl	800434c <HAL_RCC_GetSysClockFreq>
 800430a:	4602      	mov	r2, r0
 800430c:	4b0b      	ldr	r3, [pc, #44]	; (800433c <HAL_RCC_ClockConfig+0x1bc>)
 800430e:	689b      	ldr	r3, [r3, #8]
 8004310:	091b      	lsrs	r3, r3, #4
 8004312:	f003 030f 	and.w	r3, r3, #15
 8004316:	490a      	ldr	r1, [pc, #40]	; (8004340 <HAL_RCC_ClockConfig+0x1c0>)
 8004318:	5ccb      	ldrb	r3, [r1, r3]
 800431a:	fa22 f303 	lsr.w	r3, r2, r3
 800431e:	4a09      	ldr	r2, [pc, #36]	; (8004344 <HAL_RCC_ClockConfig+0x1c4>)
 8004320:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004322:	4b09      	ldr	r3, [pc, #36]	; (8004348 <HAL_RCC_ClockConfig+0x1c8>)
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	4618      	mov	r0, r3
 8004328:	f7fe fb68 	bl	80029fc <HAL_InitTick>

  return HAL_OK;
 800432c:	2300      	movs	r3, #0
}
 800432e:	4618      	mov	r0, r3
 8004330:	3710      	adds	r7, #16
 8004332:	46bd      	mov	sp, r7
 8004334:	bd80      	pop	{r7, pc}
 8004336:	bf00      	nop
 8004338:	40023c00 	.word	0x40023c00
 800433c:	40023800 	.word	0x40023800
 8004340:	0800c0c0 	.word	0x0800c0c0
 8004344:	20000808 	.word	0x20000808
 8004348:	2000080c 	.word	0x2000080c

0800434c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800434c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004350:	b094      	sub	sp, #80	; 0x50
 8004352:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004354:	2300      	movs	r3, #0
 8004356:	647b      	str	r3, [r7, #68]	; 0x44
 8004358:	2300      	movs	r3, #0
 800435a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800435c:	2300      	movs	r3, #0
 800435e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004360:	2300      	movs	r3, #0
 8004362:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004364:	4b79      	ldr	r3, [pc, #484]	; (800454c <HAL_RCC_GetSysClockFreq+0x200>)
 8004366:	689b      	ldr	r3, [r3, #8]
 8004368:	f003 030c 	and.w	r3, r3, #12
 800436c:	2b08      	cmp	r3, #8
 800436e:	d00d      	beq.n	800438c <HAL_RCC_GetSysClockFreq+0x40>
 8004370:	2b08      	cmp	r3, #8
 8004372:	f200 80e1 	bhi.w	8004538 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004376:	2b00      	cmp	r3, #0
 8004378:	d002      	beq.n	8004380 <HAL_RCC_GetSysClockFreq+0x34>
 800437a:	2b04      	cmp	r3, #4
 800437c:	d003      	beq.n	8004386 <HAL_RCC_GetSysClockFreq+0x3a>
 800437e:	e0db      	b.n	8004538 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004380:	4b73      	ldr	r3, [pc, #460]	; (8004550 <HAL_RCC_GetSysClockFreq+0x204>)
 8004382:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8004384:	e0db      	b.n	800453e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004386:	4b73      	ldr	r3, [pc, #460]	; (8004554 <HAL_RCC_GetSysClockFreq+0x208>)
 8004388:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800438a:	e0d8      	b.n	800453e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800438c:	4b6f      	ldr	r3, [pc, #444]	; (800454c <HAL_RCC_GetSysClockFreq+0x200>)
 800438e:	685b      	ldr	r3, [r3, #4]
 8004390:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004394:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004396:	4b6d      	ldr	r3, [pc, #436]	; (800454c <HAL_RCC_GetSysClockFreq+0x200>)
 8004398:	685b      	ldr	r3, [r3, #4]
 800439a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d063      	beq.n	800446a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80043a2:	4b6a      	ldr	r3, [pc, #424]	; (800454c <HAL_RCC_GetSysClockFreq+0x200>)
 80043a4:	685b      	ldr	r3, [r3, #4]
 80043a6:	099b      	lsrs	r3, r3, #6
 80043a8:	2200      	movs	r2, #0
 80043aa:	63bb      	str	r3, [r7, #56]	; 0x38
 80043ac:	63fa      	str	r2, [r7, #60]	; 0x3c
 80043ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80043b0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80043b4:	633b      	str	r3, [r7, #48]	; 0x30
 80043b6:	2300      	movs	r3, #0
 80043b8:	637b      	str	r3, [r7, #52]	; 0x34
 80043ba:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80043be:	4622      	mov	r2, r4
 80043c0:	462b      	mov	r3, r5
 80043c2:	f04f 0000 	mov.w	r0, #0
 80043c6:	f04f 0100 	mov.w	r1, #0
 80043ca:	0159      	lsls	r1, r3, #5
 80043cc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80043d0:	0150      	lsls	r0, r2, #5
 80043d2:	4602      	mov	r2, r0
 80043d4:	460b      	mov	r3, r1
 80043d6:	4621      	mov	r1, r4
 80043d8:	1a51      	subs	r1, r2, r1
 80043da:	6139      	str	r1, [r7, #16]
 80043dc:	4629      	mov	r1, r5
 80043de:	eb63 0301 	sbc.w	r3, r3, r1
 80043e2:	617b      	str	r3, [r7, #20]
 80043e4:	f04f 0200 	mov.w	r2, #0
 80043e8:	f04f 0300 	mov.w	r3, #0
 80043ec:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80043f0:	4659      	mov	r1, fp
 80043f2:	018b      	lsls	r3, r1, #6
 80043f4:	4651      	mov	r1, sl
 80043f6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80043fa:	4651      	mov	r1, sl
 80043fc:	018a      	lsls	r2, r1, #6
 80043fe:	4651      	mov	r1, sl
 8004400:	ebb2 0801 	subs.w	r8, r2, r1
 8004404:	4659      	mov	r1, fp
 8004406:	eb63 0901 	sbc.w	r9, r3, r1
 800440a:	f04f 0200 	mov.w	r2, #0
 800440e:	f04f 0300 	mov.w	r3, #0
 8004412:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004416:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800441a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800441e:	4690      	mov	r8, r2
 8004420:	4699      	mov	r9, r3
 8004422:	4623      	mov	r3, r4
 8004424:	eb18 0303 	adds.w	r3, r8, r3
 8004428:	60bb      	str	r3, [r7, #8]
 800442a:	462b      	mov	r3, r5
 800442c:	eb49 0303 	adc.w	r3, r9, r3
 8004430:	60fb      	str	r3, [r7, #12]
 8004432:	f04f 0200 	mov.w	r2, #0
 8004436:	f04f 0300 	mov.w	r3, #0
 800443a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800443e:	4629      	mov	r1, r5
 8004440:	024b      	lsls	r3, r1, #9
 8004442:	4621      	mov	r1, r4
 8004444:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004448:	4621      	mov	r1, r4
 800444a:	024a      	lsls	r2, r1, #9
 800444c:	4610      	mov	r0, r2
 800444e:	4619      	mov	r1, r3
 8004450:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004452:	2200      	movs	r2, #0
 8004454:	62bb      	str	r3, [r7, #40]	; 0x28
 8004456:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004458:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800445c:	f7fc fc24 	bl	8000ca8 <__aeabi_uldivmod>
 8004460:	4602      	mov	r2, r0
 8004462:	460b      	mov	r3, r1
 8004464:	4613      	mov	r3, r2
 8004466:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004468:	e058      	b.n	800451c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800446a:	4b38      	ldr	r3, [pc, #224]	; (800454c <HAL_RCC_GetSysClockFreq+0x200>)
 800446c:	685b      	ldr	r3, [r3, #4]
 800446e:	099b      	lsrs	r3, r3, #6
 8004470:	2200      	movs	r2, #0
 8004472:	4618      	mov	r0, r3
 8004474:	4611      	mov	r1, r2
 8004476:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800447a:	623b      	str	r3, [r7, #32]
 800447c:	2300      	movs	r3, #0
 800447e:	627b      	str	r3, [r7, #36]	; 0x24
 8004480:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004484:	4642      	mov	r2, r8
 8004486:	464b      	mov	r3, r9
 8004488:	f04f 0000 	mov.w	r0, #0
 800448c:	f04f 0100 	mov.w	r1, #0
 8004490:	0159      	lsls	r1, r3, #5
 8004492:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004496:	0150      	lsls	r0, r2, #5
 8004498:	4602      	mov	r2, r0
 800449a:	460b      	mov	r3, r1
 800449c:	4641      	mov	r1, r8
 800449e:	ebb2 0a01 	subs.w	sl, r2, r1
 80044a2:	4649      	mov	r1, r9
 80044a4:	eb63 0b01 	sbc.w	fp, r3, r1
 80044a8:	f04f 0200 	mov.w	r2, #0
 80044ac:	f04f 0300 	mov.w	r3, #0
 80044b0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80044b4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80044b8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80044bc:	ebb2 040a 	subs.w	r4, r2, sl
 80044c0:	eb63 050b 	sbc.w	r5, r3, fp
 80044c4:	f04f 0200 	mov.w	r2, #0
 80044c8:	f04f 0300 	mov.w	r3, #0
 80044cc:	00eb      	lsls	r3, r5, #3
 80044ce:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80044d2:	00e2      	lsls	r2, r4, #3
 80044d4:	4614      	mov	r4, r2
 80044d6:	461d      	mov	r5, r3
 80044d8:	4643      	mov	r3, r8
 80044da:	18e3      	adds	r3, r4, r3
 80044dc:	603b      	str	r3, [r7, #0]
 80044de:	464b      	mov	r3, r9
 80044e0:	eb45 0303 	adc.w	r3, r5, r3
 80044e4:	607b      	str	r3, [r7, #4]
 80044e6:	f04f 0200 	mov.w	r2, #0
 80044ea:	f04f 0300 	mov.w	r3, #0
 80044ee:	e9d7 4500 	ldrd	r4, r5, [r7]
 80044f2:	4629      	mov	r1, r5
 80044f4:	028b      	lsls	r3, r1, #10
 80044f6:	4621      	mov	r1, r4
 80044f8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80044fc:	4621      	mov	r1, r4
 80044fe:	028a      	lsls	r2, r1, #10
 8004500:	4610      	mov	r0, r2
 8004502:	4619      	mov	r1, r3
 8004504:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004506:	2200      	movs	r2, #0
 8004508:	61bb      	str	r3, [r7, #24]
 800450a:	61fa      	str	r2, [r7, #28]
 800450c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004510:	f7fc fbca 	bl	8000ca8 <__aeabi_uldivmod>
 8004514:	4602      	mov	r2, r0
 8004516:	460b      	mov	r3, r1
 8004518:	4613      	mov	r3, r2
 800451a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800451c:	4b0b      	ldr	r3, [pc, #44]	; (800454c <HAL_RCC_GetSysClockFreq+0x200>)
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	0c1b      	lsrs	r3, r3, #16
 8004522:	f003 0303 	and.w	r3, r3, #3
 8004526:	3301      	adds	r3, #1
 8004528:	005b      	lsls	r3, r3, #1
 800452a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800452c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800452e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004530:	fbb2 f3f3 	udiv	r3, r2, r3
 8004534:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004536:	e002      	b.n	800453e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004538:	4b05      	ldr	r3, [pc, #20]	; (8004550 <HAL_RCC_GetSysClockFreq+0x204>)
 800453a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800453c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800453e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004540:	4618      	mov	r0, r3
 8004542:	3750      	adds	r7, #80	; 0x50
 8004544:	46bd      	mov	sp, r7
 8004546:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800454a:	bf00      	nop
 800454c:	40023800 	.word	0x40023800
 8004550:	00f42400 	.word	0x00f42400
 8004554:	007a1200 	.word	0x007a1200

08004558 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004558:	b480      	push	{r7}
 800455a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800455c:	4b03      	ldr	r3, [pc, #12]	; (800456c <HAL_RCC_GetHCLKFreq+0x14>)
 800455e:	681b      	ldr	r3, [r3, #0]
}
 8004560:	4618      	mov	r0, r3
 8004562:	46bd      	mov	sp, r7
 8004564:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004568:	4770      	bx	lr
 800456a:	bf00      	nop
 800456c:	20000808 	.word	0x20000808

08004570 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004574:	f7ff fff0 	bl	8004558 <HAL_RCC_GetHCLKFreq>
 8004578:	4602      	mov	r2, r0
 800457a:	4b05      	ldr	r3, [pc, #20]	; (8004590 <HAL_RCC_GetPCLK1Freq+0x20>)
 800457c:	689b      	ldr	r3, [r3, #8]
 800457e:	0a9b      	lsrs	r3, r3, #10
 8004580:	f003 0307 	and.w	r3, r3, #7
 8004584:	4903      	ldr	r1, [pc, #12]	; (8004594 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004586:	5ccb      	ldrb	r3, [r1, r3]
 8004588:	fa22 f303 	lsr.w	r3, r2, r3
}
 800458c:	4618      	mov	r0, r3
 800458e:	bd80      	pop	{r7, pc}
 8004590:	40023800 	.word	0x40023800
 8004594:	0800c0d0 	.word	0x0800c0d0

08004598 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800459c:	f7ff ffdc 	bl	8004558 <HAL_RCC_GetHCLKFreq>
 80045a0:	4602      	mov	r2, r0
 80045a2:	4b05      	ldr	r3, [pc, #20]	; (80045b8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80045a4:	689b      	ldr	r3, [r3, #8]
 80045a6:	0b5b      	lsrs	r3, r3, #13
 80045a8:	f003 0307 	and.w	r3, r3, #7
 80045ac:	4903      	ldr	r1, [pc, #12]	; (80045bc <HAL_RCC_GetPCLK2Freq+0x24>)
 80045ae:	5ccb      	ldrb	r3, [r1, r3]
 80045b0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80045b4:	4618      	mov	r0, r3
 80045b6:	bd80      	pop	{r7, pc}
 80045b8:	40023800 	.word	0x40023800
 80045bc:	0800c0d0 	.word	0x0800c0d0

080045c0 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80045c0:	b480      	push	{r7}
 80045c2:	b083      	sub	sp, #12
 80045c4:	af00      	add	r7, sp, #0
 80045c6:	6078      	str	r0, [r7, #4]
 80045c8:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	220f      	movs	r2, #15
 80045ce:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80045d0:	4b12      	ldr	r3, [pc, #72]	; (800461c <HAL_RCC_GetClockConfig+0x5c>)
 80045d2:	689b      	ldr	r3, [r3, #8]
 80045d4:	f003 0203 	and.w	r2, r3, #3
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80045dc:	4b0f      	ldr	r3, [pc, #60]	; (800461c <HAL_RCC_GetClockConfig+0x5c>)
 80045de:	689b      	ldr	r3, [r3, #8]
 80045e0:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80045e8:	4b0c      	ldr	r3, [pc, #48]	; (800461c <HAL_RCC_GetClockConfig+0x5c>)
 80045ea:	689b      	ldr	r3, [r3, #8]
 80045ec:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80045f4:	4b09      	ldr	r3, [pc, #36]	; (800461c <HAL_RCC_GetClockConfig+0x5c>)
 80045f6:	689b      	ldr	r3, [r3, #8]
 80045f8:	08db      	lsrs	r3, r3, #3
 80045fa:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004602:	4b07      	ldr	r3, [pc, #28]	; (8004620 <HAL_RCC_GetClockConfig+0x60>)
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f003 020f 	and.w	r2, r3, #15
 800460a:	683b      	ldr	r3, [r7, #0]
 800460c:	601a      	str	r2, [r3, #0]
}
 800460e:	bf00      	nop
 8004610:	370c      	adds	r7, #12
 8004612:	46bd      	mov	sp, r7
 8004614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004618:	4770      	bx	lr
 800461a:	bf00      	nop
 800461c:	40023800 	.word	0x40023800
 8004620:	40023c00 	.word	0x40023c00

08004624 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004624:	b580      	push	{r7, lr}
 8004626:	b082      	sub	sp, #8
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	2b00      	cmp	r3, #0
 8004630:	d101      	bne.n	8004636 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004632:	2301      	movs	r3, #1
 8004634:	e07b      	b.n	800472e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800463a:	2b00      	cmp	r3, #0
 800463c:	d108      	bne.n	8004650 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	685b      	ldr	r3, [r3, #4]
 8004642:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004646:	d009      	beq.n	800465c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	2200      	movs	r2, #0
 800464c:	61da      	str	r2, [r3, #28]
 800464e:	e005      	b.n	800465c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2200      	movs	r2, #0
 8004654:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	2200      	movs	r2, #0
 800465a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	2200      	movs	r2, #0
 8004660:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004668:	b2db      	uxtb	r3, r3
 800466a:	2b00      	cmp	r3, #0
 800466c:	d106      	bne.n	800467c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2200      	movs	r2, #0
 8004672:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004676:	6878      	ldr	r0, [r7, #4]
 8004678:	f7fe f8b8 	bl	80027ec <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	2202      	movs	r2, #2
 8004680:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	681a      	ldr	r2, [r3, #0]
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004692:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	685b      	ldr	r3, [r3, #4]
 8004698:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	689b      	ldr	r3, [r3, #8]
 80046a0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80046a4:	431a      	orrs	r2, r3
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	68db      	ldr	r3, [r3, #12]
 80046aa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80046ae:	431a      	orrs	r2, r3
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	691b      	ldr	r3, [r3, #16]
 80046b4:	f003 0302 	and.w	r3, r3, #2
 80046b8:	431a      	orrs	r2, r3
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	695b      	ldr	r3, [r3, #20]
 80046be:	f003 0301 	and.w	r3, r3, #1
 80046c2:	431a      	orrs	r2, r3
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	699b      	ldr	r3, [r3, #24]
 80046c8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80046cc:	431a      	orrs	r2, r3
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	69db      	ldr	r3, [r3, #28]
 80046d2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80046d6:	431a      	orrs	r2, r3
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	6a1b      	ldr	r3, [r3, #32]
 80046dc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80046e0:	ea42 0103 	orr.w	r1, r2, r3
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046e8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	430a      	orrs	r2, r1
 80046f2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	699b      	ldr	r3, [r3, #24]
 80046f8:	0c1b      	lsrs	r3, r3, #16
 80046fa:	f003 0104 	and.w	r1, r3, #4
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004702:	f003 0210 	and.w	r2, r3, #16
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	681b      	ldr	r3, [r3, #0]
 800470a:	430a      	orrs	r2, r1
 800470c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	69da      	ldr	r2, [r3, #28]
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800471c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2200      	movs	r2, #0
 8004722:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	2201      	movs	r2, #1
 8004728:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800472c:	2300      	movs	r3, #0
}
 800472e:	4618      	mov	r0, r3
 8004730:	3708      	adds	r7, #8
 8004732:	46bd      	mov	sp, r7
 8004734:	bd80      	pop	{r7, pc}

08004736 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004736:	b580      	push	{r7, lr}
 8004738:	b088      	sub	sp, #32
 800473a:	af00      	add	r7, sp, #0
 800473c:	60f8      	str	r0, [r7, #12]
 800473e:	60b9      	str	r1, [r7, #8]
 8004740:	603b      	str	r3, [r7, #0]
 8004742:	4613      	mov	r3, r2
 8004744:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004746:	2300      	movs	r3, #0
 8004748:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800474a:	68fb      	ldr	r3, [r7, #12]
 800474c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004750:	2b01      	cmp	r3, #1
 8004752:	d101      	bne.n	8004758 <HAL_SPI_Transmit+0x22>
 8004754:	2302      	movs	r3, #2
 8004756:	e126      	b.n	80049a6 <HAL_SPI_Transmit+0x270>
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	2201      	movs	r2, #1
 800475c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004760:	f7fe fb54 	bl	8002e0c <HAL_GetTick>
 8004764:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004766:	88fb      	ldrh	r3, [r7, #6]
 8004768:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004770:	b2db      	uxtb	r3, r3
 8004772:	2b01      	cmp	r3, #1
 8004774:	d002      	beq.n	800477c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004776:	2302      	movs	r3, #2
 8004778:	77fb      	strb	r3, [r7, #31]
    goto error;
 800477a:	e10b      	b.n	8004994 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800477c:	68bb      	ldr	r3, [r7, #8]
 800477e:	2b00      	cmp	r3, #0
 8004780:	d002      	beq.n	8004788 <HAL_SPI_Transmit+0x52>
 8004782:	88fb      	ldrh	r3, [r7, #6]
 8004784:	2b00      	cmp	r3, #0
 8004786:	d102      	bne.n	800478e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004788:	2301      	movs	r3, #1
 800478a:	77fb      	strb	r3, [r7, #31]
    goto error;
 800478c:	e102      	b.n	8004994 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	2203      	movs	r2, #3
 8004792:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	2200      	movs	r2, #0
 800479a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	68ba      	ldr	r2, [r7, #8]
 80047a0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	88fa      	ldrh	r2, [r7, #6]
 80047a6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	88fa      	ldrh	r2, [r7, #6]
 80047ac:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	2200      	movs	r2, #0
 80047b2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	2200      	movs	r2, #0
 80047b8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	2200      	movs	r2, #0
 80047be:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	2200      	movs	r2, #0
 80047c4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	2200      	movs	r2, #0
 80047ca:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	689b      	ldr	r3, [r3, #8]
 80047d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80047d4:	d10f      	bne.n	80047f6 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	681a      	ldr	r2, [r3, #0]
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80047e4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80047e6:	68fb      	ldr	r3, [r7, #12]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	681a      	ldr	r2, [r3, #0]
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80047f4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	681b      	ldr	r3, [r3, #0]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004800:	2b40      	cmp	r3, #64	; 0x40
 8004802:	d007      	beq.n	8004814 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	681a      	ldr	r2, [r3, #0]
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	681b      	ldr	r3, [r3, #0]
 800480e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004812:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004814:	68fb      	ldr	r3, [r7, #12]
 8004816:	68db      	ldr	r3, [r3, #12]
 8004818:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800481c:	d14b      	bne.n	80048b6 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	685b      	ldr	r3, [r3, #4]
 8004822:	2b00      	cmp	r3, #0
 8004824:	d002      	beq.n	800482c <HAL_SPI_Transmit+0xf6>
 8004826:	8afb      	ldrh	r3, [r7, #22]
 8004828:	2b01      	cmp	r3, #1
 800482a:	d13e      	bne.n	80048aa <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004830:	881a      	ldrh	r2, [r3, #0]
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800483c:	1c9a      	adds	r2, r3, #2
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004846:	b29b      	uxth	r3, r3
 8004848:	3b01      	subs	r3, #1
 800484a:	b29a      	uxth	r2, r3
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004850:	e02b      	b.n	80048aa <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004852:	68fb      	ldr	r3, [r7, #12]
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	689b      	ldr	r3, [r3, #8]
 8004858:	f003 0302 	and.w	r3, r3, #2
 800485c:	2b02      	cmp	r3, #2
 800485e:	d112      	bne.n	8004886 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004864:	881a      	ldrh	r2, [r3, #0]
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004870:	1c9a      	adds	r2, r3, #2
 8004872:	68fb      	ldr	r3, [r7, #12]
 8004874:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800487a:	b29b      	uxth	r3, r3
 800487c:	3b01      	subs	r3, #1
 800487e:	b29a      	uxth	r2, r3
 8004880:	68fb      	ldr	r3, [r7, #12]
 8004882:	86da      	strh	r2, [r3, #54]	; 0x36
 8004884:	e011      	b.n	80048aa <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004886:	f7fe fac1 	bl	8002e0c <HAL_GetTick>
 800488a:	4602      	mov	r2, r0
 800488c:	69bb      	ldr	r3, [r7, #24]
 800488e:	1ad3      	subs	r3, r2, r3
 8004890:	683a      	ldr	r2, [r7, #0]
 8004892:	429a      	cmp	r2, r3
 8004894:	d803      	bhi.n	800489e <HAL_SPI_Transmit+0x168>
 8004896:	683b      	ldr	r3, [r7, #0]
 8004898:	f1b3 3fff 	cmp.w	r3, #4294967295
 800489c:	d102      	bne.n	80048a4 <HAL_SPI_Transmit+0x16e>
 800489e:	683b      	ldr	r3, [r7, #0]
 80048a0:	2b00      	cmp	r3, #0
 80048a2:	d102      	bne.n	80048aa <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80048a4:	2303      	movs	r3, #3
 80048a6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80048a8:	e074      	b.n	8004994 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048ae:	b29b      	uxth	r3, r3
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d1ce      	bne.n	8004852 <HAL_SPI_Transmit+0x11c>
 80048b4:	e04c      	b.n	8004950 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	685b      	ldr	r3, [r3, #4]
 80048ba:	2b00      	cmp	r3, #0
 80048bc:	d002      	beq.n	80048c4 <HAL_SPI_Transmit+0x18e>
 80048be:	8afb      	ldrh	r3, [r7, #22]
 80048c0:	2b01      	cmp	r3, #1
 80048c2:	d140      	bne.n	8004946 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80048c8:	68fb      	ldr	r3, [r7, #12]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	330c      	adds	r3, #12
 80048ce:	7812      	ldrb	r2, [r2, #0]
 80048d0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048d6:	1c5a      	adds	r2, r3, #1
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048e0:	b29b      	uxth	r3, r3
 80048e2:	3b01      	subs	r3, #1
 80048e4:	b29a      	uxth	r2, r3
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 80048ea:	e02c      	b.n	8004946 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	689b      	ldr	r3, [r3, #8]
 80048f2:	f003 0302 	and.w	r3, r3, #2
 80048f6:	2b02      	cmp	r3, #2
 80048f8:	d113      	bne.n	8004922 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	330c      	adds	r3, #12
 8004904:	7812      	ldrb	r2, [r2, #0]
 8004906:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800490c:	1c5a      	adds	r2, r3, #1
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004916:	b29b      	uxth	r3, r3
 8004918:	3b01      	subs	r3, #1
 800491a:	b29a      	uxth	r2, r3
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	86da      	strh	r2, [r3, #54]	; 0x36
 8004920:	e011      	b.n	8004946 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004922:	f7fe fa73 	bl	8002e0c <HAL_GetTick>
 8004926:	4602      	mov	r2, r0
 8004928:	69bb      	ldr	r3, [r7, #24]
 800492a:	1ad3      	subs	r3, r2, r3
 800492c:	683a      	ldr	r2, [r7, #0]
 800492e:	429a      	cmp	r2, r3
 8004930:	d803      	bhi.n	800493a <HAL_SPI_Transmit+0x204>
 8004932:	683b      	ldr	r3, [r7, #0]
 8004934:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004938:	d102      	bne.n	8004940 <HAL_SPI_Transmit+0x20a>
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d102      	bne.n	8004946 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004940:	2303      	movs	r3, #3
 8004942:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004944:	e026      	b.n	8004994 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800494a:	b29b      	uxth	r3, r3
 800494c:	2b00      	cmp	r3, #0
 800494e:	d1cd      	bne.n	80048ec <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004950:	69ba      	ldr	r2, [r7, #24]
 8004952:	6839      	ldr	r1, [r7, #0]
 8004954:	68f8      	ldr	r0, [r7, #12]
 8004956:	f000 fbcb 	bl	80050f0 <SPI_EndRxTxTransaction>
 800495a:	4603      	mov	r3, r0
 800495c:	2b00      	cmp	r3, #0
 800495e:	d002      	beq.n	8004966 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	2220      	movs	r2, #32
 8004964:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	689b      	ldr	r3, [r3, #8]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d10a      	bne.n	8004984 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800496e:	2300      	movs	r3, #0
 8004970:	613b      	str	r3, [r7, #16]
 8004972:	68fb      	ldr	r3, [r7, #12]
 8004974:	681b      	ldr	r3, [r3, #0]
 8004976:	68db      	ldr	r3, [r3, #12]
 8004978:	613b      	str	r3, [r7, #16]
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	689b      	ldr	r3, [r3, #8]
 8004980:	613b      	str	r3, [r7, #16]
 8004982:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004988:	2b00      	cmp	r3, #0
 800498a:	d002      	beq.n	8004992 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800498c:	2301      	movs	r3, #1
 800498e:	77fb      	strb	r3, [r7, #31]
 8004990:	e000      	b.n	8004994 <HAL_SPI_Transmit+0x25e>
  }

error:
 8004992:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004994:	68fb      	ldr	r3, [r7, #12]
 8004996:	2201      	movs	r2, #1
 8004998:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	2200      	movs	r2, #0
 80049a0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80049a4:	7ffb      	ldrb	r3, [r7, #31]
}
 80049a6:	4618      	mov	r0, r3
 80049a8:	3720      	adds	r7, #32
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}

080049ae <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80049ae:	b580      	push	{r7, lr}
 80049b0:	b088      	sub	sp, #32
 80049b2:	af02      	add	r7, sp, #8
 80049b4:	60f8      	str	r0, [r7, #12]
 80049b6:	60b9      	str	r1, [r7, #8]
 80049b8:	603b      	str	r3, [r7, #0]
 80049ba:	4613      	mov	r3, r2
 80049bc:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80049be:	2300      	movs	r3, #0
 80049c0:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80049ca:	d112      	bne.n	80049f2 <HAL_SPI_Receive+0x44>
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	689b      	ldr	r3, [r3, #8]
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d10e      	bne.n	80049f2 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	2204      	movs	r2, #4
 80049d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80049dc:	88fa      	ldrh	r2, [r7, #6]
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	9300      	str	r3, [sp, #0]
 80049e2:	4613      	mov	r3, r2
 80049e4:	68ba      	ldr	r2, [r7, #8]
 80049e6:	68b9      	ldr	r1, [r7, #8]
 80049e8:	68f8      	ldr	r0, [r7, #12]
 80049ea:	f000 f8f1 	bl	8004bd0 <HAL_SPI_TransmitReceive>
 80049ee:	4603      	mov	r3, r0
 80049f0:	e0ea      	b.n	8004bc8 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80049f8:	2b01      	cmp	r3, #1
 80049fa:	d101      	bne.n	8004a00 <HAL_SPI_Receive+0x52>
 80049fc:	2302      	movs	r3, #2
 80049fe:	e0e3      	b.n	8004bc8 <HAL_SPI_Receive+0x21a>
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	2201      	movs	r2, #1
 8004a04:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004a08:	f7fe fa00 	bl	8002e0c <HAL_GetTick>
 8004a0c:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004a14:	b2db      	uxtb	r3, r3
 8004a16:	2b01      	cmp	r3, #1
 8004a18:	d002      	beq.n	8004a20 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8004a1a:	2302      	movs	r3, #2
 8004a1c:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004a1e:	e0ca      	b.n	8004bb6 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8004a20:	68bb      	ldr	r3, [r7, #8]
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d002      	beq.n	8004a2c <HAL_SPI_Receive+0x7e>
 8004a26:	88fb      	ldrh	r3, [r7, #6]
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d102      	bne.n	8004a32 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004a2c:	2301      	movs	r3, #1
 8004a2e:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004a30:	e0c1      	b.n	8004bb6 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	2204      	movs	r2, #4
 8004a36:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	68ba      	ldr	r2, [r7, #8]
 8004a44:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	88fa      	ldrh	r2, [r7, #6]
 8004a4a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	88fa      	ldrh	r2, [r7, #6]
 8004a50:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	2200      	movs	r2, #0
 8004a56:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004a5e:	68fb      	ldr	r3, [r7, #12]
 8004a60:	2200      	movs	r2, #0
 8004a62:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	2200      	movs	r2, #0
 8004a68:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	689b      	ldr	r3, [r3, #8]
 8004a74:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a78:	d10f      	bne.n	8004a9a <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004a7a:	68fb      	ldr	r3, [r7, #12]
 8004a7c:	681b      	ldr	r3, [r3, #0]
 8004a7e:	681a      	ldr	r2, [r3, #0]
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004a88:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8004a8a:	68fb      	ldr	r3, [r7, #12]
 8004a8c:	681b      	ldr	r3, [r3, #0]
 8004a8e:	681a      	ldr	r2, [r3, #0]
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8004a98:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004aa4:	2b40      	cmp	r3, #64	; 0x40
 8004aa6:	d007      	beq.n	8004ab8 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	681a      	ldr	r2, [r3, #0]
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004ab6:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	68db      	ldr	r3, [r3, #12]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d162      	bne.n	8004b86 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004ac0:	e02e      	b.n	8004b20 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	681b      	ldr	r3, [r3, #0]
 8004ac6:	689b      	ldr	r3, [r3, #8]
 8004ac8:	f003 0301 	and.w	r3, r3, #1
 8004acc:	2b01      	cmp	r3, #1
 8004ace:	d115      	bne.n	8004afc <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f103 020c 	add.w	r2, r3, #12
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004adc:	7812      	ldrb	r2, [r2, #0]
 8004ade:	b2d2      	uxtb	r2, r2
 8004ae0:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004ae6:	1c5a      	adds	r2, r3, #1
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004af0:	b29b      	uxth	r3, r3
 8004af2:	3b01      	subs	r3, #1
 8004af4:	b29a      	uxth	r2, r3
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004afa:	e011      	b.n	8004b20 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004afc:	f7fe f986 	bl	8002e0c <HAL_GetTick>
 8004b00:	4602      	mov	r2, r0
 8004b02:	693b      	ldr	r3, [r7, #16]
 8004b04:	1ad3      	subs	r3, r2, r3
 8004b06:	683a      	ldr	r2, [r7, #0]
 8004b08:	429a      	cmp	r2, r3
 8004b0a:	d803      	bhi.n	8004b14 <HAL_SPI_Receive+0x166>
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b12:	d102      	bne.n	8004b1a <HAL_SPI_Receive+0x16c>
 8004b14:	683b      	ldr	r3, [r7, #0]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d102      	bne.n	8004b20 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8004b1a:	2303      	movs	r3, #3
 8004b1c:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004b1e:	e04a      	b.n	8004bb6 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b24:	b29b      	uxth	r3, r3
 8004b26:	2b00      	cmp	r3, #0
 8004b28:	d1cb      	bne.n	8004ac2 <HAL_SPI_Receive+0x114>
 8004b2a:	e031      	b.n	8004b90 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	689b      	ldr	r3, [r3, #8]
 8004b32:	f003 0301 	and.w	r3, r3, #1
 8004b36:	2b01      	cmp	r3, #1
 8004b38:	d113      	bne.n	8004b62 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	68da      	ldr	r2, [r3, #12]
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b44:	b292      	uxth	r2, r2
 8004b46:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b4c:	1c9a      	adds	r2, r3, #2
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b56:	b29b      	uxth	r3, r3
 8004b58:	3b01      	subs	r3, #1
 8004b5a:	b29a      	uxth	r2, r3
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004b60:	e011      	b.n	8004b86 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004b62:	f7fe f953 	bl	8002e0c <HAL_GetTick>
 8004b66:	4602      	mov	r2, r0
 8004b68:	693b      	ldr	r3, [r7, #16]
 8004b6a:	1ad3      	subs	r3, r2, r3
 8004b6c:	683a      	ldr	r2, [r7, #0]
 8004b6e:	429a      	cmp	r2, r3
 8004b70:	d803      	bhi.n	8004b7a <HAL_SPI_Receive+0x1cc>
 8004b72:	683b      	ldr	r3, [r7, #0]
 8004b74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b78:	d102      	bne.n	8004b80 <HAL_SPI_Receive+0x1d2>
 8004b7a:	683b      	ldr	r3, [r7, #0]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d102      	bne.n	8004b86 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8004b80:	2303      	movs	r3, #3
 8004b82:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004b84:	e017      	b.n	8004bb6 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b8a:	b29b      	uxth	r3, r3
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d1cd      	bne.n	8004b2c <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004b90:	693a      	ldr	r2, [r7, #16]
 8004b92:	6839      	ldr	r1, [r7, #0]
 8004b94:	68f8      	ldr	r0, [r7, #12]
 8004b96:	f000 fa45 	bl	8005024 <SPI_EndRxTransaction>
 8004b9a:	4603      	mov	r3, r0
 8004b9c:	2b00      	cmp	r3, #0
 8004b9e:	d002      	beq.n	8004ba6 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	2220      	movs	r2, #32
 8004ba4:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d002      	beq.n	8004bb4 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8004bae:	2301      	movs	r3, #1
 8004bb0:	75fb      	strb	r3, [r7, #23]
 8004bb2:	e000      	b.n	8004bb6 <HAL_SPI_Receive+0x208>
  }

error :
 8004bb4:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004bb6:	68fb      	ldr	r3, [r7, #12]
 8004bb8:	2201      	movs	r2, #1
 8004bba:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004bbe:	68fb      	ldr	r3, [r7, #12]
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004bc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8004bc8:	4618      	mov	r0, r3
 8004bca:	3718      	adds	r7, #24
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	bd80      	pop	{r7, pc}

08004bd0 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b08c      	sub	sp, #48	; 0x30
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	60f8      	str	r0, [r7, #12]
 8004bd8:	60b9      	str	r1, [r7, #8]
 8004bda:	607a      	str	r2, [r7, #4]
 8004bdc:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004bde:	2301      	movs	r3, #1
 8004be0:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004be2:	2300      	movs	r3, #0
 8004be4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004bee:	2b01      	cmp	r3, #1
 8004bf0:	d101      	bne.n	8004bf6 <HAL_SPI_TransmitReceive+0x26>
 8004bf2:	2302      	movs	r3, #2
 8004bf4:	e18a      	b.n	8004f0c <HAL_SPI_TransmitReceive+0x33c>
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	2201      	movs	r2, #1
 8004bfa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004bfe:	f7fe f905 	bl	8002e0c <HAL_GetTick>
 8004c02:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004c0a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	685b      	ldr	r3, [r3, #4]
 8004c12:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004c14:	887b      	ldrh	r3, [r7, #2]
 8004c16:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004c18:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004c1c:	2b01      	cmp	r3, #1
 8004c1e:	d00f      	beq.n	8004c40 <HAL_SPI_TransmitReceive+0x70>
 8004c20:	69fb      	ldr	r3, [r7, #28]
 8004c22:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c26:	d107      	bne.n	8004c38 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004c28:	68fb      	ldr	r3, [r7, #12]
 8004c2a:	689b      	ldr	r3, [r3, #8]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d103      	bne.n	8004c38 <HAL_SPI_TransmitReceive+0x68>
 8004c30:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004c34:	2b04      	cmp	r3, #4
 8004c36:	d003      	beq.n	8004c40 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004c38:	2302      	movs	r3, #2
 8004c3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004c3e:	e15b      	b.n	8004ef8 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004c40:	68bb      	ldr	r3, [r7, #8]
 8004c42:	2b00      	cmp	r3, #0
 8004c44:	d005      	beq.n	8004c52 <HAL_SPI_TransmitReceive+0x82>
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d002      	beq.n	8004c52 <HAL_SPI_TransmitReceive+0x82>
 8004c4c:	887b      	ldrh	r3, [r7, #2]
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d103      	bne.n	8004c5a <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004c52:	2301      	movs	r3, #1
 8004c54:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004c58:	e14e      	b.n	8004ef8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004c5a:	68fb      	ldr	r3, [r7, #12]
 8004c5c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004c60:	b2db      	uxtb	r3, r3
 8004c62:	2b04      	cmp	r3, #4
 8004c64:	d003      	beq.n	8004c6e <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	2205      	movs	r2, #5
 8004c6a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	2200      	movs	r2, #0
 8004c72:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	687a      	ldr	r2, [r7, #4]
 8004c78:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	887a      	ldrh	r2, [r7, #2]
 8004c7e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	887a      	ldrh	r2, [r7, #2]
 8004c84:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	68ba      	ldr	r2, [r7, #8]
 8004c8a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	887a      	ldrh	r2, [r7, #2]
 8004c90:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	887a      	ldrh	r2, [r7, #2]
 8004c96:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004c98:	68fb      	ldr	r3, [r7, #12]
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	2200      	movs	r2, #0
 8004ca2:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004cae:	2b40      	cmp	r3, #64	; 0x40
 8004cb0:	d007      	beq.n	8004cc2 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	681a      	ldr	r2, [r3, #0]
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004cc0:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	68db      	ldr	r3, [r3, #12]
 8004cc6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004cca:	d178      	bne.n	8004dbe <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	685b      	ldr	r3, [r3, #4]
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d002      	beq.n	8004cda <HAL_SPI_TransmitReceive+0x10a>
 8004cd4:	8b7b      	ldrh	r3, [r7, #26]
 8004cd6:	2b01      	cmp	r3, #1
 8004cd8:	d166      	bne.n	8004da8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cde:	881a      	ldrh	r2, [r3, #0]
 8004ce0:	68fb      	ldr	r3, [r7, #12]
 8004ce2:	681b      	ldr	r3, [r3, #0]
 8004ce4:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cea:	1c9a      	adds	r2, r3, #2
 8004cec:	68fb      	ldr	r3, [r7, #12]
 8004cee:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004cf0:	68fb      	ldr	r3, [r7, #12]
 8004cf2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004cf4:	b29b      	uxth	r3, r3
 8004cf6:	3b01      	subs	r3, #1
 8004cf8:	b29a      	uxth	r2, r3
 8004cfa:	68fb      	ldr	r3, [r7, #12]
 8004cfc:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004cfe:	e053      	b.n	8004da8 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	689b      	ldr	r3, [r3, #8]
 8004d06:	f003 0302 	and.w	r3, r3, #2
 8004d0a:	2b02      	cmp	r3, #2
 8004d0c:	d11b      	bne.n	8004d46 <HAL_SPI_TransmitReceive+0x176>
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d12:	b29b      	uxth	r3, r3
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d016      	beq.n	8004d46 <HAL_SPI_TransmitReceive+0x176>
 8004d18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d1a:	2b01      	cmp	r3, #1
 8004d1c:	d113      	bne.n	8004d46 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d22:	881a      	ldrh	r2, [r3, #0]
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d2e:	1c9a      	adds	r2, r3, #2
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004d38:	b29b      	uxth	r3, r3
 8004d3a:	3b01      	subs	r3, #1
 8004d3c:	b29a      	uxth	r2, r3
 8004d3e:	68fb      	ldr	r3, [r7, #12]
 8004d40:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004d42:	2300      	movs	r3, #0
 8004d44:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	689b      	ldr	r3, [r3, #8]
 8004d4c:	f003 0301 	and.w	r3, r3, #1
 8004d50:	2b01      	cmp	r3, #1
 8004d52:	d119      	bne.n	8004d88 <HAL_SPI_TransmitReceive+0x1b8>
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d58:	b29b      	uxth	r3, r3
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d014      	beq.n	8004d88 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	68da      	ldr	r2, [r3, #12]
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d68:	b292      	uxth	r2, r2
 8004d6a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d70:	1c9a      	adds	r2, r3, #2
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004d76:	68fb      	ldr	r3, [r7, #12]
 8004d78:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004d7a:	b29b      	uxth	r3, r3
 8004d7c:	3b01      	subs	r3, #1
 8004d7e:	b29a      	uxth	r2, r3
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004d84:	2301      	movs	r3, #1
 8004d86:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004d88:	f7fe f840 	bl	8002e0c <HAL_GetTick>
 8004d8c:	4602      	mov	r2, r0
 8004d8e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d90:	1ad3      	subs	r3, r2, r3
 8004d92:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004d94:	429a      	cmp	r2, r3
 8004d96:	d807      	bhi.n	8004da8 <HAL_SPI_TransmitReceive+0x1d8>
 8004d98:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d9e:	d003      	beq.n	8004da8 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004da0:	2303      	movs	r3, #3
 8004da2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004da6:	e0a7      	b.n	8004ef8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004dac:	b29b      	uxth	r3, r3
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d1a6      	bne.n	8004d00 <HAL_SPI_TransmitReceive+0x130>
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004db6:	b29b      	uxth	r3, r3
 8004db8:	2b00      	cmp	r3, #0
 8004dba:	d1a1      	bne.n	8004d00 <HAL_SPI_TransmitReceive+0x130>
 8004dbc:	e07c      	b.n	8004eb8 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d002      	beq.n	8004dcc <HAL_SPI_TransmitReceive+0x1fc>
 8004dc6:	8b7b      	ldrh	r3, [r7, #26]
 8004dc8:	2b01      	cmp	r3, #1
 8004dca:	d16b      	bne.n	8004ea4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	330c      	adds	r3, #12
 8004dd6:	7812      	ldrb	r2, [r2, #0]
 8004dd8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004dde:	1c5a      	adds	r2, r3, #1
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004de8:	b29b      	uxth	r3, r3
 8004dea:	3b01      	subs	r3, #1
 8004dec:	b29a      	uxth	r2, r3
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004df2:	e057      	b.n	8004ea4 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	689b      	ldr	r3, [r3, #8]
 8004dfa:	f003 0302 	and.w	r3, r3, #2
 8004dfe:	2b02      	cmp	r3, #2
 8004e00:	d11c      	bne.n	8004e3c <HAL_SPI_TransmitReceive+0x26c>
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e06:	b29b      	uxth	r3, r3
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d017      	beq.n	8004e3c <HAL_SPI_TransmitReceive+0x26c>
 8004e0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e0e:	2b01      	cmp	r3, #1
 8004e10:	d114      	bne.n	8004e3c <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	330c      	adds	r3, #12
 8004e1c:	7812      	ldrb	r2, [r2, #0]
 8004e1e:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004e24:	1c5a      	adds	r2, r3, #1
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004e2e:	b29b      	uxth	r3, r3
 8004e30:	3b01      	subs	r3, #1
 8004e32:	b29a      	uxth	r2, r3
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004e38:	2300      	movs	r3, #0
 8004e3a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	689b      	ldr	r3, [r3, #8]
 8004e42:	f003 0301 	and.w	r3, r3, #1
 8004e46:	2b01      	cmp	r3, #1
 8004e48:	d119      	bne.n	8004e7e <HAL_SPI_TransmitReceive+0x2ae>
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e4e:	b29b      	uxth	r3, r3
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d014      	beq.n	8004e7e <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	68da      	ldr	r2, [r3, #12]
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e5e:	b2d2      	uxtb	r2, r2
 8004e60:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004e66:	1c5a      	adds	r2, r3, #1
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004e70:	b29b      	uxth	r3, r3
 8004e72:	3b01      	subs	r3, #1
 8004e74:	b29a      	uxth	r2, r3
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004e7a:	2301      	movs	r3, #1
 8004e7c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004e7e:	f7fd ffc5 	bl	8002e0c <HAL_GetTick>
 8004e82:	4602      	mov	r2, r0
 8004e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e86:	1ad3      	subs	r3, r2, r3
 8004e88:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004e8a:	429a      	cmp	r2, r3
 8004e8c:	d803      	bhi.n	8004e96 <HAL_SPI_TransmitReceive+0x2c6>
 8004e8e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e94:	d102      	bne.n	8004e9c <HAL_SPI_TransmitReceive+0x2cc>
 8004e96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d103      	bne.n	8004ea4 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004e9c:	2303      	movs	r3, #3
 8004e9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004ea2:	e029      	b.n	8004ef8 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004ea4:	68fb      	ldr	r3, [r7, #12]
 8004ea6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ea8:	b29b      	uxth	r3, r3
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d1a2      	bne.n	8004df4 <HAL_SPI_TransmitReceive+0x224>
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004eb2:	b29b      	uxth	r3, r3
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d19d      	bne.n	8004df4 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004eb8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004eba:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004ebc:	68f8      	ldr	r0, [r7, #12]
 8004ebe:	f000 f917 	bl	80050f0 <SPI_EndRxTxTransaction>
 8004ec2:	4603      	mov	r3, r0
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	d006      	beq.n	8004ed6 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004ec8:	2301      	movs	r3, #1
 8004eca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	2220      	movs	r2, #32
 8004ed2:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004ed4:	e010      	b.n	8004ef8 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	689b      	ldr	r3, [r3, #8]
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d10b      	bne.n	8004ef6 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004ede:	2300      	movs	r3, #0
 8004ee0:	617b      	str	r3, [r7, #20]
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	68db      	ldr	r3, [r3, #12]
 8004ee8:	617b      	str	r3, [r7, #20]
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	689b      	ldr	r3, [r3, #8]
 8004ef0:	617b      	str	r3, [r7, #20]
 8004ef2:	697b      	ldr	r3, [r7, #20]
 8004ef4:	e000      	b.n	8004ef8 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004ef6:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	2201      	movs	r2, #1
 8004efc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	2200      	movs	r2, #0
 8004f04:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004f08:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	3730      	adds	r7, #48	; 0x30
 8004f10:	46bd      	mov	sp, r7
 8004f12:	bd80      	pop	{r7, pc}

08004f14 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004f14:	b580      	push	{r7, lr}
 8004f16:	b088      	sub	sp, #32
 8004f18:	af00      	add	r7, sp, #0
 8004f1a:	60f8      	str	r0, [r7, #12]
 8004f1c:	60b9      	str	r1, [r7, #8]
 8004f1e:	603b      	str	r3, [r7, #0]
 8004f20:	4613      	mov	r3, r2
 8004f22:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004f24:	f7fd ff72 	bl	8002e0c <HAL_GetTick>
 8004f28:	4602      	mov	r2, r0
 8004f2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f2c:	1a9b      	subs	r3, r3, r2
 8004f2e:	683a      	ldr	r2, [r7, #0]
 8004f30:	4413      	add	r3, r2
 8004f32:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004f34:	f7fd ff6a 	bl	8002e0c <HAL_GetTick>
 8004f38:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004f3a:	4b39      	ldr	r3, [pc, #228]	; (8005020 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	015b      	lsls	r3, r3, #5
 8004f40:	0d1b      	lsrs	r3, r3, #20
 8004f42:	69fa      	ldr	r2, [r7, #28]
 8004f44:	fb02 f303 	mul.w	r3, r2, r3
 8004f48:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004f4a:	e054      	b.n	8004ff6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f52:	d050      	beq.n	8004ff6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004f54:	f7fd ff5a 	bl	8002e0c <HAL_GetTick>
 8004f58:	4602      	mov	r2, r0
 8004f5a:	69bb      	ldr	r3, [r7, #24]
 8004f5c:	1ad3      	subs	r3, r2, r3
 8004f5e:	69fa      	ldr	r2, [r7, #28]
 8004f60:	429a      	cmp	r2, r3
 8004f62:	d902      	bls.n	8004f6a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004f64:	69fb      	ldr	r3, [r7, #28]
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d13d      	bne.n	8004fe6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	685a      	ldr	r2, [r3, #4]
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004f78:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	685b      	ldr	r3, [r3, #4]
 8004f7e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004f82:	d111      	bne.n	8004fa8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004f84:	68fb      	ldr	r3, [r7, #12]
 8004f86:	689b      	ldr	r3, [r3, #8]
 8004f88:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f8c:	d004      	beq.n	8004f98 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	689b      	ldr	r3, [r3, #8]
 8004f92:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004f96:	d107      	bne.n	8004fa8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004f98:	68fb      	ldr	r3, [r7, #12]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	681a      	ldr	r2, [r3, #0]
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004fa6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004fac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004fb0:	d10f      	bne.n	8004fd2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	681a      	ldr	r2, [r3, #0]
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	681b      	ldr	r3, [r3, #0]
 8004fbc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004fc0:	601a      	str	r2, [r3, #0]
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	681b      	ldr	r3, [r3, #0]
 8004fc6:	681a      	ldr	r2, [r3, #0]
 8004fc8:	68fb      	ldr	r3, [r7, #12]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004fd0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	2201      	movs	r2, #1
 8004fd6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	2200      	movs	r2, #0
 8004fde:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004fe2:	2303      	movs	r3, #3
 8004fe4:	e017      	b.n	8005016 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004fe6:	697b      	ldr	r3, [r7, #20]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d101      	bne.n	8004ff0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004fec:	2300      	movs	r3, #0
 8004fee:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004ff0:	697b      	ldr	r3, [r7, #20]
 8004ff2:	3b01      	subs	r3, #1
 8004ff4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	689a      	ldr	r2, [r3, #8]
 8004ffc:	68bb      	ldr	r3, [r7, #8]
 8004ffe:	4013      	ands	r3, r2
 8005000:	68ba      	ldr	r2, [r7, #8]
 8005002:	429a      	cmp	r2, r3
 8005004:	bf0c      	ite	eq
 8005006:	2301      	moveq	r3, #1
 8005008:	2300      	movne	r3, #0
 800500a:	b2db      	uxtb	r3, r3
 800500c:	461a      	mov	r2, r3
 800500e:	79fb      	ldrb	r3, [r7, #7]
 8005010:	429a      	cmp	r2, r3
 8005012:	d19b      	bne.n	8004f4c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005014:	2300      	movs	r3, #0
}
 8005016:	4618      	mov	r0, r3
 8005018:	3720      	adds	r7, #32
 800501a:	46bd      	mov	sp, r7
 800501c:	bd80      	pop	{r7, pc}
 800501e:	bf00      	nop
 8005020:	20000808 	.word	0x20000808

08005024 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005024:	b580      	push	{r7, lr}
 8005026:	b086      	sub	sp, #24
 8005028:	af02      	add	r7, sp, #8
 800502a:	60f8      	str	r0, [r7, #12]
 800502c:	60b9      	str	r1, [r7, #8]
 800502e:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	685b      	ldr	r3, [r3, #4]
 8005034:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005038:	d111      	bne.n	800505e <SPI_EndRxTransaction+0x3a>
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	689b      	ldr	r3, [r3, #8]
 800503e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005042:	d004      	beq.n	800504e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	689b      	ldr	r3, [r3, #8]
 8005048:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800504c:	d107      	bne.n	800505e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	681a      	ldr	r2, [r3, #0]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800505c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	685b      	ldr	r3, [r3, #4]
 8005062:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005066:	d12a      	bne.n	80050be <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	689b      	ldr	r3, [r3, #8]
 800506c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005070:	d012      	beq.n	8005098 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	9300      	str	r3, [sp, #0]
 8005076:	68bb      	ldr	r3, [r7, #8]
 8005078:	2200      	movs	r2, #0
 800507a:	2180      	movs	r1, #128	; 0x80
 800507c:	68f8      	ldr	r0, [r7, #12]
 800507e:	f7ff ff49 	bl	8004f14 <SPI_WaitFlagStateUntilTimeout>
 8005082:	4603      	mov	r3, r0
 8005084:	2b00      	cmp	r3, #0
 8005086:	d02d      	beq.n	80050e4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800508c:	f043 0220 	orr.w	r2, r3, #32
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8005094:	2303      	movs	r3, #3
 8005096:	e026      	b.n	80050e6 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	9300      	str	r3, [sp, #0]
 800509c:	68bb      	ldr	r3, [r7, #8]
 800509e:	2200      	movs	r2, #0
 80050a0:	2101      	movs	r1, #1
 80050a2:	68f8      	ldr	r0, [r7, #12]
 80050a4:	f7ff ff36 	bl	8004f14 <SPI_WaitFlagStateUntilTimeout>
 80050a8:	4603      	mov	r3, r0
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d01a      	beq.n	80050e4 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050b2:	f043 0220 	orr.w	r2, r3, #32
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80050ba:	2303      	movs	r3, #3
 80050bc:	e013      	b.n	80050e6 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	9300      	str	r3, [sp, #0]
 80050c2:	68bb      	ldr	r3, [r7, #8]
 80050c4:	2200      	movs	r2, #0
 80050c6:	2101      	movs	r1, #1
 80050c8:	68f8      	ldr	r0, [r7, #12]
 80050ca:	f7ff ff23 	bl	8004f14 <SPI_WaitFlagStateUntilTimeout>
 80050ce:	4603      	mov	r3, r0
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d007      	beq.n	80050e4 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80050d8:	f043 0220 	orr.w	r2, r3, #32
 80050dc:	68fb      	ldr	r3, [r7, #12]
 80050de:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80050e0:	2303      	movs	r3, #3
 80050e2:	e000      	b.n	80050e6 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80050e4:	2300      	movs	r3, #0
}
 80050e6:	4618      	mov	r0, r3
 80050e8:	3710      	adds	r7, #16
 80050ea:	46bd      	mov	sp, r7
 80050ec:	bd80      	pop	{r7, pc}
	...

080050f0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80050f0:	b580      	push	{r7, lr}
 80050f2:	b088      	sub	sp, #32
 80050f4:	af02      	add	r7, sp, #8
 80050f6:	60f8      	str	r0, [r7, #12]
 80050f8:	60b9      	str	r1, [r7, #8]
 80050fa:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80050fc:	4b1b      	ldr	r3, [pc, #108]	; (800516c <SPI_EndRxTxTransaction+0x7c>)
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	4a1b      	ldr	r2, [pc, #108]	; (8005170 <SPI_EndRxTxTransaction+0x80>)
 8005102:	fba2 2303 	umull	r2, r3, r2, r3
 8005106:	0d5b      	lsrs	r3, r3, #21
 8005108:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800510c:	fb02 f303 	mul.w	r3, r2, r3
 8005110:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	685b      	ldr	r3, [r3, #4]
 8005116:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800511a:	d112      	bne.n	8005142 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	9300      	str	r3, [sp, #0]
 8005120:	68bb      	ldr	r3, [r7, #8]
 8005122:	2200      	movs	r2, #0
 8005124:	2180      	movs	r1, #128	; 0x80
 8005126:	68f8      	ldr	r0, [r7, #12]
 8005128:	f7ff fef4 	bl	8004f14 <SPI_WaitFlagStateUntilTimeout>
 800512c:	4603      	mov	r3, r0
 800512e:	2b00      	cmp	r3, #0
 8005130:	d016      	beq.n	8005160 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005132:	68fb      	ldr	r3, [r7, #12]
 8005134:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005136:	f043 0220 	orr.w	r2, r3, #32
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800513e:	2303      	movs	r3, #3
 8005140:	e00f      	b.n	8005162 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005142:	697b      	ldr	r3, [r7, #20]
 8005144:	2b00      	cmp	r3, #0
 8005146:	d00a      	beq.n	800515e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8005148:	697b      	ldr	r3, [r7, #20]
 800514a:	3b01      	subs	r3, #1
 800514c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	681b      	ldr	r3, [r3, #0]
 8005152:	689b      	ldr	r3, [r3, #8]
 8005154:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005158:	2b80      	cmp	r3, #128	; 0x80
 800515a:	d0f2      	beq.n	8005142 <SPI_EndRxTxTransaction+0x52>
 800515c:	e000      	b.n	8005160 <SPI_EndRxTxTransaction+0x70>
        break;
 800515e:	bf00      	nop
  }

  return HAL_OK;
 8005160:	2300      	movs	r3, #0
}
 8005162:	4618      	mov	r0, r3
 8005164:	3718      	adds	r7, #24
 8005166:	46bd      	mov	sp, r7
 8005168:	bd80      	pop	{r7, pc}
 800516a:	bf00      	nop
 800516c:	20000808 	.word	0x20000808
 8005170:	165e9f81 	.word	0x165e9f81

08005174 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005174:	b580      	push	{r7, lr}
 8005176:	b082      	sub	sp, #8
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d101      	bne.n	8005186 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005182:	2301      	movs	r3, #1
 8005184:	e041      	b.n	800520a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800518c:	b2db      	uxtb	r3, r3
 800518e:	2b00      	cmp	r3, #0
 8005190:	d106      	bne.n	80051a0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	2200      	movs	r2, #0
 8005196:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800519a:	6878      	ldr	r0, [r7, #4]
 800519c:	f7fd fb6e 	bl	800287c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2202      	movs	r2, #2
 80051a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	681a      	ldr	r2, [r3, #0]
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	3304      	adds	r3, #4
 80051b0:	4619      	mov	r1, r3
 80051b2:	4610      	mov	r0, r2
 80051b4:	f000 fb26 	bl	8005804 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	2201      	movs	r2, #1
 80051bc:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	2201      	movs	r2, #1
 80051c4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	2201      	movs	r2, #1
 80051cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	2201      	movs	r2, #1
 80051d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	2201      	movs	r2, #1
 80051dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	2201      	movs	r2, #1
 80051e4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	2201      	movs	r2, #1
 80051ec:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80051f0:	687b      	ldr	r3, [r7, #4]
 80051f2:	2201      	movs	r2, #1
 80051f4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2201      	movs	r2, #1
 80051fc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2201      	movs	r2, #1
 8005204:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005208:	2300      	movs	r3, #0
}
 800520a:	4618      	mov	r0, r3
 800520c:	3708      	adds	r7, #8
 800520e:	46bd      	mov	sp, r7
 8005210:	bd80      	pop	{r7, pc}
	...

08005214 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8005214:	b480      	push	{r7}
 8005216:	b085      	sub	sp, #20
 8005218:	af00      	add	r7, sp, #0
 800521a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005222:	b2db      	uxtb	r3, r3
 8005224:	2b01      	cmp	r3, #1
 8005226:	d001      	beq.n	800522c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005228:	2301      	movs	r3, #1
 800522a:	e046      	b.n	80052ba <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2202      	movs	r2, #2
 8005230:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	4a23      	ldr	r2, [pc, #140]	; (80052c8 <HAL_TIM_Base_Start+0xb4>)
 800523a:	4293      	cmp	r3, r2
 800523c:	d022      	beq.n	8005284 <HAL_TIM_Base_Start+0x70>
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005246:	d01d      	beq.n	8005284 <HAL_TIM_Base_Start+0x70>
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	4a1f      	ldr	r2, [pc, #124]	; (80052cc <HAL_TIM_Base_Start+0xb8>)
 800524e:	4293      	cmp	r3, r2
 8005250:	d018      	beq.n	8005284 <HAL_TIM_Base_Start+0x70>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	4a1e      	ldr	r2, [pc, #120]	; (80052d0 <HAL_TIM_Base_Start+0xbc>)
 8005258:	4293      	cmp	r3, r2
 800525a:	d013      	beq.n	8005284 <HAL_TIM_Base_Start+0x70>
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	4a1c      	ldr	r2, [pc, #112]	; (80052d4 <HAL_TIM_Base_Start+0xc0>)
 8005262:	4293      	cmp	r3, r2
 8005264:	d00e      	beq.n	8005284 <HAL_TIM_Base_Start+0x70>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	4a1b      	ldr	r2, [pc, #108]	; (80052d8 <HAL_TIM_Base_Start+0xc4>)
 800526c:	4293      	cmp	r3, r2
 800526e:	d009      	beq.n	8005284 <HAL_TIM_Base_Start+0x70>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	4a19      	ldr	r2, [pc, #100]	; (80052dc <HAL_TIM_Base_Start+0xc8>)
 8005276:	4293      	cmp	r3, r2
 8005278:	d004      	beq.n	8005284 <HAL_TIM_Base_Start+0x70>
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	4a18      	ldr	r2, [pc, #96]	; (80052e0 <HAL_TIM_Base_Start+0xcc>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d111      	bne.n	80052a8 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	689b      	ldr	r3, [r3, #8]
 800528a:	f003 0307 	and.w	r3, r3, #7
 800528e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	2b06      	cmp	r3, #6
 8005294:	d010      	beq.n	80052b8 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 8005296:	687b      	ldr	r3, [r7, #4]
 8005298:	681b      	ldr	r3, [r3, #0]
 800529a:	681a      	ldr	r2, [r3, #0]
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	681b      	ldr	r3, [r3, #0]
 80052a0:	f042 0201 	orr.w	r2, r2, #1
 80052a4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80052a6:	e007      	b.n	80052b8 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	681a      	ldr	r2, [r3, #0]
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	f042 0201 	orr.w	r2, r2, #1
 80052b6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80052b8:	2300      	movs	r3, #0
}
 80052ba:	4618      	mov	r0, r3
 80052bc:	3714      	adds	r7, #20
 80052be:	46bd      	mov	sp, r7
 80052c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c4:	4770      	bx	lr
 80052c6:	bf00      	nop
 80052c8:	40010000 	.word	0x40010000
 80052cc:	40000400 	.word	0x40000400
 80052d0:	40000800 	.word	0x40000800
 80052d4:	40000c00 	.word	0x40000c00
 80052d8:	40010400 	.word	0x40010400
 80052dc:	40014000 	.word	0x40014000
 80052e0:	40001800 	.word	0x40001800

080052e4 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 80052e4:	b480      	push	{r7}
 80052e6:	b083      	sub	sp, #12
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	6a1a      	ldr	r2, [r3, #32]
 80052f2:	f241 1311 	movw	r3, #4369	; 0x1111
 80052f6:	4013      	ands	r3, r2
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d10f      	bne.n	800531c <HAL_TIM_Base_Stop+0x38>
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	6a1a      	ldr	r2, [r3, #32]
 8005302:	f240 4344 	movw	r3, #1092	; 0x444
 8005306:	4013      	ands	r3, r2
 8005308:	2b00      	cmp	r3, #0
 800530a:	d107      	bne.n	800531c <HAL_TIM_Base_Stop+0x38>
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	681a      	ldr	r2, [r3, #0]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	f022 0201 	bic.w	r2, r2, #1
 800531a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	2201      	movs	r2, #1
 8005320:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8005324:	2300      	movs	r3, #0
}
 8005326:	4618      	mov	r0, r3
 8005328:	370c      	adds	r7, #12
 800532a:	46bd      	mov	sp, r7
 800532c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005330:	4770      	bx	lr
	...

08005334 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005334:	b480      	push	{r7}
 8005336:	b085      	sub	sp, #20
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005342:	b2db      	uxtb	r3, r3
 8005344:	2b01      	cmp	r3, #1
 8005346:	d001      	beq.n	800534c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005348:	2301      	movs	r3, #1
 800534a:	e04e      	b.n	80053ea <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	2202      	movs	r2, #2
 8005350:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	68da      	ldr	r2, [r3, #12]
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f042 0201 	orr.w	r2, r2, #1
 8005362:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	4a23      	ldr	r2, [pc, #140]	; (80053f8 <HAL_TIM_Base_Start_IT+0xc4>)
 800536a:	4293      	cmp	r3, r2
 800536c:	d022      	beq.n	80053b4 <HAL_TIM_Base_Start_IT+0x80>
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005376:	d01d      	beq.n	80053b4 <HAL_TIM_Base_Start_IT+0x80>
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	4a1f      	ldr	r2, [pc, #124]	; (80053fc <HAL_TIM_Base_Start_IT+0xc8>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d018      	beq.n	80053b4 <HAL_TIM_Base_Start_IT+0x80>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	4a1e      	ldr	r2, [pc, #120]	; (8005400 <HAL_TIM_Base_Start_IT+0xcc>)
 8005388:	4293      	cmp	r3, r2
 800538a:	d013      	beq.n	80053b4 <HAL_TIM_Base_Start_IT+0x80>
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	4a1c      	ldr	r2, [pc, #112]	; (8005404 <HAL_TIM_Base_Start_IT+0xd0>)
 8005392:	4293      	cmp	r3, r2
 8005394:	d00e      	beq.n	80053b4 <HAL_TIM_Base_Start_IT+0x80>
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	4a1b      	ldr	r2, [pc, #108]	; (8005408 <HAL_TIM_Base_Start_IT+0xd4>)
 800539c:	4293      	cmp	r3, r2
 800539e:	d009      	beq.n	80053b4 <HAL_TIM_Base_Start_IT+0x80>
 80053a0:	687b      	ldr	r3, [r7, #4]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	4a19      	ldr	r2, [pc, #100]	; (800540c <HAL_TIM_Base_Start_IT+0xd8>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d004      	beq.n	80053b4 <HAL_TIM_Base_Start_IT+0x80>
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	4a18      	ldr	r2, [pc, #96]	; (8005410 <HAL_TIM_Base_Start_IT+0xdc>)
 80053b0:	4293      	cmp	r3, r2
 80053b2:	d111      	bne.n	80053d8 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	689b      	ldr	r3, [r3, #8]
 80053ba:	f003 0307 	and.w	r3, r3, #7
 80053be:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	2b06      	cmp	r3, #6
 80053c4:	d010      	beq.n	80053e8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	681a      	ldr	r2, [r3, #0]
 80053cc:	687b      	ldr	r3, [r7, #4]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	f042 0201 	orr.w	r2, r2, #1
 80053d4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053d6:	e007      	b.n	80053e8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	681a      	ldr	r2, [r3, #0]
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	f042 0201 	orr.w	r2, r2, #1
 80053e6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80053e8:	2300      	movs	r3, #0
}
 80053ea:	4618      	mov	r0, r3
 80053ec:	3714      	adds	r7, #20
 80053ee:	46bd      	mov	sp, r7
 80053f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053f4:	4770      	bx	lr
 80053f6:	bf00      	nop
 80053f8:	40010000 	.word	0x40010000
 80053fc:	40000400 	.word	0x40000400
 8005400:	40000800 	.word	0x40000800
 8005404:	40000c00 	.word	0x40000c00
 8005408:	40010400 	.word	0x40010400
 800540c:	40014000 	.word	0x40014000
 8005410:	40001800 	.word	0x40001800

08005414 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005414:	b580      	push	{r7, lr}
 8005416:	b082      	sub	sp, #8
 8005418:	af00      	add	r7, sp, #0
 800541a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	691b      	ldr	r3, [r3, #16]
 8005422:	f003 0302 	and.w	r3, r3, #2
 8005426:	2b02      	cmp	r3, #2
 8005428:	d122      	bne.n	8005470 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	68db      	ldr	r3, [r3, #12]
 8005430:	f003 0302 	and.w	r3, r3, #2
 8005434:	2b02      	cmp	r3, #2
 8005436:	d11b      	bne.n	8005470 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	681b      	ldr	r3, [r3, #0]
 800543c:	f06f 0202 	mvn.w	r2, #2
 8005440:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	2201      	movs	r2, #1
 8005446:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	699b      	ldr	r3, [r3, #24]
 800544e:	f003 0303 	and.w	r3, r3, #3
 8005452:	2b00      	cmp	r3, #0
 8005454:	d003      	beq.n	800545e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005456:	6878      	ldr	r0, [r7, #4]
 8005458:	f000 f9b5 	bl	80057c6 <HAL_TIM_IC_CaptureCallback>
 800545c:	e005      	b.n	800546a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800545e:	6878      	ldr	r0, [r7, #4]
 8005460:	f000 f9a7 	bl	80057b2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005464:	6878      	ldr	r0, [r7, #4]
 8005466:	f000 f9b8 	bl	80057da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	2200      	movs	r2, #0
 800546e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	681b      	ldr	r3, [r3, #0]
 8005474:	691b      	ldr	r3, [r3, #16]
 8005476:	f003 0304 	and.w	r3, r3, #4
 800547a:	2b04      	cmp	r3, #4
 800547c:	d122      	bne.n	80054c4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	68db      	ldr	r3, [r3, #12]
 8005484:	f003 0304 	and.w	r3, r3, #4
 8005488:	2b04      	cmp	r3, #4
 800548a:	d11b      	bne.n	80054c4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	f06f 0204 	mvn.w	r2, #4
 8005494:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	2202      	movs	r2, #2
 800549a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	699b      	ldr	r3, [r3, #24]
 80054a2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d003      	beq.n	80054b2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054aa:	6878      	ldr	r0, [r7, #4]
 80054ac:	f000 f98b 	bl	80057c6 <HAL_TIM_IC_CaptureCallback>
 80054b0:	e005      	b.n	80054be <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054b2:	6878      	ldr	r0, [r7, #4]
 80054b4:	f000 f97d 	bl	80057b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054b8:	6878      	ldr	r0, [r7, #4]
 80054ba:	f000 f98e 	bl	80057da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2200      	movs	r2, #0
 80054c2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	691b      	ldr	r3, [r3, #16]
 80054ca:	f003 0308 	and.w	r3, r3, #8
 80054ce:	2b08      	cmp	r3, #8
 80054d0:	d122      	bne.n	8005518 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	68db      	ldr	r3, [r3, #12]
 80054d8:	f003 0308 	and.w	r3, r3, #8
 80054dc:	2b08      	cmp	r3, #8
 80054de:	d11b      	bne.n	8005518 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f06f 0208 	mvn.w	r2, #8
 80054e8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	2204      	movs	r2, #4
 80054ee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	69db      	ldr	r3, [r3, #28]
 80054f6:	f003 0303 	and.w	r3, r3, #3
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d003      	beq.n	8005506 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054fe:	6878      	ldr	r0, [r7, #4]
 8005500:	f000 f961 	bl	80057c6 <HAL_TIM_IC_CaptureCallback>
 8005504:	e005      	b.n	8005512 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005506:	6878      	ldr	r0, [r7, #4]
 8005508:	f000 f953 	bl	80057b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800550c:	6878      	ldr	r0, [r7, #4]
 800550e:	f000 f964 	bl	80057da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	2200      	movs	r2, #0
 8005516:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	691b      	ldr	r3, [r3, #16]
 800551e:	f003 0310 	and.w	r3, r3, #16
 8005522:	2b10      	cmp	r3, #16
 8005524:	d122      	bne.n	800556c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	68db      	ldr	r3, [r3, #12]
 800552c:	f003 0310 	and.w	r3, r3, #16
 8005530:	2b10      	cmp	r3, #16
 8005532:	d11b      	bne.n	800556c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	f06f 0210 	mvn.w	r2, #16
 800553c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	2208      	movs	r2, #8
 8005542:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	69db      	ldr	r3, [r3, #28]
 800554a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800554e:	2b00      	cmp	r3, #0
 8005550:	d003      	beq.n	800555a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005552:	6878      	ldr	r0, [r7, #4]
 8005554:	f000 f937 	bl	80057c6 <HAL_TIM_IC_CaptureCallback>
 8005558:	e005      	b.n	8005566 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800555a:	6878      	ldr	r0, [r7, #4]
 800555c:	f000 f929 	bl	80057b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005560:	6878      	ldr	r0, [r7, #4]
 8005562:	f000 f93a 	bl	80057da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2200      	movs	r2, #0
 800556a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	681b      	ldr	r3, [r3, #0]
 8005570:	691b      	ldr	r3, [r3, #16]
 8005572:	f003 0301 	and.w	r3, r3, #1
 8005576:	2b01      	cmp	r3, #1
 8005578:	d10e      	bne.n	8005598 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800557a:	687b      	ldr	r3, [r7, #4]
 800557c:	681b      	ldr	r3, [r3, #0]
 800557e:	68db      	ldr	r3, [r3, #12]
 8005580:	f003 0301 	and.w	r3, r3, #1
 8005584:	2b01      	cmp	r3, #1
 8005586:	d107      	bne.n	8005598 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	f06f 0201 	mvn.w	r2, #1
 8005590:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005592:	6878      	ldr	r0, [r7, #4]
 8005594:	f7fd f8e4 	bl	8002760 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	691b      	ldr	r3, [r3, #16]
 800559e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055a2:	2b80      	cmp	r3, #128	; 0x80
 80055a4:	d10e      	bne.n	80055c4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	68db      	ldr	r3, [r3, #12]
 80055ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80055b0:	2b80      	cmp	r3, #128	; 0x80
 80055b2:	d107      	bne.n	80055c4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80055bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80055be:	6878      	ldr	r0, [r7, #4]
 80055c0:	f000 fae0 	bl	8005b84 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	691b      	ldr	r3, [r3, #16]
 80055ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055ce:	2b40      	cmp	r3, #64	; 0x40
 80055d0:	d10e      	bne.n	80055f0 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	68db      	ldr	r3, [r3, #12]
 80055d8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055dc:	2b40      	cmp	r3, #64	; 0x40
 80055de:	d107      	bne.n	80055f0 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80055e0:	687b      	ldr	r3, [r7, #4]
 80055e2:	681b      	ldr	r3, [r3, #0]
 80055e4:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80055e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80055ea:	6878      	ldr	r0, [r7, #4]
 80055ec:	f000 f8ff 	bl	80057ee <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	691b      	ldr	r3, [r3, #16]
 80055f6:	f003 0320 	and.w	r3, r3, #32
 80055fa:	2b20      	cmp	r3, #32
 80055fc:	d10e      	bne.n	800561c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	68db      	ldr	r3, [r3, #12]
 8005604:	f003 0320 	and.w	r3, r3, #32
 8005608:	2b20      	cmp	r3, #32
 800560a:	d107      	bne.n	800561c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f06f 0220 	mvn.w	r2, #32
 8005614:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005616:	6878      	ldr	r0, [r7, #4]
 8005618:	f000 faaa 	bl	8005b70 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800561c:	bf00      	nop
 800561e:	3708      	adds	r7, #8
 8005620:	46bd      	mov	sp, r7
 8005622:	bd80      	pop	{r7, pc}

08005624 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005624:	b580      	push	{r7, lr}
 8005626:	b084      	sub	sp, #16
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
 800562c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800562e:	2300      	movs	r3, #0
 8005630:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005632:	687b      	ldr	r3, [r7, #4]
 8005634:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005638:	2b01      	cmp	r3, #1
 800563a:	d101      	bne.n	8005640 <HAL_TIM_ConfigClockSource+0x1c>
 800563c:	2302      	movs	r3, #2
 800563e:	e0b4      	b.n	80057aa <HAL_TIM_ConfigClockSource+0x186>
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2201      	movs	r2, #1
 8005644:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2202      	movs	r2, #2
 800564c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	689b      	ldr	r3, [r3, #8]
 8005656:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005658:	68bb      	ldr	r3, [r7, #8]
 800565a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800565e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005660:	68bb      	ldr	r3, [r7, #8]
 8005662:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005666:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	68ba      	ldr	r2, [r7, #8]
 800566e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005678:	d03e      	beq.n	80056f8 <HAL_TIM_ConfigClockSource+0xd4>
 800567a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800567e:	f200 8087 	bhi.w	8005790 <HAL_TIM_ConfigClockSource+0x16c>
 8005682:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005686:	f000 8086 	beq.w	8005796 <HAL_TIM_ConfigClockSource+0x172>
 800568a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800568e:	d87f      	bhi.n	8005790 <HAL_TIM_ConfigClockSource+0x16c>
 8005690:	2b70      	cmp	r3, #112	; 0x70
 8005692:	d01a      	beq.n	80056ca <HAL_TIM_ConfigClockSource+0xa6>
 8005694:	2b70      	cmp	r3, #112	; 0x70
 8005696:	d87b      	bhi.n	8005790 <HAL_TIM_ConfigClockSource+0x16c>
 8005698:	2b60      	cmp	r3, #96	; 0x60
 800569a:	d050      	beq.n	800573e <HAL_TIM_ConfigClockSource+0x11a>
 800569c:	2b60      	cmp	r3, #96	; 0x60
 800569e:	d877      	bhi.n	8005790 <HAL_TIM_ConfigClockSource+0x16c>
 80056a0:	2b50      	cmp	r3, #80	; 0x50
 80056a2:	d03c      	beq.n	800571e <HAL_TIM_ConfigClockSource+0xfa>
 80056a4:	2b50      	cmp	r3, #80	; 0x50
 80056a6:	d873      	bhi.n	8005790 <HAL_TIM_ConfigClockSource+0x16c>
 80056a8:	2b40      	cmp	r3, #64	; 0x40
 80056aa:	d058      	beq.n	800575e <HAL_TIM_ConfigClockSource+0x13a>
 80056ac:	2b40      	cmp	r3, #64	; 0x40
 80056ae:	d86f      	bhi.n	8005790 <HAL_TIM_ConfigClockSource+0x16c>
 80056b0:	2b30      	cmp	r3, #48	; 0x30
 80056b2:	d064      	beq.n	800577e <HAL_TIM_ConfigClockSource+0x15a>
 80056b4:	2b30      	cmp	r3, #48	; 0x30
 80056b6:	d86b      	bhi.n	8005790 <HAL_TIM_ConfigClockSource+0x16c>
 80056b8:	2b20      	cmp	r3, #32
 80056ba:	d060      	beq.n	800577e <HAL_TIM_ConfigClockSource+0x15a>
 80056bc:	2b20      	cmp	r3, #32
 80056be:	d867      	bhi.n	8005790 <HAL_TIM_ConfigClockSource+0x16c>
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d05c      	beq.n	800577e <HAL_TIM_ConfigClockSource+0x15a>
 80056c4:	2b10      	cmp	r3, #16
 80056c6:	d05a      	beq.n	800577e <HAL_TIM_ConfigClockSource+0x15a>
 80056c8:	e062      	b.n	8005790 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	6818      	ldr	r0, [r3, #0]
 80056ce:	683b      	ldr	r3, [r7, #0]
 80056d0:	6899      	ldr	r1, [r3, #8]
 80056d2:	683b      	ldr	r3, [r7, #0]
 80056d4:	685a      	ldr	r2, [r3, #4]
 80056d6:	683b      	ldr	r3, [r7, #0]
 80056d8:	68db      	ldr	r3, [r3, #12]
 80056da:	f000 f9ad 	bl	8005a38 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	689b      	ldr	r3, [r3, #8]
 80056e4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80056e6:	68bb      	ldr	r3, [r7, #8]
 80056e8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80056ec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	68ba      	ldr	r2, [r7, #8]
 80056f4:	609a      	str	r2, [r3, #8]
      break;
 80056f6:	e04f      	b.n	8005798 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	6818      	ldr	r0, [r3, #0]
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	6899      	ldr	r1, [r3, #8]
 8005700:	683b      	ldr	r3, [r7, #0]
 8005702:	685a      	ldr	r2, [r3, #4]
 8005704:	683b      	ldr	r3, [r7, #0]
 8005706:	68db      	ldr	r3, [r3, #12]
 8005708:	f000 f996 	bl	8005a38 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	681b      	ldr	r3, [r3, #0]
 8005710:	689a      	ldr	r2, [r3, #8]
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800571a:	609a      	str	r2, [r3, #8]
      break;
 800571c:	e03c      	b.n	8005798 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	6818      	ldr	r0, [r3, #0]
 8005722:	683b      	ldr	r3, [r7, #0]
 8005724:	6859      	ldr	r1, [r3, #4]
 8005726:	683b      	ldr	r3, [r7, #0]
 8005728:	68db      	ldr	r3, [r3, #12]
 800572a:	461a      	mov	r2, r3
 800572c:	f000 f90a 	bl	8005944 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	2150      	movs	r1, #80	; 0x50
 8005736:	4618      	mov	r0, r3
 8005738:	f000 f963 	bl	8005a02 <TIM_ITRx_SetConfig>
      break;
 800573c:	e02c      	b.n	8005798 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6818      	ldr	r0, [r3, #0]
 8005742:	683b      	ldr	r3, [r7, #0]
 8005744:	6859      	ldr	r1, [r3, #4]
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	68db      	ldr	r3, [r3, #12]
 800574a:	461a      	mov	r2, r3
 800574c:	f000 f929 	bl	80059a2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	2160      	movs	r1, #96	; 0x60
 8005756:	4618      	mov	r0, r3
 8005758:	f000 f953 	bl	8005a02 <TIM_ITRx_SetConfig>
      break;
 800575c:	e01c      	b.n	8005798 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6818      	ldr	r0, [r3, #0]
 8005762:	683b      	ldr	r3, [r7, #0]
 8005764:	6859      	ldr	r1, [r3, #4]
 8005766:	683b      	ldr	r3, [r7, #0]
 8005768:	68db      	ldr	r3, [r3, #12]
 800576a:	461a      	mov	r2, r3
 800576c:	f000 f8ea 	bl	8005944 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	2140      	movs	r1, #64	; 0x40
 8005776:	4618      	mov	r0, r3
 8005778:	f000 f943 	bl	8005a02 <TIM_ITRx_SetConfig>
      break;
 800577c:	e00c      	b.n	8005798 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	681a      	ldr	r2, [r3, #0]
 8005782:	683b      	ldr	r3, [r7, #0]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	4619      	mov	r1, r3
 8005788:	4610      	mov	r0, r2
 800578a:	f000 f93a 	bl	8005a02 <TIM_ITRx_SetConfig>
      break;
 800578e:	e003      	b.n	8005798 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005790:	2301      	movs	r3, #1
 8005792:	73fb      	strb	r3, [r7, #15]
      break;
 8005794:	e000      	b.n	8005798 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005796:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2201      	movs	r2, #1
 800579c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	2200      	movs	r2, #0
 80057a4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80057a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80057aa:	4618      	mov	r0, r3
 80057ac:	3710      	adds	r7, #16
 80057ae:	46bd      	mov	sp, r7
 80057b0:	bd80      	pop	{r7, pc}

080057b2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80057b2:	b480      	push	{r7}
 80057b4:	b083      	sub	sp, #12
 80057b6:	af00      	add	r7, sp, #0
 80057b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80057ba:	bf00      	nop
 80057bc:	370c      	adds	r7, #12
 80057be:	46bd      	mov	sp, r7
 80057c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c4:	4770      	bx	lr

080057c6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80057c6:	b480      	push	{r7}
 80057c8:	b083      	sub	sp, #12
 80057ca:	af00      	add	r7, sp, #0
 80057cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80057ce:	bf00      	nop
 80057d0:	370c      	adds	r7, #12
 80057d2:	46bd      	mov	sp, r7
 80057d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d8:	4770      	bx	lr

080057da <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80057da:	b480      	push	{r7}
 80057dc:	b083      	sub	sp, #12
 80057de:	af00      	add	r7, sp, #0
 80057e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80057e2:	bf00      	nop
 80057e4:	370c      	adds	r7, #12
 80057e6:	46bd      	mov	sp, r7
 80057e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057ec:	4770      	bx	lr

080057ee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80057ee:	b480      	push	{r7}
 80057f0:	b083      	sub	sp, #12
 80057f2:	af00      	add	r7, sp, #0
 80057f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80057f6:	bf00      	nop
 80057f8:	370c      	adds	r7, #12
 80057fa:	46bd      	mov	sp, r7
 80057fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005800:	4770      	bx	lr
	...

08005804 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005804:	b480      	push	{r7}
 8005806:	b085      	sub	sp, #20
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
 800580c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	4a40      	ldr	r2, [pc, #256]	; (8005918 <TIM_Base_SetConfig+0x114>)
 8005818:	4293      	cmp	r3, r2
 800581a:	d013      	beq.n	8005844 <TIM_Base_SetConfig+0x40>
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005822:	d00f      	beq.n	8005844 <TIM_Base_SetConfig+0x40>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	4a3d      	ldr	r2, [pc, #244]	; (800591c <TIM_Base_SetConfig+0x118>)
 8005828:	4293      	cmp	r3, r2
 800582a:	d00b      	beq.n	8005844 <TIM_Base_SetConfig+0x40>
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	4a3c      	ldr	r2, [pc, #240]	; (8005920 <TIM_Base_SetConfig+0x11c>)
 8005830:	4293      	cmp	r3, r2
 8005832:	d007      	beq.n	8005844 <TIM_Base_SetConfig+0x40>
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	4a3b      	ldr	r2, [pc, #236]	; (8005924 <TIM_Base_SetConfig+0x120>)
 8005838:	4293      	cmp	r3, r2
 800583a:	d003      	beq.n	8005844 <TIM_Base_SetConfig+0x40>
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	4a3a      	ldr	r2, [pc, #232]	; (8005928 <TIM_Base_SetConfig+0x124>)
 8005840:	4293      	cmp	r3, r2
 8005842:	d108      	bne.n	8005856 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800584a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800584c:	683b      	ldr	r3, [r7, #0]
 800584e:	685b      	ldr	r3, [r3, #4]
 8005850:	68fa      	ldr	r2, [r7, #12]
 8005852:	4313      	orrs	r3, r2
 8005854:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	4a2f      	ldr	r2, [pc, #188]	; (8005918 <TIM_Base_SetConfig+0x114>)
 800585a:	4293      	cmp	r3, r2
 800585c:	d02b      	beq.n	80058b6 <TIM_Base_SetConfig+0xb2>
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005864:	d027      	beq.n	80058b6 <TIM_Base_SetConfig+0xb2>
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	4a2c      	ldr	r2, [pc, #176]	; (800591c <TIM_Base_SetConfig+0x118>)
 800586a:	4293      	cmp	r3, r2
 800586c:	d023      	beq.n	80058b6 <TIM_Base_SetConfig+0xb2>
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	4a2b      	ldr	r2, [pc, #172]	; (8005920 <TIM_Base_SetConfig+0x11c>)
 8005872:	4293      	cmp	r3, r2
 8005874:	d01f      	beq.n	80058b6 <TIM_Base_SetConfig+0xb2>
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	4a2a      	ldr	r2, [pc, #168]	; (8005924 <TIM_Base_SetConfig+0x120>)
 800587a:	4293      	cmp	r3, r2
 800587c:	d01b      	beq.n	80058b6 <TIM_Base_SetConfig+0xb2>
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	4a29      	ldr	r2, [pc, #164]	; (8005928 <TIM_Base_SetConfig+0x124>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d017      	beq.n	80058b6 <TIM_Base_SetConfig+0xb2>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	4a28      	ldr	r2, [pc, #160]	; (800592c <TIM_Base_SetConfig+0x128>)
 800588a:	4293      	cmp	r3, r2
 800588c:	d013      	beq.n	80058b6 <TIM_Base_SetConfig+0xb2>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	4a27      	ldr	r2, [pc, #156]	; (8005930 <TIM_Base_SetConfig+0x12c>)
 8005892:	4293      	cmp	r3, r2
 8005894:	d00f      	beq.n	80058b6 <TIM_Base_SetConfig+0xb2>
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	4a26      	ldr	r2, [pc, #152]	; (8005934 <TIM_Base_SetConfig+0x130>)
 800589a:	4293      	cmp	r3, r2
 800589c:	d00b      	beq.n	80058b6 <TIM_Base_SetConfig+0xb2>
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	4a25      	ldr	r2, [pc, #148]	; (8005938 <TIM_Base_SetConfig+0x134>)
 80058a2:	4293      	cmp	r3, r2
 80058a4:	d007      	beq.n	80058b6 <TIM_Base_SetConfig+0xb2>
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	4a24      	ldr	r2, [pc, #144]	; (800593c <TIM_Base_SetConfig+0x138>)
 80058aa:	4293      	cmp	r3, r2
 80058ac:	d003      	beq.n	80058b6 <TIM_Base_SetConfig+0xb2>
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	4a23      	ldr	r2, [pc, #140]	; (8005940 <TIM_Base_SetConfig+0x13c>)
 80058b2:	4293      	cmp	r3, r2
 80058b4:	d108      	bne.n	80058c8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80058bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80058be:	683b      	ldr	r3, [r7, #0]
 80058c0:	68db      	ldr	r3, [r3, #12]
 80058c2:	68fa      	ldr	r2, [r7, #12]
 80058c4:	4313      	orrs	r3, r2
 80058c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	695b      	ldr	r3, [r3, #20]
 80058d2:	4313      	orrs	r3, r2
 80058d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	68fa      	ldr	r2, [r7, #12]
 80058da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80058dc:	683b      	ldr	r3, [r7, #0]
 80058de:	689a      	ldr	r2, [r3, #8]
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80058e4:	683b      	ldr	r3, [r7, #0]
 80058e6:	681a      	ldr	r2, [r3, #0]
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	4a0a      	ldr	r2, [pc, #40]	; (8005918 <TIM_Base_SetConfig+0x114>)
 80058f0:	4293      	cmp	r3, r2
 80058f2:	d003      	beq.n	80058fc <TIM_Base_SetConfig+0xf8>
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	4a0c      	ldr	r2, [pc, #48]	; (8005928 <TIM_Base_SetConfig+0x124>)
 80058f8:	4293      	cmp	r3, r2
 80058fa:	d103      	bne.n	8005904 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80058fc:	683b      	ldr	r3, [r7, #0]
 80058fe:	691a      	ldr	r2, [r3, #16]
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2201      	movs	r2, #1
 8005908:	615a      	str	r2, [r3, #20]
}
 800590a:	bf00      	nop
 800590c:	3714      	adds	r7, #20
 800590e:	46bd      	mov	sp, r7
 8005910:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005914:	4770      	bx	lr
 8005916:	bf00      	nop
 8005918:	40010000 	.word	0x40010000
 800591c:	40000400 	.word	0x40000400
 8005920:	40000800 	.word	0x40000800
 8005924:	40000c00 	.word	0x40000c00
 8005928:	40010400 	.word	0x40010400
 800592c:	40014000 	.word	0x40014000
 8005930:	40014400 	.word	0x40014400
 8005934:	40014800 	.word	0x40014800
 8005938:	40001800 	.word	0x40001800
 800593c:	40001c00 	.word	0x40001c00
 8005940:	40002000 	.word	0x40002000

08005944 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005944:	b480      	push	{r7}
 8005946:	b087      	sub	sp, #28
 8005948:	af00      	add	r7, sp, #0
 800594a:	60f8      	str	r0, [r7, #12]
 800594c:	60b9      	str	r1, [r7, #8]
 800594e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005950:	68fb      	ldr	r3, [r7, #12]
 8005952:	6a1b      	ldr	r3, [r3, #32]
 8005954:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	6a1b      	ldr	r3, [r3, #32]
 800595a:	f023 0201 	bic.w	r2, r3, #1
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	699b      	ldr	r3, [r3, #24]
 8005966:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005968:	693b      	ldr	r3, [r7, #16]
 800596a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800596e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	011b      	lsls	r3, r3, #4
 8005974:	693a      	ldr	r2, [r7, #16]
 8005976:	4313      	orrs	r3, r2
 8005978:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800597a:	697b      	ldr	r3, [r7, #20]
 800597c:	f023 030a 	bic.w	r3, r3, #10
 8005980:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005982:	697a      	ldr	r2, [r7, #20]
 8005984:	68bb      	ldr	r3, [r7, #8]
 8005986:	4313      	orrs	r3, r2
 8005988:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	693a      	ldr	r2, [r7, #16]
 800598e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	697a      	ldr	r2, [r7, #20]
 8005994:	621a      	str	r2, [r3, #32]
}
 8005996:	bf00      	nop
 8005998:	371c      	adds	r7, #28
 800599a:	46bd      	mov	sp, r7
 800599c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a0:	4770      	bx	lr

080059a2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80059a2:	b480      	push	{r7}
 80059a4:	b087      	sub	sp, #28
 80059a6:	af00      	add	r7, sp, #0
 80059a8:	60f8      	str	r0, [r7, #12]
 80059aa:	60b9      	str	r1, [r7, #8]
 80059ac:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	6a1b      	ldr	r3, [r3, #32]
 80059b2:	f023 0210 	bic.w	r2, r3, #16
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80059ba:	68fb      	ldr	r3, [r7, #12]
 80059bc:	699b      	ldr	r3, [r3, #24]
 80059be:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	6a1b      	ldr	r3, [r3, #32]
 80059c4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80059c6:	697b      	ldr	r3, [r7, #20]
 80059c8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80059cc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	031b      	lsls	r3, r3, #12
 80059d2:	697a      	ldr	r2, [r7, #20]
 80059d4:	4313      	orrs	r3, r2
 80059d6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80059d8:	693b      	ldr	r3, [r7, #16]
 80059da:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80059de:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80059e0:	68bb      	ldr	r3, [r7, #8]
 80059e2:	011b      	lsls	r3, r3, #4
 80059e4:	693a      	ldr	r2, [r7, #16]
 80059e6:	4313      	orrs	r3, r2
 80059e8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	697a      	ldr	r2, [r7, #20]
 80059ee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80059f0:	68fb      	ldr	r3, [r7, #12]
 80059f2:	693a      	ldr	r2, [r7, #16]
 80059f4:	621a      	str	r2, [r3, #32]
}
 80059f6:	bf00      	nop
 80059f8:	371c      	adds	r7, #28
 80059fa:	46bd      	mov	sp, r7
 80059fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a00:	4770      	bx	lr

08005a02 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005a02:	b480      	push	{r7}
 8005a04:	b085      	sub	sp, #20
 8005a06:	af00      	add	r7, sp, #0
 8005a08:	6078      	str	r0, [r7, #4]
 8005a0a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	689b      	ldr	r3, [r3, #8]
 8005a10:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a18:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005a1a:	683a      	ldr	r2, [r7, #0]
 8005a1c:	68fb      	ldr	r3, [r7, #12]
 8005a1e:	4313      	orrs	r3, r2
 8005a20:	f043 0307 	orr.w	r3, r3, #7
 8005a24:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	68fa      	ldr	r2, [r7, #12]
 8005a2a:	609a      	str	r2, [r3, #8]
}
 8005a2c:	bf00      	nop
 8005a2e:	3714      	adds	r7, #20
 8005a30:	46bd      	mov	sp, r7
 8005a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a36:	4770      	bx	lr

08005a38 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005a38:	b480      	push	{r7}
 8005a3a:	b087      	sub	sp, #28
 8005a3c:	af00      	add	r7, sp, #0
 8005a3e:	60f8      	str	r0, [r7, #12]
 8005a40:	60b9      	str	r1, [r7, #8]
 8005a42:	607a      	str	r2, [r7, #4]
 8005a44:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	689b      	ldr	r3, [r3, #8]
 8005a4a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005a4c:	697b      	ldr	r3, [r7, #20]
 8005a4e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005a52:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	021a      	lsls	r2, r3, #8
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	431a      	orrs	r2, r3
 8005a5c:	68bb      	ldr	r3, [r7, #8]
 8005a5e:	4313      	orrs	r3, r2
 8005a60:	697a      	ldr	r2, [r7, #20]
 8005a62:	4313      	orrs	r3, r2
 8005a64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	697a      	ldr	r2, [r7, #20]
 8005a6a:	609a      	str	r2, [r3, #8]
}
 8005a6c:	bf00      	nop
 8005a6e:	371c      	adds	r7, #28
 8005a70:	46bd      	mov	sp, r7
 8005a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a76:	4770      	bx	lr

08005a78 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005a78:	b480      	push	{r7}
 8005a7a:	b085      	sub	sp, #20
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
 8005a80:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005a88:	2b01      	cmp	r3, #1
 8005a8a:	d101      	bne.n	8005a90 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005a8c:	2302      	movs	r3, #2
 8005a8e:	e05a      	b.n	8005b46 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	2201      	movs	r2, #1
 8005a94:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2202      	movs	r2, #2
 8005a9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	685b      	ldr	r3, [r3, #4]
 8005aa6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	689b      	ldr	r3, [r3, #8]
 8005aae:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005ab0:	68fb      	ldr	r3, [r7, #12]
 8005ab2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005ab6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005ab8:	683b      	ldr	r3, [r7, #0]
 8005aba:	681b      	ldr	r3, [r3, #0]
 8005abc:	68fa      	ldr	r2, [r7, #12]
 8005abe:	4313      	orrs	r3, r2
 8005ac0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	68fa      	ldr	r2, [r7, #12]
 8005ac8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	4a21      	ldr	r2, [pc, #132]	; (8005b54 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005ad0:	4293      	cmp	r3, r2
 8005ad2:	d022      	beq.n	8005b1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005adc:	d01d      	beq.n	8005b1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	681b      	ldr	r3, [r3, #0]
 8005ae2:	4a1d      	ldr	r2, [pc, #116]	; (8005b58 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005ae4:	4293      	cmp	r3, r2
 8005ae6:	d018      	beq.n	8005b1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	4a1b      	ldr	r2, [pc, #108]	; (8005b5c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d013      	beq.n	8005b1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	4a1a      	ldr	r2, [pc, #104]	; (8005b60 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005af8:	4293      	cmp	r3, r2
 8005afa:	d00e      	beq.n	8005b1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	4a18      	ldr	r2, [pc, #96]	; (8005b64 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005b02:	4293      	cmp	r3, r2
 8005b04:	d009      	beq.n	8005b1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	4a17      	ldr	r2, [pc, #92]	; (8005b68 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005b0c:	4293      	cmp	r3, r2
 8005b0e:	d004      	beq.n	8005b1a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	4a15      	ldr	r2, [pc, #84]	; (8005b6c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d10c      	bne.n	8005b34 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005b1a:	68bb      	ldr	r3, [r7, #8]
 8005b1c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005b20:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	685b      	ldr	r3, [r3, #4]
 8005b26:	68ba      	ldr	r2, [r7, #8]
 8005b28:	4313      	orrs	r3, r2
 8005b2a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	68ba      	ldr	r2, [r7, #8]
 8005b32:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2201      	movs	r2, #1
 8005b38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	2200      	movs	r2, #0
 8005b40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005b44:	2300      	movs	r3, #0
}
 8005b46:	4618      	mov	r0, r3
 8005b48:	3714      	adds	r7, #20
 8005b4a:	46bd      	mov	sp, r7
 8005b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b50:	4770      	bx	lr
 8005b52:	bf00      	nop
 8005b54:	40010000 	.word	0x40010000
 8005b58:	40000400 	.word	0x40000400
 8005b5c:	40000800 	.word	0x40000800
 8005b60:	40000c00 	.word	0x40000c00
 8005b64:	40010400 	.word	0x40010400
 8005b68:	40014000 	.word	0x40014000
 8005b6c:	40001800 	.word	0x40001800

08005b70 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005b70:	b480      	push	{r7}
 8005b72:	b083      	sub	sp, #12
 8005b74:	af00      	add	r7, sp, #0
 8005b76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005b78:	bf00      	nop
 8005b7a:	370c      	adds	r7, #12
 8005b7c:	46bd      	mov	sp, r7
 8005b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b82:	4770      	bx	lr

08005b84 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005b84:	b480      	push	{r7}
 8005b86:	b083      	sub	sp, #12
 8005b88:	af00      	add	r7, sp, #0
 8005b8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005b8c:	bf00      	nop
 8005b8e:	370c      	adds	r7, #12
 8005b90:	46bd      	mov	sp, r7
 8005b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b96:	4770      	bx	lr

08005b98 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005b98:	b580      	push	{r7, lr}
 8005b9a:	b082      	sub	sp, #8
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d101      	bne.n	8005baa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005ba6:	2301      	movs	r3, #1
 8005ba8:	e03f      	b.n	8005c2a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005bb0:	b2db      	uxtb	r3, r3
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d106      	bne.n	8005bc4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	2200      	movs	r2, #0
 8005bba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005bbe:	6878      	ldr	r0, [r7, #4]
 8005bc0:	f7fc fe98 	bl	80028f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2224      	movs	r2, #36	; 0x24
 8005bc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005bcc:	687b      	ldr	r3, [r7, #4]
 8005bce:	681b      	ldr	r3, [r3, #0]
 8005bd0:	68da      	ldr	r2, [r3, #12]
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005bda:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005bdc:	6878      	ldr	r0, [r7, #4]
 8005bde:	f000 fead 	bl	800693c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	691a      	ldr	r2, [r3, #16]
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005bf0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	695a      	ldr	r2, [r3, #20]
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005c00:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	68da      	ldr	r2, [r3, #12]
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005c10:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	2200      	movs	r2, #0
 8005c16:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	2220      	movs	r2, #32
 8005c1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	2220      	movs	r2, #32
 8005c24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005c28:	2300      	movs	r3, #0
}
 8005c2a:	4618      	mov	r0, r3
 8005c2c:	3708      	adds	r7, #8
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	bd80      	pop	{r7, pc}

08005c32 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8005c32:	b480      	push	{r7}
 8005c34:	b085      	sub	sp, #20
 8005c36:	af00      	add	r7, sp, #0
 8005c38:	60f8      	str	r0, [r7, #12]
 8005c3a:	60b9      	str	r1, [r7, #8]
 8005c3c:	4613      	mov	r3, r2
 8005c3e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c46:	b2db      	uxtb	r3, r3
 8005c48:	2b20      	cmp	r3, #32
 8005c4a:	d130      	bne.n	8005cae <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005c4c:	68bb      	ldr	r3, [r7, #8]
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d002      	beq.n	8005c58 <HAL_UART_Transmit_IT+0x26>
 8005c52:	88fb      	ldrh	r3, [r7, #6]
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d101      	bne.n	8005c5c <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8005c58:	2301      	movs	r3, #1
 8005c5a:	e029      	b.n	8005cb0 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c62:	2b01      	cmp	r3, #1
 8005c64:	d101      	bne.n	8005c6a <HAL_UART_Transmit_IT+0x38>
 8005c66:	2302      	movs	r3, #2
 8005c68:	e022      	b.n	8005cb0 <HAL_UART_Transmit_IT+0x7e>
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	2201      	movs	r2, #1
 8005c6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	68ba      	ldr	r2, [r7, #8]
 8005c76:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	88fa      	ldrh	r2, [r7, #6]
 8005c7c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	88fa      	ldrh	r2, [r7, #6]
 8005c82:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	2200      	movs	r2, #0
 8005c88:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005c8a:	68fb      	ldr	r3, [r7, #12]
 8005c8c:	2221      	movs	r2, #33	; 0x21
 8005c8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	2200      	movs	r2, #0
 8005c96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8005c9a:	68fb      	ldr	r3, [r7, #12]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	68da      	ldr	r2, [r3, #12]
 8005ca0:	68fb      	ldr	r3, [r7, #12]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8005ca8:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8005caa:	2300      	movs	r3, #0
 8005cac:	e000      	b.n	8005cb0 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 8005cae:	2302      	movs	r3, #2
  }
}
 8005cb0:	4618      	mov	r0, r3
 8005cb2:	3714      	adds	r7, #20
 8005cb4:	46bd      	mov	sp, r7
 8005cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cba:	4770      	bx	lr

08005cbc <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b084      	sub	sp, #16
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	60f8      	str	r0, [r7, #12]
 8005cc4:	60b9      	str	r1, [r7, #8]
 8005cc6:	4613      	mov	r3, r2
 8005cc8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005cd0:	b2db      	uxtb	r3, r3
 8005cd2:	2b20      	cmp	r3, #32
 8005cd4:	d11d      	bne.n	8005d12 <HAL_UART_Receive_DMA+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8005cd6:	68bb      	ldr	r3, [r7, #8]
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d002      	beq.n	8005ce2 <HAL_UART_Receive_DMA+0x26>
 8005cdc:	88fb      	ldrh	r3, [r7, #6]
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d101      	bne.n	8005ce6 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8005ce2:	2301      	movs	r3, #1
 8005ce4:	e016      	b.n	8005d14 <HAL_UART_Receive_DMA+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005cec:	2b01      	cmp	r3, #1
 8005cee:	d101      	bne.n	8005cf4 <HAL_UART_Receive_DMA+0x38>
 8005cf0:	2302      	movs	r3, #2
 8005cf2:	e00f      	b.n	8005d14 <HAL_UART_Receive_DMA+0x58>
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	2201      	movs	r2, #1
 8005cf8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	2200      	movs	r2, #0
 8005d00:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8005d02:	88fb      	ldrh	r3, [r7, #6]
 8005d04:	461a      	mov	r2, r3
 8005d06:	68b9      	ldr	r1, [r7, #8]
 8005d08:	68f8      	ldr	r0, [r7, #12]
 8005d0a:	f000 fbb7 	bl	800647c <UART_Start_Receive_DMA>
 8005d0e:	4603      	mov	r3, r0
 8005d10:	e000      	b.n	8005d14 <HAL_UART_Receive_DMA+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005d12:	2302      	movs	r3, #2
  }
}
 8005d14:	4618      	mov	r0, r3
 8005d16:	3710      	adds	r7, #16
 8005d18:	46bd      	mov	sp, r7
 8005d1a:	bd80      	pop	{r7, pc}

08005d1c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b0ba      	sub	sp, #232	; 0xe8
 8005d20:	af00      	add	r7, sp, #0
 8005d22:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	681b      	ldr	r3, [r3, #0]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	68db      	ldr	r3, [r3, #12]
 8005d34:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	695b      	ldr	r3, [r3, #20]
 8005d3e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005d42:	2300      	movs	r3, #0
 8005d44:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8005d48:	2300      	movs	r3, #0
 8005d4a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005d4e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d52:	f003 030f 	and.w	r3, r3, #15
 8005d56:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8005d5a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005d5e:	2b00      	cmp	r3, #0
 8005d60:	d10f      	bne.n	8005d82 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005d62:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005d66:	f003 0320 	and.w	r3, r3, #32
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d009      	beq.n	8005d82 <HAL_UART_IRQHandler+0x66>
 8005d6e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005d72:	f003 0320 	and.w	r3, r3, #32
 8005d76:	2b00      	cmp	r3, #0
 8005d78:	d003      	beq.n	8005d82 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8005d7a:	6878      	ldr	r0, [r7, #4]
 8005d7c:	f000 fd23 	bl	80067c6 <UART_Receive_IT>
      return;
 8005d80:	e256      	b.n	8006230 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8005d82:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	f000 80de 	beq.w	8005f48 <HAL_UART_IRQHandler+0x22c>
 8005d8c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005d90:	f003 0301 	and.w	r3, r3, #1
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d106      	bne.n	8005da6 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8005d98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005d9c:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005da0:	2b00      	cmp	r3, #0
 8005da2:	f000 80d1 	beq.w	8005f48 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8005da6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005daa:	f003 0301 	and.w	r3, r3, #1
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	d00b      	beq.n	8005dca <HAL_UART_IRQHandler+0xae>
 8005db2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005db6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005dba:	2b00      	cmp	r3, #0
 8005dbc:	d005      	beq.n	8005dca <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dc2:	f043 0201 	orr.w	r2, r3, #1
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005dca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005dce:	f003 0304 	and.w	r3, r3, #4
 8005dd2:	2b00      	cmp	r3, #0
 8005dd4:	d00b      	beq.n	8005dee <HAL_UART_IRQHandler+0xd2>
 8005dd6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005dda:	f003 0301 	and.w	r3, r3, #1
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d005      	beq.n	8005dee <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005de6:	f043 0202 	orr.w	r2, r3, #2
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005dee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005df2:	f003 0302 	and.w	r3, r3, #2
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d00b      	beq.n	8005e12 <HAL_UART_IRQHandler+0xf6>
 8005dfa:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005dfe:	f003 0301 	and.w	r3, r3, #1
 8005e02:	2b00      	cmp	r3, #0
 8005e04:	d005      	beq.n	8005e12 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e0a:	f043 0204 	orr.w	r2, r3, #4
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005e12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e16:	f003 0308 	and.w	r3, r3, #8
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d011      	beq.n	8005e42 <HAL_UART_IRQHandler+0x126>
 8005e1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e22:	f003 0320 	and.w	r3, r3, #32
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d105      	bne.n	8005e36 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8005e2a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005e2e:	f003 0301 	and.w	r3, r3, #1
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d005      	beq.n	8005e42 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e3a:	f043 0208 	orr.w	r2, r3, #8
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e46:	2b00      	cmp	r3, #0
 8005e48:	f000 81ed 	beq.w	8006226 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005e4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005e50:	f003 0320 	and.w	r3, r3, #32
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d008      	beq.n	8005e6a <HAL_UART_IRQHandler+0x14e>
 8005e58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005e5c:	f003 0320 	and.w	r3, r3, #32
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d002      	beq.n	8005e6a <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005e64:	6878      	ldr	r0, [r7, #4]
 8005e66:	f000 fcae 	bl	80067c6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	695b      	ldr	r3, [r3, #20]
 8005e70:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005e74:	2b40      	cmp	r3, #64	; 0x40
 8005e76:	bf0c      	ite	eq
 8005e78:	2301      	moveq	r3, #1
 8005e7a:	2300      	movne	r3, #0
 8005e7c:	b2db      	uxtb	r3, r3
 8005e7e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005e86:	f003 0308 	and.w	r3, r3, #8
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d103      	bne.n	8005e96 <HAL_UART_IRQHandler+0x17a>
 8005e8e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d04f      	beq.n	8005f36 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005e96:	6878      	ldr	r0, [r7, #4]
 8005e98:	f000 fbb6 	bl	8006608 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	695b      	ldr	r3, [r3, #20]
 8005ea2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ea6:	2b40      	cmp	r3, #64	; 0x40
 8005ea8:	d141      	bne.n	8005f2e <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005eaa:	687b      	ldr	r3, [r7, #4]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	3314      	adds	r3, #20
 8005eb0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005eb4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8005eb8:	e853 3f00 	ldrex	r3, [r3]
 8005ebc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005ec0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005ec4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005ec8:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	3314      	adds	r3, #20
 8005ed2:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8005ed6:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8005eda:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ede:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005ee2:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8005ee6:	e841 2300 	strex	r3, r2, [r1]
 8005eea:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005eee:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005ef2:	2b00      	cmp	r3, #0
 8005ef4:	d1d9      	bne.n	8005eaa <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d013      	beq.n	8005f26 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f02:	4a7d      	ldr	r2, [pc, #500]	; (80060f8 <HAL_UART_IRQHandler+0x3dc>)
 8005f04:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f0a:	4618      	mov	r0, r3
 8005f0c:	f7fd fa06 	bl	800331c <HAL_DMA_Abort_IT>
 8005f10:	4603      	mov	r3, r0
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d016      	beq.n	8005f44 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f1c:	687a      	ldr	r2, [r7, #4]
 8005f1e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005f20:	4610      	mov	r0, r2
 8005f22:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f24:	e00e      	b.n	8005f44 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005f26:	6878      	ldr	r0, [r7, #4]
 8005f28:	f000 f99a 	bl	8006260 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f2c:	e00a      	b.n	8005f44 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005f2e:	6878      	ldr	r0, [r7, #4]
 8005f30:	f000 f996 	bl	8006260 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f34:	e006      	b.n	8005f44 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005f36:	6878      	ldr	r0, [r7, #4]
 8005f38:	f000 f992 	bl	8006260 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	2200      	movs	r2, #0
 8005f40:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005f42:	e170      	b.n	8006226 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f44:	bf00      	nop
    return;
 8005f46:	e16e      	b.n	8006226 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f4c:	2b01      	cmp	r3, #1
 8005f4e:	f040 814a 	bne.w	80061e6 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005f52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005f56:	f003 0310 	and.w	r3, r3, #16
 8005f5a:	2b00      	cmp	r3, #0
 8005f5c:	f000 8143 	beq.w	80061e6 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005f60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005f64:	f003 0310 	and.w	r3, r3, #16
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	f000 813c 	beq.w	80061e6 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005f6e:	2300      	movs	r3, #0
 8005f70:	60bb      	str	r3, [r7, #8]
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	60bb      	str	r3, [r7, #8]
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	685b      	ldr	r3, [r3, #4]
 8005f80:	60bb      	str	r3, [r7, #8]
 8005f82:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	681b      	ldr	r3, [r3, #0]
 8005f88:	695b      	ldr	r3, [r3, #20]
 8005f8a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f8e:	2b40      	cmp	r3, #64	; 0x40
 8005f90:	f040 80b4 	bne.w	80060fc <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	685b      	ldr	r3, [r3, #4]
 8005f9c:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005fa0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	f000 8140 	beq.w	800622a <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005fae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005fb2:	429a      	cmp	r2, r3
 8005fb4:	f080 8139 	bcs.w	800622a <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005fbe:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005fc4:	69db      	ldr	r3, [r3, #28]
 8005fc6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005fca:	f000 8088 	beq.w	80060de <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	330c      	adds	r3, #12
 8005fd4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fd8:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005fdc:	e853 3f00 	ldrex	r3, [r3]
 8005fe0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005fe4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005fe8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005fec:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	330c      	adds	r3, #12
 8005ff6:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8005ffa:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005ffe:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006002:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006006:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800600a:	e841 2300 	strex	r3, r2, [r1]
 800600e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006012:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006016:	2b00      	cmp	r3, #0
 8006018:	d1d9      	bne.n	8005fce <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	3314      	adds	r3, #20
 8006020:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006022:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006024:	e853 3f00 	ldrex	r3, [r3]
 8006028:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800602a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800602c:	f023 0301 	bic.w	r3, r3, #1
 8006030:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	3314      	adds	r3, #20
 800603a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800603e:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006042:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006044:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006046:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800604a:	e841 2300 	strex	r3, r2, [r1]
 800604e:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006050:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006052:	2b00      	cmp	r3, #0
 8006054:	d1e1      	bne.n	800601a <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	681b      	ldr	r3, [r3, #0]
 800605a:	3314      	adds	r3, #20
 800605c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800605e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006060:	e853 3f00 	ldrex	r3, [r3]
 8006064:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006066:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006068:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800606c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	681b      	ldr	r3, [r3, #0]
 8006074:	3314      	adds	r3, #20
 8006076:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 800607a:	66fa      	str	r2, [r7, #108]	; 0x6c
 800607c:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800607e:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006080:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006082:	e841 2300 	strex	r3, r2, [r1]
 8006086:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006088:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800608a:	2b00      	cmp	r3, #0
 800608c:	d1e3      	bne.n	8006056 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	2220      	movs	r2, #32
 8006092:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	2200      	movs	r2, #0
 800609a:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	330c      	adds	r3, #12
 80060a2:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060a4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80060a6:	e853 3f00 	ldrex	r3, [r3]
 80060aa:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80060ac:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80060ae:	f023 0310 	bic.w	r3, r3, #16
 80060b2:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	330c      	adds	r3, #12
 80060bc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80060c0:	65ba      	str	r2, [r7, #88]	; 0x58
 80060c2:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80060c4:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80060c6:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80060c8:	e841 2300 	strex	r3, r2, [r1]
 80060cc:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80060ce:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d1e3      	bne.n	800609c <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80060d8:	4618      	mov	r0, r3
 80060da:	f7fd f8af 	bl	800323c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80060e6:	b29b      	uxth	r3, r3
 80060e8:	1ad3      	subs	r3, r2, r3
 80060ea:	b29b      	uxth	r3, r3
 80060ec:	4619      	mov	r1, r3
 80060ee:	6878      	ldr	r0, [r7, #4]
 80060f0:	f000 f8c0 	bl	8006274 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80060f4:	e099      	b.n	800622a <HAL_UART_IRQHandler+0x50e>
 80060f6:	bf00      	nop
 80060f8:	080066cf 	.word	0x080066cf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006104:	b29b      	uxth	r3, r3
 8006106:	1ad3      	subs	r3, r2, r3
 8006108:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006110:	b29b      	uxth	r3, r3
 8006112:	2b00      	cmp	r3, #0
 8006114:	f000 808b 	beq.w	800622e <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006118:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800611c:	2b00      	cmp	r3, #0
 800611e:	f000 8086 	beq.w	800622e <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	330c      	adds	r3, #12
 8006128:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800612a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800612c:	e853 3f00 	ldrex	r3, [r3]
 8006130:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006132:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006134:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006138:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	330c      	adds	r3, #12
 8006142:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006146:	647a      	str	r2, [r7, #68]	; 0x44
 8006148:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800614a:	6c39      	ldr	r1, [r7, #64]	; 0x40
 800614c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800614e:	e841 2300 	strex	r3, r2, [r1]
 8006152:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006154:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006156:	2b00      	cmp	r3, #0
 8006158:	d1e3      	bne.n	8006122 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	3314      	adds	r3, #20
 8006160:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006162:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006164:	e853 3f00 	ldrex	r3, [r3]
 8006168:	623b      	str	r3, [r7, #32]
   return(result);
 800616a:	6a3b      	ldr	r3, [r7, #32]
 800616c:	f023 0301 	bic.w	r3, r3, #1
 8006170:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	3314      	adds	r3, #20
 800617a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800617e:	633a      	str	r2, [r7, #48]	; 0x30
 8006180:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006182:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006184:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006186:	e841 2300 	strex	r3, r2, [r1]
 800618a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800618c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800618e:	2b00      	cmp	r3, #0
 8006190:	d1e3      	bne.n	800615a <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	2220      	movs	r2, #32
 8006196:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	2200      	movs	r2, #0
 800619e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	330c      	adds	r3, #12
 80061a6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80061a8:	693b      	ldr	r3, [r7, #16]
 80061aa:	e853 3f00 	ldrex	r3, [r3]
 80061ae:	60fb      	str	r3, [r7, #12]
   return(result);
 80061b0:	68fb      	ldr	r3, [r7, #12]
 80061b2:	f023 0310 	bic.w	r3, r3, #16
 80061b6:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	330c      	adds	r3, #12
 80061c0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80061c4:	61fa      	str	r2, [r7, #28]
 80061c6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061c8:	69b9      	ldr	r1, [r7, #24]
 80061ca:	69fa      	ldr	r2, [r7, #28]
 80061cc:	e841 2300 	strex	r3, r2, [r1]
 80061d0:	617b      	str	r3, [r7, #20]
   return(result);
 80061d2:	697b      	ldr	r3, [r7, #20]
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d1e3      	bne.n	80061a0 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80061d8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80061dc:	4619      	mov	r1, r3
 80061de:	6878      	ldr	r0, [r7, #4]
 80061e0:	f000 f848 	bl	8006274 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80061e4:	e023      	b.n	800622e <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80061e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80061ea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d009      	beq.n	8006206 <HAL_UART_IRQHandler+0x4ea>
 80061f2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80061f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d003      	beq.n	8006206 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 80061fe:	6878      	ldr	r0, [r7, #4]
 8006200:	f000 fa79 	bl	80066f6 <UART_Transmit_IT>
    return;
 8006204:	e014      	b.n	8006230 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006206:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800620a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800620e:	2b00      	cmp	r3, #0
 8006210:	d00e      	beq.n	8006230 <HAL_UART_IRQHandler+0x514>
 8006212:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006216:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800621a:	2b00      	cmp	r3, #0
 800621c:	d008      	beq.n	8006230 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800621e:	6878      	ldr	r0, [r7, #4]
 8006220:	f000 fab9 	bl	8006796 <UART_EndTransmit_IT>
    return;
 8006224:	e004      	b.n	8006230 <HAL_UART_IRQHandler+0x514>
    return;
 8006226:	bf00      	nop
 8006228:	e002      	b.n	8006230 <HAL_UART_IRQHandler+0x514>
      return;
 800622a:	bf00      	nop
 800622c:	e000      	b.n	8006230 <HAL_UART_IRQHandler+0x514>
      return;
 800622e:	bf00      	nop
  }
}
 8006230:	37e8      	adds	r7, #232	; 0xe8
 8006232:	46bd      	mov	sp, r7
 8006234:	bd80      	pop	{r7, pc}
 8006236:	bf00      	nop

08006238 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006238:	b480      	push	{r7}
 800623a:	b083      	sub	sp, #12
 800623c:	af00      	add	r7, sp, #0
 800623e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006240:	bf00      	nop
 8006242:	370c      	adds	r7, #12
 8006244:	46bd      	mov	sp, r7
 8006246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800624a:	4770      	bx	lr

0800624c <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800624c:	b480      	push	{r7}
 800624e:	b083      	sub	sp, #12
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006254:	bf00      	nop
 8006256:	370c      	adds	r7, #12
 8006258:	46bd      	mov	sp, r7
 800625a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625e:	4770      	bx	lr

08006260 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006260:	b480      	push	{r7}
 8006262:	b083      	sub	sp, #12
 8006264:	af00      	add	r7, sp, #0
 8006266:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006268:	bf00      	nop
 800626a:	370c      	adds	r7, #12
 800626c:	46bd      	mov	sp, r7
 800626e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006272:	4770      	bx	lr

08006274 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006274:	b480      	push	{r7}
 8006276:	b083      	sub	sp, #12
 8006278:	af00      	add	r7, sp, #0
 800627a:	6078      	str	r0, [r7, #4]
 800627c:	460b      	mov	r3, r1
 800627e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006280:	bf00      	nop
 8006282:	370c      	adds	r7, #12
 8006284:	46bd      	mov	sp, r7
 8006286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800628a:	4770      	bx	lr

0800628c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800628c:	b580      	push	{r7, lr}
 800628e:	b09c      	sub	sp, #112	; 0x70
 8006290:	af00      	add	r7, sp, #0
 8006292:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006298:	66fb      	str	r3, [r7, #108]	; 0x6c
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d172      	bne.n	800638e <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 80062a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80062aa:	2200      	movs	r2, #0
 80062ac:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80062ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	330c      	adds	r3, #12
 80062b4:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80062b8:	e853 3f00 	ldrex	r3, [r3]
 80062bc:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80062be:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80062c0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80062c4:	66bb      	str	r3, [r7, #104]	; 0x68
 80062c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	330c      	adds	r3, #12
 80062cc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80062ce:	65ba      	str	r2, [r7, #88]	; 0x58
 80062d0:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062d2:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80062d4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80062d6:	e841 2300 	strex	r3, r2, [r1]
 80062da:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80062dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80062de:	2b00      	cmp	r3, #0
 80062e0:	d1e5      	bne.n	80062ae <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80062e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	3314      	adds	r3, #20
 80062e8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062ea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062ec:	e853 3f00 	ldrex	r3, [r3]
 80062f0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80062f2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80062f4:	f023 0301 	bic.w	r3, r3, #1
 80062f8:	667b      	str	r3, [r7, #100]	; 0x64
 80062fa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	3314      	adds	r3, #20
 8006300:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8006302:	647a      	str	r2, [r7, #68]	; 0x44
 8006304:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006306:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006308:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800630a:	e841 2300 	strex	r3, r2, [r1]
 800630e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006310:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006312:	2b00      	cmp	r3, #0
 8006314:	d1e5      	bne.n	80062e2 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006316:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	3314      	adds	r3, #20
 800631c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800631e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006320:	e853 3f00 	ldrex	r3, [r3]
 8006324:	623b      	str	r3, [r7, #32]
   return(result);
 8006326:	6a3b      	ldr	r3, [r7, #32]
 8006328:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800632c:	663b      	str	r3, [r7, #96]	; 0x60
 800632e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006330:	681b      	ldr	r3, [r3, #0]
 8006332:	3314      	adds	r3, #20
 8006334:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8006336:	633a      	str	r2, [r7, #48]	; 0x30
 8006338:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800633a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800633c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800633e:	e841 2300 	strex	r3, r2, [r1]
 8006342:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006344:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006346:	2b00      	cmp	r3, #0
 8006348:	d1e5      	bne.n	8006316 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800634a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800634c:	2220      	movs	r2, #32
 800634e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006352:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006354:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006356:	2b01      	cmp	r3, #1
 8006358:	d119      	bne.n	800638e <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800635a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	330c      	adds	r3, #12
 8006360:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006362:	693b      	ldr	r3, [r7, #16]
 8006364:	e853 3f00 	ldrex	r3, [r3]
 8006368:	60fb      	str	r3, [r7, #12]
   return(result);
 800636a:	68fb      	ldr	r3, [r7, #12]
 800636c:	f023 0310 	bic.w	r3, r3, #16
 8006370:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006372:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	330c      	adds	r3, #12
 8006378:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800637a:	61fa      	str	r2, [r7, #28]
 800637c:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800637e:	69b9      	ldr	r1, [r7, #24]
 8006380:	69fa      	ldr	r2, [r7, #28]
 8006382:	e841 2300 	strex	r3, r2, [r1]
 8006386:	617b      	str	r3, [r7, #20]
   return(result);
 8006388:	697b      	ldr	r3, [r7, #20]
 800638a:	2b00      	cmp	r3, #0
 800638c:	d1e5      	bne.n	800635a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800638e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006390:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006392:	2b01      	cmp	r3, #1
 8006394:	d106      	bne.n	80063a4 <UART_DMAReceiveCplt+0x118>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006396:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006398:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800639a:	4619      	mov	r1, r3
 800639c:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 800639e:	f7ff ff69 	bl	8006274 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80063a2:	e002      	b.n	80063aa <UART_DMAReceiveCplt+0x11e>
    HAL_UART_RxCpltCallback(huart);
 80063a4:	6ef8      	ldr	r0, [r7, #108]	; 0x6c
 80063a6:	f7fb fbeb 	bl	8001b80 <HAL_UART_RxCpltCallback>
}
 80063aa:	bf00      	nop
 80063ac:	3770      	adds	r7, #112	; 0x70
 80063ae:	46bd      	mov	sp, r7
 80063b0:	bd80      	pop	{r7, pc}

080063b2 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80063b2:	b580      	push	{r7, lr}
 80063b4:	b084      	sub	sp, #16
 80063b6:	af00      	add	r7, sp, #0
 80063b8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063be:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80063c4:	2b01      	cmp	r3, #1
 80063c6:	d108      	bne.n	80063da <UART_DMARxHalfCplt+0x28>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 80063c8:	68fb      	ldr	r3, [r7, #12]
 80063ca:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80063cc:	085b      	lsrs	r3, r3, #1
 80063ce:	b29b      	uxth	r3, r3
 80063d0:	4619      	mov	r1, r3
 80063d2:	68f8      	ldr	r0, [r7, #12]
 80063d4:	f7ff ff4e 	bl	8006274 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80063d8:	e002      	b.n	80063e0 <UART_DMARxHalfCplt+0x2e>
    HAL_UART_RxHalfCpltCallback(huart);
 80063da:	68f8      	ldr	r0, [r7, #12]
 80063dc:	f7ff ff36 	bl	800624c <HAL_UART_RxHalfCpltCallback>
}
 80063e0:	bf00      	nop
 80063e2:	3710      	adds	r7, #16
 80063e4:	46bd      	mov	sp, r7
 80063e6:	bd80      	pop	{r7, pc}

080063e8 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80063e8:	b580      	push	{r7, lr}
 80063ea:	b084      	sub	sp, #16
 80063ec:	af00      	add	r7, sp, #0
 80063ee:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80063f0:	2300      	movs	r3, #0
 80063f2:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063f8:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80063fa:	68bb      	ldr	r3, [r7, #8]
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	695b      	ldr	r3, [r3, #20]
 8006400:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006404:	2b80      	cmp	r3, #128	; 0x80
 8006406:	bf0c      	ite	eq
 8006408:	2301      	moveq	r3, #1
 800640a:	2300      	movne	r3, #0
 800640c:	b2db      	uxtb	r3, r3
 800640e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8006410:	68bb      	ldr	r3, [r7, #8]
 8006412:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006416:	b2db      	uxtb	r3, r3
 8006418:	2b21      	cmp	r3, #33	; 0x21
 800641a:	d108      	bne.n	800642e <UART_DMAError+0x46>
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	2b00      	cmp	r3, #0
 8006420:	d005      	beq.n	800642e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8006422:	68bb      	ldr	r3, [r7, #8]
 8006424:	2200      	movs	r2, #0
 8006426:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 8006428:	68b8      	ldr	r0, [r7, #8]
 800642a:	f000 f8c5 	bl	80065b8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800642e:	68bb      	ldr	r3, [r7, #8]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	695b      	ldr	r3, [r3, #20]
 8006434:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006438:	2b40      	cmp	r3, #64	; 0x40
 800643a:	bf0c      	ite	eq
 800643c:	2301      	moveq	r3, #1
 800643e:	2300      	movne	r3, #0
 8006440:	b2db      	uxtb	r3, r3
 8006442:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8006444:	68bb      	ldr	r3, [r7, #8]
 8006446:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800644a:	b2db      	uxtb	r3, r3
 800644c:	2b22      	cmp	r3, #34	; 0x22
 800644e:	d108      	bne.n	8006462 <UART_DMAError+0x7a>
 8006450:	68fb      	ldr	r3, [r7, #12]
 8006452:	2b00      	cmp	r3, #0
 8006454:	d005      	beq.n	8006462 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006456:	68bb      	ldr	r3, [r7, #8]
 8006458:	2200      	movs	r2, #0
 800645a:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 800645c:	68b8      	ldr	r0, [r7, #8]
 800645e:	f000 f8d3 	bl	8006608 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006462:	68bb      	ldr	r3, [r7, #8]
 8006464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006466:	f043 0210 	orr.w	r2, r3, #16
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	641a      	str	r2, [r3, #64]	; 0x40
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800646e:	68b8      	ldr	r0, [r7, #8]
 8006470:	f7ff fef6 	bl	8006260 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006474:	bf00      	nop
 8006476:	3710      	adds	r7, #16
 8006478:	46bd      	mov	sp, r7
 800647a:	bd80      	pop	{r7, pc}

0800647c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800647c:	b580      	push	{r7, lr}
 800647e:	b098      	sub	sp, #96	; 0x60
 8006480:	af00      	add	r7, sp, #0
 8006482:	60f8      	str	r0, [r7, #12]
 8006484:	60b9      	str	r1, [r7, #8]
 8006486:	4613      	mov	r3, r2
 8006488:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800648a:	68ba      	ldr	r2, [r7, #8]
 800648c:	68fb      	ldr	r3, [r7, #12]
 800648e:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	88fa      	ldrh	r2, [r7, #6]
 8006494:	859a      	strh	r2, [r3, #44]	; 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	2200      	movs	r2, #0
 800649a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800649c:	68fb      	ldr	r3, [r7, #12]
 800649e:	2222      	movs	r2, #34	; 0x22
 80064a0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064a8:	4a40      	ldr	r2, [pc, #256]	; (80065ac <UART_Start_Receive_DMA+0x130>)
 80064aa:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80064ac:	68fb      	ldr	r3, [r7, #12]
 80064ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064b0:	4a3f      	ldr	r2, [pc, #252]	; (80065b0 <UART_Start_Receive_DMA+0x134>)
 80064b2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 80064b4:	68fb      	ldr	r3, [r7, #12]
 80064b6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064b8:	4a3e      	ldr	r2, [pc, #248]	; (80065b4 <UART_Start_Receive_DMA+0x138>)
 80064ba:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80064c0:	2200      	movs	r2, #0
 80064c2:	651a      	str	r2, [r3, #80]	; 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 80064c4:	f107 0308 	add.w	r3, r7, #8
 80064c8:	65fb      	str	r3, [r7, #92]	; 0x5c
  HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80064ce:	68fb      	ldr	r3, [r7, #12]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	3304      	adds	r3, #4
 80064d4:	4619      	mov	r1, r3
 80064d6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80064d8:	681a      	ldr	r2, [r3, #0]
 80064da:	88fb      	ldrh	r3, [r7, #6]
 80064dc:	f7fc fe56 	bl	800318c <HAL_DMA_Start_IT>

  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 80064e0:	2300      	movs	r3, #0
 80064e2:	613b      	str	r3, [r7, #16]
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	613b      	str	r3, [r7, #16]
 80064ec:	68fb      	ldr	r3, [r7, #12]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	685b      	ldr	r3, [r3, #4]
 80064f2:	613b      	str	r3, [r7, #16]
 80064f4:	693b      	ldr	r3, [r7, #16]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	2200      	movs	r2, #0
 80064fa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  if (huart->Init.Parity != UART_PARITY_NONE)
 80064fe:	68fb      	ldr	r3, [r7, #12]
 8006500:	691b      	ldr	r3, [r3, #16]
 8006502:	2b00      	cmp	r3, #0
 8006504:	d019      	beq.n	800653a <UART_Start_Receive_DMA+0xbe>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	330c      	adds	r3, #12
 800650c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800650e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8006510:	e853 3f00 	ldrex	r3, [r3]
 8006514:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006516:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006518:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800651c:	65bb      	str	r3, [r7, #88]	; 0x58
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	681b      	ldr	r3, [r3, #0]
 8006522:	330c      	adds	r3, #12
 8006524:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006526:	64fa      	str	r2, [r7, #76]	; 0x4c
 8006528:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800652a:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 800652c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800652e:	e841 2300 	strex	r3, r2, [r1]
 8006532:	647b      	str	r3, [r7, #68]	; 0x44
   return(result);
 8006534:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006536:	2b00      	cmp	r3, #0
 8006538:	d1e5      	bne.n	8006506 <UART_Start_Receive_DMA+0x8a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681b      	ldr	r3, [r3, #0]
 800653e:	3314      	adds	r3, #20
 8006540:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006542:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006544:	e853 3f00 	ldrex	r3, [r3]
 8006548:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 800654a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800654c:	f043 0301 	orr.w	r3, r3, #1
 8006550:	657b      	str	r3, [r7, #84]	; 0x54
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	3314      	adds	r3, #20
 8006558:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 800655a:	63ba      	str	r2, [r7, #56]	; 0x38
 800655c:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800655e:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8006560:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006562:	e841 2300 	strex	r3, r2, [r1]
 8006566:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006568:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800656a:	2b00      	cmp	r3, #0
 800656c:	d1e5      	bne.n	800653a <UART_Start_Receive_DMA+0xbe>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	3314      	adds	r3, #20
 8006574:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006576:	69bb      	ldr	r3, [r7, #24]
 8006578:	e853 3f00 	ldrex	r3, [r3]
 800657c:	617b      	str	r3, [r7, #20]
   return(result);
 800657e:	697b      	ldr	r3, [r7, #20]
 8006580:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006584:	653b      	str	r3, [r7, #80]	; 0x50
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	3314      	adds	r3, #20
 800658c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800658e:	627a      	str	r2, [r7, #36]	; 0x24
 8006590:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006592:	6a39      	ldr	r1, [r7, #32]
 8006594:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006596:	e841 2300 	strex	r3, r2, [r1]
 800659a:	61fb      	str	r3, [r7, #28]
   return(result);
 800659c:	69fb      	ldr	r3, [r7, #28]
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d1e5      	bne.n	800656e <UART_Start_Receive_DMA+0xf2>

  return HAL_OK;
 80065a2:	2300      	movs	r3, #0
}
 80065a4:	4618      	mov	r0, r3
 80065a6:	3760      	adds	r7, #96	; 0x60
 80065a8:	46bd      	mov	sp, r7
 80065aa:	bd80      	pop	{r7, pc}
 80065ac:	0800628d 	.word	0x0800628d
 80065b0:	080063b3 	.word	0x080063b3
 80065b4:	080063e9 	.word	0x080063e9

080065b8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80065b8:	b480      	push	{r7}
 80065ba:	b089      	sub	sp, #36	; 0x24
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	330c      	adds	r3, #12
 80065c6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065c8:	68fb      	ldr	r3, [r7, #12]
 80065ca:	e853 3f00 	ldrex	r3, [r3]
 80065ce:	60bb      	str	r3, [r7, #8]
   return(result);
 80065d0:	68bb      	ldr	r3, [r7, #8]
 80065d2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80065d6:	61fb      	str	r3, [r7, #28]
 80065d8:	687b      	ldr	r3, [r7, #4]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	330c      	adds	r3, #12
 80065de:	69fa      	ldr	r2, [r7, #28]
 80065e0:	61ba      	str	r2, [r7, #24]
 80065e2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065e4:	6979      	ldr	r1, [r7, #20]
 80065e6:	69ba      	ldr	r2, [r7, #24]
 80065e8:	e841 2300 	strex	r3, r2, [r1]
 80065ec:	613b      	str	r3, [r7, #16]
   return(result);
 80065ee:	693b      	ldr	r3, [r7, #16]
 80065f0:	2b00      	cmp	r3, #0
 80065f2:	d1e5      	bne.n	80065c0 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	2220      	movs	r2, #32
 80065f8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
}
 80065fc:	bf00      	nop
 80065fe:	3724      	adds	r7, #36	; 0x24
 8006600:	46bd      	mov	sp, r7
 8006602:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006606:	4770      	bx	lr

08006608 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006608:	b480      	push	{r7}
 800660a:	b095      	sub	sp, #84	; 0x54
 800660c:	af00      	add	r7, sp, #0
 800660e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	330c      	adds	r3, #12
 8006616:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006618:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800661a:	e853 3f00 	ldrex	r3, [r3]
 800661e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006620:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006622:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006626:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	330c      	adds	r3, #12
 800662e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006630:	643a      	str	r2, [r7, #64]	; 0x40
 8006632:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006634:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006636:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006638:	e841 2300 	strex	r3, r2, [r1]
 800663c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800663e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006640:	2b00      	cmp	r3, #0
 8006642:	d1e5      	bne.n	8006610 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	681b      	ldr	r3, [r3, #0]
 8006648:	3314      	adds	r3, #20
 800664a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800664c:	6a3b      	ldr	r3, [r7, #32]
 800664e:	e853 3f00 	ldrex	r3, [r3]
 8006652:	61fb      	str	r3, [r7, #28]
   return(result);
 8006654:	69fb      	ldr	r3, [r7, #28]
 8006656:	f023 0301 	bic.w	r3, r3, #1
 800665a:	64bb      	str	r3, [r7, #72]	; 0x48
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	681b      	ldr	r3, [r3, #0]
 8006660:	3314      	adds	r3, #20
 8006662:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006664:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006666:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006668:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800666a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800666c:	e841 2300 	strex	r3, r2, [r1]
 8006670:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006672:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006674:	2b00      	cmp	r3, #0
 8006676:	d1e5      	bne.n	8006644 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800667c:	2b01      	cmp	r3, #1
 800667e:	d119      	bne.n	80066b4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	330c      	adds	r3, #12
 8006686:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	e853 3f00 	ldrex	r3, [r3]
 800668e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006690:	68bb      	ldr	r3, [r7, #8]
 8006692:	f023 0310 	bic.w	r3, r3, #16
 8006696:	647b      	str	r3, [r7, #68]	; 0x44
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	330c      	adds	r3, #12
 800669e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80066a0:	61ba      	str	r2, [r7, #24]
 80066a2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066a4:	6979      	ldr	r1, [r7, #20]
 80066a6:	69ba      	ldr	r2, [r7, #24]
 80066a8:	e841 2300 	strex	r3, r2, [r1]
 80066ac:	613b      	str	r3, [r7, #16]
   return(result);
 80066ae:	693b      	ldr	r3, [r7, #16]
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d1e5      	bne.n	8006680 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2220      	movs	r2, #32
 80066b8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	2200      	movs	r2, #0
 80066c0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80066c2:	bf00      	nop
 80066c4:	3754      	adds	r7, #84	; 0x54
 80066c6:	46bd      	mov	sp, r7
 80066c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066cc:	4770      	bx	lr

080066ce <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80066ce:	b580      	push	{r7, lr}
 80066d0:	b084      	sub	sp, #16
 80066d2:	af00      	add	r7, sp, #0
 80066d4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066da:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80066dc:	68fb      	ldr	r3, [r7, #12]
 80066de:	2200      	movs	r2, #0
 80066e0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	2200      	movs	r2, #0
 80066e6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80066e8:	68f8      	ldr	r0, [r7, #12]
 80066ea:	f7ff fdb9 	bl	8006260 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80066ee:	bf00      	nop
 80066f0:	3710      	adds	r7, #16
 80066f2:	46bd      	mov	sp, r7
 80066f4:	bd80      	pop	{r7, pc}

080066f6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80066f6:	b480      	push	{r7}
 80066f8:	b085      	sub	sp, #20
 80066fa:	af00      	add	r7, sp, #0
 80066fc:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006704:	b2db      	uxtb	r3, r3
 8006706:	2b21      	cmp	r3, #33	; 0x21
 8006708:	d13e      	bne.n	8006788 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	689b      	ldr	r3, [r3, #8]
 800670e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006712:	d114      	bne.n	800673e <UART_Transmit_IT+0x48>
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	691b      	ldr	r3, [r3, #16]
 8006718:	2b00      	cmp	r3, #0
 800671a:	d110      	bne.n	800673e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	6a1b      	ldr	r3, [r3, #32]
 8006720:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006722:	68fb      	ldr	r3, [r7, #12]
 8006724:	881b      	ldrh	r3, [r3, #0]
 8006726:	461a      	mov	r2, r3
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006730:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	6a1b      	ldr	r3, [r3, #32]
 8006736:	1c9a      	adds	r2, r3, #2
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	621a      	str	r2, [r3, #32]
 800673c:	e008      	b.n	8006750 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6a1b      	ldr	r3, [r3, #32]
 8006742:	1c59      	adds	r1, r3, #1
 8006744:	687a      	ldr	r2, [r7, #4]
 8006746:	6211      	str	r1, [r2, #32]
 8006748:	781a      	ldrb	r2, [r3, #0]
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	681b      	ldr	r3, [r3, #0]
 800674e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006754:	b29b      	uxth	r3, r3
 8006756:	3b01      	subs	r3, #1
 8006758:	b29b      	uxth	r3, r3
 800675a:	687a      	ldr	r2, [r7, #4]
 800675c:	4619      	mov	r1, r3
 800675e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006760:	2b00      	cmp	r3, #0
 8006762:	d10f      	bne.n	8006784 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	68da      	ldr	r2, [r3, #12]
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006772:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	68da      	ldr	r2, [r3, #12]
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006782:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006784:	2300      	movs	r3, #0
 8006786:	e000      	b.n	800678a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006788:	2302      	movs	r3, #2
  }
}
 800678a:	4618      	mov	r0, r3
 800678c:	3714      	adds	r7, #20
 800678e:	46bd      	mov	sp, r7
 8006790:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006794:	4770      	bx	lr

08006796 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006796:	b580      	push	{r7, lr}
 8006798:	b082      	sub	sp, #8
 800679a:	af00      	add	r7, sp, #0
 800679c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	68da      	ldr	r2, [r3, #12]
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80067ac:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	2220      	movs	r2, #32
 80067b2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80067b6:	6878      	ldr	r0, [r7, #4]
 80067b8:	f7ff fd3e 	bl	8006238 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80067bc:	2300      	movs	r3, #0
}
 80067be:	4618      	mov	r0, r3
 80067c0:	3708      	adds	r7, #8
 80067c2:	46bd      	mov	sp, r7
 80067c4:	bd80      	pop	{r7, pc}

080067c6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80067c6:	b580      	push	{r7, lr}
 80067c8:	b08c      	sub	sp, #48	; 0x30
 80067ca:	af00      	add	r7, sp, #0
 80067cc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80067d4:	b2db      	uxtb	r3, r3
 80067d6:	2b22      	cmp	r3, #34	; 0x22
 80067d8:	f040 80ab 	bne.w	8006932 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80067dc:	687b      	ldr	r3, [r7, #4]
 80067de:	689b      	ldr	r3, [r3, #8]
 80067e0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80067e4:	d117      	bne.n	8006816 <UART_Receive_IT+0x50>
 80067e6:	687b      	ldr	r3, [r7, #4]
 80067e8:	691b      	ldr	r3, [r3, #16]
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d113      	bne.n	8006816 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80067ee:	2300      	movs	r3, #0
 80067f0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067f6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	685b      	ldr	r3, [r3, #4]
 80067fe:	b29b      	uxth	r3, r3
 8006800:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006804:	b29a      	uxth	r2, r3
 8006806:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006808:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800680e:	1c9a      	adds	r2, r3, #2
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	629a      	str	r2, [r3, #40]	; 0x28
 8006814:	e026      	b.n	8006864 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800681a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800681c:	2300      	movs	r3, #0
 800681e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	689b      	ldr	r3, [r3, #8]
 8006824:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006828:	d007      	beq.n	800683a <UART_Receive_IT+0x74>
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	689b      	ldr	r3, [r3, #8]
 800682e:	2b00      	cmp	r3, #0
 8006830:	d10a      	bne.n	8006848 <UART_Receive_IT+0x82>
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	691b      	ldr	r3, [r3, #16]
 8006836:	2b00      	cmp	r3, #0
 8006838:	d106      	bne.n	8006848 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	685b      	ldr	r3, [r3, #4]
 8006840:	b2da      	uxtb	r2, r3
 8006842:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006844:	701a      	strb	r2, [r3, #0]
 8006846:	e008      	b.n	800685a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	681b      	ldr	r3, [r3, #0]
 800684c:	685b      	ldr	r3, [r3, #4]
 800684e:	b2db      	uxtb	r3, r3
 8006850:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006854:	b2da      	uxtb	r2, r3
 8006856:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006858:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800685e:	1c5a      	adds	r2, r3, #1
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006868:	b29b      	uxth	r3, r3
 800686a:	3b01      	subs	r3, #1
 800686c:	b29b      	uxth	r3, r3
 800686e:	687a      	ldr	r2, [r7, #4]
 8006870:	4619      	mov	r1, r3
 8006872:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006874:	2b00      	cmp	r3, #0
 8006876:	d15a      	bne.n	800692e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	68da      	ldr	r2, [r3, #12]
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f022 0220 	bic.w	r2, r2, #32
 8006886:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	68da      	ldr	r2, [r3, #12]
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	681b      	ldr	r3, [r3, #0]
 8006892:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006896:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	695a      	ldr	r2, [r3, #20]
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	681b      	ldr	r3, [r3, #0]
 80068a2:	f022 0201 	bic.w	r2, r2, #1
 80068a6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	2220      	movs	r2, #32
 80068ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80068b4:	2b01      	cmp	r3, #1
 80068b6:	d135      	bne.n	8006924 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	2200      	movs	r2, #0
 80068bc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	330c      	adds	r3, #12
 80068c4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068c6:	697b      	ldr	r3, [r7, #20]
 80068c8:	e853 3f00 	ldrex	r3, [r3]
 80068cc:	613b      	str	r3, [r7, #16]
   return(result);
 80068ce:	693b      	ldr	r3, [r7, #16]
 80068d0:	f023 0310 	bic.w	r3, r3, #16
 80068d4:	627b      	str	r3, [r7, #36]	; 0x24
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	330c      	adds	r3, #12
 80068dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80068de:	623a      	str	r2, [r7, #32]
 80068e0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068e2:	69f9      	ldr	r1, [r7, #28]
 80068e4:	6a3a      	ldr	r2, [r7, #32]
 80068e6:	e841 2300 	strex	r3, r2, [r1]
 80068ea:	61bb      	str	r3, [r7, #24]
   return(result);
 80068ec:	69bb      	ldr	r3, [r7, #24]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d1e5      	bne.n	80068be <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f003 0310 	and.w	r3, r3, #16
 80068fc:	2b10      	cmp	r3, #16
 80068fe:	d10a      	bne.n	8006916 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006900:	2300      	movs	r3, #0
 8006902:	60fb      	str	r3, [r7, #12]
 8006904:	687b      	ldr	r3, [r7, #4]
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	60fb      	str	r3, [r7, #12]
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	685b      	ldr	r3, [r3, #4]
 8006912:	60fb      	str	r3, [r7, #12]
 8006914:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800691a:	4619      	mov	r1, r3
 800691c:	6878      	ldr	r0, [r7, #4]
 800691e:	f7ff fca9 	bl	8006274 <HAL_UARTEx_RxEventCallback>
 8006922:	e002      	b.n	800692a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006924:	6878      	ldr	r0, [r7, #4]
 8006926:	f7fb f92b 	bl	8001b80 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800692a:	2300      	movs	r3, #0
 800692c:	e002      	b.n	8006934 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 800692e:	2300      	movs	r3, #0
 8006930:	e000      	b.n	8006934 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006932:	2302      	movs	r3, #2
  }
}
 8006934:	4618      	mov	r0, r3
 8006936:	3730      	adds	r7, #48	; 0x30
 8006938:	46bd      	mov	sp, r7
 800693a:	bd80      	pop	{r7, pc}

0800693c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800693c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006940:	b0c0      	sub	sp, #256	; 0x100
 8006942:	af00      	add	r7, sp, #0
 8006944:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006948:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	691b      	ldr	r3, [r3, #16]
 8006950:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006954:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006958:	68d9      	ldr	r1, [r3, #12]
 800695a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800695e:	681a      	ldr	r2, [r3, #0]
 8006960:	ea40 0301 	orr.w	r3, r0, r1
 8006964:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006966:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800696a:	689a      	ldr	r2, [r3, #8]
 800696c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006970:	691b      	ldr	r3, [r3, #16]
 8006972:	431a      	orrs	r2, r3
 8006974:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006978:	695b      	ldr	r3, [r3, #20]
 800697a:	431a      	orrs	r2, r3
 800697c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006980:	69db      	ldr	r3, [r3, #28]
 8006982:	4313      	orrs	r3, r2
 8006984:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006988:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	68db      	ldr	r3, [r3, #12]
 8006990:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006994:	f021 010c 	bic.w	r1, r1, #12
 8006998:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800699c:	681a      	ldr	r2, [r3, #0]
 800699e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80069a2:	430b      	orrs	r3, r1
 80069a4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80069a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	695b      	ldr	r3, [r3, #20]
 80069ae:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80069b2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069b6:	6999      	ldr	r1, [r3, #24]
 80069b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069bc:	681a      	ldr	r2, [r3, #0]
 80069be:	ea40 0301 	orr.w	r3, r0, r1
 80069c2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80069c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069c8:	681a      	ldr	r2, [r3, #0]
 80069ca:	4b8f      	ldr	r3, [pc, #572]	; (8006c08 <UART_SetConfig+0x2cc>)
 80069cc:	429a      	cmp	r2, r3
 80069ce:	d005      	beq.n	80069dc <UART_SetConfig+0xa0>
 80069d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069d4:	681a      	ldr	r2, [r3, #0]
 80069d6:	4b8d      	ldr	r3, [pc, #564]	; (8006c0c <UART_SetConfig+0x2d0>)
 80069d8:	429a      	cmp	r2, r3
 80069da:	d104      	bne.n	80069e6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80069dc:	f7fd fddc 	bl	8004598 <HAL_RCC_GetPCLK2Freq>
 80069e0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80069e4:	e003      	b.n	80069ee <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80069e6:	f7fd fdc3 	bl	8004570 <HAL_RCC_GetPCLK1Freq>
 80069ea:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80069ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80069f2:	69db      	ldr	r3, [r3, #28]
 80069f4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80069f8:	f040 810c 	bne.w	8006c14 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80069fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006a00:	2200      	movs	r2, #0
 8006a02:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006a06:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8006a0a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8006a0e:	4622      	mov	r2, r4
 8006a10:	462b      	mov	r3, r5
 8006a12:	1891      	adds	r1, r2, r2
 8006a14:	65b9      	str	r1, [r7, #88]	; 0x58
 8006a16:	415b      	adcs	r3, r3
 8006a18:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006a1a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8006a1e:	4621      	mov	r1, r4
 8006a20:	eb12 0801 	adds.w	r8, r2, r1
 8006a24:	4629      	mov	r1, r5
 8006a26:	eb43 0901 	adc.w	r9, r3, r1
 8006a2a:	f04f 0200 	mov.w	r2, #0
 8006a2e:	f04f 0300 	mov.w	r3, #0
 8006a32:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006a36:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006a3a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006a3e:	4690      	mov	r8, r2
 8006a40:	4699      	mov	r9, r3
 8006a42:	4623      	mov	r3, r4
 8006a44:	eb18 0303 	adds.w	r3, r8, r3
 8006a48:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006a4c:	462b      	mov	r3, r5
 8006a4e:	eb49 0303 	adc.w	r3, r9, r3
 8006a52:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006a56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006a5a:	685b      	ldr	r3, [r3, #4]
 8006a5c:	2200      	movs	r2, #0
 8006a5e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006a62:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006a66:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006a6a:	460b      	mov	r3, r1
 8006a6c:	18db      	adds	r3, r3, r3
 8006a6e:	653b      	str	r3, [r7, #80]	; 0x50
 8006a70:	4613      	mov	r3, r2
 8006a72:	eb42 0303 	adc.w	r3, r2, r3
 8006a76:	657b      	str	r3, [r7, #84]	; 0x54
 8006a78:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006a7c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8006a80:	f7fa f912 	bl	8000ca8 <__aeabi_uldivmod>
 8006a84:	4602      	mov	r2, r0
 8006a86:	460b      	mov	r3, r1
 8006a88:	4b61      	ldr	r3, [pc, #388]	; (8006c10 <UART_SetConfig+0x2d4>)
 8006a8a:	fba3 2302 	umull	r2, r3, r3, r2
 8006a8e:	095b      	lsrs	r3, r3, #5
 8006a90:	011c      	lsls	r4, r3, #4
 8006a92:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006a96:	2200      	movs	r2, #0
 8006a98:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006a9c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8006aa0:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006aa4:	4642      	mov	r2, r8
 8006aa6:	464b      	mov	r3, r9
 8006aa8:	1891      	adds	r1, r2, r2
 8006aaa:	64b9      	str	r1, [r7, #72]	; 0x48
 8006aac:	415b      	adcs	r3, r3
 8006aae:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006ab0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006ab4:	4641      	mov	r1, r8
 8006ab6:	eb12 0a01 	adds.w	sl, r2, r1
 8006aba:	4649      	mov	r1, r9
 8006abc:	eb43 0b01 	adc.w	fp, r3, r1
 8006ac0:	f04f 0200 	mov.w	r2, #0
 8006ac4:	f04f 0300 	mov.w	r3, #0
 8006ac8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006acc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006ad0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006ad4:	4692      	mov	sl, r2
 8006ad6:	469b      	mov	fp, r3
 8006ad8:	4643      	mov	r3, r8
 8006ada:	eb1a 0303 	adds.w	r3, sl, r3
 8006ade:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006ae2:	464b      	mov	r3, r9
 8006ae4:	eb4b 0303 	adc.w	r3, fp, r3
 8006ae8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006aec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006af0:	685b      	ldr	r3, [r3, #4]
 8006af2:	2200      	movs	r2, #0
 8006af4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006af8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8006afc:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8006b00:	460b      	mov	r3, r1
 8006b02:	18db      	adds	r3, r3, r3
 8006b04:	643b      	str	r3, [r7, #64]	; 0x40
 8006b06:	4613      	mov	r3, r2
 8006b08:	eb42 0303 	adc.w	r3, r2, r3
 8006b0c:	647b      	str	r3, [r7, #68]	; 0x44
 8006b0e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006b12:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8006b16:	f7fa f8c7 	bl	8000ca8 <__aeabi_uldivmod>
 8006b1a:	4602      	mov	r2, r0
 8006b1c:	460b      	mov	r3, r1
 8006b1e:	4611      	mov	r1, r2
 8006b20:	4b3b      	ldr	r3, [pc, #236]	; (8006c10 <UART_SetConfig+0x2d4>)
 8006b22:	fba3 2301 	umull	r2, r3, r3, r1
 8006b26:	095b      	lsrs	r3, r3, #5
 8006b28:	2264      	movs	r2, #100	; 0x64
 8006b2a:	fb02 f303 	mul.w	r3, r2, r3
 8006b2e:	1acb      	subs	r3, r1, r3
 8006b30:	00db      	lsls	r3, r3, #3
 8006b32:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006b36:	4b36      	ldr	r3, [pc, #216]	; (8006c10 <UART_SetConfig+0x2d4>)
 8006b38:	fba3 2302 	umull	r2, r3, r3, r2
 8006b3c:	095b      	lsrs	r3, r3, #5
 8006b3e:	005b      	lsls	r3, r3, #1
 8006b40:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006b44:	441c      	add	r4, r3
 8006b46:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006b4a:	2200      	movs	r2, #0
 8006b4c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006b50:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006b54:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006b58:	4642      	mov	r2, r8
 8006b5a:	464b      	mov	r3, r9
 8006b5c:	1891      	adds	r1, r2, r2
 8006b5e:	63b9      	str	r1, [r7, #56]	; 0x38
 8006b60:	415b      	adcs	r3, r3
 8006b62:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006b64:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006b68:	4641      	mov	r1, r8
 8006b6a:	1851      	adds	r1, r2, r1
 8006b6c:	6339      	str	r1, [r7, #48]	; 0x30
 8006b6e:	4649      	mov	r1, r9
 8006b70:	414b      	adcs	r3, r1
 8006b72:	637b      	str	r3, [r7, #52]	; 0x34
 8006b74:	f04f 0200 	mov.w	r2, #0
 8006b78:	f04f 0300 	mov.w	r3, #0
 8006b7c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8006b80:	4659      	mov	r1, fp
 8006b82:	00cb      	lsls	r3, r1, #3
 8006b84:	4651      	mov	r1, sl
 8006b86:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b8a:	4651      	mov	r1, sl
 8006b8c:	00ca      	lsls	r2, r1, #3
 8006b8e:	4610      	mov	r0, r2
 8006b90:	4619      	mov	r1, r3
 8006b92:	4603      	mov	r3, r0
 8006b94:	4642      	mov	r2, r8
 8006b96:	189b      	adds	r3, r3, r2
 8006b98:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006b9c:	464b      	mov	r3, r9
 8006b9e:	460a      	mov	r2, r1
 8006ba0:	eb42 0303 	adc.w	r3, r2, r3
 8006ba4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006ba8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bac:	685b      	ldr	r3, [r3, #4]
 8006bae:	2200      	movs	r2, #0
 8006bb0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006bb4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006bb8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006bbc:	460b      	mov	r3, r1
 8006bbe:	18db      	adds	r3, r3, r3
 8006bc0:	62bb      	str	r3, [r7, #40]	; 0x28
 8006bc2:	4613      	mov	r3, r2
 8006bc4:	eb42 0303 	adc.w	r3, r2, r3
 8006bc8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006bca:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006bce:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8006bd2:	f7fa f869 	bl	8000ca8 <__aeabi_uldivmod>
 8006bd6:	4602      	mov	r2, r0
 8006bd8:	460b      	mov	r3, r1
 8006bda:	4b0d      	ldr	r3, [pc, #52]	; (8006c10 <UART_SetConfig+0x2d4>)
 8006bdc:	fba3 1302 	umull	r1, r3, r3, r2
 8006be0:	095b      	lsrs	r3, r3, #5
 8006be2:	2164      	movs	r1, #100	; 0x64
 8006be4:	fb01 f303 	mul.w	r3, r1, r3
 8006be8:	1ad3      	subs	r3, r2, r3
 8006bea:	00db      	lsls	r3, r3, #3
 8006bec:	3332      	adds	r3, #50	; 0x32
 8006bee:	4a08      	ldr	r2, [pc, #32]	; (8006c10 <UART_SetConfig+0x2d4>)
 8006bf0:	fba2 2303 	umull	r2, r3, r2, r3
 8006bf4:	095b      	lsrs	r3, r3, #5
 8006bf6:	f003 0207 	and.w	r2, r3, #7
 8006bfa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	4422      	add	r2, r4
 8006c02:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006c04:	e105      	b.n	8006e12 <UART_SetConfig+0x4d6>
 8006c06:	bf00      	nop
 8006c08:	40011000 	.word	0x40011000
 8006c0c:	40011400 	.word	0x40011400
 8006c10:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006c14:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006c18:	2200      	movs	r2, #0
 8006c1a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8006c1e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8006c22:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006c26:	4642      	mov	r2, r8
 8006c28:	464b      	mov	r3, r9
 8006c2a:	1891      	adds	r1, r2, r2
 8006c2c:	6239      	str	r1, [r7, #32]
 8006c2e:	415b      	adcs	r3, r3
 8006c30:	627b      	str	r3, [r7, #36]	; 0x24
 8006c32:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006c36:	4641      	mov	r1, r8
 8006c38:	1854      	adds	r4, r2, r1
 8006c3a:	4649      	mov	r1, r9
 8006c3c:	eb43 0501 	adc.w	r5, r3, r1
 8006c40:	f04f 0200 	mov.w	r2, #0
 8006c44:	f04f 0300 	mov.w	r3, #0
 8006c48:	00eb      	lsls	r3, r5, #3
 8006c4a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006c4e:	00e2      	lsls	r2, r4, #3
 8006c50:	4614      	mov	r4, r2
 8006c52:	461d      	mov	r5, r3
 8006c54:	4643      	mov	r3, r8
 8006c56:	18e3      	adds	r3, r4, r3
 8006c58:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006c5c:	464b      	mov	r3, r9
 8006c5e:	eb45 0303 	adc.w	r3, r5, r3
 8006c62:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006c66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006c6a:	685b      	ldr	r3, [r3, #4]
 8006c6c:	2200      	movs	r2, #0
 8006c6e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006c72:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006c76:	f04f 0200 	mov.w	r2, #0
 8006c7a:	f04f 0300 	mov.w	r3, #0
 8006c7e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8006c82:	4629      	mov	r1, r5
 8006c84:	008b      	lsls	r3, r1, #2
 8006c86:	4621      	mov	r1, r4
 8006c88:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006c8c:	4621      	mov	r1, r4
 8006c8e:	008a      	lsls	r2, r1, #2
 8006c90:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006c94:	f7fa f808 	bl	8000ca8 <__aeabi_uldivmod>
 8006c98:	4602      	mov	r2, r0
 8006c9a:	460b      	mov	r3, r1
 8006c9c:	4b60      	ldr	r3, [pc, #384]	; (8006e20 <UART_SetConfig+0x4e4>)
 8006c9e:	fba3 2302 	umull	r2, r3, r3, r2
 8006ca2:	095b      	lsrs	r3, r3, #5
 8006ca4:	011c      	lsls	r4, r3, #4
 8006ca6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006caa:	2200      	movs	r2, #0
 8006cac:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8006cb0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006cb4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006cb8:	4642      	mov	r2, r8
 8006cba:	464b      	mov	r3, r9
 8006cbc:	1891      	adds	r1, r2, r2
 8006cbe:	61b9      	str	r1, [r7, #24]
 8006cc0:	415b      	adcs	r3, r3
 8006cc2:	61fb      	str	r3, [r7, #28]
 8006cc4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006cc8:	4641      	mov	r1, r8
 8006cca:	1851      	adds	r1, r2, r1
 8006ccc:	6139      	str	r1, [r7, #16]
 8006cce:	4649      	mov	r1, r9
 8006cd0:	414b      	adcs	r3, r1
 8006cd2:	617b      	str	r3, [r7, #20]
 8006cd4:	f04f 0200 	mov.w	r2, #0
 8006cd8:	f04f 0300 	mov.w	r3, #0
 8006cdc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006ce0:	4659      	mov	r1, fp
 8006ce2:	00cb      	lsls	r3, r1, #3
 8006ce4:	4651      	mov	r1, sl
 8006ce6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006cea:	4651      	mov	r1, sl
 8006cec:	00ca      	lsls	r2, r1, #3
 8006cee:	4610      	mov	r0, r2
 8006cf0:	4619      	mov	r1, r3
 8006cf2:	4603      	mov	r3, r0
 8006cf4:	4642      	mov	r2, r8
 8006cf6:	189b      	adds	r3, r3, r2
 8006cf8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8006cfc:	464b      	mov	r3, r9
 8006cfe:	460a      	mov	r2, r1
 8006d00:	eb42 0303 	adc.w	r3, r2, r3
 8006d04:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8006d08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006d0c:	685b      	ldr	r3, [r3, #4]
 8006d0e:	2200      	movs	r2, #0
 8006d10:	67bb      	str	r3, [r7, #120]	; 0x78
 8006d12:	67fa      	str	r2, [r7, #124]	; 0x7c
 8006d14:	f04f 0200 	mov.w	r2, #0
 8006d18:	f04f 0300 	mov.w	r3, #0
 8006d1c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8006d20:	4649      	mov	r1, r9
 8006d22:	008b      	lsls	r3, r1, #2
 8006d24:	4641      	mov	r1, r8
 8006d26:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006d2a:	4641      	mov	r1, r8
 8006d2c:	008a      	lsls	r2, r1, #2
 8006d2e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8006d32:	f7f9 ffb9 	bl	8000ca8 <__aeabi_uldivmod>
 8006d36:	4602      	mov	r2, r0
 8006d38:	460b      	mov	r3, r1
 8006d3a:	4b39      	ldr	r3, [pc, #228]	; (8006e20 <UART_SetConfig+0x4e4>)
 8006d3c:	fba3 1302 	umull	r1, r3, r3, r2
 8006d40:	095b      	lsrs	r3, r3, #5
 8006d42:	2164      	movs	r1, #100	; 0x64
 8006d44:	fb01 f303 	mul.w	r3, r1, r3
 8006d48:	1ad3      	subs	r3, r2, r3
 8006d4a:	011b      	lsls	r3, r3, #4
 8006d4c:	3332      	adds	r3, #50	; 0x32
 8006d4e:	4a34      	ldr	r2, [pc, #208]	; (8006e20 <UART_SetConfig+0x4e4>)
 8006d50:	fba2 2303 	umull	r2, r3, r2, r3
 8006d54:	095b      	lsrs	r3, r3, #5
 8006d56:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006d5a:	441c      	add	r4, r3
 8006d5c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006d60:	2200      	movs	r2, #0
 8006d62:	673b      	str	r3, [r7, #112]	; 0x70
 8006d64:	677a      	str	r2, [r7, #116]	; 0x74
 8006d66:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006d6a:	4642      	mov	r2, r8
 8006d6c:	464b      	mov	r3, r9
 8006d6e:	1891      	adds	r1, r2, r2
 8006d70:	60b9      	str	r1, [r7, #8]
 8006d72:	415b      	adcs	r3, r3
 8006d74:	60fb      	str	r3, [r7, #12]
 8006d76:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006d7a:	4641      	mov	r1, r8
 8006d7c:	1851      	adds	r1, r2, r1
 8006d7e:	6039      	str	r1, [r7, #0]
 8006d80:	4649      	mov	r1, r9
 8006d82:	414b      	adcs	r3, r1
 8006d84:	607b      	str	r3, [r7, #4]
 8006d86:	f04f 0200 	mov.w	r2, #0
 8006d8a:	f04f 0300 	mov.w	r3, #0
 8006d8e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006d92:	4659      	mov	r1, fp
 8006d94:	00cb      	lsls	r3, r1, #3
 8006d96:	4651      	mov	r1, sl
 8006d98:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006d9c:	4651      	mov	r1, sl
 8006d9e:	00ca      	lsls	r2, r1, #3
 8006da0:	4610      	mov	r0, r2
 8006da2:	4619      	mov	r1, r3
 8006da4:	4603      	mov	r3, r0
 8006da6:	4642      	mov	r2, r8
 8006da8:	189b      	adds	r3, r3, r2
 8006daa:	66bb      	str	r3, [r7, #104]	; 0x68
 8006dac:	464b      	mov	r3, r9
 8006dae:	460a      	mov	r2, r1
 8006db0:	eb42 0303 	adc.w	r3, r2, r3
 8006db4:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006db6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006dba:	685b      	ldr	r3, [r3, #4]
 8006dbc:	2200      	movs	r2, #0
 8006dbe:	663b      	str	r3, [r7, #96]	; 0x60
 8006dc0:	667a      	str	r2, [r7, #100]	; 0x64
 8006dc2:	f04f 0200 	mov.w	r2, #0
 8006dc6:	f04f 0300 	mov.w	r3, #0
 8006dca:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8006dce:	4649      	mov	r1, r9
 8006dd0:	008b      	lsls	r3, r1, #2
 8006dd2:	4641      	mov	r1, r8
 8006dd4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006dd8:	4641      	mov	r1, r8
 8006dda:	008a      	lsls	r2, r1, #2
 8006ddc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8006de0:	f7f9 ff62 	bl	8000ca8 <__aeabi_uldivmod>
 8006de4:	4602      	mov	r2, r0
 8006de6:	460b      	mov	r3, r1
 8006de8:	4b0d      	ldr	r3, [pc, #52]	; (8006e20 <UART_SetConfig+0x4e4>)
 8006dea:	fba3 1302 	umull	r1, r3, r3, r2
 8006dee:	095b      	lsrs	r3, r3, #5
 8006df0:	2164      	movs	r1, #100	; 0x64
 8006df2:	fb01 f303 	mul.w	r3, r1, r3
 8006df6:	1ad3      	subs	r3, r2, r3
 8006df8:	011b      	lsls	r3, r3, #4
 8006dfa:	3332      	adds	r3, #50	; 0x32
 8006dfc:	4a08      	ldr	r2, [pc, #32]	; (8006e20 <UART_SetConfig+0x4e4>)
 8006dfe:	fba2 2303 	umull	r2, r3, r2, r3
 8006e02:	095b      	lsrs	r3, r3, #5
 8006e04:	f003 020f 	and.w	r2, r3, #15
 8006e08:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	4422      	add	r2, r4
 8006e10:	609a      	str	r2, [r3, #8]
}
 8006e12:	bf00      	nop
 8006e14:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8006e18:	46bd      	mov	sp, r7
 8006e1a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006e1e:	bf00      	nop
 8006e20:	51eb851f 	.word	0x51eb851f

08006e24 <__errno>:
 8006e24:	4b01      	ldr	r3, [pc, #4]	; (8006e2c <__errno+0x8>)
 8006e26:	6818      	ldr	r0, [r3, #0]
 8006e28:	4770      	bx	lr
 8006e2a:	bf00      	nop
 8006e2c:	20000814 	.word	0x20000814

08006e30 <__libc_init_array>:
 8006e30:	b570      	push	{r4, r5, r6, lr}
 8006e32:	4d0d      	ldr	r5, [pc, #52]	; (8006e68 <__libc_init_array+0x38>)
 8006e34:	4c0d      	ldr	r4, [pc, #52]	; (8006e6c <__libc_init_array+0x3c>)
 8006e36:	1b64      	subs	r4, r4, r5
 8006e38:	10a4      	asrs	r4, r4, #2
 8006e3a:	2600      	movs	r6, #0
 8006e3c:	42a6      	cmp	r6, r4
 8006e3e:	d109      	bne.n	8006e54 <__libc_init_array+0x24>
 8006e40:	4d0b      	ldr	r5, [pc, #44]	; (8006e70 <__libc_init_array+0x40>)
 8006e42:	4c0c      	ldr	r4, [pc, #48]	; (8006e74 <__libc_init_array+0x44>)
 8006e44:	f005 f8ea 	bl	800c01c <_init>
 8006e48:	1b64      	subs	r4, r4, r5
 8006e4a:	10a4      	asrs	r4, r4, #2
 8006e4c:	2600      	movs	r6, #0
 8006e4e:	42a6      	cmp	r6, r4
 8006e50:	d105      	bne.n	8006e5e <__libc_init_array+0x2e>
 8006e52:	bd70      	pop	{r4, r5, r6, pc}
 8006e54:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e58:	4798      	blx	r3
 8006e5a:	3601      	adds	r6, #1
 8006e5c:	e7ee      	b.n	8006e3c <__libc_init_array+0xc>
 8006e5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006e62:	4798      	blx	r3
 8006e64:	3601      	adds	r6, #1
 8006e66:	e7f2      	b.n	8006e4e <__libc_init_array+0x1e>
 8006e68:	0800c5a4 	.word	0x0800c5a4
 8006e6c:	0800c5a4 	.word	0x0800c5a4
 8006e70:	0800c5a4 	.word	0x0800c5a4
 8006e74:	0800c5a8 	.word	0x0800c5a8

08006e78 <memset>:
 8006e78:	4402      	add	r2, r0
 8006e7a:	4603      	mov	r3, r0
 8006e7c:	4293      	cmp	r3, r2
 8006e7e:	d100      	bne.n	8006e82 <memset+0xa>
 8006e80:	4770      	bx	lr
 8006e82:	f803 1b01 	strb.w	r1, [r3], #1
 8006e86:	e7f9      	b.n	8006e7c <memset+0x4>

08006e88 <__cvt>:
 8006e88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006e8c:	ec55 4b10 	vmov	r4, r5, d0
 8006e90:	2d00      	cmp	r5, #0
 8006e92:	460e      	mov	r6, r1
 8006e94:	4619      	mov	r1, r3
 8006e96:	462b      	mov	r3, r5
 8006e98:	bfbb      	ittet	lt
 8006e9a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8006e9e:	461d      	movlt	r5, r3
 8006ea0:	2300      	movge	r3, #0
 8006ea2:	232d      	movlt	r3, #45	; 0x2d
 8006ea4:	700b      	strb	r3, [r1, #0]
 8006ea6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006ea8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8006eac:	4691      	mov	r9, r2
 8006eae:	f023 0820 	bic.w	r8, r3, #32
 8006eb2:	bfbc      	itt	lt
 8006eb4:	4622      	movlt	r2, r4
 8006eb6:	4614      	movlt	r4, r2
 8006eb8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006ebc:	d005      	beq.n	8006eca <__cvt+0x42>
 8006ebe:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006ec2:	d100      	bne.n	8006ec6 <__cvt+0x3e>
 8006ec4:	3601      	adds	r6, #1
 8006ec6:	2102      	movs	r1, #2
 8006ec8:	e000      	b.n	8006ecc <__cvt+0x44>
 8006eca:	2103      	movs	r1, #3
 8006ecc:	ab03      	add	r3, sp, #12
 8006ece:	9301      	str	r3, [sp, #4]
 8006ed0:	ab02      	add	r3, sp, #8
 8006ed2:	9300      	str	r3, [sp, #0]
 8006ed4:	ec45 4b10 	vmov	d0, r4, r5
 8006ed8:	4653      	mov	r3, sl
 8006eda:	4632      	mov	r2, r6
 8006edc:	f001 fe78 	bl	8008bd0 <_dtoa_r>
 8006ee0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006ee4:	4607      	mov	r7, r0
 8006ee6:	d102      	bne.n	8006eee <__cvt+0x66>
 8006ee8:	f019 0f01 	tst.w	r9, #1
 8006eec:	d022      	beq.n	8006f34 <__cvt+0xac>
 8006eee:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006ef2:	eb07 0906 	add.w	r9, r7, r6
 8006ef6:	d110      	bne.n	8006f1a <__cvt+0x92>
 8006ef8:	783b      	ldrb	r3, [r7, #0]
 8006efa:	2b30      	cmp	r3, #48	; 0x30
 8006efc:	d10a      	bne.n	8006f14 <__cvt+0x8c>
 8006efe:	2200      	movs	r2, #0
 8006f00:	2300      	movs	r3, #0
 8006f02:	4620      	mov	r0, r4
 8006f04:	4629      	mov	r1, r5
 8006f06:	f7f9 fdef 	bl	8000ae8 <__aeabi_dcmpeq>
 8006f0a:	b918      	cbnz	r0, 8006f14 <__cvt+0x8c>
 8006f0c:	f1c6 0601 	rsb	r6, r6, #1
 8006f10:	f8ca 6000 	str.w	r6, [sl]
 8006f14:	f8da 3000 	ldr.w	r3, [sl]
 8006f18:	4499      	add	r9, r3
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	2300      	movs	r3, #0
 8006f1e:	4620      	mov	r0, r4
 8006f20:	4629      	mov	r1, r5
 8006f22:	f7f9 fde1 	bl	8000ae8 <__aeabi_dcmpeq>
 8006f26:	b108      	cbz	r0, 8006f2c <__cvt+0xa4>
 8006f28:	f8cd 900c 	str.w	r9, [sp, #12]
 8006f2c:	2230      	movs	r2, #48	; 0x30
 8006f2e:	9b03      	ldr	r3, [sp, #12]
 8006f30:	454b      	cmp	r3, r9
 8006f32:	d307      	bcc.n	8006f44 <__cvt+0xbc>
 8006f34:	9b03      	ldr	r3, [sp, #12]
 8006f36:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006f38:	1bdb      	subs	r3, r3, r7
 8006f3a:	4638      	mov	r0, r7
 8006f3c:	6013      	str	r3, [r2, #0]
 8006f3e:	b004      	add	sp, #16
 8006f40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006f44:	1c59      	adds	r1, r3, #1
 8006f46:	9103      	str	r1, [sp, #12]
 8006f48:	701a      	strb	r2, [r3, #0]
 8006f4a:	e7f0      	b.n	8006f2e <__cvt+0xa6>

08006f4c <__exponent>:
 8006f4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006f4e:	4603      	mov	r3, r0
 8006f50:	2900      	cmp	r1, #0
 8006f52:	bfb8      	it	lt
 8006f54:	4249      	neglt	r1, r1
 8006f56:	f803 2b02 	strb.w	r2, [r3], #2
 8006f5a:	bfb4      	ite	lt
 8006f5c:	222d      	movlt	r2, #45	; 0x2d
 8006f5e:	222b      	movge	r2, #43	; 0x2b
 8006f60:	2909      	cmp	r1, #9
 8006f62:	7042      	strb	r2, [r0, #1]
 8006f64:	dd2a      	ble.n	8006fbc <__exponent+0x70>
 8006f66:	f10d 0407 	add.w	r4, sp, #7
 8006f6a:	46a4      	mov	ip, r4
 8006f6c:	270a      	movs	r7, #10
 8006f6e:	46a6      	mov	lr, r4
 8006f70:	460a      	mov	r2, r1
 8006f72:	fb91 f6f7 	sdiv	r6, r1, r7
 8006f76:	fb07 1516 	mls	r5, r7, r6, r1
 8006f7a:	3530      	adds	r5, #48	; 0x30
 8006f7c:	2a63      	cmp	r2, #99	; 0x63
 8006f7e:	f104 34ff 	add.w	r4, r4, #4294967295
 8006f82:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006f86:	4631      	mov	r1, r6
 8006f88:	dcf1      	bgt.n	8006f6e <__exponent+0x22>
 8006f8a:	3130      	adds	r1, #48	; 0x30
 8006f8c:	f1ae 0502 	sub.w	r5, lr, #2
 8006f90:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006f94:	1c44      	adds	r4, r0, #1
 8006f96:	4629      	mov	r1, r5
 8006f98:	4561      	cmp	r1, ip
 8006f9a:	d30a      	bcc.n	8006fb2 <__exponent+0x66>
 8006f9c:	f10d 0209 	add.w	r2, sp, #9
 8006fa0:	eba2 020e 	sub.w	r2, r2, lr
 8006fa4:	4565      	cmp	r5, ip
 8006fa6:	bf88      	it	hi
 8006fa8:	2200      	movhi	r2, #0
 8006faa:	4413      	add	r3, r2
 8006fac:	1a18      	subs	r0, r3, r0
 8006fae:	b003      	add	sp, #12
 8006fb0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006fb2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006fb6:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006fba:	e7ed      	b.n	8006f98 <__exponent+0x4c>
 8006fbc:	2330      	movs	r3, #48	; 0x30
 8006fbe:	3130      	adds	r1, #48	; 0x30
 8006fc0:	7083      	strb	r3, [r0, #2]
 8006fc2:	70c1      	strb	r1, [r0, #3]
 8006fc4:	1d03      	adds	r3, r0, #4
 8006fc6:	e7f1      	b.n	8006fac <__exponent+0x60>

08006fc8 <_printf_float>:
 8006fc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006fcc:	ed2d 8b02 	vpush	{d8}
 8006fd0:	b08d      	sub	sp, #52	; 0x34
 8006fd2:	460c      	mov	r4, r1
 8006fd4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006fd8:	4616      	mov	r6, r2
 8006fda:	461f      	mov	r7, r3
 8006fdc:	4605      	mov	r5, r0
 8006fde:	f002 ff55 	bl	8009e8c <_localeconv_r>
 8006fe2:	f8d0 a000 	ldr.w	sl, [r0]
 8006fe6:	4650      	mov	r0, sl
 8006fe8:	f7f9 f902 	bl	80001f0 <strlen>
 8006fec:	2300      	movs	r3, #0
 8006fee:	930a      	str	r3, [sp, #40]	; 0x28
 8006ff0:	6823      	ldr	r3, [r4, #0]
 8006ff2:	9305      	str	r3, [sp, #20]
 8006ff4:	f8d8 3000 	ldr.w	r3, [r8]
 8006ff8:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006ffc:	3307      	adds	r3, #7
 8006ffe:	f023 0307 	bic.w	r3, r3, #7
 8007002:	f103 0208 	add.w	r2, r3, #8
 8007006:	f8c8 2000 	str.w	r2, [r8]
 800700a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800700e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007012:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8007016:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800701a:	9307      	str	r3, [sp, #28]
 800701c:	f8cd 8018 	str.w	r8, [sp, #24]
 8007020:	ee08 0a10 	vmov	s16, r0
 8007024:	4b9f      	ldr	r3, [pc, #636]	; (80072a4 <_printf_float+0x2dc>)
 8007026:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800702a:	f04f 32ff 	mov.w	r2, #4294967295
 800702e:	f7f9 fd8d 	bl	8000b4c <__aeabi_dcmpun>
 8007032:	bb88      	cbnz	r0, 8007098 <_printf_float+0xd0>
 8007034:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007038:	4b9a      	ldr	r3, [pc, #616]	; (80072a4 <_printf_float+0x2dc>)
 800703a:	f04f 32ff 	mov.w	r2, #4294967295
 800703e:	f7f9 fd67 	bl	8000b10 <__aeabi_dcmple>
 8007042:	bb48      	cbnz	r0, 8007098 <_printf_float+0xd0>
 8007044:	2200      	movs	r2, #0
 8007046:	2300      	movs	r3, #0
 8007048:	4640      	mov	r0, r8
 800704a:	4649      	mov	r1, r9
 800704c:	f7f9 fd56 	bl	8000afc <__aeabi_dcmplt>
 8007050:	b110      	cbz	r0, 8007058 <_printf_float+0x90>
 8007052:	232d      	movs	r3, #45	; 0x2d
 8007054:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007058:	4b93      	ldr	r3, [pc, #588]	; (80072a8 <_printf_float+0x2e0>)
 800705a:	4894      	ldr	r0, [pc, #592]	; (80072ac <_printf_float+0x2e4>)
 800705c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007060:	bf94      	ite	ls
 8007062:	4698      	movls	r8, r3
 8007064:	4680      	movhi	r8, r0
 8007066:	2303      	movs	r3, #3
 8007068:	6123      	str	r3, [r4, #16]
 800706a:	9b05      	ldr	r3, [sp, #20]
 800706c:	f023 0204 	bic.w	r2, r3, #4
 8007070:	6022      	str	r2, [r4, #0]
 8007072:	f04f 0900 	mov.w	r9, #0
 8007076:	9700      	str	r7, [sp, #0]
 8007078:	4633      	mov	r3, r6
 800707a:	aa0b      	add	r2, sp, #44	; 0x2c
 800707c:	4621      	mov	r1, r4
 800707e:	4628      	mov	r0, r5
 8007080:	f000 f9d8 	bl	8007434 <_printf_common>
 8007084:	3001      	adds	r0, #1
 8007086:	f040 8090 	bne.w	80071aa <_printf_float+0x1e2>
 800708a:	f04f 30ff 	mov.w	r0, #4294967295
 800708e:	b00d      	add	sp, #52	; 0x34
 8007090:	ecbd 8b02 	vpop	{d8}
 8007094:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007098:	4642      	mov	r2, r8
 800709a:	464b      	mov	r3, r9
 800709c:	4640      	mov	r0, r8
 800709e:	4649      	mov	r1, r9
 80070a0:	f7f9 fd54 	bl	8000b4c <__aeabi_dcmpun>
 80070a4:	b140      	cbz	r0, 80070b8 <_printf_float+0xf0>
 80070a6:	464b      	mov	r3, r9
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	bfbc      	itt	lt
 80070ac:	232d      	movlt	r3, #45	; 0x2d
 80070ae:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80070b2:	487f      	ldr	r0, [pc, #508]	; (80072b0 <_printf_float+0x2e8>)
 80070b4:	4b7f      	ldr	r3, [pc, #508]	; (80072b4 <_printf_float+0x2ec>)
 80070b6:	e7d1      	b.n	800705c <_printf_float+0x94>
 80070b8:	6863      	ldr	r3, [r4, #4]
 80070ba:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80070be:	9206      	str	r2, [sp, #24]
 80070c0:	1c5a      	adds	r2, r3, #1
 80070c2:	d13f      	bne.n	8007144 <_printf_float+0x17c>
 80070c4:	2306      	movs	r3, #6
 80070c6:	6063      	str	r3, [r4, #4]
 80070c8:	9b05      	ldr	r3, [sp, #20]
 80070ca:	6861      	ldr	r1, [r4, #4]
 80070cc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80070d0:	2300      	movs	r3, #0
 80070d2:	9303      	str	r3, [sp, #12]
 80070d4:	ab0a      	add	r3, sp, #40	; 0x28
 80070d6:	e9cd b301 	strd	fp, r3, [sp, #4]
 80070da:	ab09      	add	r3, sp, #36	; 0x24
 80070dc:	ec49 8b10 	vmov	d0, r8, r9
 80070e0:	9300      	str	r3, [sp, #0]
 80070e2:	6022      	str	r2, [r4, #0]
 80070e4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80070e8:	4628      	mov	r0, r5
 80070ea:	f7ff fecd 	bl	8006e88 <__cvt>
 80070ee:	9b06      	ldr	r3, [sp, #24]
 80070f0:	9909      	ldr	r1, [sp, #36]	; 0x24
 80070f2:	2b47      	cmp	r3, #71	; 0x47
 80070f4:	4680      	mov	r8, r0
 80070f6:	d108      	bne.n	800710a <_printf_float+0x142>
 80070f8:	1cc8      	adds	r0, r1, #3
 80070fa:	db02      	blt.n	8007102 <_printf_float+0x13a>
 80070fc:	6863      	ldr	r3, [r4, #4]
 80070fe:	4299      	cmp	r1, r3
 8007100:	dd41      	ble.n	8007186 <_printf_float+0x1be>
 8007102:	f1ab 0b02 	sub.w	fp, fp, #2
 8007106:	fa5f fb8b 	uxtb.w	fp, fp
 800710a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800710e:	d820      	bhi.n	8007152 <_printf_float+0x18a>
 8007110:	3901      	subs	r1, #1
 8007112:	465a      	mov	r2, fp
 8007114:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007118:	9109      	str	r1, [sp, #36]	; 0x24
 800711a:	f7ff ff17 	bl	8006f4c <__exponent>
 800711e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007120:	1813      	adds	r3, r2, r0
 8007122:	2a01      	cmp	r2, #1
 8007124:	4681      	mov	r9, r0
 8007126:	6123      	str	r3, [r4, #16]
 8007128:	dc02      	bgt.n	8007130 <_printf_float+0x168>
 800712a:	6822      	ldr	r2, [r4, #0]
 800712c:	07d2      	lsls	r2, r2, #31
 800712e:	d501      	bpl.n	8007134 <_printf_float+0x16c>
 8007130:	3301      	adds	r3, #1
 8007132:	6123      	str	r3, [r4, #16]
 8007134:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007138:	2b00      	cmp	r3, #0
 800713a:	d09c      	beq.n	8007076 <_printf_float+0xae>
 800713c:	232d      	movs	r3, #45	; 0x2d
 800713e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007142:	e798      	b.n	8007076 <_printf_float+0xae>
 8007144:	9a06      	ldr	r2, [sp, #24]
 8007146:	2a47      	cmp	r2, #71	; 0x47
 8007148:	d1be      	bne.n	80070c8 <_printf_float+0x100>
 800714a:	2b00      	cmp	r3, #0
 800714c:	d1bc      	bne.n	80070c8 <_printf_float+0x100>
 800714e:	2301      	movs	r3, #1
 8007150:	e7b9      	b.n	80070c6 <_printf_float+0xfe>
 8007152:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007156:	d118      	bne.n	800718a <_printf_float+0x1c2>
 8007158:	2900      	cmp	r1, #0
 800715a:	6863      	ldr	r3, [r4, #4]
 800715c:	dd0b      	ble.n	8007176 <_printf_float+0x1ae>
 800715e:	6121      	str	r1, [r4, #16]
 8007160:	b913      	cbnz	r3, 8007168 <_printf_float+0x1a0>
 8007162:	6822      	ldr	r2, [r4, #0]
 8007164:	07d0      	lsls	r0, r2, #31
 8007166:	d502      	bpl.n	800716e <_printf_float+0x1a6>
 8007168:	3301      	adds	r3, #1
 800716a:	440b      	add	r3, r1
 800716c:	6123      	str	r3, [r4, #16]
 800716e:	65a1      	str	r1, [r4, #88]	; 0x58
 8007170:	f04f 0900 	mov.w	r9, #0
 8007174:	e7de      	b.n	8007134 <_printf_float+0x16c>
 8007176:	b913      	cbnz	r3, 800717e <_printf_float+0x1b6>
 8007178:	6822      	ldr	r2, [r4, #0]
 800717a:	07d2      	lsls	r2, r2, #31
 800717c:	d501      	bpl.n	8007182 <_printf_float+0x1ba>
 800717e:	3302      	adds	r3, #2
 8007180:	e7f4      	b.n	800716c <_printf_float+0x1a4>
 8007182:	2301      	movs	r3, #1
 8007184:	e7f2      	b.n	800716c <_printf_float+0x1a4>
 8007186:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800718a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800718c:	4299      	cmp	r1, r3
 800718e:	db05      	blt.n	800719c <_printf_float+0x1d4>
 8007190:	6823      	ldr	r3, [r4, #0]
 8007192:	6121      	str	r1, [r4, #16]
 8007194:	07d8      	lsls	r0, r3, #31
 8007196:	d5ea      	bpl.n	800716e <_printf_float+0x1a6>
 8007198:	1c4b      	adds	r3, r1, #1
 800719a:	e7e7      	b.n	800716c <_printf_float+0x1a4>
 800719c:	2900      	cmp	r1, #0
 800719e:	bfd4      	ite	le
 80071a0:	f1c1 0202 	rsble	r2, r1, #2
 80071a4:	2201      	movgt	r2, #1
 80071a6:	4413      	add	r3, r2
 80071a8:	e7e0      	b.n	800716c <_printf_float+0x1a4>
 80071aa:	6823      	ldr	r3, [r4, #0]
 80071ac:	055a      	lsls	r2, r3, #21
 80071ae:	d407      	bmi.n	80071c0 <_printf_float+0x1f8>
 80071b0:	6923      	ldr	r3, [r4, #16]
 80071b2:	4642      	mov	r2, r8
 80071b4:	4631      	mov	r1, r6
 80071b6:	4628      	mov	r0, r5
 80071b8:	47b8      	blx	r7
 80071ba:	3001      	adds	r0, #1
 80071bc:	d12c      	bne.n	8007218 <_printf_float+0x250>
 80071be:	e764      	b.n	800708a <_printf_float+0xc2>
 80071c0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80071c4:	f240 80e0 	bls.w	8007388 <_printf_float+0x3c0>
 80071c8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80071cc:	2200      	movs	r2, #0
 80071ce:	2300      	movs	r3, #0
 80071d0:	f7f9 fc8a 	bl	8000ae8 <__aeabi_dcmpeq>
 80071d4:	2800      	cmp	r0, #0
 80071d6:	d034      	beq.n	8007242 <_printf_float+0x27a>
 80071d8:	4a37      	ldr	r2, [pc, #220]	; (80072b8 <_printf_float+0x2f0>)
 80071da:	2301      	movs	r3, #1
 80071dc:	4631      	mov	r1, r6
 80071de:	4628      	mov	r0, r5
 80071e0:	47b8      	blx	r7
 80071e2:	3001      	adds	r0, #1
 80071e4:	f43f af51 	beq.w	800708a <_printf_float+0xc2>
 80071e8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80071ec:	429a      	cmp	r2, r3
 80071ee:	db02      	blt.n	80071f6 <_printf_float+0x22e>
 80071f0:	6823      	ldr	r3, [r4, #0]
 80071f2:	07d8      	lsls	r0, r3, #31
 80071f4:	d510      	bpl.n	8007218 <_printf_float+0x250>
 80071f6:	ee18 3a10 	vmov	r3, s16
 80071fa:	4652      	mov	r2, sl
 80071fc:	4631      	mov	r1, r6
 80071fe:	4628      	mov	r0, r5
 8007200:	47b8      	blx	r7
 8007202:	3001      	adds	r0, #1
 8007204:	f43f af41 	beq.w	800708a <_printf_float+0xc2>
 8007208:	f04f 0800 	mov.w	r8, #0
 800720c:	f104 091a 	add.w	r9, r4, #26
 8007210:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007212:	3b01      	subs	r3, #1
 8007214:	4543      	cmp	r3, r8
 8007216:	dc09      	bgt.n	800722c <_printf_float+0x264>
 8007218:	6823      	ldr	r3, [r4, #0]
 800721a:	079b      	lsls	r3, r3, #30
 800721c:	f100 8105 	bmi.w	800742a <_printf_float+0x462>
 8007220:	68e0      	ldr	r0, [r4, #12]
 8007222:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007224:	4298      	cmp	r0, r3
 8007226:	bfb8      	it	lt
 8007228:	4618      	movlt	r0, r3
 800722a:	e730      	b.n	800708e <_printf_float+0xc6>
 800722c:	2301      	movs	r3, #1
 800722e:	464a      	mov	r2, r9
 8007230:	4631      	mov	r1, r6
 8007232:	4628      	mov	r0, r5
 8007234:	47b8      	blx	r7
 8007236:	3001      	adds	r0, #1
 8007238:	f43f af27 	beq.w	800708a <_printf_float+0xc2>
 800723c:	f108 0801 	add.w	r8, r8, #1
 8007240:	e7e6      	b.n	8007210 <_printf_float+0x248>
 8007242:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007244:	2b00      	cmp	r3, #0
 8007246:	dc39      	bgt.n	80072bc <_printf_float+0x2f4>
 8007248:	4a1b      	ldr	r2, [pc, #108]	; (80072b8 <_printf_float+0x2f0>)
 800724a:	2301      	movs	r3, #1
 800724c:	4631      	mov	r1, r6
 800724e:	4628      	mov	r0, r5
 8007250:	47b8      	blx	r7
 8007252:	3001      	adds	r0, #1
 8007254:	f43f af19 	beq.w	800708a <_printf_float+0xc2>
 8007258:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800725c:	4313      	orrs	r3, r2
 800725e:	d102      	bne.n	8007266 <_printf_float+0x29e>
 8007260:	6823      	ldr	r3, [r4, #0]
 8007262:	07d9      	lsls	r1, r3, #31
 8007264:	d5d8      	bpl.n	8007218 <_printf_float+0x250>
 8007266:	ee18 3a10 	vmov	r3, s16
 800726a:	4652      	mov	r2, sl
 800726c:	4631      	mov	r1, r6
 800726e:	4628      	mov	r0, r5
 8007270:	47b8      	blx	r7
 8007272:	3001      	adds	r0, #1
 8007274:	f43f af09 	beq.w	800708a <_printf_float+0xc2>
 8007278:	f04f 0900 	mov.w	r9, #0
 800727c:	f104 0a1a 	add.w	sl, r4, #26
 8007280:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007282:	425b      	negs	r3, r3
 8007284:	454b      	cmp	r3, r9
 8007286:	dc01      	bgt.n	800728c <_printf_float+0x2c4>
 8007288:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800728a:	e792      	b.n	80071b2 <_printf_float+0x1ea>
 800728c:	2301      	movs	r3, #1
 800728e:	4652      	mov	r2, sl
 8007290:	4631      	mov	r1, r6
 8007292:	4628      	mov	r0, r5
 8007294:	47b8      	blx	r7
 8007296:	3001      	adds	r0, #1
 8007298:	f43f aef7 	beq.w	800708a <_printf_float+0xc2>
 800729c:	f109 0901 	add.w	r9, r9, #1
 80072a0:	e7ee      	b.n	8007280 <_printf_float+0x2b8>
 80072a2:	bf00      	nop
 80072a4:	7fefffff 	.word	0x7fefffff
 80072a8:	0800c0e4 	.word	0x0800c0e4
 80072ac:	0800c0e8 	.word	0x0800c0e8
 80072b0:	0800c0f0 	.word	0x0800c0f0
 80072b4:	0800c0ec 	.word	0x0800c0ec
 80072b8:	0800c4e9 	.word	0x0800c4e9
 80072bc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80072be:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80072c0:	429a      	cmp	r2, r3
 80072c2:	bfa8      	it	ge
 80072c4:	461a      	movge	r2, r3
 80072c6:	2a00      	cmp	r2, #0
 80072c8:	4691      	mov	r9, r2
 80072ca:	dc37      	bgt.n	800733c <_printf_float+0x374>
 80072cc:	f04f 0b00 	mov.w	fp, #0
 80072d0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80072d4:	f104 021a 	add.w	r2, r4, #26
 80072d8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80072da:	9305      	str	r3, [sp, #20]
 80072dc:	eba3 0309 	sub.w	r3, r3, r9
 80072e0:	455b      	cmp	r3, fp
 80072e2:	dc33      	bgt.n	800734c <_printf_float+0x384>
 80072e4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80072e8:	429a      	cmp	r2, r3
 80072ea:	db3b      	blt.n	8007364 <_printf_float+0x39c>
 80072ec:	6823      	ldr	r3, [r4, #0]
 80072ee:	07da      	lsls	r2, r3, #31
 80072f0:	d438      	bmi.n	8007364 <_printf_float+0x39c>
 80072f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80072f4:	9a05      	ldr	r2, [sp, #20]
 80072f6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80072f8:	1a9a      	subs	r2, r3, r2
 80072fa:	eba3 0901 	sub.w	r9, r3, r1
 80072fe:	4591      	cmp	r9, r2
 8007300:	bfa8      	it	ge
 8007302:	4691      	movge	r9, r2
 8007304:	f1b9 0f00 	cmp.w	r9, #0
 8007308:	dc35      	bgt.n	8007376 <_printf_float+0x3ae>
 800730a:	f04f 0800 	mov.w	r8, #0
 800730e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007312:	f104 0a1a 	add.w	sl, r4, #26
 8007316:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800731a:	1a9b      	subs	r3, r3, r2
 800731c:	eba3 0309 	sub.w	r3, r3, r9
 8007320:	4543      	cmp	r3, r8
 8007322:	f77f af79 	ble.w	8007218 <_printf_float+0x250>
 8007326:	2301      	movs	r3, #1
 8007328:	4652      	mov	r2, sl
 800732a:	4631      	mov	r1, r6
 800732c:	4628      	mov	r0, r5
 800732e:	47b8      	blx	r7
 8007330:	3001      	adds	r0, #1
 8007332:	f43f aeaa 	beq.w	800708a <_printf_float+0xc2>
 8007336:	f108 0801 	add.w	r8, r8, #1
 800733a:	e7ec      	b.n	8007316 <_printf_float+0x34e>
 800733c:	4613      	mov	r3, r2
 800733e:	4631      	mov	r1, r6
 8007340:	4642      	mov	r2, r8
 8007342:	4628      	mov	r0, r5
 8007344:	47b8      	blx	r7
 8007346:	3001      	adds	r0, #1
 8007348:	d1c0      	bne.n	80072cc <_printf_float+0x304>
 800734a:	e69e      	b.n	800708a <_printf_float+0xc2>
 800734c:	2301      	movs	r3, #1
 800734e:	4631      	mov	r1, r6
 8007350:	4628      	mov	r0, r5
 8007352:	9205      	str	r2, [sp, #20]
 8007354:	47b8      	blx	r7
 8007356:	3001      	adds	r0, #1
 8007358:	f43f ae97 	beq.w	800708a <_printf_float+0xc2>
 800735c:	9a05      	ldr	r2, [sp, #20]
 800735e:	f10b 0b01 	add.w	fp, fp, #1
 8007362:	e7b9      	b.n	80072d8 <_printf_float+0x310>
 8007364:	ee18 3a10 	vmov	r3, s16
 8007368:	4652      	mov	r2, sl
 800736a:	4631      	mov	r1, r6
 800736c:	4628      	mov	r0, r5
 800736e:	47b8      	blx	r7
 8007370:	3001      	adds	r0, #1
 8007372:	d1be      	bne.n	80072f2 <_printf_float+0x32a>
 8007374:	e689      	b.n	800708a <_printf_float+0xc2>
 8007376:	9a05      	ldr	r2, [sp, #20]
 8007378:	464b      	mov	r3, r9
 800737a:	4442      	add	r2, r8
 800737c:	4631      	mov	r1, r6
 800737e:	4628      	mov	r0, r5
 8007380:	47b8      	blx	r7
 8007382:	3001      	adds	r0, #1
 8007384:	d1c1      	bne.n	800730a <_printf_float+0x342>
 8007386:	e680      	b.n	800708a <_printf_float+0xc2>
 8007388:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800738a:	2a01      	cmp	r2, #1
 800738c:	dc01      	bgt.n	8007392 <_printf_float+0x3ca>
 800738e:	07db      	lsls	r3, r3, #31
 8007390:	d538      	bpl.n	8007404 <_printf_float+0x43c>
 8007392:	2301      	movs	r3, #1
 8007394:	4642      	mov	r2, r8
 8007396:	4631      	mov	r1, r6
 8007398:	4628      	mov	r0, r5
 800739a:	47b8      	blx	r7
 800739c:	3001      	adds	r0, #1
 800739e:	f43f ae74 	beq.w	800708a <_printf_float+0xc2>
 80073a2:	ee18 3a10 	vmov	r3, s16
 80073a6:	4652      	mov	r2, sl
 80073a8:	4631      	mov	r1, r6
 80073aa:	4628      	mov	r0, r5
 80073ac:	47b8      	blx	r7
 80073ae:	3001      	adds	r0, #1
 80073b0:	f43f ae6b 	beq.w	800708a <_printf_float+0xc2>
 80073b4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80073b8:	2200      	movs	r2, #0
 80073ba:	2300      	movs	r3, #0
 80073bc:	f7f9 fb94 	bl	8000ae8 <__aeabi_dcmpeq>
 80073c0:	b9d8      	cbnz	r0, 80073fa <_printf_float+0x432>
 80073c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073c4:	f108 0201 	add.w	r2, r8, #1
 80073c8:	3b01      	subs	r3, #1
 80073ca:	4631      	mov	r1, r6
 80073cc:	4628      	mov	r0, r5
 80073ce:	47b8      	blx	r7
 80073d0:	3001      	adds	r0, #1
 80073d2:	d10e      	bne.n	80073f2 <_printf_float+0x42a>
 80073d4:	e659      	b.n	800708a <_printf_float+0xc2>
 80073d6:	2301      	movs	r3, #1
 80073d8:	4652      	mov	r2, sl
 80073da:	4631      	mov	r1, r6
 80073dc:	4628      	mov	r0, r5
 80073de:	47b8      	blx	r7
 80073e0:	3001      	adds	r0, #1
 80073e2:	f43f ae52 	beq.w	800708a <_printf_float+0xc2>
 80073e6:	f108 0801 	add.w	r8, r8, #1
 80073ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80073ec:	3b01      	subs	r3, #1
 80073ee:	4543      	cmp	r3, r8
 80073f0:	dcf1      	bgt.n	80073d6 <_printf_float+0x40e>
 80073f2:	464b      	mov	r3, r9
 80073f4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80073f8:	e6dc      	b.n	80071b4 <_printf_float+0x1ec>
 80073fa:	f04f 0800 	mov.w	r8, #0
 80073fe:	f104 0a1a 	add.w	sl, r4, #26
 8007402:	e7f2      	b.n	80073ea <_printf_float+0x422>
 8007404:	2301      	movs	r3, #1
 8007406:	4642      	mov	r2, r8
 8007408:	e7df      	b.n	80073ca <_printf_float+0x402>
 800740a:	2301      	movs	r3, #1
 800740c:	464a      	mov	r2, r9
 800740e:	4631      	mov	r1, r6
 8007410:	4628      	mov	r0, r5
 8007412:	47b8      	blx	r7
 8007414:	3001      	adds	r0, #1
 8007416:	f43f ae38 	beq.w	800708a <_printf_float+0xc2>
 800741a:	f108 0801 	add.w	r8, r8, #1
 800741e:	68e3      	ldr	r3, [r4, #12]
 8007420:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007422:	1a5b      	subs	r3, r3, r1
 8007424:	4543      	cmp	r3, r8
 8007426:	dcf0      	bgt.n	800740a <_printf_float+0x442>
 8007428:	e6fa      	b.n	8007220 <_printf_float+0x258>
 800742a:	f04f 0800 	mov.w	r8, #0
 800742e:	f104 0919 	add.w	r9, r4, #25
 8007432:	e7f4      	b.n	800741e <_printf_float+0x456>

08007434 <_printf_common>:
 8007434:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007438:	4616      	mov	r6, r2
 800743a:	4699      	mov	r9, r3
 800743c:	688a      	ldr	r2, [r1, #8]
 800743e:	690b      	ldr	r3, [r1, #16]
 8007440:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007444:	4293      	cmp	r3, r2
 8007446:	bfb8      	it	lt
 8007448:	4613      	movlt	r3, r2
 800744a:	6033      	str	r3, [r6, #0]
 800744c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007450:	4607      	mov	r7, r0
 8007452:	460c      	mov	r4, r1
 8007454:	b10a      	cbz	r2, 800745a <_printf_common+0x26>
 8007456:	3301      	adds	r3, #1
 8007458:	6033      	str	r3, [r6, #0]
 800745a:	6823      	ldr	r3, [r4, #0]
 800745c:	0699      	lsls	r1, r3, #26
 800745e:	bf42      	ittt	mi
 8007460:	6833      	ldrmi	r3, [r6, #0]
 8007462:	3302      	addmi	r3, #2
 8007464:	6033      	strmi	r3, [r6, #0]
 8007466:	6825      	ldr	r5, [r4, #0]
 8007468:	f015 0506 	ands.w	r5, r5, #6
 800746c:	d106      	bne.n	800747c <_printf_common+0x48>
 800746e:	f104 0a19 	add.w	sl, r4, #25
 8007472:	68e3      	ldr	r3, [r4, #12]
 8007474:	6832      	ldr	r2, [r6, #0]
 8007476:	1a9b      	subs	r3, r3, r2
 8007478:	42ab      	cmp	r3, r5
 800747a:	dc26      	bgt.n	80074ca <_printf_common+0x96>
 800747c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007480:	1e13      	subs	r3, r2, #0
 8007482:	6822      	ldr	r2, [r4, #0]
 8007484:	bf18      	it	ne
 8007486:	2301      	movne	r3, #1
 8007488:	0692      	lsls	r2, r2, #26
 800748a:	d42b      	bmi.n	80074e4 <_printf_common+0xb0>
 800748c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007490:	4649      	mov	r1, r9
 8007492:	4638      	mov	r0, r7
 8007494:	47c0      	blx	r8
 8007496:	3001      	adds	r0, #1
 8007498:	d01e      	beq.n	80074d8 <_printf_common+0xa4>
 800749a:	6823      	ldr	r3, [r4, #0]
 800749c:	68e5      	ldr	r5, [r4, #12]
 800749e:	6832      	ldr	r2, [r6, #0]
 80074a0:	f003 0306 	and.w	r3, r3, #6
 80074a4:	2b04      	cmp	r3, #4
 80074a6:	bf08      	it	eq
 80074a8:	1aad      	subeq	r5, r5, r2
 80074aa:	68a3      	ldr	r3, [r4, #8]
 80074ac:	6922      	ldr	r2, [r4, #16]
 80074ae:	bf0c      	ite	eq
 80074b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80074b4:	2500      	movne	r5, #0
 80074b6:	4293      	cmp	r3, r2
 80074b8:	bfc4      	itt	gt
 80074ba:	1a9b      	subgt	r3, r3, r2
 80074bc:	18ed      	addgt	r5, r5, r3
 80074be:	2600      	movs	r6, #0
 80074c0:	341a      	adds	r4, #26
 80074c2:	42b5      	cmp	r5, r6
 80074c4:	d11a      	bne.n	80074fc <_printf_common+0xc8>
 80074c6:	2000      	movs	r0, #0
 80074c8:	e008      	b.n	80074dc <_printf_common+0xa8>
 80074ca:	2301      	movs	r3, #1
 80074cc:	4652      	mov	r2, sl
 80074ce:	4649      	mov	r1, r9
 80074d0:	4638      	mov	r0, r7
 80074d2:	47c0      	blx	r8
 80074d4:	3001      	adds	r0, #1
 80074d6:	d103      	bne.n	80074e0 <_printf_common+0xac>
 80074d8:	f04f 30ff 	mov.w	r0, #4294967295
 80074dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074e0:	3501      	adds	r5, #1
 80074e2:	e7c6      	b.n	8007472 <_printf_common+0x3e>
 80074e4:	18e1      	adds	r1, r4, r3
 80074e6:	1c5a      	adds	r2, r3, #1
 80074e8:	2030      	movs	r0, #48	; 0x30
 80074ea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80074ee:	4422      	add	r2, r4
 80074f0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80074f4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80074f8:	3302      	adds	r3, #2
 80074fa:	e7c7      	b.n	800748c <_printf_common+0x58>
 80074fc:	2301      	movs	r3, #1
 80074fe:	4622      	mov	r2, r4
 8007500:	4649      	mov	r1, r9
 8007502:	4638      	mov	r0, r7
 8007504:	47c0      	blx	r8
 8007506:	3001      	adds	r0, #1
 8007508:	d0e6      	beq.n	80074d8 <_printf_common+0xa4>
 800750a:	3601      	adds	r6, #1
 800750c:	e7d9      	b.n	80074c2 <_printf_common+0x8e>
	...

08007510 <_printf_i>:
 8007510:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007514:	7e0f      	ldrb	r7, [r1, #24]
 8007516:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007518:	2f78      	cmp	r7, #120	; 0x78
 800751a:	4691      	mov	r9, r2
 800751c:	4680      	mov	r8, r0
 800751e:	460c      	mov	r4, r1
 8007520:	469a      	mov	sl, r3
 8007522:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007526:	d807      	bhi.n	8007538 <_printf_i+0x28>
 8007528:	2f62      	cmp	r7, #98	; 0x62
 800752a:	d80a      	bhi.n	8007542 <_printf_i+0x32>
 800752c:	2f00      	cmp	r7, #0
 800752e:	f000 80d8 	beq.w	80076e2 <_printf_i+0x1d2>
 8007532:	2f58      	cmp	r7, #88	; 0x58
 8007534:	f000 80a3 	beq.w	800767e <_printf_i+0x16e>
 8007538:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800753c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007540:	e03a      	b.n	80075b8 <_printf_i+0xa8>
 8007542:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007546:	2b15      	cmp	r3, #21
 8007548:	d8f6      	bhi.n	8007538 <_printf_i+0x28>
 800754a:	a101      	add	r1, pc, #4	; (adr r1, 8007550 <_printf_i+0x40>)
 800754c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007550:	080075a9 	.word	0x080075a9
 8007554:	080075bd 	.word	0x080075bd
 8007558:	08007539 	.word	0x08007539
 800755c:	08007539 	.word	0x08007539
 8007560:	08007539 	.word	0x08007539
 8007564:	08007539 	.word	0x08007539
 8007568:	080075bd 	.word	0x080075bd
 800756c:	08007539 	.word	0x08007539
 8007570:	08007539 	.word	0x08007539
 8007574:	08007539 	.word	0x08007539
 8007578:	08007539 	.word	0x08007539
 800757c:	080076c9 	.word	0x080076c9
 8007580:	080075ed 	.word	0x080075ed
 8007584:	080076ab 	.word	0x080076ab
 8007588:	08007539 	.word	0x08007539
 800758c:	08007539 	.word	0x08007539
 8007590:	080076eb 	.word	0x080076eb
 8007594:	08007539 	.word	0x08007539
 8007598:	080075ed 	.word	0x080075ed
 800759c:	08007539 	.word	0x08007539
 80075a0:	08007539 	.word	0x08007539
 80075a4:	080076b3 	.word	0x080076b3
 80075a8:	682b      	ldr	r3, [r5, #0]
 80075aa:	1d1a      	adds	r2, r3, #4
 80075ac:	681b      	ldr	r3, [r3, #0]
 80075ae:	602a      	str	r2, [r5, #0]
 80075b0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80075b4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80075b8:	2301      	movs	r3, #1
 80075ba:	e0a3      	b.n	8007704 <_printf_i+0x1f4>
 80075bc:	6820      	ldr	r0, [r4, #0]
 80075be:	6829      	ldr	r1, [r5, #0]
 80075c0:	0606      	lsls	r6, r0, #24
 80075c2:	f101 0304 	add.w	r3, r1, #4
 80075c6:	d50a      	bpl.n	80075de <_printf_i+0xce>
 80075c8:	680e      	ldr	r6, [r1, #0]
 80075ca:	602b      	str	r3, [r5, #0]
 80075cc:	2e00      	cmp	r6, #0
 80075ce:	da03      	bge.n	80075d8 <_printf_i+0xc8>
 80075d0:	232d      	movs	r3, #45	; 0x2d
 80075d2:	4276      	negs	r6, r6
 80075d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80075d8:	485e      	ldr	r0, [pc, #376]	; (8007754 <_printf_i+0x244>)
 80075da:	230a      	movs	r3, #10
 80075dc:	e019      	b.n	8007612 <_printf_i+0x102>
 80075de:	680e      	ldr	r6, [r1, #0]
 80075e0:	602b      	str	r3, [r5, #0]
 80075e2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80075e6:	bf18      	it	ne
 80075e8:	b236      	sxthne	r6, r6
 80075ea:	e7ef      	b.n	80075cc <_printf_i+0xbc>
 80075ec:	682b      	ldr	r3, [r5, #0]
 80075ee:	6820      	ldr	r0, [r4, #0]
 80075f0:	1d19      	adds	r1, r3, #4
 80075f2:	6029      	str	r1, [r5, #0]
 80075f4:	0601      	lsls	r1, r0, #24
 80075f6:	d501      	bpl.n	80075fc <_printf_i+0xec>
 80075f8:	681e      	ldr	r6, [r3, #0]
 80075fa:	e002      	b.n	8007602 <_printf_i+0xf2>
 80075fc:	0646      	lsls	r6, r0, #25
 80075fe:	d5fb      	bpl.n	80075f8 <_printf_i+0xe8>
 8007600:	881e      	ldrh	r6, [r3, #0]
 8007602:	4854      	ldr	r0, [pc, #336]	; (8007754 <_printf_i+0x244>)
 8007604:	2f6f      	cmp	r7, #111	; 0x6f
 8007606:	bf0c      	ite	eq
 8007608:	2308      	moveq	r3, #8
 800760a:	230a      	movne	r3, #10
 800760c:	2100      	movs	r1, #0
 800760e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007612:	6865      	ldr	r5, [r4, #4]
 8007614:	60a5      	str	r5, [r4, #8]
 8007616:	2d00      	cmp	r5, #0
 8007618:	bfa2      	ittt	ge
 800761a:	6821      	ldrge	r1, [r4, #0]
 800761c:	f021 0104 	bicge.w	r1, r1, #4
 8007620:	6021      	strge	r1, [r4, #0]
 8007622:	b90e      	cbnz	r6, 8007628 <_printf_i+0x118>
 8007624:	2d00      	cmp	r5, #0
 8007626:	d04d      	beq.n	80076c4 <_printf_i+0x1b4>
 8007628:	4615      	mov	r5, r2
 800762a:	fbb6 f1f3 	udiv	r1, r6, r3
 800762e:	fb03 6711 	mls	r7, r3, r1, r6
 8007632:	5dc7      	ldrb	r7, [r0, r7]
 8007634:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007638:	4637      	mov	r7, r6
 800763a:	42bb      	cmp	r3, r7
 800763c:	460e      	mov	r6, r1
 800763e:	d9f4      	bls.n	800762a <_printf_i+0x11a>
 8007640:	2b08      	cmp	r3, #8
 8007642:	d10b      	bne.n	800765c <_printf_i+0x14c>
 8007644:	6823      	ldr	r3, [r4, #0]
 8007646:	07de      	lsls	r6, r3, #31
 8007648:	d508      	bpl.n	800765c <_printf_i+0x14c>
 800764a:	6923      	ldr	r3, [r4, #16]
 800764c:	6861      	ldr	r1, [r4, #4]
 800764e:	4299      	cmp	r1, r3
 8007650:	bfde      	ittt	le
 8007652:	2330      	movle	r3, #48	; 0x30
 8007654:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007658:	f105 35ff 	addle.w	r5, r5, #4294967295
 800765c:	1b52      	subs	r2, r2, r5
 800765e:	6122      	str	r2, [r4, #16]
 8007660:	f8cd a000 	str.w	sl, [sp]
 8007664:	464b      	mov	r3, r9
 8007666:	aa03      	add	r2, sp, #12
 8007668:	4621      	mov	r1, r4
 800766a:	4640      	mov	r0, r8
 800766c:	f7ff fee2 	bl	8007434 <_printf_common>
 8007670:	3001      	adds	r0, #1
 8007672:	d14c      	bne.n	800770e <_printf_i+0x1fe>
 8007674:	f04f 30ff 	mov.w	r0, #4294967295
 8007678:	b004      	add	sp, #16
 800767a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800767e:	4835      	ldr	r0, [pc, #212]	; (8007754 <_printf_i+0x244>)
 8007680:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007684:	6829      	ldr	r1, [r5, #0]
 8007686:	6823      	ldr	r3, [r4, #0]
 8007688:	f851 6b04 	ldr.w	r6, [r1], #4
 800768c:	6029      	str	r1, [r5, #0]
 800768e:	061d      	lsls	r5, r3, #24
 8007690:	d514      	bpl.n	80076bc <_printf_i+0x1ac>
 8007692:	07df      	lsls	r7, r3, #31
 8007694:	bf44      	itt	mi
 8007696:	f043 0320 	orrmi.w	r3, r3, #32
 800769a:	6023      	strmi	r3, [r4, #0]
 800769c:	b91e      	cbnz	r6, 80076a6 <_printf_i+0x196>
 800769e:	6823      	ldr	r3, [r4, #0]
 80076a0:	f023 0320 	bic.w	r3, r3, #32
 80076a4:	6023      	str	r3, [r4, #0]
 80076a6:	2310      	movs	r3, #16
 80076a8:	e7b0      	b.n	800760c <_printf_i+0xfc>
 80076aa:	6823      	ldr	r3, [r4, #0]
 80076ac:	f043 0320 	orr.w	r3, r3, #32
 80076b0:	6023      	str	r3, [r4, #0]
 80076b2:	2378      	movs	r3, #120	; 0x78
 80076b4:	4828      	ldr	r0, [pc, #160]	; (8007758 <_printf_i+0x248>)
 80076b6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80076ba:	e7e3      	b.n	8007684 <_printf_i+0x174>
 80076bc:	0659      	lsls	r1, r3, #25
 80076be:	bf48      	it	mi
 80076c0:	b2b6      	uxthmi	r6, r6
 80076c2:	e7e6      	b.n	8007692 <_printf_i+0x182>
 80076c4:	4615      	mov	r5, r2
 80076c6:	e7bb      	b.n	8007640 <_printf_i+0x130>
 80076c8:	682b      	ldr	r3, [r5, #0]
 80076ca:	6826      	ldr	r6, [r4, #0]
 80076cc:	6961      	ldr	r1, [r4, #20]
 80076ce:	1d18      	adds	r0, r3, #4
 80076d0:	6028      	str	r0, [r5, #0]
 80076d2:	0635      	lsls	r5, r6, #24
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	d501      	bpl.n	80076dc <_printf_i+0x1cc>
 80076d8:	6019      	str	r1, [r3, #0]
 80076da:	e002      	b.n	80076e2 <_printf_i+0x1d2>
 80076dc:	0670      	lsls	r0, r6, #25
 80076de:	d5fb      	bpl.n	80076d8 <_printf_i+0x1c8>
 80076e0:	8019      	strh	r1, [r3, #0]
 80076e2:	2300      	movs	r3, #0
 80076e4:	6123      	str	r3, [r4, #16]
 80076e6:	4615      	mov	r5, r2
 80076e8:	e7ba      	b.n	8007660 <_printf_i+0x150>
 80076ea:	682b      	ldr	r3, [r5, #0]
 80076ec:	1d1a      	adds	r2, r3, #4
 80076ee:	602a      	str	r2, [r5, #0]
 80076f0:	681d      	ldr	r5, [r3, #0]
 80076f2:	6862      	ldr	r2, [r4, #4]
 80076f4:	2100      	movs	r1, #0
 80076f6:	4628      	mov	r0, r5
 80076f8:	f7f8 fd82 	bl	8000200 <memchr>
 80076fc:	b108      	cbz	r0, 8007702 <_printf_i+0x1f2>
 80076fe:	1b40      	subs	r0, r0, r5
 8007700:	6060      	str	r0, [r4, #4]
 8007702:	6863      	ldr	r3, [r4, #4]
 8007704:	6123      	str	r3, [r4, #16]
 8007706:	2300      	movs	r3, #0
 8007708:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800770c:	e7a8      	b.n	8007660 <_printf_i+0x150>
 800770e:	6923      	ldr	r3, [r4, #16]
 8007710:	462a      	mov	r2, r5
 8007712:	4649      	mov	r1, r9
 8007714:	4640      	mov	r0, r8
 8007716:	47d0      	blx	sl
 8007718:	3001      	adds	r0, #1
 800771a:	d0ab      	beq.n	8007674 <_printf_i+0x164>
 800771c:	6823      	ldr	r3, [r4, #0]
 800771e:	079b      	lsls	r3, r3, #30
 8007720:	d413      	bmi.n	800774a <_printf_i+0x23a>
 8007722:	68e0      	ldr	r0, [r4, #12]
 8007724:	9b03      	ldr	r3, [sp, #12]
 8007726:	4298      	cmp	r0, r3
 8007728:	bfb8      	it	lt
 800772a:	4618      	movlt	r0, r3
 800772c:	e7a4      	b.n	8007678 <_printf_i+0x168>
 800772e:	2301      	movs	r3, #1
 8007730:	4632      	mov	r2, r6
 8007732:	4649      	mov	r1, r9
 8007734:	4640      	mov	r0, r8
 8007736:	47d0      	blx	sl
 8007738:	3001      	adds	r0, #1
 800773a:	d09b      	beq.n	8007674 <_printf_i+0x164>
 800773c:	3501      	adds	r5, #1
 800773e:	68e3      	ldr	r3, [r4, #12]
 8007740:	9903      	ldr	r1, [sp, #12]
 8007742:	1a5b      	subs	r3, r3, r1
 8007744:	42ab      	cmp	r3, r5
 8007746:	dcf2      	bgt.n	800772e <_printf_i+0x21e>
 8007748:	e7eb      	b.n	8007722 <_printf_i+0x212>
 800774a:	2500      	movs	r5, #0
 800774c:	f104 0619 	add.w	r6, r4, #25
 8007750:	e7f5      	b.n	800773e <_printf_i+0x22e>
 8007752:	bf00      	nop
 8007754:	0800c0f4 	.word	0x0800c0f4
 8007758:	0800c105 	.word	0x0800c105

0800775c <_scanf_float>:
 800775c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007760:	b087      	sub	sp, #28
 8007762:	4617      	mov	r7, r2
 8007764:	9303      	str	r3, [sp, #12]
 8007766:	688b      	ldr	r3, [r1, #8]
 8007768:	1e5a      	subs	r2, r3, #1
 800776a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800776e:	bf83      	ittte	hi
 8007770:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8007774:	195b      	addhi	r3, r3, r5
 8007776:	9302      	strhi	r3, [sp, #8]
 8007778:	2300      	movls	r3, #0
 800777a:	bf86      	itte	hi
 800777c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8007780:	608b      	strhi	r3, [r1, #8]
 8007782:	9302      	strls	r3, [sp, #8]
 8007784:	680b      	ldr	r3, [r1, #0]
 8007786:	468b      	mov	fp, r1
 8007788:	2500      	movs	r5, #0
 800778a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800778e:	f84b 3b1c 	str.w	r3, [fp], #28
 8007792:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007796:	4680      	mov	r8, r0
 8007798:	460c      	mov	r4, r1
 800779a:	465e      	mov	r6, fp
 800779c:	46aa      	mov	sl, r5
 800779e:	46a9      	mov	r9, r5
 80077a0:	9501      	str	r5, [sp, #4]
 80077a2:	68a2      	ldr	r2, [r4, #8]
 80077a4:	b152      	cbz	r2, 80077bc <_scanf_float+0x60>
 80077a6:	683b      	ldr	r3, [r7, #0]
 80077a8:	781b      	ldrb	r3, [r3, #0]
 80077aa:	2b4e      	cmp	r3, #78	; 0x4e
 80077ac:	d864      	bhi.n	8007878 <_scanf_float+0x11c>
 80077ae:	2b40      	cmp	r3, #64	; 0x40
 80077b0:	d83c      	bhi.n	800782c <_scanf_float+0xd0>
 80077b2:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80077b6:	b2c8      	uxtb	r0, r1
 80077b8:	280e      	cmp	r0, #14
 80077ba:	d93a      	bls.n	8007832 <_scanf_float+0xd6>
 80077bc:	f1b9 0f00 	cmp.w	r9, #0
 80077c0:	d003      	beq.n	80077ca <_scanf_float+0x6e>
 80077c2:	6823      	ldr	r3, [r4, #0]
 80077c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80077c8:	6023      	str	r3, [r4, #0]
 80077ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 80077ce:	f1ba 0f01 	cmp.w	sl, #1
 80077d2:	f200 8113 	bhi.w	80079fc <_scanf_float+0x2a0>
 80077d6:	455e      	cmp	r6, fp
 80077d8:	f200 8105 	bhi.w	80079e6 <_scanf_float+0x28a>
 80077dc:	2501      	movs	r5, #1
 80077de:	4628      	mov	r0, r5
 80077e0:	b007      	add	sp, #28
 80077e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077e6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80077ea:	2a0d      	cmp	r2, #13
 80077ec:	d8e6      	bhi.n	80077bc <_scanf_float+0x60>
 80077ee:	a101      	add	r1, pc, #4	; (adr r1, 80077f4 <_scanf_float+0x98>)
 80077f0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80077f4:	08007933 	.word	0x08007933
 80077f8:	080077bd 	.word	0x080077bd
 80077fc:	080077bd 	.word	0x080077bd
 8007800:	080077bd 	.word	0x080077bd
 8007804:	08007993 	.word	0x08007993
 8007808:	0800796b 	.word	0x0800796b
 800780c:	080077bd 	.word	0x080077bd
 8007810:	080077bd 	.word	0x080077bd
 8007814:	08007941 	.word	0x08007941
 8007818:	080077bd 	.word	0x080077bd
 800781c:	080077bd 	.word	0x080077bd
 8007820:	080077bd 	.word	0x080077bd
 8007824:	080077bd 	.word	0x080077bd
 8007828:	080078f9 	.word	0x080078f9
 800782c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8007830:	e7db      	b.n	80077ea <_scanf_float+0x8e>
 8007832:	290e      	cmp	r1, #14
 8007834:	d8c2      	bhi.n	80077bc <_scanf_float+0x60>
 8007836:	a001      	add	r0, pc, #4	; (adr r0, 800783c <_scanf_float+0xe0>)
 8007838:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800783c:	080078eb 	.word	0x080078eb
 8007840:	080077bd 	.word	0x080077bd
 8007844:	080078eb 	.word	0x080078eb
 8007848:	0800797f 	.word	0x0800797f
 800784c:	080077bd 	.word	0x080077bd
 8007850:	08007899 	.word	0x08007899
 8007854:	080078d5 	.word	0x080078d5
 8007858:	080078d5 	.word	0x080078d5
 800785c:	080078d5 	.word	0x080078d5
 8007860:	080078d5 	.word	0x080078d5
 8007864:	080078d5 	.word	0x080078d5
 8007868:	080078d5 	.word	0x080078d5
 800786c:	080078d5 	.word	0x080078d5
 8007870:	080078d5 	.word	0x080078d5
 8007874:	080078d5 	.word	0x080078d5
 8007878:	2b6e      	cmp	r3, #110	; 0x6e
 800787a:	d809      	bhi.n	8007890 <_scanf_float+0x134>
 800787c:	2b60      	cmp	r3, #96	; 0x60
 800787e:	d8b2      	bhi.n	80077e6 <_scanf_float+0x8a>
 8007880:	2b54      	cmp	r3, #84	; 0x54
 8007882:	d077      	beq.n	8007974 <_scanf_float+0x218>
 8007884:	2b59      	cmp	r3, #89	; 0x59
 8007886:	d199      	bne.n	80077bc <_scanf_float+0x60>
 8007888:	2d07      	cmp	r5, #7
 800788a:	d197      	bne.n	80077bc <_scanf_float+0x60>
 800788c:	2508      	movs	r5, #8
 800788e:	e029      	b.n	80078e4 <_scanf_float+0x188>
 8007890:	2b74      	cmp	r3, #116	; 0x74
 8007892:	d06f      	beq.n	8007974 <_scanf_float+0x218>
 8007894:	2b79      	cmp	r3, #121	; 0x79
 8007896:	e7f6      	b.n	8007886 <_scanf_float+0x12a>
 8007898:	6821      	ldr	r1, [r4, #0]
 800789a:	05c8      	lsls	r0, r1, #23
 800789c:	d51a      	bpl.n	80078d4 <_scanf_float+0x178>
 800789e:	9b02      	ldr	r3, [sp, #8]
 80078a0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80078a4:	6021      	str	r1, [r4, #0]
 80078a6:	f109 0901 	add.w	r9, r9, #1
 80078aa:	b11b      	cbz	r3, 80078b4 <_scanf_float+0x158>
 80078ac:	3b01      	subs	r3, #1
 80078ae:	3201      	adds	r2, #1
 80078b0:	9302      	str	r3, [sp, #8]
 80078b2:	60a2      	str	r2, [r4, #8]
 80078b4:	68a3      	ldr	r3, [r4, #8]
 80078b6:	3b01      	subs	r3, #1
 80078b8:	60a3      	str	r3, [r4, #8]
 80078ba:	6923      	ldr	r3, [r4, #16]
 80078bc:	3301      	adds	r3, #1
 80078be:	6123      	str	r3, [r4, #16]
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	3b01      	subs	r3, #1
 80078c4:	2b00      	cmp	r3, #0
 80078c6:	607b      	str	r3, [r7, #4]
 80078c8:	f340 8084 	ble.w	80079d4 <_scanf_float+0x278>
 80078cc:	683b      	ldr	r3, [r7, #0]
 80078ce:	3301      	adds	r3, #1
 80078d0:	603b      	str	r3, [r7, #0]
 80078d2:	e766      	b.n	80077a2 <_scanf_float+0x46>
 80078d4:	eb1a 0f05 	cmn.w	sl, r5
 80078d8:	f47f af70 	bne.w	80077bc <_scanf_float+0x60>
 80078dc:	6822      	ldr	r2, [r4, #0]
 80078de:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80078e2:	6022      	str	r2, [r4, #0]
 80078e4:	f806 3b01 	strb.w	r3, [r6], #1
 80078e8:	e7e4      	b.n	80078b4 <_scanf_float+0x158>
 80078ea:	6822      	ldr	r2, [r4, #0]
 80078ec:	0610      	lsls	r0, r2, #24
 80078ee:	f57f af65 	bpl.w	80077bc <_scanf_float+0x60>
 80078f2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80078f6:	e7f4      	b.n	80078e2 <_scanf_float+0x186>
 80078f8:	f1ba 0f00 	cmp.w	sl, #0
 80078fc:	d10e      	bne.n	800791c <_scanf_float+0x1c0>
 80078fe:	f1b9 0f00 	cmp.w	r9, #0
 8007902:	d10e      	bne.n	8007922 <_scanf_float+0x1c6>
 8007904:	6822      	ldr	r2, [r4, #0]
 8007906:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800790a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800790e:	d108      	bne.n	8007922 <_scanf_float+0x1c6>
 8007910:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007914:	6022      	str	r2, [r4, #0]
 8007916:	f04f 0a01 	mov.w	sl, #1
 800791a:	e7e3      	b.n	80078e4 <_scanf_float+0x188>
 800791c:	f1ba 0f02 	cmp.w	sl, #2
 8007920:	d055      	beq.n	80079ce <_scanf_float+0x272>
 8007922:	2d01      	cmp	r5, #1
 8007924:	d002      	beq.n	800792c <_scanf_float+0x1d0>
 8007926:	2d04      	cmp	r5, #4
 8007928:	f47f af48 	bne.w	80077bc <_scanf_float+0x60>
 800792c:	3501      	adds	r5, #1
 800792e:	b2ed      	uxtb	r5, r5
 8007930:	e7d8      	b.n	80078e4 <_scanf_float+0x188>
 8007932:	f1ba 0f01 	cmp.w	sl, #1
 8007936:	f47f af41 	bne.w	80077bc <_scanf_float+0x60>
 800793a:	f04f 0a02 	mov.w	sl, #2
 800793e:	e7d1      	b.n	80078e4 <_scanf_float+0x188>
 8007940:	b97d      	cbnz	r5, 8007962 <_scanf_float+0x206>
 8007942:	f1b9 0f00 	cmp.w	r9, #0
 8007946:	f47f af3c 	bne.w	80077c2 <_scanf_float+0x66>
 800794a:	6822      	ldr	r2, [r4, #0]
 800794c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007950:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007954:	f47f af39 	bne.w	80077ca <_scanf_float+0x6e>
 8007958:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800795c:	6022      	str	r2, [r4, #0]
 800795e:	2501      	movs	r5, #1
 8007960:	e7c0      	b.n	80078e4 <_scanf_float+0x188>
 8007962:	2d03      	cmp	r5, #3
 8007964:	d0e2      	beq.n	800792c <_scanf_float+0x1d0>
 8007966:	2d05      	cmp	r5, #5
 8007968:	e7de      	b.n	8007928 <_scanf_float+0x1cc>
 800796a:	2d02      	cmp	r5, #2
 800796c:	f47f af26 	bne.w	80077bc <_scanf_float+0x60>
 8007970:	2503      	movs	r5, #3
 8007972:	e7b7      	b.n	80078e4 <_scanf_float+0x188>
 8007974:	2d06      	cmp	r5, #6
 8007976:	f47f af21 	bne.w	80077bc <_scanf_float+0x60>
 800797a:	2507      	movs	r5, #7
 800797c:	e7b2      	b.n	80078e4 <_scanf_float+0x188>
 800797e:	6822      	ldr	r2, [r4, #0]
 8007980:	0591      	lsls	r1, r2, #22
 8007982:	f57f af1b 	bpl.w	80077bc <_scanf_float+0x60>
 8007986:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800798a:	6022      	str	r2, [r4, #0]
 800798c:	f8cd 9004 	str.w	r9, [sp, #4]
 8007990:	e7a8      	b.n	80078e4 <_scanf_float+0x188>
 8007992:	6822      	ldr	r2, [r4, #0]
 8007994:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8007998:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800799c:	d006      	beq.n	80079ac <_scanf_float+0x250>
 800799e:	0550      	lsls	r0, r2, #21
 80079a0:	f57f af0c 	bpl.w	80077bc <_scanf_float+0x60>
 80079a4:	f1b9 0f00 	cmp.w	r9, #0
 80079a8:	f43f af0f 	beq.w	80077ca <_scanf_float+0x6e>
 80079ac:	0591      	lsls	r1, r2, #22
 80079ae:	bf58      	it	pl
 80079b0:	9901      	ldrpl	r1, [sp, #4]
 80079b2:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80079b6:	bf58      	it	pl
 80079b8:	eba9 0101 	subpl.w	r1, r9, r1
 80079bc:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80079c0:	bf58      	it	pl
 80079c2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80079c6:	6022      	str	r2, [r4, #0]
 80079c8:	f04f 0900 	mov.w	r9, #0
 80079cc:	e78a      	b.n	80078e4 <_scanf_float+0x188>
 80079ce:	f04f 0a03 	mov.w	sl, #3
 80079d2:	e787      	b.n	80078e4 <_scanf_float+0x188>
 80079d4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80079d8:	4639      	mov	r1, r7
 80079da:	4640      	mov	r0, r8
 80079dc:	4798      	blx	r3
 80079de:	2800      	cmp	r0, #0
 80079e0:	f43f aedf 	beq.w	80077a2 <_scanf_float+0x46>
 80079e4:	e6ea      	b.n	80077bc <_scanf_float+0x60>
 80079e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80079ea:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80079ee:	463a      	mov	r2, r7
 80079f0:	4640      	mov	r0, r8
 80079f2:	4798      	blx	r3
 80079f4:	6923      	ldr	r3, [r4, #16]
 80079f6:	3b01      	subs	r3, #1
 80079f8:	6123      	str	r3, [r4, #16]
 80079fa:	e6ec      	b.n	80077d6 <_scanf_float+0x7a>
 80079fc:	1e6b      	subs	r3, r5, #1
 80079fe:	2b06      	cmp	r3, #6
 8007a00:	d825      	bhi.n	8007a4e <_scanf_float+0x2f2>
 8007a02:	2d02      	cmp	r5, #2
 8007a04:	d836      	bhi.n	8007a74 <_scanf_float+0x318>
 8007a06:	455e      	cmp	r6, fp
 8007a08:	f67f aee8 	bls.w	80077dc <_scanf_float+0x80>
 8007a0c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007a10:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007a14:	463a      	mov	r2, r7
 8007a16:	4640      	mov	r0, r8
 8007a18:	4798      	blx	r3
 8007a1a:	6923      	ldr	r3, [r4, #16]
 8007a1c:	3b01      	subs	r3, #1
 8007a1e:	6123      	str	r3, [r4, #16]
 8007a20:	e7f1      	b.n	8007a06 <_scanf_float+0x2aa>
 8007a22:	9802      	ldr	r0, [sp, #8]
 8007a24:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007a28:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8007a2c:	9002      	str	r0, [sp, #8]
 8007a2e:	463a      	mov	r2, r7
 8007a30:	4640      	mov	r0, r8
 8007a32:	4798      	blx	r3
 8007a34:	6923      	ldr	r3, [r4, #16]
 8007a36:	3b01      	subs	r3, #1
 8007a38:	6123      	str	r3, [r4, #16]
 8007a3a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007a3e:	fa5f fa8a 	uxtb.w	sl, sl
 8007a42:	f1ba 0f02 	cmp.w	sl, #2
 8007a46:	d1ec      	bne.n	8007a22 <_scanf_float+0x2c6>
 8007a48:	3d03      	subs	r5, #3
 8007a4a:	b2ed      	uxtb	r5, r5
 8007a4c:	1b76      	subs	r6, r6, r5
 8007a4e:	6823      	ldr	r3, [r4, #0]
 8007a50:	05da      	lsls	r2, r3, #23
 8007a52:	d52f      	bpl.n	8007ab4 <_scanf_float+0x358>
 8007a54:	055b      	lsls	r3, r3, #21
 8007a56:	d510      	bpl.n	8007a7a <_scanf_float+0x31e>
 8007a58:	455e      	cmp	r6, fp
 8007a5a:	f67f aebf 	bls.w	80077dc <_scanf_float+0x80>
 8007a5e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007a62:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007a66:	463a      	mov	r2, r7
 8007a68:	4640      	mov	r0, r8
 8007a6a:	4798      	blx	r3
 8007a6c:	6923      	ldr	r3, [r4, #16]
 8007a6e:	3b01      	subs	r3, #1
 8007a70:	6123      	str	r3, [r4, #16]
 8007a72:	e7f1      	b.n	8007a58 <_scanf_float+0x2fc>
 8007a74:	46aa      	mov	sl, r5
 8007a76:	9602      	str	r6, [sp, #8]
 8007a78:	e7df      	b.n	8007a3a <_scanf_float+0x2de>
 8007a7a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8007a7e:	6923      	ldr	r3, [r4, #16]
 8007a80:	2965      	cmp	r1, #101	; 0x65
 8007a82:	f103 33ff 	add.w	r3, r3, #4294967295
 8007a86:	f106 35ff 	add.w	r5, r6, #4294967295
 8007a8a:	6123      	str	r3, [r4, #16]
 8007a8c:	d00c      	beq.n	8007aa8 <_scanf_float+0x34c>
 8007a8e:	2945      	cmp	r1, #69	; 0x45
 8007a90:	d00a      	beq.n	8007aa8 <_scanf_float+0x34c>
 8007a92:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007a96:	463a      	mov	r2, r7
 8007a98:	4640      	mov	r0, r8
 8007a9a:	4798      	blx	r3
 8007a9c:	6923      	ldr	r3, [r4, #16]
 8007a9e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007aa2:	3b01      	subs	r3, #1
 8007aa4:	1eb5      	subs	r5, r6, #2
 8007aa6:	6123      	str	r3, [r4, #16]
 8007aa8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007aac:	463a      	mov	r2, r7
 8007aae:	4640      	mov	r0, r8
 8007ab0:	4798      	blx	r3
 8007ab2:	462e      	mov	r6, r5
 8007ab4:	6825      	ldr	r5, [r4, #0]
 8007ab6:	f015 0510 	ands.w	r5, r5, #16
 8007aba:	d159      	bne.n	8007b70 <_scanf_float+0x414>
 8007abc:	7035      	strb	r5, [r6, #0]
 8007abe:	6823      	ldr	r3, [r4, #0]
 8007ac0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8007ac4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007ac8:	d11b      	bne.n	8007b02 <_scanf_float+0x3a6>
 8007aca:	9b01      	ldr	r3, [sp, #4]
 8007acc:	454b      	cmp	r3, r9
 8007ace:	eba3 0209 	sub.w	r2, r3, r9
 8007ad2:	d123      	bne.n	8007b1c <_scanf_float+0x3c0>
 8007ad4:	2200      	movs	r2, #0
 8007ad6:	4659      	mov	r1, fp
 8007ad8:	4640      	mov	r0, r8
 8007ada:	f000 ff1f 	bl	800891c <_strtod_r>
 8007ade:	6822      	ldr	r2, [r4, #0]
 8007ae0:	9b03      	ldr	r3, [sp, #12]
 8007ae2:	f012 0f02 	tst.w	r2, #2
 8007ae6:	ec57 6b10 	vmov	r6, r7, d0
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	d021      	beq.n	8007b32 <_scanf_float+0x3d6>
 8007aee:	9903      	ldr	r1, [sp, #12]
 8007af0:	1d1a      	adds	r2, r3, #4
 8007af2:	600a      	str	r2, [r1, #0]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	e9c3 6700 	strd	r6, r7, [r3]
 8007afa:	68e3      	ldr	r3, [r4, #12]
 8007afc:	3301      	adds	r3, #1
 8007afe:	60e3      	str	r3, [r4, #12]
 8007b00:	e66d      	b.n	80077de <_scanf_float+0x82>
 8007b02:	9b04      	ldr	r3, [sp, #16]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d0e5      	beq.n	8007ad4 <_scanf_float+0x378>
 8007b08:	9905      	ldr	r1, [sp, #20]
 8007b0a:	230a      	movs	r3, #10
 8007b0c:	462a      	mov	r2, r5
 8007b0e:	3101      	adds	r1, #1
 8007b10:	4640      	mov	r0, r8
 8007b12:	f000 ff8b 	bl	8008a2c <_strtol_r>
 8007b16:	9b04      	ldr	r3, [sp, #16]
 8007b18:	9e05      	ldr	r6, [sp, #20]
 8007b1a:	1ac2      	subs	r2, r0, r3
 8007b1c:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8007b20:	429e      	cmp	r6, r3
 8007b22:	bf28      	it	cs
 8007b24:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8007b28:	4912      	ldr	r1, [pc, #72]	; (8007b74 <_scanf_float+0x418>)
 8007b2a:	4630      	mov	r0, r6
 8007b2c:	f000 f82c 	bl	8007b88 <siprintf>
 8007b30:	e7d0      	b.n	8007ad4 <_scanf_float+0x378>
 8007b32:	9903      	ldr	r1, [sp, #12]
 8007b34:	f012 0f04 	tst.w	r2, #4
 8007b38:	f103 0204 	add.w	r2, r3, #4
 8007b3c:	600a      	str	r2, [r1, #0]
 8007b3e:	d1d9      	bne.n	8007af4 <_scanf_float+0x398>
 8007b40:	f8d3 8000 	ldr.w	r8, [r3]
 8007b44:	ee10 2a10 	vmov	r2, s0
 8007b48:	ee10 0a10 	vmov	r0, s0
 8007b4c:	463b      	mov	r3, r7
 8007b4e:	4639      	mov	r1, r7
 8007b50:	f7f8 fffc 	bl	8000b4c <__aeabi_dcmpun>
 8007b54:	b128      	cbz	r0, 8007b62 <_scanf_float+0x406>
 8007b56:	4808      	ldr	r0, [pc, #32]	; (8007b78 <_scanf_float+0x41c>)
 8007b58:	f000 f810 	bl	8007b7c <nanf>
 8007b5c:	ed88 0a00 	vstr	s0, [r8]
 8007b60:	e7cb      	b.n	8007afa <_scanf_float+0x39e>
 8007b62:	4630      	mov	r0, r6
 8007b64:	4639      	mov	r1, r7
 8007b66:	f7f9 f84f 	bl	8000c08 <__aeabi_d2f>
 8007b6a:	f8c8 0000 	str.w	r0, [r8]
 8007b6e:	e7c4      	b.n	8007afa <_scanf_float+0x39e>
 8007b70:	2500      	movs	r5, #0
 8007b72:	e634      	b.n	80077de <_scanf_float+0x82>
 8007b74:	0800c116 	.word	0x0800c116
 8007b78:	0800c53b 	.word	0x0800c53b

08007b7c <nanf>:
 8007b7c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8007b84 <nanf+0x8>
 8007b80:	4770      	bx	lr
 8007b82:	bf00      	nop
 8007b84:	7fc00000 	.word	0x7fc00000

08007b88 <siprintf>:
 8007b88:	b40e      	push	{r1, r2, r3}
 8007b8a:	b500      	push	{lr}
 8007b8c:	b09c      	sub	sp, #112	; 0x70
 8007b8e:	ab1d      	add	r3, sp, #116	; 0x74
 8007b90:	9002      	str	r0, [sp, #8]
 8007b92:	9006      	str	r0, [sp, #24]
 8007b94:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007b98:	4809      	ldr	r0, [pc, #36]	; (8007bc0 <siprintf+0x38>)
 8007b9a:	9107      	str	r1, [sp, #28]
 8007b9c:	9104      	str	r1, [sp, #16]
 8007b9e:	4909      	ldr	r1, [pc, #36]	; (8007bc4 <siprintf+0x3c>)
 8007ba0:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ba4:	9105      	str	r1, [sp, #20]
 8007ba6:	6800      	ldr	r0, [r0, #0]
 8007ba8:	9301      	str	r3, [sp, #4]
 8007baa:	a902      	add	r1, sp, #8
 8007bac:	f002 ffc0 	bl	800ab30 <_svfiprintf_r>
 8007bb0:	9b02      	ldr	r3, [sp, #8]
 8007bb2:	2200      	movs	r2, #0
 8007bb4:	701a      	strb	r2, [r3, #0]
 8007bb6:	b01c      	add	sp, #112	; 0x70
 8007bb8:	f85d eb04 	ldr.w	lr, [sp], #4
 8007bbc:	b003      	add	sp, #12
 8007bbe:	4770      	bx	lr
 8007bc0:	20000814 	.word	0x20000814
 8007bc4:	ffff0208 	.word	0xffff0208

08007bc8 <siscanf>:
 8007bc8:	b40e      	push	{r1, r2, r3}
 8007bca:	b510      	push	{r4, lr}
 8007bcc:	b09f      	sub	sp, #124	; 0x7c
 8007bce:	ac21      	add	r4, sp, #132	; 0x84
 8007bd0:	f44f 7101 	mov.w	r1, #516	; 0x204
 8007bd4:	f854 2b04 	ldr.w	r2, [r4], #4
 8007bd8:	9201      	str	r2, [sp, #4]
 8007bda:	f8ad 101c 	strh.w	r1, [sp, #28]
 8007bde:	9004      	str	r0, [sp, #16]
 8007be0:	9008      	str	r0, [sp, #32]
 8007be2:	f7f8 fb05 	bl	80001f0 <strlen>
 8007be6:	4b0c      	ldr	r3, [pc, #48]	; (8007c18 <siscanf+0x50>)
 8007be8:	9005      	str	r0, [sp, #20]
 8007bea:	9009      	str	r0, [sp, #36]	; 0x24
 8007bec:	930d      	str	r3, [sp, #52]	; 0x34
 8007bee:	480b      	ldr	r0, [pc, #44]	; (8007c1c <siscanf+0x54>)
 8007bf0:	9a01      	ldr	r2, [sp, #4]
 8007bf2:	6800      	ldr	r0, [r0, #0]
 8007bf4:	9403      	str	r4, [sp, #12]
 8007bf6:	2300      	movs	r3, #0
 8007bf8:	9311      	str	r3, [sp, #68]	; 0x44
 8007bfa:	9316      	str	r3, [sp, #88]	; 0x58
 8007bfc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007c00:	f8ad 301e 	strh.w	r3, [sp, #30]
 8007c04:	a904      	add	r1, sp, #16
 8007c06:	4623      	mov	r3, r4
 8007c08:	f003 f8ec 	bl	800ade4 <__ssvfiscanf_r>
 8007c0c:	b01f      	add	sp, #124	; 0x7c
 8007c0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c12:	b003      	add	sp, #12
 8007c14:	4770      	bx	lr
 8007c16:	bf00      	nop
 8007c18:	08007c43 	.word	0x08007c43
 8007c1c:	20000814 	.word	0x20000814

08007c20 <__sread>:
 8007c20:	b510      	push	{r4, lr}
 8007c22:	460c      	mov	r4, r1
 8007c24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c28:	f003 fba6 	bl	800b378 <_read_r>
 8007c2c:	2800      	cmp	r0, #0
 8007c2e:	bfab      	itete	ge
 8007c30:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8007c32:	89a3      	ldrhlt	r3, [r4, #12]
 8007c34:	181b      	addge	r3, r3, r0
 8007c36:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8007c3a:	bfac      	ite	ge
 8007c3c:	6563      	strge	r3, [r4, #84]	; 0x54
 8007c3e:	81a3      	strhlt	r3, [r4, #12]
 8007c40:	bd10      	pop	{r4, pc}

08007c42 <__seofread>:
 8007c42:	2000      	movs	r0, #0
 8007c44:	4770      	bx	lr

08007c46 <__swrite>:
 8007c46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007c4a:	461f      	mov	r7, r3
 8007c4c:	898b      	ldrh	r3, [r1, #12]
 8007c4e:	05db      	lsls	r3, r3, #23
 8007c50:	4605      	mov	r5, r0
 8007c52:	460c      	mov	r4, r1
 8007c54:	4616      	mov	r6, r2
 8007c56:	d505      	bpl.n	8007c64 <__swrite+0x1e>
 8007c58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c5c:	2302      	movs	r3, #2
 8007c5e:	2200      	movs	r2, #0
 8007c60:	f002 f918 	bl	8009e94 <_lseek_r>
 8007c64:	89a3      	ldrh	r3, [r4, #12]
 8007c66:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007c6a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007c6e:	81a3      	strh	r3, [r4, #12]
 8007c70:	4632      	mov	r2, r6
 8007c72:	463b      	mov	r3, r7
 8007c74:	4628      	mov	r0, r5
 8007c76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007c7a:	f000 bef9 	b.w	8008a70 <_write_r>

08007c7e <__sseek>:
 8007c7e:	b510      	push	{r4, lr}
 8007c80:	460c      	mov	r4, r1
 8007c82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007c86:	f002 f905 	bl	8009e94 <_lseek_r>
 8007c8a:	1c43      	adds	r3, r0, #1
 8007c8c:	89a3      	ldrh	r3, [r4, #12]
 8007c8e:	bf15      	itete	ne
 8007c90:	6560      	strne	r0, [r4, #84]	; 0x54
 8007c92:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8007c96:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007c9a:	81a3      	strheq	r3, [r4, #12]
 8007c9c:	bf18      	it	ne
 8007c9e:	81a3      	strhne	r3, [r4, #12]
 8007ca0:	bd10      	pop	{r4, pc}

08007ca2 <__sclose>:
 8007ca2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ca6:	f000 bef5 	b.w	8008a94 <_close_r>

08007caa <strncmp>:
 8007caa:	b510      	push	{r4, lr}
 8007cac:	b17a      	cbz	r2, 8007cce <strncmp+0x24>
 8007cae:	4603      	mov	r3, r0
 8007cb0:	3901      	subs	r1, #1
 8007cb2:	1884      	adds	r4, r0, r2
 8007cb4:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007cb8:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8007cbc:	4290      	cmp	r0, r2
 8007cbe:	d101      	bne.n	8007cc4 <strncmp+0x1a>
 8007cc0:	42a3      	cmp	r3, r4
 8007cc2:	d101      	bne.n	8007cc8 <strncmp+0x1e>
 8007cc4:	1a80      	subs	r0, r0, r2
 8007cc6:	bd10      	pop	{r4, pc}
 8007cc8:	2800      	cmp	r0, #0
 8007cca:	d1f3      	bne.n	8007cb4 <strncmp+0xa>
 8007ccc:	e7fa      	b.n	8007cc4 <strncmp+0x1a>
 8007cce:	4610      	mov	r0, r2
 8007cd0:	e7f9      	b.n	8007cc6 <strncmp+0x1c>

08007cd2 <sulp>:
 8007cd2:	b570      	push	{r4, r5, r6, lr}
 8007cd4:	4604      	mov	r4, r0
 8007cd6:	460d      	mov	r5, r1
 8007cd8:	ec45 4b10 	vmov	d0, r4, r5
 8007cdc:	4616      	mov	r6, r2
 8007cde:	f002 fc85 	bl	800a5ec <__ulp>
 8007ce2:	ec51 0b10 	vmov	r0, r1, d0
 8007ce6:	b17e      	cbz	r6, 8007d08 <sulp+0x36>
 8007ce8:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8007cec:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007cf0:	2b00      	cmp	r3, #0
 8007cf2:	dd09      	ble.n	8007d08 <sulp+0x36>
 8007cf4:	051b      	lsls	r3, r3, #20
 8007cf6:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007cfa:	2400      	movs	r4, #0
 8007cfc:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8007d00:	4622      	mov	r2, r4
 8007d02:	462b      	mov	r3, r5
 8007d04:	f7f8 fc88 	bl	8000618 <__aeabi_dmul>
 8007d08:	bd70      	pop	{r4, r5, r6, pc}
 8007d0a:	0000      	movs	r0, r0
 8007d0c:	0000      	movs	r0, r0
	...

08007d10 <_strtod_l>:
 8007d10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d14:	ed2d 8b02 	vpush	{d8}
 8007d18:	b09d      	sub	sp, #116	; 0x74
 8007d1a:	461f      	mov	r7, r3
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	9318      	str	r3, [sp, #96]	; 0x60
 8007d20:	4ba2      	ldr	r3, [pc, #648]	; (8007fac <_strtod_l+0x29c>)
 8007d22:	9213      	str	r2, [sp, #76]	; 0x4c
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	9305      	str	r3, [sp, #20]
 8007d28:	4604      	mov	r4, r0
 8007d2a:	4618      	mov	r0, r3
 8007d2c:	4688      	mov	r8, r1
 8007d2e:	f7f8 fa5f 	bl	80001f0 <strlen>
 8007d32:	f04f 0a00 	mov.w	sl, #0
 8007d36:	4605      	mov	r5, r0
 8007d38:	f04f 0b00 	mov.w	fp, #0
 8007d3c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007d40:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007d42:	781a      	ldrb	r2, [r3, #0]
 8007d44:	2a2b      	cmp	r2, #43	; 0x2b
 8007d46:	d04e      	beq.n	8007de6 <_strtod_l+0xd6>
 8007d48:	d83b      	bhi.n	8007dc2 <_strtod_l+0xb2>
 8007d4a:	2a0d      	cmp	r2, #13
 8007d4c:	d834      	bhi.n	8007db8 <_strtod_l+0xa8>
 8007d4e:	2a08      	cmp	r2, #8
 8007d50:	d834      	bhi.n	8007dbc <_strtod_l+0xac>
 8007d52:	2a00      	cmp	r2, #0
 8007d54:	d03e      	beq.n	8007dd4 <_strtod_l+0xc4>
 8007d56:	2300      	movs	r3, #0
 8007d58:	930a      	str	r3, [sp, #40]	; 0x28
 8007d5a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 8007d5c:	7833      	ldrb	r3, [r6, #0]
 8007d5e:	2b30      	cmp	r3, #48	; 0x30
 8007d60:	f040 80b0 	bne.w	8007ec4 <_strtod_l+0x1b4>
 8007d64:	7873      	ldrb	r3, [r6, #1]
 8007d66:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007d6a:	2b58      	cmp	r3, #88	; 0x58
 8007d6c:	d168      	bne.n	8007e40 <_strtod_l+0x130>
 8007d6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d70:	9301      	str	r3, [sp, #4]
 8007d72:	ab18      	add	r3, sp, #96	; 0x60
 8007d74:	9702      	str	r7, [sp, #8]
 8007d76:	9300      	str	r3, [sp, #0]
 8007d78:	4a8d      	ldr	r2, [pc, #564]	; (8007fb0 <_strtod_l+0x2a0>)
 8007d7a:	ab19      	add	r3, sp, #100	; 0x64
 8007d7c:	a917      	add	r1, sp, #92	; 0x5c
 8007d7e:	4620      	mov	r0, r4
 8007d80:	f001 fd7c 	bl	800987c <__gethex>
 8007d84:	f010 0707 	ands.w	r7, r0, #7
 8007d88:	4605      	mov	r5, r0
 8007d8a:	d005      	beq.n	8007d98 <_strtod_l+0x88>
 8007d8c:	2f06      	cmp	r7, #6
 8007d8e:	d12c      	bne.n	8007dea <_strtod_l+0xda>
 8007d90:	3601      	adds	r6, #1
 8007d92:	2300      	movs	r3, #0
 8007d94:	9617      	str	r6, [sp, #92]	; 0x5c
 8007d96:	930a      	str	r3, [sp, #40]	; 0x28
 8007d98:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007d9a:	2b00      	cmp	r3, #0
 8007d9c:	f040 8590 	bne.w	80088c0 <_strtod_l+0xbb0>
 8007da0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007da2:	b1eb      	cbz	r3, 8007de0 <_strtod_l+0xd0>
 8007da4:	4652      	mov	r2, sl
 8007da6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007daa:	ec43 2b10 	vmov	d0, r2, r3
 8007dae:	b01d      	add	sp, #116	; 0x74
 8007db0:	ecbd 8b02 	vpop	{d8}
 8007db4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007db8:	2a20      	cmp	r2, #32
 8007dba:	d1cc      	bne.n	8007d56 <_strtod_l+0x46>
 8007dbc:	3301      	adds	r3, #1
 8007dbe:	9317      	str	r3, [sp, #92]	; 0x5c
 8007dc0:	e7be      	b.n	8007d40 <_strtod_l+0x30>
 8007dc2:	2a2d      	cmp	r2, #45	; 0x2d
 8007dc4:	d1c7      	bne.n	8007d56 <_strtod_l+0x46>
 8007dc6:	2201      	movs	r2, #1
 8007dc8:	920a      	str	r2, [sp, #40]	; 0x28
 8007dca:	1c5a      	adds	r2, r3, #1
 8007dcc:	9217      	str	r2, [sp, #92]	; 0x5c
 8007dce:	785b      	ldrb	r3, [r3, #1]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d1c2      	bne.n	8007d5a <_strtod_l+0x4a>
 8007dd4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007dd6:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	f040 856e 	bne.w	80088bc <_strtod_l+0xbac>
 8007de0:	4652      	mov	r2, sl
 8007de2:	465b      	mov	r3, fp
 8007de4:	e7e1      	b.n	8007daa <_strtod_l+0x9a>
 8007de6:	2200      	movs	r2, #0
 8007de8:	e7ee      	b.n	8007dc8 <_strtod_l+0xb8>
 8007dea:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007dec:	b13a      	cbz	r2, 8007dfe <_strtod_l+0xee>
 8007dee:	2135      	movs	r1, #53	; 0x35
 8007df0:	a81a      	add	r0, sp, #104	; 0x68
 8007df2:	f002 fd06 	bl	800a802 <__copybits>
 8007df6:	9918      	ldr	r1, [sp, #96]	; 0x60
 8007df8:	4620      	mov	r0, r4
 8007dfa:	f002 f8c5 	bl	8009f88 <_Bfree>
 8007dfe:	3f01      	subs	r7, #1
 8007e00:	2f04      	cmp	r7, #4
 8007e02:	d806      	bhi.n	8007e12 <_strtod_l+0x102>
 8007e04:	e8df f007 	tbb	[pc, r7]
 8007e08:	1714030a 	.word	0x1714030a
 8007e0c:	0a          	.byte	0x0a
 8007e0d:	00          	.byte	0x00
 8007e0e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8007e12:	0728      	lsls	r0, r5, #28
 8007e14:	d5c0      	bpl.n	8007d98 <_strtod_l+0x88>
 8007e16:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8007e1a:	e7bd      	b.n	8007d98 <_strtod_l+0x88>
 8007e1c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8007e20:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8007e22:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007e26:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007e2a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8007e2e:	e7f0      	b.n	8007e12 <_strtod_l+0x102>
 8007e30:	f8df b180 	ldr.w	fp, [pc, #384]	; 8007fb4 <_strtod_l+0x2a4>
 8007e34:	e7ed      	b.n	8007e12 <_strtod_l+0x102>
 8007e36:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8007e3a:	f04f 3aff 	mov.w	sl, #4294967295
 8007e3e:	e7e8      	b.n	8007e12 <_strtod_l+0x102>
 8007e40:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007e42:	1c5a      	adds	r2, r3, #1
 8007e44:	9217      	str	r2, [sp, #92]	; 0x5c
 8007e46:	785b      	ldrb	r3, [r3, #1]
 8007e48:	2b30      	cmp	r3, #48	; 0x30
 8007e4a:	d0f9      	beq.n	8007e40 <_strtod_l+0x130>
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d0a3      	beq.n	8007d98 <_strtod_l+0x88>
 8007e50:	2301      	movs	r3, #1
 8007e52:	f04f 0900 	mov.w	r9, #0
 8007e56:	9304      	str	r3, [sp, #16]
 8007e58:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007e5a:	9308      	str	r3, [sp, #32]
 8007e5c:	f8cd 901c 	str.w	r9, [sp, #28]
 8007e60:	464f      	mov	r7, r9
 8007e62:	220a      	movs	r2, #10
 8007e64:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8007e66:	7806      	ldrb	r6, [r0, #0]
 8007e68:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8007e6c:	b2d9      	uxtb	r1, r3
 8007e6e:	2909      	cmp	r1, #9
 8007e70:	d92a      	bls.n	8007ec8 <_strtod_l+0x1b8>
 8007e72:	9905      	ldr	r1, [sp, #20]
 8007e74:	462a      	mov	r2, r5
 8007e76:	f7ff ff18 	bl	8007caa <strncmp>
 8007e7a:	b398      	cbz	r0, 8007ee4 <_strtod_l+0x1d4>
 8007e7c:	2000      	movs	r0, #0
 8007e7e:	4632      	mov	r2, r6
 8007e80:	463d      	mov	r5, r7
 8007e82:	9005      	str	r0, [sp, #20]
 8007e84:	4603      	mov	r3, r0
 8007e86:	2a65      	cmp	r2, #101	; 0x65
 8007e88:	d001      	beq.n	8007e8e <_strtod_l+0x17e>
 8007e8a:	2a45      	cmp	r2, #69	; 0x45
 8007e8c:	d118      	bne.n	8007ec0 <_strtod_l+0x1b0>
 8007e8e:	b91d      	cbnz	r5, 8007e98 <_strtod_l+0x188>
 8007e90:	9a04      	ldr	r2, [sp, #16]
 8007e92:	4302      	orrs	r2, r0
 8007e94:	d09e      	beq.n	8007dd4 <_strtod_l+0xc4>
 8007e96:	2500      	movs	r5, #0
 8007e98:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8007e9c:	f108 0201 	add.w	r2, r8, #1
 8007ea0:	9217      	str	r2, [sp, #92]	; 0x5c
 8007ea2:	f898 2001 	ldrb.w	r2, [r8, #1]
 8007ea6:	2a2b      	cmp	r2, #43	; 0x2b
 8007ea8:	d075      	beq.n	8007f96 <_strtod_l+0x286>
 8007eaa:	2a2d      	cmp	r2, #45	; 0x2d
 8007eac:	d07b      	beq.n	8007fa6 <_strtod_l+0x296>
 8007eae:	f04f 0c00 	mov.w	ip, #0
 8007eb2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8007eb6:	2909      	cmp	r1, #9
 8007eb8:	f240 8082 	bls.w	8007fc0 <_strtod_l+0x2b0>
 8007ebc:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8007ec0:	2600      	movs	r6, #0
 8007ec2:	e09d      	b.n	8008000 <_strtod_l+0x2f0>
 8007ec4:	2300      	movs	r3, #0
 8007ec6:	e7c4      	b.n	8007e52 <_strtod_l+0x142>
 8007ec8:	2f08      	cmp	r7, #8
 8007eca:	bfd8      	it	le
 8007ecc:	9907      	ldrle	r1, [sp, #28]
 8007ece:	f100 0001 	add.w	r0, r0, #1
 8007ed2:	bfda      	itte	le
 8007ed4:	fb02 3301 	mlale	r3, r2, r1, r3
 8007ed8:	9307      	strle	r3, [sp, #28]
 8007eda:	fb02 3909 	mlagt	r9, r2, r9, r3
 8007ede:	3701      	adds	r7, #1
 8007ee0:	9017      	str	r0, [sp, #92]	; 0x5c
 8007ee2:	e7bf      	b.n	8007e64 <_strtod_l+0x154>
 8007ee4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007ee6:	195a      	adds	r2, r3, r5
 8007ee8:	9217      	str	r2, [sp, #92]	; 0x5c
 8007eea:	5d5a      	ldrb	r2, [r3, r5]
 8007eec:	2f00      	cmp	r7, #0
 8007eee:	d037      	beq.n	8007f60 <_strtod_l+0x250>
 8007ef0:	9005      	str	r0, [sp, #20]
 8007ef2:	463d      	mov	r5, r7
 8007ef4:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8007ef8:	2b09      	cmp	r3, #9
 8007efa:	d912      	bls.n	8007f22 <_strtod_l+0x212>
 8007efc:	2301      	movs	r3, #1
 8007efe:	e7c2      	b.n	8007e86 <_strtod_l+0x176>
 8007f00:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007f02:	1c5a      	adds	r2, r3, #1
 8007f04:	9217      	str	r2, [sp, #92]	; 0x5c
 8007f06:	785a      	ldrb	r2, [r3, #1]
 8007f08:	3001      	adds	r0, #1
 8007f0a:	2a30      	cmp	r2, #48	; 0x30
 8007f0c:	d0f8      	beq.n	8007f00 <_strtod_l+0x1f0>
 8007f0e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007f12:	2b08      	cmp	r3, #8
 8007f14:	f200 84d9 	bhi.w	80088ca <_strtod_l+0xbba>
 8007f18:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8007f1a:	9005      	str	r0, [sp, #20]
 8007f1c:	2000      	movs	r0, #0
 8007f1e:	9308      	str	r3, [sp, #32]
 8007f20:	4605      	mov	r5, r0
 8007f22:	3a30      	subs	r2, #48	; 0x30
 8007f24:	f100 0301 	add.w	r3, r0, #1
 8007f28:	d014      	beq.n	8007f54 <_strtod_l+0x244>
 8007f2a:	9905      	ldr	r1, [sp, #20]
 8007f2c:	4419      	add	r1, r3
 8007f2e:	9105      	str	r1, [sp, #20]
 8007f30:	462b      	mov	r3, r5
 8007f32:	eb00 0e05 	add.w	lr, r0, r5
 8007f36:	210a      	movs	r1, #10
 8007f38:	4573      	cmp	r3, lr
 8007f3a:	d113      	bne.n	8007f64 <_strtod_l+0x254>
 8007f3c:	182b      	adds	r3, r5, r0
 8007f3e:	2b08      	cmp	r3, #8
 8007f40:	f105 0501 	add.w	r5, r5, #1
 8007f44:	4405      	add	r5, r0
 8007f46:	dc1c      	bgt.n	8007f82 <_strtod_l+0x272>
 8007f48:	9907      	ldr	r1, [sp, #28]
 8007f4a:	230a      	movs	r3, #10
 8007f4c:	fb03 2301 	mla	r3, r3, r1, r2
 8007f50:	9307      	str	r3, [sp, #28]
 8007f52:	2300      	movs	r3, #0
 8007f54:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007f56:	1c51      	adds	r1, r2, #1
 8007f58:	9117      	str	r1, [sp, #92]	; 0x5c
 8007f5a:	7852      	ldrb	r2, [r2, #1]
 8007f5c:	4618      	mov	r0, r3
 8007f5e:	e7c9      	b.n	8007ef4 <_strtod_l+0x1e4>
 8007f60:	4638      	mov	r0, r7
 8007f62:	e7d2      	b.n	8007f0a <_strtod_l+0x1fa>
 8007f64:	2b08      	cmp	r3, #8
 8007f66:	dc04      	bgt.n	8007f72 <_strtod_l+0x262>
 8007f68:	9e07      	ldr	r6, [sp, #28]
 8007f6a:	434e      	muls	r6, r1
 8007f6c:	9607      	str	r6, [sp, #28]
 8007f6e:	3301      	adds	r3, #1
 8007f70:	e7e2      	b.n	8007f38 <_strtod_l+0x228>
 8007f72:	f103 0c01 	add.w	ip, r3, #1
 8007f76:	f1bc 0f10 	cmp.w	ip, #16
 8007f7a:	bfd8      	it	le
 8007f7c:	fb01 f909 	mulle.w	r9, r1, r9
 8007f80:	e7f5      	b.n	8007f6e <_strtod_l+0x25e>
 8007f82:	2d10      	cmp	r5, #16
 8007f84:	bfdc      	itt	le
 8007f86:	230a      	movle	r3, #10
 8007f88:	fb03 2909 	mlale	r9, r3, r9, r2
 8007f8c:	e7e1      	b.n	8007f52 <_strtod_l+0x242>
 8007f8e:	2300      	movs	r3, #0
 8007f90:	9305      	str	r3, [sp, #20]
 8007f92:	2301      	movs	r3, #1
 8007f94:	e77c      	b.n	8007e90 <_strtod_l+0x180>
 8007f96:	f04f 0c00 	mov.w	ip, #0
 8007f9a:	f108 0202 	add.w	r2, r8, #2
 8007f9e:	9217      	str	r2, [sp, #92]	; 0x5c
 8007fa0:	f898 2002 	ldrb.w	r2, [r8, #2]
 8007fa4:	e785      	b.n	8007eb2 <_strtod_l+0x1a2>
 8007fa6:	f04f 0c01 	mov.w	ip, #1
 8007faa:	e7f6      	b.n	8007f9a <_strtod_l+0x28a>
 8007fac:	0800c368 	.word	0x0800c368
 8007fb0:	0800c11c 	.word	0x0800c11c
 8007fb4:	7ff00000 	.word	0x7ff00000
 8007fb8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007fba:	1c51      	adds	r1, r2, #1
 8007fbc:	9117      	str	r1, [sp, #92]	; 0x5c
 8007fbe:	7852      	ldrb	r2, [r2, #1]
 8007fc0:	2a30      	cmp	r2, #48	; 0x30
 8007fc2:	d0f9      	beq.n	8007fb8 <_strtod_l+0x2a8>
 8007fc4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8007fc8:	2908      	cmp	r1, #8
 8007fca:	f63f af79 	bhi.w	8007ec0 <_strtod_l+0x1b0>
 8007fce:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8007fd2:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007fd4:	9206      	str	r2, [sp, #24]
 8007fd6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007fd8:	1c51      	adds	r1, r2, #1
 8007fda:	9117      	str	r1, [sp, #92]	; 0x5c
 8007fdc:	7852      	ldrb	r2, [r2, #1]
 8007fde:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8007fe2:	2e09      	cmp	r6, #9
 8007fe4:	d937      	bls.n	8008056 <_strtod_l+0x346>
 8007fe6:	9e06      	ldr	r6, [sp, #24]
 8007fe8:	1b89      	subs	r1, r1, r6
 8007fea:	2908      	cmp	r1, #8
 8007fec:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8007ff0:	dc02      	bgt.n	8007ff8 <_strtod_l+0x2e8>
 8007ff2:	4576      	cmp	r6, lr
 8007ff4:	bfa8      	it	ge
 8007ff6:	4676      	movge	r6, lr
 8007ff8:	f1bc 0f00 	cmp.w	ip, #0
 8007ffc:	d000      	beq.n	8008000 <_strtod_l+0x2f0>
 8007ffe:	4276      	negs	r6, r6
 8008000:	2d00      	cmp	r5, #0
 8008002:	d14d      	bne.n	80080a0 <_strtod_l+0x390>
 8008004:	9904      	ldr	r1, [sp, #16]
 8008006:	4301      	orrs	r1, r0
 8008008:	f47f aec6 	bne.w	8007d98 <_strtod_l+0x88>
 800800c:	2b00      	cmp	r3, #0
 800800e:	f47f aee1 	bne.w	8007dd4 <_strtod_l+0xc4>
 8008012:	2a69      	cmp	r2, #105	; 0x69
 8008014:	d027      	beq.n	8008066 <_strtod_l+0x356>
 8008016:	dc24      	bgt.n	8008062 <_strtod_l+0x352>
 8008018:	2a49      	cmp	r2, #73	; 0x49
 800801a:	d024      	beq.n	8008066 <_strtod_l+0x356>
 800801c:	2a4e      	cmp	r2, #78	; 0x4e
 800801e:	f47f aed9 	bne.w	8007dd4 <_strtod_l+0xc4>
 8008022:	499f      	ldr	r1, [pc, #636]	; (80082a0 <_strtod_l+0x590>)
 8008024:	a817      	add	r0, sp, #92	; 0x5c
 8008026:	f001 fe81 	bl	8009d2c <__match>
 800802a:	2800      	cmp	r0, #0
 800802c:	f43f aed2 	beq.w	8007dd4 <_strtod_l+0xc4>
 8008030:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008032:	781b      	ldrb	r3, [r3, #0]
 8008034:	2b28      	cmp	r3, #40	; 0x28
 8008036:	d12d      	bne.n	8008094 <_strtod_l+0x384>
 8008038:	499a      	ldr	r1, [pc, #616]	; (80082a4 <_strtod_l+0x594>)
 800803a:	aa1a      	add	r2, sp, #104	; 0x68
 800803c:	a817      	add	r0, sp, #92	; 0x5c
 800803e:	f001 fe89 	bl	8009d54 <__hexnan>
 8008042:	2805      	cmp	r0, #5
 8008044:	d126      	bne.n	8008094 <_strtod_l+0x384>
 8008046:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8008048:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 800804c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8008050:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8008054:	e6a0      	b.n	8007d98 <_strtod_l+0x88>
 8008056:	210a      	movs	r1, #10
 8008058:	fb01 2e0e 	mla	lr, r1, lr, r2
 800805c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8008060:	e7b9      	b.n	8007fd6 <_strtod_l+0x2c6>
 8008062:	2a6e      	cmp	r2, #110	; 0x6e
 8008064:	e7db      	b.n	800801e <_strtod_l+0x30e>
 8008066:	4990      	ldr	r1, [pc, #576]	; (80082a8 <_strtod_l+0x598>)
 8008068:	a817      	add	r0, sp, #92	; 0x5c
 800806a:	f001 fe5f 	bl	8009d2c <__match>
 800806e:	2800      	cmp	r0, #0
 8008070:	f43f aeb0 	beq.w	8007dd4 <_strtod_l+0xc4>
 8008074:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008076:	498d      	ldr	r1, [pc, #564]	; (80082ac <_strtod_l+0x59c>)
 8008078:	3b01      	subs	r3, #1
 800807a:	a817      	add	r0, sp, #92	; 0x5c
 800807c:	9317      	str	r3, [sp, #92]	; 0x5c
 800807e:	f001 fe55 	bl	8009d2c <__match>
 8008082:	b910      	cbnz	r0, 800808a <_strtod_l+0x37a>
 8008084:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008086:	3301      	adds	r3, #1
 8008088:	9317      	str	r3, [sp, #92]	; 0x5c
 800808a:	f8df b230 	ldr.w	fp, [pc, #560]	; 80082bc <_strtod_l+0x5ac>
 800808e:	f04f 0a00 	mov.w	sl, #0
 8008092:	e681      	b.n	8007d98 <_strtod_l+0x88>
 8008094:	4886      	ldr	r0, [pc, #536]	; (80082b0 <_strtod_l+0x5a0>)
 8008096:	f003 f983 	bl	800b3a0 <nan>
 800809a:	ec5b ab10 	vmov	sl, fp, d0
 800809e:	e67b      	b.n	8007d98 <_strtod_l+0x88>
 80080a0:	9b05      	ldr	r3, [sp, #20]
 80080a2:	9807      	ldr	r0, [sp, #28]
 80080a4:	1af3      	subs	r3, r6, r3
 80080a6:	2f00      	cmp	r7, #0
 80080a8:	bf08      	it	eq
 80080aa:	462f      	moveq	r7, r5
 80080ac:	2d10      	cmp	r5, #16
 80080ae:	9306      	str	r3, [sp, #24]
 80080b0:	46a8      	mov	r8, r5
 80080b2:	bfa8      	it	ge
 80080b4:	f04f 0810 	movge.w	r8, #16
 80080b8:	f7f8 fa34 	bl	8000524 <__aeabi_ui2d>
 80080bc:	2d09      	cmp	r5, #9
 80080be:	4682      	mov	sl, r0
 80080c0:	468b      	mov	fp, r1
 80080c2:	dd13      	ble.n	80080ec <_strtod_l+0x3dc>
 80080c4:	4b7b      	ldr	r3, [pc, #492]	; (80082b4 <_strtod_l+0x5a4>)
 80080c6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 80080ca:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80080ce:	f7f8 faa3 	bl	8000618 <__aeabi_dmul>
 80080d2:	4682      	mov	sl, r0
 80080d4:	4648      	mov	r0, r9
 80080d6:	468b      	mov	fp, r1
 80080d8:	f7f8 fa24 	bl	8000524 <__aeabi_ui2d>
 80080dc:	4602      	mov	r2, r0
 80080de:	460b      	mov	r3, r1
 80080e0:	4650      	mov	r0, sl
 80080e2:	4659      	mov	r1, fp
 80080e4:	f7f8 f8e2 	bl	80002ac <__adddf3>
 80080e8:	4682      	mov	sl, r0
 80080ea:	468b      	mov	fp, r1
 80080ec:	2d0f      	cmp	r5, #15
 80080ee:	dc38      	bgt.n	8008162 <_strtod_l+0x452>
 80080f0:	9b06      	ldr	r3, [sp, #24]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	f43f ae50 	beq.w	8007d98 <_strtod_l+0x88>
 80080f8:	dd24      	ble.n	8008144 <_strtod_l+0x434>
 80080fa:	2b16      	cmp	r3, #22
 80080fc:	dc0b      	bgt.n	8008116 <_strtod_l+0x406>
 80080fe:	496d      	ldr	r1, [pc, #436]	; (80082b4 <_strtod_l+0x5a4>)
 8008100:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8008104:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008108:	4652      	mov	r2, sl
 800810a:	465b      	mov	r3, fp
 800810c:	f7f8 fa84 	bl	8000618 <__aeabi_dmul>
 8008110:	4682      	mov	sl, r0
 8008112:	468b      	mov	fp, r1
 8008114:	e640      	b.n	8007d98 <_strtod_l+0x88>
 8008116:	9a06      	ldr	r2, [sp, #24]
 8008118:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800811c:	4293      	cmp	r3, r2
 800811e:	db20      	blt.n	8008162 <_strtod_l+0x452>
 8008120:	4c64      	ldr	r4, [pc, #400]	; (80082b4 <_strtod_l+0x5a4>)
 8008122:	f1c5 050f 	rsb	r5, r5, #15
 8008126:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800812a:	4652      	mov	r2, sl
 800812c:	465b      	mov	r3, fp
 800812e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008132:	f7f8 fa71 	bl	8000618 <__aeabi_dmul>
 8008136:	9b06      	ldr	r3, [sp, #24]
 8008138:	1b5d      	subs	r5, r3, r5
 800813a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800813e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8008142:	e7e3      	b.n	800810c <_strtod_l+0x3fc>
 8008144:	9b06      	ldr	r3, [sp, #24]
 8008146:	3316      	adds	r3, #22
 8008148:	db0b      	blt.n	8008162 <_strtod_l+0x452>
 800814a:	9b05      	ldr	r3, [sp, #20]
 800814c:	1b9e      	subs	r6, r3, r6
 800814e:	4b59      	ldr	r3, [pc, #356]	; (80082b4 <_strtod_l+0x5a4>)
 8008150:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8008154:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008158:	4650      	mov	r0, sl
 800815a:	4659      	mov	r1, fp
 800815c:	f7f8 fb86 	bl	800086c <__aeabi_ddiv>
 8008160:	e7d6      	b.n	8008110 <_strtod_l+0x400>
 8008162:	9b06      	ldr	r3, [sp, #24]
 8008164:	eba5 0808 	sub.w	r8, r5, r8
 8008168:	4498      	add	r8, r3
 800816a:	f1b8 0f00 	cmp.w	r8, #0
 800816e:	dd74      	ble.n	800825a <_strtod_l+0x54a>
 8008170:	f018 030f 	ands.w	r3, r8, #15
 8008174:	d00a      	beq.n	800818c <_strtod_l+0x47c>
 8008176:	494f      	ldr	r1, [pc, #316]	; (80082b4 <_strtod_l+0x5a4>)
 8008178:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800817c:	4652      	mov	r2, sl
 800817e:	465b      	mov	r3, fp
 8008180:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008184:	f7f8 fa48 	bl	8000618 <__aeabi_dmul>
 8008188:	4682      	mov	sl, r0
 800818a:	468b      	mov	fp, r1
 800818c:	f038 080f 	bics.w	r8, r8, #15
 8008190:	d04f      	beq.n	8008232 <_strtod_l+0x522>
 8008192:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8008196:	dd22      	ble.n	80081de <_strtod_l+0x4ce>
 8008198:	2500      	movs	r5, #0
 800819a:	462e      	mov	r6, r5
 800819c:	9507      	str	r5, [sp, #28]
 800819e:	9505      	str	r5, [sp, #20]
 80081a0:	2322      	movs	r3, #34	; 0x22
 80081a2:	f8df b118 	ldr.w	fp, [pc, #280]	; 80082bc <_strtod_l+0x5ac>
 80081a6:	6023      	str	r3, [r4, #0]
 80081a8:	f04f 0a00 	mov.w	sl, #0
 80081ac:	9b07      	ldr	r3, [sp, #28]
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	f43f adf2 	beq.w	8007d98 <_strtod_l+0x88>
 80081b4:	9918      	ldr	r1, [sp, #96]	; 0x60
 80081b6:	4620      	mov	r0, r4
 80081b8:	f001 fee6 	bl	8009f88 <_Bfree>
 80081bc:	9905      	ldr	r1, [sp, #20]
 80081be:	4620      	mov	r0, r4
 80081c0:	f001 fee2 	bl	8009f88 <_Bfree>
 80081c4:	4631      	mov	r1, r6
 80081c6:	4620      	mov	r0, r4
 80081c8:	f001 fede 	bl	8009f88 <_Bfree>
 80081cc:	9907      	ldr	r1, [sp, #28]
 80081ce:	4620      	mov	r0, r4
 80081d0:	f001 feda 	bl	8009f88 <_Bfree>
 80081d4:	4629      	mov	r1, r5
 80081d6:	4620      	mov	r0, r4
 80081d8:	f001 fed6 	bl	8009f88 <_Bfree>
 80081dc:	e5dc      	b.n	8007d98 <_strtod_l+0x88>
 80081de:	4b36      	ldr	r3, [pc, #216]	; (80082b8 <_strtod_l+0x5a8>)
 80081e0:	9304      	str	r3, [sp, #16]
 80081e2:	2300      	movs	r3, #0
 80081e4:	ea4f 1828 	mov.w	r8, r8, asr #4
 80081e8:	4650      	mov	r0, sl
 80081ea:	4659      	mov	r1, fp
 80081ec:	4699      	mov	r9, r3
 80081ee:	f1b8 0f01 	cmp.w	r8, #1
 80081f2:	dc21      	bgt.n	8008238 <_strtod_l+0x528>
 80081f4:	b10b      	cbz	r3, 80081fa <_strtod_l+0x4ea>
 80081f6:	4682      	mov	sl, r0
 80081f8:	468b      	mov	fp, r1
 80081fa:	4b2f      	ldr	r3, [pc, #188]	; (80082b8 <_strtod_l+0x5a8>)
 80081fc:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8008200:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8008204:	4652      	mov	r2, sl
 8008206:	465b      	mov	r3, fp
 8008208:	e9d9 0100 	ldrd	r0, r1, [r9]
 800820c:	f7f8 fa04 	bl	8000618 <__aeabi_dmul>
 8008210:	4b2a      	ldr	r3, [pc, #168]	; (80082bc <_strtod_l+0x5ac>)
 8008212:	460a      	mov	r2, r1
 8008214:	400b      	ands	r3, r1
 8008216:	492a      	ldr	r1, [pc, #168]	; (80082c0 <_strtod_l+0x5b0>)
 8008218:	428b      	cmp	r3, r1
 800821a:	4682      	mov	sl, r0
 800821c:	d8bc      	bhi.n	8008198 <_strtod_l+0x488>
 800821e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8008222:	428b      	cmp	r3, r1
 8008224:	bf86      	itte	hi
 8008226:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 80082c4 <_strtod_l+0x5b4>
 800822a:	f04f 3aff 	movhi.w	sl, #4294967295
 800822e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8008232:	2300      	movs	r3, #0
 8008234:	9304      	str	r3, [sp, #16]
 8008236:	e084      	b.n	8008342 <_strtod_l+0x632>
 8008238:	f018 0f01 	tst.w	r8, #1
 800823c:	d005      	beq.n	800824a <_strtod_l+0x53a>
 800823e:	9b04      	ldr	r3, [sp, #16]
 8008240:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008244:	f7f8 f9e8 	bl	8000618 <__aeabi_dmul>
 8008248:	2301      	movs	r3, #1
 800824a:	9a04      	ldr	r2, [sp, #16]
 800824c:	3208      	adds	r2, #8
 800824e:	f109 0901 	add.w	r9, r9, #1
 8008252:	ea4f 0868 	mov.w	r8, r8, asr #1
 8008256:	9204      	str	r2, [sp, #16]
 8008258:	e7c9      	b.n	80081ee <_strtod_l+0x4de>
 800825a:	d0ea      	beq.n	8008232 <_strtod_l+0x522>
 800825c:	f1c8 0800 	rsb	r8, r8, #0
 8008260:	f018 020f 	ands.w	r2, r8, #15
 8008264:	d00a      	beq.n	800827c <_strtod_l+0x56c>
 8008266:	4b13      	ldr	r3, [pc, #76]	; (80082b4 <_strtod_l+0x5a4>)
 8008268:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800826c:	4650      	mov	r0, sl
 800826e:	4659      	mov	r1, fp
 8008270:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008274:	f7f8 fafa 	bl	800086c <__aeabi_ddiv>
 8008278:	4682      	mov	sl, r0
 800827a:	468b      	mov	fp, r1
 800827c:	ea5f 1828 	movs.w	r8, r8, asr #4
 8008280:	d0d7      	beq.n	8008232 <_strtod_l+0x522>
 8008282:	f1b8 0f1f 	cmp.w	r8, #31
 8008286:	dd1f      	ble.n	80082c8 <_strtod_l+0x5b8>
 8008288:	2500      	movs	r5, #0
 800828a:	462e      	mov	r6, r5
 800828c:	9507      	str	r5, [sp, #28]
 800828e:	9505      	str	r5, [sp, #20]
 8008290:	2322      	movs	r3, #34	; 0x22
 8008292:	f04f 0a00 	mov.w	sl, #0
 8008296:	f04f 0b00 	mov.w	fp, #0
 800829a:	6023      	str	r3, [r4, #0]
 800829c:	e786      	b.n	80081ac <_strtod_l+0x49c>
 800829e:	bf00      	nop
 80082a0:	0800c0f1 	.word	0x0800c0f1
 80082a4:	0800c130 	.word	0x0800c130
 80082a8:	0800c0e9 	.word	0x0800c0e9
 80082ac:	0800c274 	.word	0x0800c274
 80082b0:	0800c53b 	.word	0x0800c53b
 80082b4:	0800c400 	.word	0x0800c400
 80082b8:	0800c3d8 	.word	0x0800c3d8
 80082bc:	7ff00000 	.word	0x7ff00000
 80082c0:	7ca00000 	.word	0x7ca00000
 80082c4:	7fefffff 	.word	0x7fefffff
 80082c8:	f018 0310 	ands.w	r3, r8, #16
 80082cc:	bf18      	it	ne
 80082ce:	236a      	movne	r3, #106	; 0x6a
 80082d0:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 8008680 <_strtod_l+0x970>
 80082d4:	9304      	str	r3, [sp, #16]
 80082d6:	4650      	mov	r0, sl
 80082d8:	4659      	mov	r1, fp
 80082da:	2300      	movs	r3, #0
 80082dc:	f018 0f01 	tst.w	r8, #1
 80082e0:	d004      	beq.n	80082ec <_strtod_l+0x5dc>
 80082e2:	e9d9 2300 	ldrd	r2, r3, [r9]
 80082e6:	f7f8 f997 	bl	8000618 <__aeabi_dmul>
 80082ea:	2301      	movs	r3, #1
 80082ec:	ea5f 0868 	movs.w	r8, r8, asr #1
 80082f0:	f109 0908 	add.w	r9, r9, #8
 80082f4:	d1f2      	bne.n	80082dc <_strtod_l+0x5cc>
 80082f6:	b10b      	cbz	r3, 80082fc <_strtod_l+0x5ec>
 80082f8:	4682      	mov	sl, r0
 80082fa:	468b      	mov	fp, r1
 80082fc:	9b04      	ldr	r3, [sp, #16]
 80082fe:	b1c3      	cbz	r3, 8008332 <_strtod_l+0x622>
 8008300:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8008304:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008308:	2b00      	cmp	r3, #0
 800830a:	4659      	mov	r1, fp
 800830c:	dd11      	ble.n	8008332 <_strtod_l+0x622>
 800830e:	2b1f      	cmp	r3, #31
 8008310:	f340 8124 	ble.w	800855c <_strtod_l+0x84c>
 8008314:	2b34      	cmp	r3, #52	; 0x34
 8008316:	bfde      	ittt	le
 8008318:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800831c:	f04f 33ff 	movle.w	r3, #4294967295
 8008320:	fa03 f202 	lslle.w	r2, r3, r2
 8008324:	f04f 0a00 	mov.w	sl, #0
 8008328:	bfcc      	ite	gt
 800832a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800832e:	ea02 0b01 	andle.w	fp, r2, r1
 8008332:	2200      	movs	r2, #0
 8008334:	2300      	movs	r3, #0
 8008336:	4650      	mov	r0, sl
 8008338:	4659      	mov	r1, fp
 800833a:	f7f8 fbd5 	bl	8000ae8 <__aeabi_dcmpeq>
 800833e:	2800      	cmp	r0, #0
 8008340:	d1a2      	bne.n	8008288 <_strtod_l+0x578>
 8008342:	9b07      	ldr	r3, [sp, #28]
 8008344:	9300      	str	r3, [sp, #0]
 8008346:	9908      	ldr	r1, [sp, #32]
 8008348:	462b      	mov	r3, r5
 800834a:	463a      	mov	r2, r7
 800834c:	4620      	mov	r0, r4
 800834e:	f001 fe83 	bl	800a058 <__s2b>
 8008352:	9007      	str	r0, [sp, #28]
 8008354:	2800      	cmp	r0, #0
 8008356:	f43f af1f 	beq.w	8008198 <_strtod_l+0x488>
 800835a:	9b05      	ldr	r3, [sp, #20]
 800835c:	1b9e      	subs	r6, r3, r6
 800835e:	9b06      	ldr	r3, [sp, #24]
 8008360:	2b00      	cmp	r3, #0
 8008362:	bfb4      	ite	lt
 8008364:	4633      	movlt	r3, r6
 8008366:	2300      	movge	r3, #0
 8008368:	930c      	str	r3, [sp, #48]	; 0x30
 800836a:	9b06      	ldr	r3, [sp, #24]
 800836c:	2500      	movs	r5, #0
 800836e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8008372:	9312      	str	r3, [sp, #72]	; 0x48
 8008374:	462e      	mov	r6, r5
 8008376:	9b07      	ldr	r3, [sp, #28]
 8008378:	4620      	mov	r0, r4
 800837a:	6859      	ldr	r1, [r3, #4]
 800837c:	f001 fdc4 	bl	8009f08 <_Balloc>
 8008380:	9005      	str	r0, [sp, #20]
 8008382:	2800      	cmp	r0, #0
 8008384:	f43f af0c 	beq.w	80081a0 <_strtod_l+0x490>
 8008388:	9b07      	ldr	r3, [sp, #28]
 800838a:	691a      	ldr	r2, [r3, #16]
 800838c:	3202      	adds	r2, #2
 800838e:	f103 010c 	add.w	r1, r3, #12
 8008392:	0092      	lsls	r2, r2, #2
 8008394:	300c      	adds	r0, #12
 8008396:	f001 fda9 	bl	8009eec <memcpy>
 800839a:	ec4b ab10 	vmov	d0, sl, fp
 800839e:	aa1a      	add	r2, sp, #104	; 0x68
 80083a0:	a919      	add	r1, sp, #100	; 0x64
 80083a2:	4620      	mov	r0, r4
 80083a4:	f002 f99e 	bl	800a6e4 <__d2b>
 80083a8:	ec4b ab18 	vmov	d8, sl, fp
 80083ac:	9018      	str	r0, [sp, #96]	; 0x60
 80083ae:	2800      	cmp	r0, #0
 80083b0:	f43f aef6 	beq.w	80081a0 <_strtod_l+0x490>
 80083b4:	2101      	movs	r1, #1
 80083b6:	4620      	mov	r0, r4
 80083b8:	f001 fee8 	bl	800a18c <__i2b>
 80083bc:	4606      	mov	r6, r0
 80083be:	2800      	cmp	r0, #0
 80083c0:	f43f aeee 	beq.w	80081a0 <_strtod_l+0x490>
 80083c4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80083c6:	9904      	ldr	r1, [sp, #16]
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	bfab      	itete	ge
 80083cc:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 80083ce:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 80083d0:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 80083d2:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 80083d6:	bfac      	ite	ge
 80083d8:	eb03 0902 	addge.w	r9, r3, r2
 80083dc:	1ad7      	sublt	r7, r2, r3
 80083de:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80083e0:	eba3 0801 	sub.w	r8, r3, r1
 80083e4:	4490      	add	r8, r2
 80083e6:	4ba1      	ldr	r3, [pc, #644]	; (800866c <_strtod_l+0x95c>)
 80083e8:	f108 38ff 	add.w	r8, r8, #4294967295
 80083ec:	4598      	cmp	r8, r3
 80083ee:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80083f2:	f280 80c7 	bge.w	8008584 <_strtod_l+0x874>
 80083f6:	eba3 0308 	sub.w	r3, r3, r8
 80083fa:	2b1f      	cmp	r3, #31
 80083fc:	eba2 0203 	sub.w	r2, r2, r3
 8008400:	f04f 0101 	mov.w	r1, #1
 8008404:	f300 80b1 	bgt.w	800856a <_strtod_l+0x85a>
 8008408:	fa01 f303 	lsl.w	r3, r1, r3
 800840c:	930d      	str	r3, [sp, #52]	; 0x34
 800840e:	2300      	movs	r3, #0
 8008410:	9308      	str	r3, [sp, #32]
 8008412:	eb09 0802 	add.w	r8, r9, r2
 8008416:	9b04      	ldr	r3, [sp, #16]
 8008418:	45c1      	cmp	r9, r8
 800841a:	4417      	add	r7, r2
 800841c:	441f      	add	r7, r3
 800841e:	464b      	mov	r3, r9
 8008420:	bfa8      	it	ge
 8008422:	4643      	movge	r3, r8
 8008424:	42bb      	cmp	r3, r7
 8008426:	bfa8      	it	ge
 8008428:	463b      	movge	r3, r7
 800842a:	2b00      	cmp	r3, #0
 800842c:	bfc2      	ittt	gt
 800842e:	eba8 0803 	subgt.w	r8, r8, r3
 8008432:	1aff      	subgt	r7, r7, r3
 8008434:	eba9 0903 	subgt.w	r9, r9, r3
 8008438:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800843a:	2b00      	cmp	r3, #0
 800843c:	dd17      	ble.n	800846e <_strtod_l+0x75e>
 800843e:	4631      	mov	r1, r6
 8008440:	461a      	mov	r2, r3
 8008442:	4620      	mov	r0, r4
 8008444:	f001 ff62 	bl	800a30c <__pow5mult>
 8008448:	4606      	mov	r6, r0
 800844a:	2800      	cmp	r0, #0
 800844c:	f43f aea8 	beq.w	80081a0 <_strtod_l+0x490>
 8008450:	4601      	mov	r1, r0
 8008452:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008454:	4620      	mov	r0, r4
 8008456:	f001 feaf 	bl	800a1b8 <__multiply>
 800845a:	900b      	str	r0, [sp, #44]	; 0x2c
 800845c:	2800      	cmp	r0, #0
 800845e:	f43f ae9f 	beq.w	80081a0 <_strtod_l+0x490>
 8008462:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008464:	4620      	mov	r0, r4
 8008466:	f001 fd8f 	bl	8009f88 <_Bfree>
 800846a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800846c:	9318      	str	r3, [sp, #96]	; 0x60
 800846e:	f1b8 0f00 	cmp.w	r8, #0
 8008472:	f300 808c 	bgt.w	800858e <_strtod_l+0x87e>
 8008476:	9b06      	ldr	r3, [sp, #24]
 8008478:	2b00      	cmp	r3, #0
 800847a:	dd08      	ble.n	800848e <_strtod_l+0x77e>
 800847c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800847e:	9905      	ldr	r1, [sp, #20]
 8008480:	4620      	mov	r0, r4
 8008482:	f001 ff43 	bl	800a30c <__pow5mult>
 8008486:	9005      	str	r0, [sp, #20]
 8008488:	2800      	cmp	r0, #0
 800848a:	f43f ae89 	beq.w	80081a0 <_strtod_l+0x490>
 800848e:	2f00      	cmp	r7, #0
 8008490:	dd08      	ble.n	80084a4 <_strtod_l+0x794>
 8008492:	9905      	ldr	r1, [sp, #20]
 8008494:	463a      	mov	r2, r7
 8008496:	4620      	mov	r0, r4
 8008498:	f001 ff92 	bl	800a3c0 <__lshift>
 800849c:	9005      	str	r0, [sp, #20]
 800849e:	2800      	cmp	r0, #0
 80084a0:	f43f ae7e 	beq.w	80081a0 <_strtod_l+0x490>
 80084a4:	f1b9 0f00 	cmp.w	r9, #0
 80084a8:	dd08      	ble.n	80084bc <_strtod_l+0x7ac>
 80084aa:	4631      	mov	r1, r6
 80084ac:	464a      	mov	r2, r9
 80084ae:	4620      	mov	r0, r4
 80084b0:	f001 ff86 	bl	800a3c0 <__lshift>
 80084b4:	4606      	mov	r6, r0
 80084b6:	2800      	cmp	r0, #0
 80084b8:	f43f ae72 	beq.w	80081a0 <_strtod_l+0x490>
 80084bc:	9a05      	ldr	r2, [sp, #20]
 80084be:	9918      	ldr	r1, [sp, #96]	; 0x60
 80084c0:	4620      	mov	r0, r4
 80084c2:	f002 f809 	bl	800a4d8 <__mdiff>
 80084c6:	4605      	mov	r5, r0
 80084c8:	2800      	cmp	r0, #0
 80084ca:	f43f ae69 	beq.w	80081a0 <_strtod_l+0x490>
 80084ce:	68c3      	ldr	r3, [r0, #12]
 80084d0:	930b      	str	r3, [sp, #44]	; 0x2c
 80084d2:	2300      	movs	r3, #0
 80084d4:	60c3      	str	r3, [r0, #12]
 80084d6:	4631      	mov	r1, r6
 80084d8:	f001 ffe2 	bl	800a4a0 <__mcmp>
 80084dc:	2800      	cmp	r0, #0
 80084de:	da60      	bge.n	80085a2 <_strtod_l+0x892>
 80084e0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80084e2:	ea53 030a 	orrs.w	r3, r3, sl
 80084e6:	f040 8082 	bne.w	80085ee <_strtod_l+0x8de>
 80084ea:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d17d      	bne.n	80085ee <_strtod_l+0x8de>
 80084f2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80084f6:	0d1b      	lsrs	r3, r3, #20
 80084f8:	051b      	lsls	r3, r3, #20
 80084fa:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80084fe:	d976      	bls.n	80085ee <_strtod_l+0x8de>
 8008500:	696b      	ldr	r3, [r5, #20]
 8008502:	b913      	cbnz	r3, 800850a <_strtod_l+0x7fa>
 8008504:	692b      	ldr	r3, [r5, #16]
 8008506:	2b01      	cmp	r3, #1
 8008508:	dd71      	ble.n	80085ee <_strtod_l+0x8de>
 800850a:	4629      	mov	r1, r5
 800850c:	2201      	movs	r2, #1
 800850e:	4620      	mov	r0, r4
 8008510:	f001 ff56 	bl	800a3c0 <__lshift>
 8008514:	4631      	mov	r1, r6
 8008516:	4605      	mov	r5, r0
 8008518:	f001 ffc2 	bl	800a4a0 <__mcmp>
 800851c:	2800      	cmp	r0, #0
 800851e:	dd66      	ble.n	80085ee <_strtod_l+0x8de>
 8008520:	9904      	ldr	r1, [sp, #16]
 8008522:	4a53      	ldr	r2, [pc, #332]	; (8008670 <_strtod_l+0x960>)
 8008524:	465b      	mov	r3, fp
 8008526:	2900      	cmp	r1, #0
 8008528:	f000 8081 	beq.w	800862e <_strtod_l+0x91e>
 800852c:	ea02 010b 	and.w	r1, r2, fp
 8008530:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8008534:	dc7b      	bgt.n	800862e <_strtod_l+0x91e>
 8008536:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800853a:	f77f aea9 	ble.w	8008290 <_strtod_l+0x580>
 800853e:	4b4d      	ldr	r3, [pc, #308]	; (8008674 <_strtod_l+0x964>)
 8008540:	4650      	mov	r0, sl
 8008542:	4659      	mov	r1, fp
 8008544:	2200      	movs	r2, #0
 8008546:	f7f8 f867 	bl	8000618 <__aeabi_dmul>
 800854a:	460b      	mov	r3, r1
 800854c:	4303      	orrs	r3, r0
 800854e:	bf08      	it	eq
 8008550:	2322      	moveq	r3, #34	; 0x22
 8008552:	4682      	mov	sl, r0
 8008554:	468b      	mov	fp, r1
 8008556:	bf08      	it	eq
 8008558:	6023      	streq	r3, [r4, #0]
 800855a:	e62b      	b.n	80081b4 <_strtod_l+0x4a4>
 800855c:	f04f 32ff 	mov.w	r2, #4294967295
 8008560:	fa02 f303 	lsl.w	r3, r2, r3
 8008564:	ea03 0a0a 	and.w	sl, r3, sl
 8008568:	e6e3      	b.n	8008332 <_strtod_l+0x622>
 800856a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800856e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8008572:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8008576:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800857a:	fa01 f308 	lsl.w	r3, r1, r8
 800857e:	9308      	str	r3, [sp, #32]
 8008580:	910d      	str	r1, [sp, #52]	; 0x34
 8008582:	e746      	b.n	8008412 <_strtod_l+0x702>
 8008584:	2300      	movs	r3, #0
 8008586:	9308      	str	r3, [sp, #32]
 8008588:	2301      	movs	r3, #1
 800858a:	930d      	str	r3, [sp, #52]	; 0x34
 800858c:	e741      	b.n	8008412 <_strtod_l+0x702>
 800858e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008590:	4642      	mov	r2, r8
 8008592:	4620      	mov	r0, r4
 8008594:	f001 ff14 	bl	800a3c0 <__lshift>
 8008598:	9018      	str	r0, [sp, #96]	; 0x60
 800859a:	2800      	cmp	r0, #0
 800859c:	f47f af6b 	bne.w	8008476 <_strtod_l+0x766>
 80085a0:	e5fe      	b.n	80081a0 <_strtod_l+0x490>
 80085a2:	465f      	mov	r7, fp
 80085a4:	d16e      	bne.n	8008684 <_strtod_l+0x974>
 80085a6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80085a8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80085ac:	b342      	cbz	r2, 8008600 <_strtod_l+0x8f0>
 80085ae:	4a32      	ldr	r2, [pc, #200]	; (8008678 <_strtod_l+0x968>)
 80085b0:	4293      	cmp	r3, r2
 80085b2:	d128      	bne.n	8008606 <_strtod_l+0x8f6>
 80085b4:	9b04      	ldr	r3, [sp, #16]
 80085b6:	4651      	mov	r1, sl
 80085b8:	b1eb      	cbz	r3, 80085f6 <_strtod_l+0x8e6>
 80085ba:	4b2d      	ldr	r3, [pc, #180]	; (8008670 <_strtod_l+0x960>)
 80085bc:	403b      	ands	r3, r7
 80085be:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80085c2:	f04f 32ff 	mov.w	r2, #4294967295
 80085c6:	d819      	bhi.n	80085fc <_strtod_l+0x8ec>
 80085c8:	0d1b      	lsrs	r3, r3, #20
 80085ca:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80085ce:	fa02 f303 	lsl.w	r3, r2, r3
 80085d2:	4299      	cmp	r1, r3
 80085d4:	d117      	bne.n	8008606 <_strtod_l+0x8f6>
 80085d6:	4b29      	ldr	r3, [pc, #164]	; (800867c <_strtod_l+0x96c>)
 80085d8:	429f      	cmp	r7, r3
 80085da:	d102      	bne.n	80085e2 <_strtod_l+0x8d2>
 80085dc:	3101      	adds	r1, #1
 80085de:	f43f addf 	beq.w	80081a0 <_strtod_l+0x490>
 80085e2:	4b23      	ldr	r3, [pc, #140]	; (8008670 <_strtod_l+0x960>)
 80085e4:	403b      	ands	r3, r7
 80085e6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80085ea:	f04f 0a00 	mov.w	sl, #0
 80085ee:	9b04      	ldr	r3, [sp, #16]
 80085f0:	2b00      	cmp	r3, #0
 80085f2:	d1a4      	bne.n	800853e <_strtod_l+0x82e>
 80085f4:	e5de      	b.n	80081b4 <_strtod_l+0x4a4>
 80085f6:	f04f 33ff 	mov.w	r3, #4294967295
 80085fa:	e7ea      	b.n	80085d2 <_strtod_l+0x8c2>
 80085fc:	4613      	mov	r3, r2
 80085fe:	e7e8      	b.n	80085d2 <_strtod_l+0x8c2>
 8008600:	ea53 030a 	orrs.w	r3, r3, sl
 8008604:	d08c      	beq.n	8008520 <_strtod_l+0x810>
 8008606:	9b08      	ldr	r3, [sp, #32]
 8008608:	b1db      	cbz	r3, 8008642 <_strtod_l+0x932>
 800860a:	423b      	tst	r3, r7
 800860c:	d0ef      	beq.n	80085ee <_strtod_l+0x8de>
 800860e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008610:	9a04      	ldr	r2, [sp, #16]
 8008612:	4650      	mov	r0, sl
 8008614:	4659      	mov	r1, fp
 8008616:	b1c3      	cbz	r3, 800864a <_strtod_l+0x93a>
 8008618:	f7ff fb5b 	bl	8007cd2 <sulp>
 800861c:	4602      	mov	r2, r0
 800861e:	460b      	mov	r3, r1
 8008620:	ec51 0b18 	vmov	r0, r1, d8
 8008624:	f7f7 fe42 	bl	80002ac <__adddf3>
 8008628:	4682      	mov	sl, r0
 800862a:	468b      	mov	fp, r1
 800862c:	e7df      	b.n	80085ee <_strtod_l+0x8de>
 800862e:	4013      	ands	r3, r2
 8008630:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8008634:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008638:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800863c:	f04f 3aff 	mov.w	sl, #4294967295
 8008640:	e7d5      	b.n	80085ee <_strtod_l+0x8de>
 8008642:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008644:	ea13 0f0a 	tst.w	r3, sl
 8008648:	e7e0      	b.n	800860c <_strtod_l+0x8fc>
 800864a:	f7ff fb42 	bl	8007cd2 <sulp>
 800864e:	4602      	mov	r2, r0
 8008650:	460b      	mov	r3, r1
 8008652:	ec51 0b18 	vmov	r0, r1, d8
 8008656:	f7f7 fe27 	bl	80002a8 <__aeabi_dsub>
 800865a:	2200      	movs	r2, #0
 800865c:	2300      	movs	r3, #0
 800865e:	4682      	mov	sl, r0
 8008660:	468b      	mov	fp, r1
 8008662:	f7f8 fa41 	bl	8000ae8 <__aeabi_dcmpeq>
 8008666:	2800      	cmp	r0, #0
 8008668:	d0c1      	beq.n	80085ee <_strtod_l+0x8de>
 800866a:	e611      	b.n	8008290 <_strtod_l+0x580>
 800866c:	fffffc02 	.word	0xfffffc02
 8008670:	7ff00000 	.word	0x7ff00000
 8008674:	39500000 	.word	0x39500000
 8008678:	000fffff 	.word	0x000fffff
 800867c:	7fefffff 	.word	0x7fefffff
 8008680:	0800c148 	.word	0x0800c148
 8008684:	4631      	mov	r1, r6
 8008686:	4628      	mov	r0, r5
 8008688:	f002 f888 	bl	800a79c <__ratio>
 800868c:	ec59 8b10 	vmov	r8, r9, d0
 8008690:	ee10 0a10 	vmov	r0, s0
 8008694:	2200      	movs	r2, #0
 8008696:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800869a:	4649      	mov	r1, r9
 800869c:	f7f8 fa38 	bl	8000b10 <__aeabi_dcmple>
 80086a0:	2800      	cmp	r0, #0
 80086a2:	d07a      	beq.n	800879a <_strtod_l+0xa8a>
 80086a4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d04a      	beq.n	8008740 <_strtod_l+0xa30>
 80086aa:	4b95      	ldr	r3, [pc, #596]	; (8008900 <_strtod_l+0xbf0>)
 80086ac:	2200      	movs	r2, #0
 80086ae:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80086b2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8008900 <_strtod_l+0xbf0>
 80086b6:	f04f 0800 	mov.w	r8, #0
 80086ba:	4b92      	ldr	r3, [pc, #584]	; (8008904 <_strtod_l+0xbf4>)
 80086bc:	403b      	ands	r3, r7
 80086be:	930d      	str	r3, [sp, #52]	; 0x34
 80086c0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80086c2:	4b91      	ldr	r3, [pc, #580]	; (8008908 <_strtod_l+0xbf8>)
 80086c4:	429a      	cmp	r2, r3
 80086c6:	f040 80b0 	bne.w	800882a <_strtod_l+0xb1a>
 80086ca:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80086ce:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80086d2:	ec4b ab10 	vmov	d0, sl, fp
 80086d6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80086da:	f001 ff87 	bl	800a5ec <__ulp>
 80086de:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80086e2:	ec53 2b10 	vmov	r2, r3, d0
 80086e6:	f7f7 ff97 	bl	8000618 <__aeabi_dmul>
 80086ea:	4652      	mov	r2, sl
 80086ec:	465b      	mov	r3, fp
 80086ee:	f7f7 fddd 	bl	80002ac <__adddf3>
 80086f2:	460b      	mov	r3, r1
 80086f4:	4983      	ldr	r1, [pc, #524]	; (8008904 <_strtod_l+0xbf4>)
 80086f6:	4a85      	ldr	r2, [pc, #532]	; (800890c <_strtod_l+0xbfc>)
 80086f8:	4019      	ands	r1, r3
 80086fa:	4291      	cmp	r1, r2
 80086fc:	4682      	mov	sl, r0
 80086fe:	d960      	bls.n	80087c2 <_strtod_l+0xab2>
 8008700:	ee18 3a90 	vmov	r3, s17
 8008704:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8008708:	4293      	cmp	r3, r2
 800870a:	d104      	bne.n	8008716 <_strtod_l+0xa06>
 800870c:	ee18 3a10 	vmov	r3, s16
 8008710:	3301      	adds	r3, #1
 8008712:	f43f ad45 	beq.w	80081a0 <_strtod_l+0x490>
 8008716:	f8df b200 	ldr.w	fp, [pc, #512]	; 8008918 <_strtod_l+0xc08>
 800871a:	f04f 3aff 	mov.w	sl, #4294967295
 800871e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008720:	4620      	mov	r0, r4
 8008722:	f001 fc31 	bl	8009f88 <_Bfree>
 8008726:	9905      	ldr	r1, [sp, #20]
 8008728:	4620      	mov	r0, r4
 800872a:	f001 fc2d 	bl	8009f88 <_Bfree>
 800872e:	4631      	mov	r1, r6
 8008730:	4620      	mov	r0, r4
 8008732:	f001 fc29 	bl	8009f88 <_Bfree>
 8008736:	4629      	mov	r1, r5
 8008738:	4620      	mov	r0, r4
 800873a:	f001 fc25 	bl	8009f88 <_Bfree>
 800873e:	e61a      	b.n	8008376 <_strtod_l+0x666>
 8008740:	f1ba 0f00 	cmp.w	sl, #0
 8008744:	d11b      	bne.n	800877e <_strtod_l+0xa6e>
 8008746:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800874a:	b9f3      	cbnz	r3, 800878a <_strtod_l+0xa7a>
 800874c:	4b6c      	ldr	r3, [pc, #432]	; (8008900 <_strtod_l+0xbf0>)
 800874e:	2200      	movs	r2, #0
 8008750:	4640      	mov	r0, r8
 8008752:	4649      	mov	r1, r9
 8008754:	f7f8 f9d2 	bl	8000afc <__aeabi_dcmplt>
 8008758:	b9d0      	cbnz	r0, 8008790 <_strtod_l+0xa80>
 800875a:	4640      	mov	r0, r8
 800875c:	4649      	mov	r1, r9
 800875e:	4b6c      	ldr	r3, [pc, #432]	; (8008910 <_strtod_l+0xc00>)
 8008760:	2200      	movs	r2, #0
 8008762:	f7f7 ff59 	bl	8000618 <__aeabi_dmul>
 8008766:	4680      	mov	r8, r0
 8008768:	4689      	mov	r9, r1
 800876a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800876e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8008772:	9315      	str	r3, [sp, #84]	; 0x54
 8008774:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8008778:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800877c:	e79d      	b.n	80086ba <_strtod_l+0x9aa>
 800877e:	f1ba 0f01 	cmp.w	sl, #1
 8008782:	d102      	bne.n	800878a <_strtod_l+0xa7a>
 8008784:	2f00      	cmp	r7, #0
 8008786:	f43f ad83 	beq.w	8008290 <_strtod_l+0x580>
 800878a:	4b62      	ldr	r3, [pc, #392]	; (8008914 <_strtod_l+0xc04>)
 800878c:	2200      	movs	r2, #0
 800878e:	e78e      	b.n	80086ae <_strtod_l+0x99e>
 8008790:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8008910 <_strtod_l+0xc00>
 8008794:	f04f 0800 	mov.w	r8, #0
 8008798:	e7e7      	b.n	800876a <_strtod_l+0xa5a>
 800879a:	4b5d      	ldr	r3, [pc, #372]	; (8008910 <_strtod_l+0xc00>)
 800879c:	4640      	mov	r0, r8
 800879e:	4649      	mov	r1, r9
 80087a0:	2200      	movs	r2, #0
 80087a2:	f7f7 ff39 	bl	8000618 <__aeabi_dmul>
 80087a6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80087a8:	4680      	mov	r8, r0
 80087aa:	4689      	mov	r9, r1
 80087ac:	b933      	cbnz	r3, 80087bc <_strtod_l+0xaac>
 80087ae:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80087b2:	900e      	str	r0, [sp, #56]	; 0x38
 80087b4:	930f      	str	r3, [sp, #60]	; 0x3c
 80087b6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80087ba:	e7dd      	b.n	8008778 <_strtod_l+0xa68>
 80087bc:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 80087c0:	e7f9      	b.n	80087b6 <_strtod_l+0xaa6>
 80087c2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80087c6:	9b04      	ldr	r3, [sp, #16]
 80087c8:	2b00      	cmp	r3, #0
 80087ca:	d1a8      	bne.n	800871e <_strtod_l+0xa0e>
 80087cc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80087d0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80087d2:	0d1b      	lsrs	r3, r3, #20
 80087d4:	051b      	lsls	r3, r3, #20
 80087d6:	429a      	cmp	r2, r3
 80087d8:	d1a1      	bne.n	800871e <_strtod_l+0xa0e>
 80087da:	4640      	mov	r0, r8
 80087dc:	4649      	mov	r1, r9
 80087de:	f7f8 fa7b 	bl	8000cd8 <__aeabi_d2lz>
 80087e2:	f7f7 feeb 	bl	80005bc <__aeabi_l2d>
 80087e6:	4602      	mov	r2, r0
 80087e8:	460b      	mov	r3, r1
 80087ea:	4640      	mov	r0, r8
 80087ec:	4649      	mov	r1, r9
 80087ee:	f7f7 fd5b 	bl	80002a8 <__aeabi_dsub>
 80087f2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80087f4:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80087f8:	ea43 030a 	orr.w	r3, r3, sl
 80087fc:	4313      	orrs	r3, r2
 80087fe:	4680      	mov	r8, r0
 8008800:	4689      	mov	r9, r1
 8008802:	d055      	beq.n	80088b0 <_strtod_l+0xba0>
 8008804:	a336      	add	r3, pc, #216	; (adr r3, 80088e0 <_strtod_l+0xbd0>)
 8008806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800880a:	f7f8 f977 	bl	8000afc <__aeabi_dcmplt>
 800880e:	2800      	cmp	r0, #0
 8008810:	f47f acd0 	bne.w	80081b4 <_strtod_l+0x4a4>
 8008814:	a334      	add	r3, pc, #208	; (adr r3, 80088e8 <_strtod_l+0xbd8>)
 8008816:	e9d3 2300 	ldrd	r2, r3, [r3]
 800881a:	4640      	mov	r0, r8
 800881c:	4649      	mov	r1, r9
 800881e:	f7f8 f98b 	bl	8000b38 <__aeabi_dcmpgt>
 8008822:	2800      	cmp	r0, #0
 8008824:	f43f af7b 	beq.w	800871e <_strtod_l+0xa0e>
 8008828:	e4c4      	b.n	80081b4 <_strtod_l+0x4a4>
 800882a:	9b04      	ldr	r3, [sp, #16]
 800882c:	b333      	cbz	r3, 800887c <_strtod_l+0xb6c>
 800882e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008830:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008834:	d822      	bhi.n	800887c <_strtod_l+0xb6c>
 8008836:	a32e      	add	r3, pc, #184	; (adr r3, 80088f0 <_strtod_l+0xbe0>)
 8008838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800883c:	4640      	mov	r0, r8
 800883e:	4649      	mov	r1, r9
 8008840:	f7f8 f966 	bl	8000b10 <__aeabi_dcmple>
 8008844:	b1a0      	cbz	r0, 8008870 <_strtod_l+0xb60>
 8008846:	4649      	mov	r1, r9
 8008848:	4640      	mov	r0, r8
 800884a:	f7f8 f9bd 	bl	8000bc8 <__aeabi_d2uiz>
 800884e:	2801      	cmp	r0, #1
 8008850:	bf38      	it	cc
 8008852:	2001      	movcc	r0, #1
 8008854:	f7f7 fe66 	bl	8000524 <__aeabi_ui2d>
 8008858:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800885a:	4680      	mov	r8, r0
 800885c:	4689      	mov	r9, r1
 800885e:	bb23      	cbnz	r3, 80088aa <_strtod_l+0xb9a>
 8008860:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008864:	9010      	str	r0, [sp, #64]	; 0x40
 8008866:	9311      	str	r3, [sp, #68]	; 0x44
 8008868:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800886c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008870:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008872:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008874:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8008878:	1a9b      	subs	r3, r3, r2
 800887a:	9309      	str	r3, [sp, #36]	; 0x24
 800887c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008880:	eeb0 0a48 	vmov.f32	s0, s16
 8008884:	eef0 0a68 	vmov.f32	s1, s17
 8008888:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800888c:	f001 feae 	bl	800a5ec <__ulp>
 8008890:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008894:	ec53 2b10 	vmov	r2, r3, d0
 8008898:	f7f7 febe 	bl	8000618 <__aeabi_dmul>
 800889c:	ec53 2b18 	vmov	r2, r3, d8
 80088a0:	f7f7 fd04 	bl	80002ac <__adddf3>
 80088a4:	4682      	mov	sl, r0
 80088a6:	468b      	mov	fp, r1
 80088a8:	e78d      	b.n	80087c6 <_strtod_l+0xab6>
 80088aa:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 80088ae:	e7db      	b.n	8008868 <_strtod_l+0xb58>
 80088b0:	a311      	add	r3, pc, #68	; (adr r3, 80088f8 <_strtod_l+0xbe8>)
 80088b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80088b6:	f7f8 f921 	bl	8000afc <__aeabi_dcmplt>
 80088ba:	e7b2      	b.n	8008822 <_strtod_l+0xb12>
 80088bc:	2300      	movs	r3, #0
 80088be:	930a      	str	r3, [sp, #40]	; 0x28
 80088c0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80088c2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80088c4:	6013      	str	r3, [r2, #0]
 80088c6:	f7ff ba6b 	b.w	8007da0 <_strtod_l+0x90>
 80088ca:	2a65      	cmp	r2, #101	; 0x65
 80088cc:	f43f ab5f 	beq.w	8007f8e <_strtod_l+0x27e>
 80088d0:	2a45      	cmp	r2, #69	; 0x45
 80088d2:	f43f ab5c 	beq.w	8007f8e <_strtod_l+0x27e>
 80088d6:	2301      	movs	r3, #1
 80088d8:	f7ff bb94 	b.w	8008004 <_strtod_l+0x2f4>
 80088dc:	f3af 8000 	nop.w
 80088e0:	94a03595 	.word	0x94a03595
 80088e4:	3fdfffff 	.word	0x3fdfffff
 80088e8:	35afe535 	.word	0x35afe535
 80088ec:	3fe00000 	.word	0x3fe00000
 80088f0:	ffc00000 	.word	0xffc00000
 80088f4:	41dfffff 	.word	0x41dfffff
 80088f8:	94a03595 	.word	0x94a03595
 80088fc:	3fcfffff 	.word	0x3fcfffff
 8008900:	3ff00000 	.word	0x3ff00000
 8008904:	7ff00000 	.word	0x7ff00000
 8008908:	7fe00000 	.word	0x7fe00000
 800890c:	7c9fffff 	.word	0x7c9fffff
 8008910:	3fe00000 	.word	0x3fe00000
 8008914:	bff00000 	.word	0xbff00000
 8008918:	7fefffff 	.word	0x7fefffff

0800891c <_strtod_r>:
 800891c:	4b01      	ldr	r3, [pc, #4]	; (8008924 <_strtod_r+0x8>)
 800891e:	f7ff b9f7 	b.w	8007d10 <_strtod_l>
 8008922:	bf00      	nop
 8008924:	2000087c 	.word	0x2000087c

08008928 <_strtol_l.constprop.0>:
 8008928:	2b01      	cmp	r3, #1
 800892a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800892e:	d001      	beq.n	8008934 <_strtol_l.constprop.0+0xc>
 8008930:	2b24      	cmp	r3, #36	; 0x24
 8008932:	d906      	bls.n	8008942 <_strtol_l.constprop.0+0x1a>
 8008934:	f7fe fa76 	bl	8006e24 <__errno>
 8008938:	2316      	movs	r3, #22
 800893a:	6003      	str	r3, [r0, #0]
 800893c:	2000      	movs	r0, #0
 800893e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008942:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8008a28 <_strtol_l.constprop.0+0x100>
 8008946:	460d      	mov	r5, r1
 8008948:	462e      	mov	r6, r5
 800894a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800894e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8008952:	f017 0708 	ands.w	r7, r7, #8
 8008956:	d1f7      	bne.n	8008948 <_strtol_l.constprop.0+0x20>
 8008958:	2c2d      	cmp	r4, #45	; 0x2d
 800895a:	d132      	bne.n	80089c2 <_strtol_l.constprop.0+0x9a>
 800895c:	782c      	ldrb	r4, [r5, #0]
 800895e:	2701      	movs	r7, #1
 8008960:	1cb5      	adds	r5, r6, #2
 8008962:	2b00      	cmp	r3, #0
 8008964:	d05b      	beq.n	8008a1e <_strtol_l.constprop.0+0xf6>
 8008966:	2b10      	cmp	r3, #16
 8008968:	d109      	bne.n	800897e <_strtol_l.constprop.0+0x56>
 800896a:	2c30      	cmp	r4, #48	; 0x30
 800896c:	d107      	bne.n	800897e <_strtol_l.constprop.0+0x56>
 800896e:	782c      	ldrb	r4, [r5, #0]
 8008970:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008974:	2c58      	cmp	r4, #88	; 0x58
 8008976:	d14d      	bne.n	8008a14 <_strtol_l.constprop.0+0xec>
 8008978:	786c      	ldrb	r4, [r5, #1]
 800897a:	2310      	movs	r3, #16
 800897c:	3502      	adds	r5, #2
 800897e:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 8008982:	f108 38ff 	add.w	r8, r8, #4294967295
 8008986:	f04f 0c00 	mov.w	ip, #0
 800898a:	fbb8 f9f3 	udiv	r9, r8, r3
 800898e:	4666      	mov	r6, ip
 8008990:	fb03 8a19 	mls	sl, r3, r9, r8
 8008994:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 8008998:	f1be 0f09 	cmp.w	lr, #9
 800899c:	d816      	bhi.n	80089cc <_strtol_l.constprop.0+0xa4>
 800899e:	4674      	mov	r4, lr
 80089a0:	42a3      	cmp	r3, r4
 80089a2:	dd24      	ble.n	80089ee <_strtol_l.constprop.0+0xc6>
 80089a4:	f1bc 0f00 	cmp.w	ip, #0
 80089a8:	db1e      	blt.n	80089e8 <_strtol_l.constprop.0+0xc0>
 80089aa:	45b1      	cmp	r9, r6
 80089ac:	d31c      	bcc.n	80089e8 <_strtol_l.constprop.0+0xc0>
 80089ae:	d101      	bne.n	80089b4 <_strtol_l.constprop.0+0x8c>
 80089b0:	45a2      	cmp	sl, r4
 80089b2:	db19      	blt.n	80089e8 <_strtol_l.constprop.0+0xc0>
 80089b4:	fb06 4603 	mla	r6, r6, r3, r4
 80089b8:	f04f 0c01 	mov.w	ip, #1
 80089bc:	f815 4b01 	ldrb.w	r4, [r5], #1
 80089c0:	e7e8      	b.n	8008994 <_strtol_l.constprop.0+0x6c>
 80089c2:	2c2b      	cmp	r4, #43	; 0x2b
 80089c4:	bf04      	itt	eq
 80089c6:	782c      	ldrbeq	r4, [r5, #0]
 80089c8:	1cb5      	addeq	r5, r6, #2
 80089ca:	e7ca      	b.n	8008962 <_strtol_l.constprop.0+0x3a>
 80089cc:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 80089d0:	f1be 0f19 	cmp.w	lr, #25
 80089d4:	d801      	bhi.n	80089da <_strtol_l.constprop.0+0xb2>
 80089d6:	3c37      	subs	r4, #55	; 0x37
 80089d8:	e7e2      	b.n	80089a0 <_strtol_l.constprop.0+0x78>
 80089da:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 80089de:	f1be 0f19 	cmp.w	lr, #25
 80089e2:	d804      	bhi.n	80089ee <_strtol_l.constprop.0+0xc6>
 80089e4:	3c57      	subs	r4, #87	; 0x57
 80089e6:	e7db      	b.n	80089a0 <_strtol_l.constprop.0+0x78>
 80089e8:	f04f 3cff 	mov.w	ip, #4294967295
 80089ec:	e7e6      	b.n	80089bc <_strtol_l.constprop.0+0x94>
 80089ee:	f1bc 0f00 	cmp.w	ip, #0
 80089f2:	da05      	bge.n	8008a00 <_strtol_l.constprop.0+0xd8>
 80089f4:	2322      	movs	r3, #34	; 0x22
 80089f6:	6003      	str	r3, [r0, #0]
 80089f8:	4646      	mov	r6, r8
 80089fa:	b942      	cbnz	r2, 8008a0e <_strtol_l.constprop.0+0xe6>
 80089fc:	4630      	mov	r0, r6
 80089fe:	e79e      	b.n	800893e <_strtol_l.constprop.0+0x16>
 8008a00:	b107      	cbz	r7, 8008a04 <_strtol_l.constprop.0+0xdc>
 8008a02:	4276      	negs	r6, r6
 8008a04:	2a00      	cmp	r2, #0
 8008a06:	d0f9      	beq.n	80089fc <_strtol_l.constprop.0+0xd4>
 8008a08:	f1bc 0f00 	cmp.w	ip, #0
 8008a0c:	d000      	beq.n	8008a10 <_strtol_l.constprop.0+0xe8>
 8008a0e:	1e69      	subs	r1, r5, #1
 8008a10:	6011      	str	r1, [r2, #0]
 8008a12:	e7f3      	b.n	80089fc <_strtol_l.constprop.0+0xd4>
 8008a14:	2430      	movs	r4, #48	; 0x30
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d1b1      	bne.n	800897e <_strtol_l.constprop.0+0x56>
 8008a1a:	2308      	movs	r3, #8
 8008a1c:	e7af      	b.n	800897e <_strtol_l.constprop.0+0x56>
 8008a1e:	2c30      	cmp	r4, #48	; 0x30
 8008a20:	d0a5      	beq.n	800896e <_strtol_l.constprop.0+0x46>
 8008a22:	230a      	movs	r3, #10
 8008a24:	e7ab      	b.n	800897e <_strtol_l.constprop.0+0x56>
 8008a26:	bf00      	nop
 8008a28:	0800c171 	.word	0x0800c171

08008a2c <_strtol_r>:
 8008a2c:	f7ff bf7c 	b.w	8008928 <_strtol_l.constprop.0>

08008a30 <_vsiprintf_r>:
 8008a30:	b500      	push	{lr}
 8008a32:	b09b      	sub	sp, #108	; 0x6c
 8008a34:	9100      	str	r1, [sp, #0]
 8008a36:	9104      	str	r1, [sp, #16]
 8008a38:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008a3c:	9105      	str	r1, [sp, #20]
 8008a3e:	9102      	str	r1, [sp, #8]
 8008a40:	4905      	ldr	r1, [pc, #20]	; (8008a58 <_vsiprintf_r+0x28>)
 8008a42:	9103      	str	r1, [sp, #12]
 8008a44:	4669      	mov	r1, sp
 8008a46:	f002 f873 	bl	800ab30 <_svfiprintf_r>
 8008a4a:	9b00      	ldr	r3, [sp, #0]
 8008a4c:	2200      	movs	r2, #0
 8008a4e:	701a      	strb	r2, [r3, #0]
 8008a50:	b01b      	add	sp, #108	; 0x6c
 8008a52:	f85d fb04 	ldr.w	pc, [sp], #4
 8008a56:	bf00      	nop
 8008a58:	ffff0208 	.word	0xffff0208

08008a5c <vsiprintf>:
 8008a5c:	4613      	mov	r3, r2
 8008a5e:	460a      	mov	r2, r1
 8008a60:	4601      	mov	r1, r0
 8008a62:	4802      	ldr	r0, [pc, #8]	; (8008a6c <vsiprintf+0x10>)
 8008a64:	6800      	ldr	r0, [r0, #0]
 8008a66:	f7ff bfe3 	b.w	8008a30 <_vsiprintf_r>
 8008a6a:	bf00      	nop
 8008a6c:	20000814 	.word	0x20000814

08008a70 <_write_r>:
 8008a70:	b538      	push	{r3, r4, r5, lr}
 8008a72:	4d07      	ldr	r5, [pc, #28]	; (8008a90 <_write_r+0x20>)
 8008a74:	4604      	mov	r4, r0
 8008a76:	4608      	mov	r0, r1
 8008a78:	4611      	mov	r1, r2
 8008a7a:	2200      	movs	r2, #0
 8008a7c:	602a      	str	r2, [r5, #0]
 8008a7e:	461a      	mov	r2, r3
 8008a80:	f7fa f8cb 	bl	8002c1a <_write>
 8008a84:	1c43      	adds	r3, r0, #1
 8008a86:	d102      	bne.n	8008a8e <_write_r+0x1e>
 8008a88:	682b      	ldr	r3, [r5, #0]
 8008a8a:	b103      	cbz	r3, 8008a8e <_write_r+0x1e>
 8008a8c:	6023      	str	r3, [r4, #0]
 8008a8e:	bd38      	pop	{r3, r4, r5, pc}
 8008a90:	200010c0 	.word	0x200010c0

08008a94 <_close_r>:
 8008a94:	b538      	push	{r3, r4, r5, lr}
 8008a96:	4d06      	ldr	r5, [pc, #24]	; (8008ab0 <_close_r+0x1c>)
 8008a98:	2300      	movs	r3, #0
 8008a9a:	4604      	mov	r4, r0
 8008a9c:	4608      	mov	r0, r1
 8008a9e:	602b      	str	r3, [r5, #0]
 8008aa0:	f7fa f8d7 	bl	8002c52 <_close>
 8008aa4:	1c43      	adds	r3, r0, #1
 8008aa6:	d102      	bne.n	8008aae <_close_r+0x1a>
 8008aa8:	682b      	ldr	r3, [r5, #0]
 8008aaa:	b103      	cbz	r3, 8008aae <_close_r+0x1a>
 8008aac:	6023      	str	r3, [r4, #0]
 8008aae:	bd38      	pop	{r3, r4, r5, pc}
 8008ab0:	200010c0 	.word	0x200010c0

08008ab4 <quorem>:
 8008ab4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ab8:	6903      	ldr	r3, [r0, #16]
 8008aba:	690c      	ldr	r4, [r1, #16]
 8008abc:	42a3      	cmp	r3, r4
 8008abe:	4607      	mov	r7, r0
 8008ac0:	f2c0 8081 	blt.w	8008bc6 <quorem+0x112>
 8008ac4:	3c01      	subs	r4, #1
 8008ac6:	f101 0814 	add.w	r8, r1, #20
 8008aca:	f100 0514 	add.w	r5, r0, #20
 8008ace:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008ad2:	9301      	str	r3, [sp, #4]
 8008ad4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008ad8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008adc:	3301      	adds	r3, #1
 8008ade:	429a      	cmp	r2, r3
 8008ae0:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008ae4:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008ae8:	fbb2 f6f3 	udiv	r6, r2, r3
 8008aec:	d331      	bcc.n	8008b52 <quorem+0x9e>
 8008aee:	f04f 0e00 	mov.w	lr, #0
 8008af2:	4640      	mov	r0, r8
 8008af4:	46ac      	mov	ip, r5
 8008af6:	46f2      	mov	sl, lr
 8008af8:	f850 2b04 	ldr.w	r2, [r0], #4
 8008afc:	b293      	uxth	r3, r2
 8008afe:	fb06 e303 	mla	r3, r6, r3, lr
 8008b02:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008b06:	b29b      	uxth	r3, r3
 8008b08:	ebaa 0303 	sub.w	r3, sl, r3
 8008b0c:	f8dc a000 	ldr.w	sl, [ip]
 8008b10:	0c12      	lsrs	r2, r2, #16
 8008b12:	fa13 f38a 	uxtah	r3, r3, sl
 8008b16:	fb06 e202 	mla	r2, r6, r2, lr
 8008b1a:	9300      	str	r3, [sp, #0]
 8008b1c:	9b00      	ldr	r3, [sp, #0]
 8008b1e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008b22:	b292      	uxth	r2, r2
 8008b24:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008b28:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008b2c:	f8bd 3000 	ldrh.w	r3, [sp]
 8008b30:	4581      	cmp	r9, r0
 8008b32:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008b36:	f84c 3b04 	str.w	r3, [ip], #4
 8008b3a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008b3e:	d2db      	bcs.n	8008af8 <quorem+0x44>
 8008b40:	f855 300b 	ldr.w	r3, [r5, fp]
 8008b44:	b92b      	cbnz	r3, 8008b52 <quorem+0x9e>
 8008b46:	9b01      	ldr	r3, [sp, #4]
 8008b48:	3b04      	subs	r3, #4
 8008b4a:	429d      	cmp	r5, r3
 8008b4c:	461a      	mov	r2, r3
 8008b4e:	d32e      	bcc.n	8008bae <quorem+0xfa>
 8008b50:	613c      	str	r4, [r7, #16]
 8008b52:	4638      	mov	r0, r7
 8008b54:	f001 fca4 	bl	800a4a0 <__mcmp>
 8008b58:	2800      	cmp	r0, #0
 8008b5a:	db24      	blt.n	8008ba6 <quorem+0xf2>
 8008b5c:	3601      	adds	r6, #1
 8008b5e:	4628      	mov	r0, r5
 8008b60:	f04f 0c00 	mov.w	ip, #0
 8008b64:	f858 2b04 	ldr.w	r2, [r8], #4
 8008b68:	f8d0 e000 	ldr.w	lr, [r0]
 8008b6c:	b293      	uxth	r3, r2
 8008b6e:	ebac 0303 	sub.w	r3, ip, r3
 8008b72:	0c12      	lsrs	r2, r2, #16
 8008b74:	fa13 f38e 	uxtah	r3, r3, lr
 8008b78:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008b7c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008b80:	b29b      	uxth	r3, r3
 8008b82:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008b86:	45c1      	cmp	r9, r8
 8008b88:	f840 3b04 	str.w	r3, [r0], #4
 8008b8c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008b90:	d2e8      	bcs.n	8008b64 <quorem+0xb0>
 8008b92:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008b96:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008b9a:	b922      	cbnz	r2, 8008ba6 <quorem+0xf2>
 8008b9c:	3b04      	subs	r3, #4
 8008b9e:	429d      	cmp	r5, r3
 8008ba0:	461a      	mov	r2, r3
 8008ba2:	d30a      	bcc.n	8008bba <quorem+0x106>
 8008ba4:	613c      	str	r4, [r7, #16]
 8008ba6:	4630      	mov	r0, r6
 8008ba8:	b003      	add	sp, #12
 8008baa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008bae:	6812      	ldr	r2, [r2, #0]
 8008bb0:	3b04      	subs	r3, #4
 8008bb2:	2a00      	cmp	r2, #0
 8008bb4:	d1cc      	bne.n	8008b50 <quorem+0x9c>
 8008bb6:	3c01      	subs	r4, #1
 8008bb8:	e7c7      	b.n	8008b4a <quorem+0x96>
 8008bba:	6812      	ldr	r2, [r2, #0]
 8008bbc:	3b04      	subs	r3, #4
 8008bbe:	2a00      	cmp	r2, #0
 8008bc0:	d1f0      	bne.n	8008ba4 <quorem+0xf0>
 8008bc2:	3c01      	subs	r4, #1
 8008bc4:	e7eb      	b.n	8008b9e <quorem+0xea>
 8008bc6:	2000      	movs	r0, #0
 8008bc8:	e7ee      	b.n	8008ba8 <quorem+0xf4>
 8008bca:	0000      	movs	r0, r0
 8008bcc:	0000      	movs	r0, r0
	...

08008bd0 <_dtoa_r>:
 8008bd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008bd4:	ed2d 8b04 	vpush	{d8-d9}
 8008bd8:	ec57 6b10 	vmov	r6, r7, d0
 8008bdc:	b093      	sub	sp, #76	; 0x4c
 8008bde:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008be0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008be4:	9106      	str	r1, [sp, #24]
 8008be6:	ee10 aa10 	vmov	sl, s0
 8008bea:	4604      	mov	r4, r0
 8008bec:	9209      	str	r2, [sp, #36]	; 0x24
 8008bee:	930c      	str	r3, [sp, #48]	; 0x30
 8008bf0:	46bb      	mov	fp, r7
 8008bf2:	b975      	cbnz	r5, 8008c12 <_dtoa_r+0x42>
 8008bf4:	2010      	movs	r0, #16
 8008bf6:	f001 f95f 	bl	8009eb8 <malloc>
 8008bfa:	4602      	mov	r2, r0
 8008bfc:	6260      	str	r0, [r4, #36]	; 0x24
 8008bfe:	b920      	cbnz	r0, 8008c0a <_dtoa_r+0x3a>
 8008c00:	4ba7      	ldr	r3, [pc, #668]	; (8008ea0 <_dtoa_r+0x2d0>)
 8008c02:	21ea      	movs	r1, #234	; 0xea
 8008c04:	48a7      	ldr	r0, [pc, #668]	; (8008ea4 <_dtoa_r+0x2d4>)
 8008c06:	f002 fcd7 	bl	800b5b8 <__assert_func>
 8008c0a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008c0e:	6005      	str	r5, [r0, #0]
 8008c10:	60c5      	str	r5, [r0, #12]
 8008c12:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c14:	6819      	ldr	r1, [r3, #0]
 8008c16:	b151      	cbz	r1, 8008c2e <_dtoa_r+0x5e>
 8008c18:	685a      	ldr	r2, [r3, #4]
 8008c1a:	604a      	str	r2, [r1, #4]
 8008c1c:	2301      	movs	r3, #1
 8008c1e:	4093      	lsls	r3, r2
 8008c20:	608b      	str	r3, [r1, #8]
 8008c22:	4620      	mov	r0, r4
 8008c24:	f001 f9b0 	bl	8009f88 <_Bfree>
 8008c28:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008c2a:	2200      	movs	r2, #0
 8008c2c:	601a      	str	r2, [r3, #0]
 8008c2e:	1e3b      	subs	r3, r7, #0
 8008c30:	bfaa      	itet	ge
 8008c32:	2300      	movge	r3, #0
 8008c34:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8008c38:	f8c8 3000 	strge.w	r3, [r8]
 8008c3c:	4b9a      	ldr	r3, [pc, #616]	; (8008ea8 <_dtoa_r+0x2d8>)
 8008c3e:	bfbc      	itt	lt
 8008c40:	2201      	movlt	r2, #1
 8008c42:	f8c8 2000 	strlt.w	r2, [r8]
 8008c46:	ea33 030b 	bics.w	r3, r3, fp
 8008c4a:	d11b      	bne.n	8008c84 <_dtoa_r+0xb4>
 8008c4c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008c4e:	f242 730f 	movw	r3, #9999	; 0x270f
 8008c52:	6013      	str	r3, [r2, #0]
 8008c54:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008c58:	4333      	orrs	r3, r6
 8008c5a:	f000 8592 	beq.w	8009782 <_dtoa_r+0xbb2>
 8008c5e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008c60:	b963      	cbnz	r3, 8008c7c <_dtoa_r+0xac>
 8008c62:	4b92      	ldr	r3, [pc, #584]	; (8008eac <_dtoa_r+0x2dc>)
 8008c64:	e022      	b.n	8008cac <_dtoa_r+0xdc>
 8008c66:	4b92      	ldr	r3, [pc, #584]	; (8008eb0 <_dtoa_r+0x2e0>)
 8008c68:	9301      	str	r3, [sp, #4]
 8008c6a:	3308      	adds	r3, #8
 8008c6c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8008c6e:	6013      	str	r3, [r2, #0]
 8008c70:	9801      	ldr	r0, [sp, #4]
 8008c72:	b013      	add	sp, #76	; 0x4c
 8008c74:	ecbd 8b04 	vpop	{d8-d9}
 8008c78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008c7c:	4b8b      	ldr	r3, [pc, #556]	; (8008eac <_dtoa_r+0x2dc>)
 8008c7e:	9301      	str	r3, [sp, #4]
 8008c80:	3303      	adds	r3, #3
 8008c82:	e7f3      	b.n	8008c6c <_dtoa_r+0x9c>
 8008c84:	2200      	movs	r2, #0
 8008c86:	2300      	movs	r3, #0
 8008c88:	4650      	mov	r0, sl
 8008c8a:	4659      	mov	r1, fp
 8008c8c:	f7f7 ff2c 	bl	8000ae8 <__aeabi_dcmpeq>
 8008c90:	ec4b ab19 	vmov	d9, sl, fp
 8008c94:	4680      	mov	r8, r0
 8008c96:	b158      	cbz	r0, 8008cb0 <_dtoa_r+0xe0>
 8008c98:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008c9a:	2301      	movs	r3, #1
 8008c9c:	6013      	str	r3, [r2, #0]
 8008c9e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008ca0:	2b00      	cmp	r3, #0
 8008ca2:	f000 856b 	beq.w	800977c <_dtoa_r+0xbac>
 8008ca6:	4883      	ldr	r0, [pc, #524]	; (8008eb4 <_dtoa_r+0x2e4>)
 8008ca8:	6018      	str	r0, [r3, #0]
 8008caa:	1e43      	subs	r3, r0, #1
 8008cac:	9301      	str	r3, [sp, #4]
 8008cae:	e7df      	b.n	8008c70 <_dtoa_r+0xa0>
 8008cb0:	ec4b ab10 	vmov	d0, sl, fp
 8008cb4:	aa10      	add	r2, sp, #64	; 0x40
 8008cb6:	a911      	add	r1, sp, #68	; 0x44
 8008cb8:	4620      	mov	r0, r4
 8008cba:	f001 fd13 	bl	800a6e4 <__d2b>
 8008cbe:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8008cc2:	ee08 0a10 	vmov	s16, r0
 8008cc6:	2d00      	cmp	r5, #0
 8008cc8:	f000 8084 	beq.w	8008dd4 <_dtoa_r+0x204>
 8008ccc:	ee19 3a90 	vmov	r3, s19
 8008cd0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008cd4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8008cd8:	4656      	mov	r6, sl
 8008cda:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8008cde:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008ce2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8008ce6:	4b74      	ldr	r3, [pc, #464]	; (8008eb8 <_dtoa_r+0x2e8>)
 8008ce8:	2200      	movs	r2, #0
 8008cea:	4630      	mov	r0, r6
 8008cec:	4639      	mov	r1, r7
 8008cee:	f7f7 fadb 	bl	80002a8 <__aeabi_dsub>
 8008cf2:	a365      	add	r3, pc, #404	; (adr r3, 8008e88 <_dtoa_r+0x2b8>)
 8008cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008cf8:	f7f7 fc8e 	bl	8000618 <__aeabi_dmul>
 8008cfc:	a364      	add	r3, pc, #400	; (adr r3, 8008e90 <_dtoa_r+0x2c0>)
 8008cfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d02:	f7f7 fad3 	bl	80002ac <__adddf3>
 8008d06:	4606      	mov	r6, r0
 8008d08:	4628      	mov	r0, r5
 8008d0a:	460f      	mov	r7, r1
 8008d0c:	f7f7 fc1a 	bl	8000544 <__aeabi_i2d>
 8008d10:	a361      	add	r3, pc, #388	; (adr r3, 8008e98 <_dtoa_r+0x2c8>)
 8008d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d16:	f7f7 fc7f 	bl	8000618 <__aeabi_dmul>
 8008d1a:	4602      	mov	r2, r0
 8008d1c:	460b      	mov	r3, r1
 8008d1e:	4630      	mov	r0, r6
 8008d20:	4639      	mov	r1, r7
 8008d22:	f7f7 fac3 	bl	80002ac <__adddf3>
 8008d26:	4606      	mov	r6, r0
 8008d28:	460f      	mov	r7, r1
 8008d2a:	f7f7 ff25 	bl	8000b78 <__aeabi_d2iz>
 8008d2e:	2200      	movs	r2, #0
 8008d30:	9000      	str	r0, [sp, #0]
 8008d32:	2300      	movs	r3, #0
 8008d34:	4630      	mov	r0, r6
 8008d36:	4639      	mov	r1, r7
 8008d38:	f7f7 fee0 	bl	8000afc <__aeabi_dcmplt>
 8008d3c:	b150      	cbz	r0, 8008d54 <_dtoa_r+0x184>
 8008d3e:	9800      	ldr	r0, [sp, #0]
 8008d40:	f7f7 fc00 	bl	8000544 <__aeabi_i2d>
 8008d44:	4632      	mov	r2, r6
 8008d46:	463b      	mov	r3, r7
 8008d48:	f7f7 fece 	bl	8000ae8 <__aeabi_dcmpeq>
 8008d4c:	b910      	cbnz	r0, 8008d54 <_dtoa_r+0x184>
 8008d4e:	9b00      	ldr	r3, [sp, #0]
 8008d50:	3b01      	subs	r3, #1
 8008d52:	9300      	str	r3, [sp, #0]
 8008d54:	9b00      	ldr	r3, [sp, #0]
 8008d56:	2b16      	cmp	r3, #22
 8008d58:	d85a      	bhi.n	8008e10 <_dtoa_r+0x240>
 8008d5a:	9a00      	ldr	r2, [sp, #0]
 8008d5c:	4b57      	ldr	r3, [pc, #348]	; (8008ebc <_dtoa_r+0x2ec>)
 8008d5e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008d66:	ec51 0b19 	vmov	r0, r1, d9
 8008d6a:	f7f7 fec7 	bl	8000afc <__aeabi_dcmplt>
 8008d6e:	2800      	cmp	r0, #0
 8008d70:	d050      	beq.n	8008e14 <_dtoa_r+0x244>
 8008d72:	9b00      	ldr	r3, [sp, #0]
 8008d74:	3b01      	subs	r3, #1
 8008d76:	9300      	str	r3, [sp, #0]
 8008d78:	2300      	movs	r3, #0
 8008d7a:	930b      	str	r3, [sp, #44]	; 0x2c
 8008d7c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8008d7e:	1b5d      	subs	r5, r3, r5
 8008d80:	1e6b      	subs	r3, r5, #1
 8008d82:	9305      	str	r3, [sp, #20]
 8008d84:	bf45      	ittet	mi
 8008d86:	f1c5 0301 	rsbmi	r3, r5, #1
 8008d8a:	9304      	strmi	r3, [sp, #16]
 8008d8c:	2300      	movpl	r3, #0
 8008d8e:	2300      	movmi	r3, #0
 8008d90:	bf4c      	ite	mi
 8008d92:	9305      	strmi	r3, [sp, #20]
 8008d94:	9304      	strpl	r3, [sp, #16]
 8008d96:	9b00      	ldr	r3, [sp, #0]
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	db3d      	blt.n	8008e18 <_dtoa_r+0x248>
 8008d9c:	9b05      	ldr	r3, [sp, #20]
 8008d9e:	9a00      	ldr	r2, [sp, #0]
 8008da0:	920a      	str	r2, [sp, #40]	; 0x28
 8008da2:	4413      	add	r3, r2
 8008da4:	9305      	str	r3, [sp, #20]
 8008da6:	2300      	movs	r3, #0
 8008da8:	9307      	str	r3, [sp, #28]
 8008daa:	9b06      	ldr	r3, [sp, #24]
 8008dac:	2b09      	cmp	r3, #9
 8008dae:	f200 8089 	bhi.w	8008ec4 <_dtoa_r+0x2f4>
 8008db2:	2b05      	cmp	r3, #5
 8008db4:	bfc4      	itt	gt
 8008db6:	3b04      	subgt	r3, #4
 8008db8:	9306      	strgt	r3, [sp, #24]
 8008dba:	9b06      	ldr	r3, [sp, #24]
 8008dbc:	f1a3 0302 	sub.w	r3, r3, #2
 8008dc0:	bfcc      	ite	gt
 8008dc2:	2500      	movgt	r5, #0
 8008dc4:	2501      	movle	r5, #1
 8008dc6:	2b03      	cmp	r3, #3
 8008dc8:	f200 8087 	bhi.w	8008eda <_dtoa_r+0x30a>
 8008dcc:	e8df f003 	tbb	[pc, r3]
 8008dd0:	59383a2d 	.word	0x59383a2d
 8008dd4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8008dd8:	441d      	add	r5, r3
 8008dda:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008dde:	2b20      	cmp	r3, #32
 8008de0:	bfc1      	itttt	gt
 8008de2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008de6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8008dea:	fa0b f303 	lslgt.w	r3, fp, r3
 8008dee:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008df2:	bfda      	itte	le
 8008df4:	f1c3 0320 	rsble	r3, r3, #32
 8008df8:	fa06 f003 	lslle.w	r0, r6, r3
 8008dfc:	4318      	orrgt	r0, r3
 8008dfe:	f7f7 fb91 	bl	8000524 <__aeabi_ui2d>
 8008e02:	2301      	movs	r3, #1
 8008e04:	4606      	mov	r6, r0
 8008e06:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008e0a:	3d01      	subs	r5, #1
 8008e0c:	930e      	str	r3, [sp, #56]	; 0x38
 8008e0e:	e76a      	b.n	8008ce6 <_dtoa_r+0x116>
 8008e10:	2301      	movs	r3, #1
 8008e12:	e7b2      	b.n	8008d7a <_dtoa_r+0x1aa>
 8008e14:	900b      	str	r0, [sp, #44]	; 0x2c
 8008e16:	e7b1      	b.n	8008d7c <_dtoa_r+0x1ac>
 8008e18:	9b04      	ldr	r3, [sp, #16]
 8008e1a:	9a00      	ldr	r2, [sp, #0]
 8008e1c:	1a9b      	subs	r3, r3, r2
 8008e1e:	9304      	str	r3, [sp, #16]
 8008e20:	4253      	negs	r3, r2
 8008e22:	9307      	str	r3, [sp, #28]
 8008e24:	2300      	movs	r3, #0
 8008e26:	930a      	str	r3, [sp, #40]	; 0x28
 8008e28:	e7bf      	b.n	8008daa <_dtoa_r+0x1da>
 8008e2a:	2300      	movs	r3, #0
 8008e2c:	9308      	str	r3, [sp, #32]
 8008e2e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e30:	2b00      	cmp	r3, #0
 8008e32:	dc55      	bgt.n	8008ee0 <_dtoa_r+0x310>
 8008e34:	2301      	movs	r3, #1
 8008e36:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008e3a:	461a      	mov	r2, r3
 8008e3c:	9209      	str	r2, [sp, #36]	; 0x24
 8008e3e:	e00c      	b.n	8008e5a <_dtoa_r+0x28a>
 8008e40:	2301      	movs	r3, #1
 8008e42:	e7f3      	b.n	8008e2c <_dtoa_r+0x25c>
 8008e44:	2300      	movs	r3, #0
 8008e46:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008e48:	9308      	str	r3, [sp, #32]
 8008e4a:	9b00      	ldr	r3, [sp, #0]
 8008e4c:	4413      	add	r3, r2
 8008e4e:	9302      	str	r3, [sp, #8]
 8008e50:	3301      	adds	r3, #1
 8008e52:	2b01      	cmp	r3, #1
 8008e54:	9303      	str	r3, [sp, #12]
 8008e56:	bfb8      	it	lt
 8008e58:	2301      	movlt	r3, #1
 8008e5a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008e5c:	2200      	movs	r2, #0
 8008e5e:	6042      	str	r2, [r0, #4]
 8008e60:	2204      	movs	r2, #4
 8008e62:	f102 0614 	add.w	r6, r2, #20
 8008e66:	429e      	cmp	r6, r3
 8008e68:	6841      	ldr	r1, [r0, #4]
 8008e6a:	d93d      	bls.n	8008ee8 <_dtoa_r+0x318>
 8008e6c:	4620      	mov	r0, r4
 8008e6e:	f001 f84b 	bl	8009f08 <_Balloc>
 8008e72:	9001      	str	r0, [sp, #4]
 8008e74:	2800      	cmp	r0, #0
 8008e76:	d13b      	bne.n	8008ef0 <_dtoa_r+0x320>
 8008e78:	4b11      	ldr	r3, [pc, #68]	; (8008ec0 <_dtoa_r+0x2f0>)
 8008e7a:	4602      	mov	r2, r0
 8008e7c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8008e80:	e6c0      	b.n	8008c04 <_dtoa_r+0x34>
 8008e82:	2301      	movs	r3, #1
 8008e84:	e7df      	b.n	8008e46 <_dtoa_r+0x276>
 8008e86:	bf00      	nop
 8008e88:	636f4361 	.word	0x636f4361
 8008e8c:	3fd287a7 	.word	0x3fd287a7
 8008e90:	8b60c8b3 	.word	0x8b60c8b3
 8008e94:	3fc68a28 	.word	0x3fc68a28
 8008e98:	509f79fb 	.word	0x509f79fb
 8008e9c:	3fd34413 	.word	0x3fd34413
 8008ea0:	0800c27e 	.word	0x0800c27e
 8008ea4:	0800c295 	.word	0x0800c295
 8008ea8:	7ff00000 	.word	0x7ff00000
 8008eac:	0800c27a 	.word	0x0800c27a
 8008eb0:	0800c271 	.word	0x0800c271
 8008eb4:	0800c4ea 	.word	0x0800c4ea
 8008eb8:	3ff80000 	.word	0x3ff80000
 8008ebc:	0800c400 	.word	0x0800c400
 8008ec0:	0800c2f0 	.word	0x0800c2f0
 8008ec4:	2501      	movs	r5, #1
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	9306      	str	r3, [sp, #24]
 8008eca:	9508      	str	r5, [sp, #32]
 8008ecc:	f04f 33ff 	mov.w	r3, #4294967295
 8008ed0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008ed4:	2200      	movs	r2, #0
 8008ed6:	2312      	movs	r3, #18
 8008ed8:	e7b0      	b.n	8008e3c <_dtoa_r+0x26c>
 8008eda:	2301      	movs	r3, #1
 8008edc:	9308      	str	r3, [sp, #32]
 8008ede:	e7f5      	b.n	8008ecc <_dtoa_r+0x2fc>
 8008ee0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ee2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8008ee6:	e7b8      	b.n	8008e5a <_dtoa_r+0x28a>
 8008ee8:	3101      	adds	r1, #1
 8008eea:	6041      	str	r1, [r0, #4]
 8008eec:	0052      	lsls	r2, r2, #1
 8008eee:	e7b8      	b.n	8008e62 <_dtoa_r+0x292>
 8008ef0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008ef2:	9a01      	ldr	r2, [sp, #4]
 8008ef4:	601a      	str	r2, [r3, #0]
 8008ef6:	9b03      	ldr	r3, [sp, #12]
 8008ef8:	2b0e      	cmp	r3, #14
 8008efa:	f200 809d 	bhi.w	8009038 <_dtoa_r+0x468>
 8008efe:	2d00      	cmp	r5, #0
 8008f00:	f000 809a 	beq.w	8009038 <_dtoa_r+0x468>
 8008f04:	9b00      	ldr	r3, [sp, #0]
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	dd32      	ble.n	8008f70 <_dtoa_r+0x3a0>
 8008f0a:	4ab7      	ldr	r2, [pc, #732]	; (80091e8 <_dtoa_r+0x618>)
 8008f0c:	f003 030f 	and.w	r3, r3, #15
 8008f10:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008f14:	e9d3 8900 	ldrd	r8, r9, [r3]
 8008f18:	9b00      	ldr	r3, [sp, #0]
 8008f1a:	05d8      	lsls	r0, r3, #23
 8008f1c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8008f20:	d516      	bpl.n	8008f50 <_dtoa_r+0x380>
 8008f22:	4bb2      	ldr	r3, [pc, #712]	; (80091ec <_dtoa_r+0x61c>)
 8008f24:	ec51 0b19 	vmov	r0, r1, d9
 8008f28:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008f2c:	f7f7 fc9e 	bl	800086c <__aeabi_ddiv>
 8008f30:	f007 070f 	and.w	r7, r7, #15
 8008f34:	4682      	mov	sl, r0
 8008f36:	468b      	mov	fp, r1
 8008f38:	2503      	movs	r5, #3
 8008f3a:	4eac      	ldr	r6, [pc, #688]	; (80091ec <_dtoa_r+0x61c>)
 8008f3c:	b957      	cbnz	r7, 8008f54 <_dtoa_r+0x384>
 8008f3e:	4642      	mov	r2, r8
 8008f40:	464b      	mov	r3, r9
 8008f42:	4650      	mov	r0, sl
 8008f44:	4659      	mov	r1, fp
 8008f46:	f7f7 fc91 	bl	800086c <__aeabi_ddiv>
 8008f4a:	4682      	mov	sl, r0
 8008f4c:	468b      	mov	fp, r1
 8008f4e:	e028      	b.n	8008fa2 <_dtoa_r+0x3d2>
 8008f50:	2502      	movs	r5, #2
 8008f52:	e7f2      	b.n	8008f3a <_dtoa_r+0x36a>
 8008f54:	07f9      	lsls	r1, r7, #31
 8008f56:	d508      	bpl.n	8008f6a <_dtoa_r+0x39a>
 8008f58:	4640      	mov	r0, r8
 8008f5a:	4649      	mov	r1, r9
 8008f5c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008f60:	f7f7 fb5a 	bl	8000618 <__aeabi_dmul>
 8008f64:	3501      	adds	r5, #1
 8008f66:	4680      	mov	r8, r0
 8008f68:	4689      	mov	r9, r1
 8008f6a:	107f      	asrs	r7, r7, #1
 8008f6c:	3608      	adds	r6, #8
 8008f6e:	e7e5      	b.n	8008f3c <_dtoa_r+0x36c>
 8008f70:	f000 809b 	beq.w	80090aa <_dtoa_r+0x4da>
 8008f74:	9b00      	ldr	r3, [sp, #0]
 8008f76:	4f9d      	ldr	r7, [pc, #628]	; (80091ec <_dtoa_r+0x61c>)
 8008f78:	425e      	negs	r6, r3
 8008f7a:	4b9b      	ldr	r3, [pc, #620]	; (80091e8 <_dtoa_r+0x618>)
 8008f7c:	f006 020f 	and.w	r2, r6, #15
 8008f80:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008f84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f88:	ec51 0b19 	vmov	r0, r1, d9
 8008f8c:	f7f7 fb44 	bl	8000618 <__aeabi_dmul>
 8008f90:	1136      	asrs	r6, r6, #4
 8008f92:	4682      	mov	sl, r0
 8008f94:	468b      	mov	fp, r1
 8008f96:	2300      	movs	r3, #0
 8008f98:	2502      	movs	r5, #2
 8008f9a:	2e00      	cmp	r6, #0
 8008f9c:	d17a      	bne.n	8009094 <_dtoa_r+0x4c4>
 8008f9e:	2b00      	cmp	r3, #0
 8008fa0:	d1d3      	bne.n	8008f4a <_dtoa_r+0x37a>
 8008fa2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	f000 8082 	beq.w	80090ae <_dtoa_r+0x4de>
 8008faa:	4b91      	ldr	r3, [pc, #580]	; (80091f0 <_dtoa_r+0x620>)
 8008fac:	2200      	movs	r2, #0
 8008fae:	4650      	mov	r0, sl
 8008fb0:	4659      	mov	r1, fp
 8008fb2:	f7f7 fda3 	bl	8000afc <__aeabi_dcmplt>
 8008fb6:	2800      	cmp	r0, #0
 8008fb8:	d079      	beq.n	80090ae <_dtoa_r+0x4de>
 8008fba:	9b03      	ldr	r3, [sp, #12]
 8008fbc:	2b00      	cmp	r3, #0
 8008fbe:	d076      	beq.n	80090ae <_dtoa_r+0x4de>
 8008fc0:	9b02      	ldr	r3, [sp, #8]
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	dd36      	ble.n	8009034 <_dtoa_r+0x464>
 8008fc6:	9b00      	ldr	r3, [sp, #0]
 8008fc8:	4650      	mov	r0, sl
 8008fca:	4659      	mov	r1, fp
 8008fcc:	1e5f      	subs	r7, r3, #1
 8008fce:	2200      	movs	r2, #0
 8008fd0:	4b88      	ldr	r3, [pc, #544]	; (80091f4 <_dtoa_r+0x624>)
 8008fd2:	f7f7 fb21 	bl	8000618 <__aeabi_dmul>
 8008fd6:	9e02      	ldr	r6, [sp, #8]
 8008fd8:	4682      	mov	sl, r0
 8008fda:	468b      	mov	fp, r1
 8008fdc:	3501      	adds	r5, #1
 8008fde:	4628      	mov	r0, r5
 8008fe0:	f7f7 fab0 	bl	8000544 <__aeabi_i2d>
 8008fe4:	4652      	mov	r2, sl
 8008fe6:	465b      	mov	r3, fp
 8008fe8:	f7f7 fb16 	bl	8000618 <__aeabi_dmul>
 8008fec:	4b82      	ldr	r3, [pc, #520]	; (80091f8 <_dtoa_r+0x628>)
 8008fee:	2200      	movs	r2, #0
 8008ff0:	f7f7 f95c 	bl	80002ac <__adddf3>
 8008ff4:	46d0      	mov	r8, sl
 8008ff6:	46d9      	mov	r9, fp
 8008ff8:	4682      	mov	sl, r0
 8008ffa:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8008ffe:	2e00      	cmp	r6, #0
 8009000:	d158      	bne.n	80090b4 <_dtoa_r+0x4e4>
 8009002:	4b7e      	ldr	r3, [pc, #504]	; (80091fc <_dtoa_r+0x62c>)
 8009004:	2200      	movs	r2, #0
 8009006:	4640      	mov	r0, r8
 8009008:	4649      	mov	r1, r9
 800900a:	f7f7 f94d 	bl	80002a8 <__aeabi_dsub>
 800900e:	4652      	mov	r2, sl
 8009010:	465b      	mov	r3, fp
 8009012:	4680      	mov	r8, r0
 8009014:	4689      	mov	r9, r1
 8009016:	f7f7 fd8f 	bl	8000b38 <__aeabi_dcmpgt>
 800901a:	2800      	cmp	r0, #0
 800901c:	f040 8295 	bne.w	800954a <_dtoa_r+0x97a>
 8009020:	4652      	mov	r2, sl
 8009022:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8009026:	4640      	mov	r0, r8
 8009028:	4649      	mov	r1, r9
 800902a:	f7f7 fd67 	bl	8000afc <__aeabi_dcmplt>
 800902e:	2800      	cmp	r0, #0
 8009030:	f040 8289 	bne.w	8009546 <_dtoa_r+0x976>
 8009034:	ec5b ab19 	vmov	sl, fp, d9
 8009038:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800903a:	2b00      	cmp	r3, #0
 800903c:	f2c0 8148 	blt.w	80092d0 <_dtoa_r+0x700>
 8009040:	9a00      	ldr	r2, [sp, #0]
 8009042:	2a0e      	cmp	r2, #14
 8009044:	f300 8144 	bgt.w	80092d0 <_dtoa_r+0x700>
 8009048:	4b67      	ldr	r3, [pc, #412]	; (80091e8 <_dtoa_r+0x618>)
 800904a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800904e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009052:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009054:	2b00      	cmp	r3, #0
 8009056:	f280 80d5 	bge.w	8009204 <_dtoa_r+0x634>
 800905a:	9b03      	ldr	r3, [sp, #12]
 800905c:	2b00      	cmp	r3, #0
 800905e:	f300 80d1 	bgt.w	8009204 <_dtoa_r+0x634>
 8009062:	f040 826f 	bne.w	8009544 <_dtoa_r+0x974>
 8009066:	4b65      	ldr	r3, [pc, #404]	; (80091fc <_dtoa_r+0x62c>)
 8009068:	2200      	movs	r2, #0
 800906a:	4640      	mov	r0, r8
 800906c:	4649      	mov	r1, r9
 800906e:	f7f7 fad3 	bl	8000618 <__aeabi_dmul>
 8009072:	4652      	mov	r2, sl
 8009074:	465b      	mov	r3, fp
 8009076:	f7f7 fd55 	bl	8000b24 <__aeabi_dcmpge>
 800907a:	9e03      	ldr	r6, [sp, #12]
 800907c:	4637      	mov	r7, r6
 800907e:	2800      	cmp	r0, #0
 8009080:	f040 8245 	bne.w	800950e <_dtoa_r+0x93e>
 8009084:	9d01      	ldr	r5, [sp, #4]
 8009086:	2331      	movs	r3, #49	; 0x31
 8009088:	f805 3b01 	strb.w	r3, [r5], #1
 800908c:	9b00      	ldr	r3, [sp, #0]
 800908e:	3301      	adds	r3, #1
 8009090:	9300      	str	r3, [sp, #0]
 8009092:	e240      	b.n	8009516 <_dtoa_r+0x946>
 8009094:	07f2      	lsls	r2, r6, #31
 8009096:	d505      	bpl.n	80090a4 <_dtoa_r+0x4d4>
 8009098:	e9d7 2300 	ldrd	r2, r3, [r7]
 800909c:	f7f7 fabc 	bl	8000618 <__aeabi_dmul>
 80090a0:	3501      	adds	r5, #1
 80090a2:	2301      	movs	r3, #1
 80090a4:	1076      	asrs	r6, r6, #1
 80090a6:	3708      	adds	r7, #8
 80090a8:	e777      	b.n	8008f9a <_dtoa_r+0x3ca>
 80090aa:	2502      	movs	r5, #2
 80090ac:	e779      	b.n	8008fa2 <_dtoa_r+0x3d2>
 80090ae:	9f00      	ldr	r7, [sp, #0]
 80090b0:	9e03      	ldr	r6, [sp, #12]
 80090b2:	e794      	b.n	8008fde <_dtoa_r+0x40e>
 80090b4:	9901      	ldr	r1, [sp, #4]
 80090b6:	4b4c      	ldr	r3, [pc, #304]	; (80091e8 <_dtoa_r+0x618>)
 80090b8:	4431      	add	r1, r6
 80090ba:	910d      	str	r1, [sp, #52]	; 0x34
 80090bc:	9908      	ldr	r1, [sp, #32]
 80090be:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80090c2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80090c6:	2900      	cmp	r1, #0
 80090c8:	d043      	beq.n	8009152 <_dtoa_r+0x582>
 80090ca:	494d      	ldr	r1, [pc, #308]	; (8009200 <_dtoa_r+0x630>)
 80090cc:	2000      	movs	r0, #0
 80090ce:	f7f7 fbcd 	bl	800086c <__aeabi_ddiv>
 80090d2:	4652      	mov	r2, sl
 80090d4:	465b      	mov	r3, fp
 80090d6:	f7f7 f8e7 	bl	80002a8 <__aeabi_dsub>
 80090da:	9d01      	ldr	r5, [sp, #4]
 80090dc:	4682      	mov	sl, r0
 80090de:	468b      	mov	fp, r1
 80090e0:	4649      	mov	r1, r9
 80090e2:	4640      	mov	r0, r8
 80090e4:	f7f7 fd48 	bl	8000b78 <__aeabi_d2iz>
 80090e8:	4606      	mov	r6, r0
 80090ea:	f7f7 fa2b 	bl	8000544 <__aeabi_i2d>
 80090ee:	4602      	mov	r2, r0
 80090f0:	460b      	mov	r3, r1
 80090f2:	4640      	mov	r0, r8
 80090f4:	4649      	mov	r1, r9
 80090f6:	f7f7 f8d7 	bl	80002a8 <__aeabi_dsub>
 80090fa:	3630      	adds	r6, #48	; 0x30
 80090fc:	f805 6b01 	strb.w	r6, [r5], #1
 8009100:	4652      	mov	r2, sl
 8009102:	465b      	mov	r3, fp
 8009104:	4680      	mov	r8, r0
 8009106:	4689      	mov	r9, r1
 8009108:	f7f7 fcf8 	bl	8000afc <__aeabi_dcmplt>
 800910c:	2800      	cmp	r0, #0
 800910e:	d163      	bne.n	80091d8 <_dtoa_r+0x608>
 8009110:	4642      	mov	r2, r8
 8009112:	464b      	mov	r3, r9
 8009114:	4936      	ldr	r1, [pc, #216]	; (80091f0 <_dtoa_r+0x620>)
 8009116:	2000      	movs	r0, #0
 8009118:	f7f7 f8c6 	bl	80002a8 <__aeabi_dsub>
 800911c:	4652      	mov	r2, sl
 800911e:	465b      	mov	r3, fp
 8009120:	f7f7 fcec 	bl	8000afc <__aeabi_dcmplt>
 8009124:	2800      	cmp	r0, #0
 8009126:	f040 80b5 	bne.w	8009294 <_dtoa_r+0x6c4>
 800912a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800912c:	429d      	cmp	r5, r3
 800912e:	d081      	beq.n	8009034 <_dtoa_r+0x464>
 8009130:	4b30      	ldr	r3, [pc, #192]	; (80091f4 <_dtoa_r+0x624>)
 8009132:	2200      	movs	r2, #0
 8009134:	4650      	mov	r0, sl
 8009136:	4659      	mov	r1, fp
 8009138:	f7f7 fa6e 	bl	8000618 <__aeabi_dmul>
 800913c:	4b2d      	ldr	r3, [pc, #180]	; (80091f4 <_dtoa_r+0x624>)
 800913e:	4682      	mov	sl, r0
 8009140:	468b      	mov	fp, r1
 8009142:	4640      	mov	r0, r8
 8009144:	4649      	mov	r1, r9
 8009146:	2200      	movs	r2, #0
 8009148:	f7f7 fa66 	bl	8000618 <__aeabi_dmul>
 800914c:	4680      	mov	r8, r0
 800914e:	4689      	mov	r9, r1
 8009150:	e7c6      	b.n	80090e0 <_dtoa_r+0x510>
 8009152:	4650      	mov	r0, sl
 8009154:	4659      	mov	r1, fp
 8009156:	f7f7 fa5f 	bl	8000618 <__aeabi_dmul>
 800915a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800915c:	9d01      	ldr	r5, [sp, #4]
 800915e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009160:	4682      	mov	sl, r0
 8009162:	468b      	mov	fp, r1
 8009164:	4649      	mov	r1, r9
 8009166:	4640      	mov	r0, r8
 8009168:	f7f7 fd06 	bl	8000b78 <__aeabi_d2iz>
 800916c:	4606      	mov	r6, r0
 800916e:	f7f7 f9e9 	bl	8000544 <__aeabi_i2d>
 8009172:	3630      	adds	r6, #48	; 0x30
 8009174:	4602      	mov	r2, r0
 8009176:	460b      	mov	r3, r1
 8009178:	4640      	mov	r0, r8
 800917a:	4649      	mov	r1, r9
 800917c:	f7f7 f894 	bl	80002a8 <__aeabi_dsub>
 8009180:	f805 6b01 	strb.w	r6, [r5], #1
 8009184:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009186:	429d      	cmp	r5, r3
 8009188:	4680      	mov	r8, r0
 800918a:	4689      	mov	r9, r1
 800918c:	f04f 0200 	mov.w	r2, #0
 8009190:	d124      	bne.n	80091dc <_dtoa_r+0x60c>
 8009192:	4b1b      	ldr	r3, [pc, #108]	; (8009200 <_dtoa_r+0x630>)
 8009194:	4650      	mov	r0, sl
 8009196:	4659      	mov	r1, fp
 8009198:	f7f7 f888 	bl	80002ac <__adddf3>
 800919c:	4602      	mov	r2, r0
 800919e:	460b      	mov	r3, r1
 80091a0:	4640      	mov	r0, r8
 80091a2:	4649      	mov	r1, r9
 80091a4:	f7f7 fcc8 	bl	8000b38 <__aeabi_dcmpgt>
 80091a8:	2800      	cmp	r0, #0
 80091aa:	d173      	bne.n	8009294 <_dtoa_r+0x6c4>
 80091ac:	4652      	mov	r2, sl
 80091ae:	465b      	mov	r3, fp
 80091b0:	4913      	ldr	r1, [pc, #76]	; (8009200 <_dtoa_r+0x630>)
 80091b2:	2000      	movs	r0, #0
 80091b4:	f7f7 f878 	bl	80002a8 <__aeabi_dsub>
 80091b8:	4602      	mov	r2, r0
 80091ba:	460b      	mov	r3, r1
 80091bc:	4640      	mov	r0, r8
 80091be:	4649      	mov	r1, r9
 80091c0:	f7f7 fc9c 	bl	8000afc <__aeabi_dcmplt>
 80091c4:	2800      	cmp	r0, #0
 80091c6:	f43f af35 	beq.w	8009034 <_dtoa_r+0x464>
 80091ca:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80091cc:	1e6b      	subs	r3, r5, #1
 80091ce:	930f      	str	r3, [sp, #60]	; 0x3c
 80091d0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80091d4:	2b30      	cmp	r3, #48	; 0x30
 80091d6:	d0f8      	beq.n	80091ca <_dtoa_r+0x5fa>
 80091d8:	9700      	str	r7, [sp, #0]
 80091da:	e049      	b.n	8009270 <_dtoa_r+0x6a0>
 80091dc:	4b05      	ldr	r3, [pc, #20]	; (80091f4 <_dtoa_r+0x624>)
 80091de:	f7f7 fa1b 	bl	8000618 <__aeabi_dmul>
 80091e2:	4680      	mov	r8, r0
 80091e4:	4689      	mov	r9, r1
 80091e6:	e7bd      	b.n	8009164 <_dtoa_r+0x594>
 80091e8:	0800c400 	.word	0x0800c400
 80091ec:	0800c3d8 	.word	0x0800c3d8
 80091f0:	3ff00000 	.word	0x3ff00000
 80091f4:	40240000 	.word	0x40240000
 80091f8:	401c0000 	.word	0x401c0000
 80091fc:	40140000 	.word	0x40140000
 8009200:	3fe00000 	.word	0x3fe00000
 8009204:	9d01      	ldr	r5, [sp, #4]
 8009206:	4656      	mov	r6, sl
 8009208:	465f      	mov	r7, fp
 800920a:	4642      	mov	r2, r8
 800920c:	464b      	mov	r3, r9
 800920e:	4630      	mov	r0, r6
 8009210:	4639      	mov	r1, r7
 8009212:	f7f7 fb2b 	bl	800086c <__aeabi_ddiv>
 8009216:	f7f7 fcaf 	bl	8000b78 <__aeabi_d2iz>
 800921a:	4682      	mov	sl, r0
 800921c:	f7f7 f992 	bl	8000544 <__aeabi_i2d>
 8009220:	4642      	mov	r2, r8
 8009222:	464b      	mov	r3, r9
 8009224:	f7f7 f9f8 	bl	8000618 <__aeabi_dmul>
 8009228:	4602      	mov	r2, r0
 800922a:	460b      	mov	r3, r1
 800922c:	4630      	mov	r0, r6
 800922e:	4639      	mov	r1, r7
 8009230:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8009234:	f7f7 f838 	bl	80002a8 <__aeabi_dsub>
 8009238:	f805 6b01 	strb.w	r6, [r5], #1
 800923c:	9e01      	ldr	r6, [sp, #4]
 800923e:	9f03      	ldr	r7, [sp, #12]
 8009240:	1bae      	subs	r6, r5, r6
 8009242:	42b7      	cmp	r7, r6
 8009244:	4602      	mov	r2, r0
 8009246:	460b      	mov	r3, r1
 8009248:	d135      	bne.n	80092b6 <_dtoa_r+0x6e6>
 800924a:	f7f7 f82f 	bl	80002ac <__adddf3>
 800924e:	4642      	mov	r2, r8
 8009250:	464b      	mov	r3, r9
 8009252:	4606      	mov	r6, r0
 8009254:	460f      	mov	r7, r1
 8009256:	f7f7 fc6f 	bl	8000b38 <__aeabi_dcmpgt>
 800925a:	b9d0      	cbnz	r0, 8009292 <_dtoa_r+0x6c2>
 800925c:	4642      	mov	r2, r8
 800925e:	464b      	mov	r3, r9
 8009260:	4630      	mov	r0, r6
 8009262:	4639      	mov	r1, r7
 8009264:	f7f7 fc40 	bl	8000ae8 <__aeabi_dcmpeq>
 8009268:	b110      	cbz	r0, 8009270 <_dtoa_r+0x6a0>
 800926a:	f01a 0f01 	tst.w	sl, #1
 800926e:	d110      	bne.n	8009292 <_dtoa_r+0x6c2>
 8009270:	4620      	mov	r0, r4
 8009272:	ee18 1a10 	vmov	r1, s16
 8009276:	f000 fe87 	bl	8009f88 <_Bfree>
 800927a:	2300      	movs	r3, #0
 800927c:	9800      	ldr	r0, [sp, #0]
 800927e:	702b      	strb	r3, [r5, #0]
 8009280:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009282:	3001      	adds	r0, #1
 8009284:	6018      	str	r0, [r3, #0]
 8009286:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009288:	2b00      	cmp	r3, #0
 800928a:	f43f acf1 	beq.w	8008c70 <_dtoa_r+0xa0>
 800928e:	601d      	str	r5, [r3, #0]
 8009290:	e4ee      	b.n	8008c70 <_dtoa_r+0xa0>
 8009292:	9f00      	ldr	r7, [sp, #0]
 8009294:	462b      	mov	r3, r5
 8009296:	461d      	mov	r5, r3
 8009298:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800929c:	2a39      	cmp	r2, #57	; 0x39
 800929e:	d106      	bne.n	80092ae <_dtoa_r+0x6de>
 80092a0:	9a01      	ldr	r2, [sp, #4]
 80092a2:	429a      	cmp	r2, r3
 80092a4:	d1f7      	bne.n	8009296 <_dtoa_r+0x6c6>
 80092a6:	9901      	ldr	r1, [sp, #4]
 80092a8:	2230      	movs	r2, #48	; 0x30
 80092aa:	3701      	adds	r7, #1
 80092ac:	700a      	strb	r2, [r1, #0]
 80092ae:	781a      	ldrb	r2, [r3, #0]
 80092b0:	3201      	adds	r2, #1
 80092b2:	701a      	strb	r2, [r3, #0]
 80092b4:	e790      	b.n	80091d8 <_dtoa_r+0x608>
 80092b6:	4ba6      	ldr	r3, [pc, #664]	; (8009550 <_dtoa_r+0x980>)
 80092b8:	2200      	movs	r2, #0
 80092ba:	f7f7 f9ad 	bl	8000618 <__aeabi_dmul>
 80092be:	2200      	movs	r2, #0
 80092c0:	2300      	movs	r3, #0
 80092c2:	4606      	mov	r6, r0
 80092c4:	460f      	mov	r7, r1
 80092c6:	f7f7 fc0f 	bl	8000ae8 <__aeabi_dcmpeq>
 80092ca:	2800      	cmp	r0, #0
 80092cc:	d09d      	beq.n	800920a <_dtoa_r+0x63a>
 80092ce:	e7cf      	b.n	8009270 <_dtoa_r+0x6a0>
 80092d0:	9a08      	ldr	r2, [sp, #32]
 80092d2:	2a00      	cmp	r2, #0
 80092d4:	f000 80d7 	beq.w	8009486 <_dtoa_r+0x8b6>
 80092d8:	9a06      	ldr	r2, [sp, #24]
 80092da:	2a01      	cmp	r2, #1
 80092dc:	f300 80ba 	bgt.w	8009454 <_dtoa_r+0x884>
 80092e0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80092e2:	2a00      	cmp	r2, #0
 80092e4:	f000 80b2 	beq.w	800944c <_dtoa_r+0x87c>
 80092e8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80092ec:	9e07      	ldr	r6, [sp, #28]
 80092ee:	9d04      	ldr	r5, [sp, #16]
 80092f0:	9a04      	ldr	r2, [sp, #16]
 80092f2:	441a      	add	r2, r3
 80092f4:	9204      	str	r2, [sp, #16]
 80092f6:	9a05      	ldr	r2, [sp, #20]
 80092f8:	2101      	movs	r1, #1
 80092fa:	441a      	add	r2, r3
 80092fc:	4620      	mov	r0, r4
 80092fe:	9205      	str	r2, [sp, #20]
 8009300:	f000 ff44 	bl	800a18c <__i2b>
 8009304:	4607      	mov	r7, r0
 8009306:	2d00      	cmp	r5, #0
 8009308:	dd0c      	ble.n	8009324 <_dtoa_r+0x754>
 800930a:	9b05      	ldr	r3, [sp, #20]
 800930c:	2b00      	cmp	r3, #0
 800930e:	dd09      	ble.n	8009324 <_dtoa_r+0x754>
 8009310:	42ab      	cmp	r3, r5
 8009312:	9a04      	ldr	r2, [sp, #16]
 8009314:	bfa8      	it	ge
 8009316:	462b      	movge	r3, r5
 8009318:	1ad2      	subs	r2, r2, r3
 800931a:	9204      	str	r2, [sp, #16]
 800931c:	9a05      	ldr	r2, [sp, #20]
 800931e:	1aed      	subs	r5, r5, r3
 8009320:	1ad3      	subs	r3, r2, r3
 8009322:	9305      	str	r3, [sp, #20]
 8009324:	9b07      	ldr	r3, [sp, #28]
 8009326:	b31b      	cbz	r3, 8009370 <_dtoa_r+0x7a0>
 8009328:	9b08      	ldr	r3, [sp, #32]
 800932a:	2b00      	cmp	r3, #0
 800932c:	f000 80af 	beq.w	800948e <_dtoa_r+0x8be>
 8009330:	2e00      	cmp	r6, #0
 8009332:	dd13      	ble.n	800935c <_dtoa_r+0x78c>
 8009334:	4639      	mov	r1, r7
 8009336:	4632      	mov	r2, r6
 8009338:	4620      	mov	r0, r4
 800933a:	f000 ffe7 	bl	800a30c <__pow5mult>
 800933e:	ee18 2a10 	vmov	r2, s16
 8009342:	4601      	mov	r1, r0
 8009344:	4607      	mov	r7, r0
 8009346:	4620      	mov	r0, r4
 8009348:	f000 ff36 	bl	800a1b8 <__multiply>
 800934c:	ee18 1a10 	vmov	r1, s16
 8009350:	4680      	mov	r8, r0
 8009352:	4620      	mov	r0, r4
 8009354:	f000 fe18 	bl	8009f88 <_Bfree>
 8009358:	ee08 8a10 	vmov	s16, r8
 800935c:	9b07      	ldr	r3, [sp, #28]
 800935e:	1b9a      	subs	r2, r3, r6
 8009360:	d006      	beq.n	8009370 <_dtoa_r+0x7a0>
 8009362:	ee18 1a10 	vmov	r1, s16
 8009366:	4620      	mov	r0, r4
 8009368:	f000 ffd0 	bl	800a30c <__pow5mult>
 800936c:	ee08 0a10 	vmov	s16, r0
 8009370:	2101      	movs	r1, #1
 8009372:	4620      	mov	r0, r4
 8009374:	f000 ff0a 	bl	800a18c <__i2b>
 8009378:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800937a:	2b00      	cmp	r3, #0
 800937c:	4606      	mov	r6, r0
 800937e:	f340 8088 	ble.w	8009492 <_dtoa_r+0x8c2>
 8009382:	461a      	mov	r2, r3
 8009384:	4601      	mov	r1, r0
 8009386:	4620      	mov	r0, r4
 8009388:	f000 ffc0 	bl	800a30c <__pow5mult>
 800938c:	9b06      	ldr	r3, [sp, #24]
 800938e:	2b01      	cmp	r3, #1
 8009390:	4606      	mov	r6, r0
 8009392:	f340 8081 	ble.w	8009498 <_dtoa_r+0x8c8>
 8009396:	f04f 0800 	mov.w	r8, #0
 800939a:	6933      	ldr	r3, [r6, #16]
 800939c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80093a0:	6918      	ldr	r0, [r3, #16]
 80093a2:	f000 fea3 	bl	800a0ec <__hi0bits>
 80093a6:	f1c0 0020 	rsb	r0, r0, #32
 80093aa:	9b05      	ldr	r3, [sp, #20]
 80093ac:	4418      	add	r0, r3
 80093ae:	f010 001f 	ands.w	r0, r0, #31
 80093b2:	f000 8092 	beq.w	80094da <_dtoa_r+0x90a>
 80093b6:	f1c0 0320 	rsb	r3, r0, #32
 80093ba:	2b04      	cmp	r3, #4
 80093bc:	f340 808a 	ble.w	80094d4 <_dtoa_r+0x904>
 80093c0:	f1c0 001c 	rsb	r0, r0, #28
 80093c4:	9b04      	ldr	r3, [sp, #16]
 80093c6:	4403      	add	r3, r0
 80093c8:	9304      	str	r3, [sp, #16]
 80093ca:	9b05      	ldr	r3, [sp, #20]
 80093cc:	4403      	add	r3, r0
 80093ce:	4405      	add	r5, r0
 80093d0:	9305      	str	r3, [sp, #20]
 80093d2:	9b04      	ldr	r3, [sp, #16]
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	dd07      	ble.n	80093e8 <_dtoa_r+0x818>
 80093d8:	ee18 1a10 	vmov	r1, s16
 80093dc:	461a      	mov	r2, r3
 80093de:	4620      	mov	r0, r4
 80093e0:	f000 ffee 	bl	800a3c0 <__lshift>
 80093e4:	ee08 0a10 	vmov	s16, r0
 80093e8:	9b05      	ldr	r3, [sp, #20]
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	dd05      	ble.n	80093fa <_dtoa_r+0x82a>
 80093ee:	4631      	mov	r1, r6
 80093f0:	461a      	mov	r2, r3
 80093f2:	4620      	mov	r0, r4
 80093f4:	f000 ffe4 	bl	800a3c0 <__lshift>
 80093f8:	4606      	mov	r6, r0
 80093fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80093fc:	2b00      	cmp	r3, #0
 80093fe:	d06e      	beq.n	80094de <_dtoa_r+0x90e>
 8009400:	ee18 0a10 	vmov	r0, s16
 8009404:	4631      	mov	r1, r6
 8009406:	f001 f84b 	bl	800a4a0 <__mcmp>
 800940a:	2800      	cmp	r0, #0
 800940c:	da67      	bge.n	80094de <_dtoa_r+0x90e>
 800940e:	9b00      	ldr	r3, [sp, #0]
 8009410:	3b01      	subs	r3, #1
 8009412:	ee18 1a10 	vmov	r1, s16
 8009416:	9300      	str	r3, [sp, #0]
 8009418:	220a      	movs	r2, #10
 800941a:	2300      	movs	r3, #0
 800941c:	4620      	mov	r0, r4
 800941e:	f000 fdd5 	bl	8009fcc <__multadd>
 8009422:	9b08      	ldr	r3, [sp, #32]
 8009424:	ee08 0a10 	vmov	s16, r0
 8009428:	2b00      	cmp	r3, #0
 800942a:	f000 81b1 	beq.w	8009790 <_dtoa_r+0xbc0>
 800942e:	2300      	movs	r3, #0
 8009430:	4639      	mov	r1, r7
 8009432:	220a      	movs	r2, #10
 8009434:	4620      	mov	r0, r4
 8009436:	f000 fdc9 	bl	8009fcc <__multadd>
 800943a:	9b02      	ldr	r3, [sp, #8]
 800943c:	2b00      	cmp	r3, #0
 800943e:	4607      	mov	r7, r0
 8009440:	f300 808e 	bgt.w	8009560 <_dtoa_r+0x990>
 8009444:	9b06      	ldr	r3, [sp, #24]
 8009446:	2b02      	cmp	r3, #2
 8009448:	dc51      	bgt.n	80094ee <_dtoa_r+0x91e>
 800944a:	e089      	b.n	8009560 <_dtoa_r+0x990>
 800944c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800944e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009452:	e74b      	b.n	80092ec <_dtoa_r+0x71c>
 8009454:	9b03      	ldr	r3, [sp, #12]
 8009456:	1e5e      	subs	r6, r3, #1
 8009458:	9b07      	ldr	r3, [sp, #28]
 800945a:	42b3      	cmp	r3, r6
 800945c:	bfbf      	itttt	lt
 800945e:	9b07      	ldrlt	r3, [sp, #28]
 8009460:	9607      	strlt	r6, [sp, #28]
 8009462:	1af2      	sublt	r2, r6, r3
 8009464:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009466:	bfb6      	itet	lt
 8009468:	189b      	addlt	r3, r3, r2
 800946a:	1b9e      	subge	r6, r3, r6
 800946c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800946e:	9b03      	ldr	r3, [sp, #12]
 8009470:	bfb8      	it	lt
 8009472:	2600      	movlt	r6, #0
 8009474:	2b00      	cmp	r3, #0
 8009476:	bfb7      	itett	lt
 8009478:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800947c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8009480:	1a9d      	sublt	r5, r3, r2
 8009482:	2300      	movlt	r3, #0
 8009484:	e734      	b.n	80092f0 <_dtoa_r+0x720>
 8009486:	9e07      	ldr	r6, [sp, #28]
 8009488:	9d04      	ldr	r5, [sp, #16]
 800948a:	9f08      	ldr	r7, [sp, #32]
 800948c:	e73b      	b.n	8009306 <_dtoa_r+0x736>
 800948e:	9a07      	ldr	r2, [sp, #28]
 8009490:	e767      	b.n	8009362 <_dtoa_r+0x792>
 8009492:	9b06      	ldr	r3, [sp, #24]
 8009494:	2b01      	cmp	r3, #1
 8009496:	dc18      	bgt.n	80094ca <_dtoa_r+0x8fa>
 8009498:	f1ba 0f00 	cmp.w	sl, #0
 800949c:	d115      	bne.n	80094ca <_dtoa_r+0x8fa>
 800949e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80094a2:	b993      	cbnz	r3, 80094ca <_dtoa_r+0x8fa>
 80094a4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80094a8:	0d1b      	lsrs	r3, r3, #20
 80094aa:	051b      	lsls	r3, r3, #20
 80094ac:	b183      	cbz	r3, 80094d0 <_dtoa_r+0x900>
 80094ae:	9b04      	ldr	r3, [sp, #16]
 80094b0:	3301      	adds	r3, #1
 80094b2:	9304      	str	r3, [sp, #16]
 80094b4:	9b05      	ldr	r3, [sp, #20]
 80094b6:	3301      	adds	r3, #1
 80094b8:	9305      	str	r3, [sp, #20]
 80094ba:	f04f 0801 	mov.w	r8, #1
 80094be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	f47f af6a 	bne.w	800939a <_dtoa_r+0x7ca>
 80094c6:	2001      	movs	r0, #1
 80094c8:	e76f      	b.n	80093aa <_dtoa_r+0x7da>
 80094ca:	f04f 0800 	mov.w	r8, #0
 80094ce:	e7f6      	b.n	80094be <_dtoa_r+0x8ee>
 80094d0:	4698      	mov	r8, r3
 80094d2:	e7f4      	b.n	80094be <_dtoa_r+0x8ee>
 80094d4:	f43f af7d 	beq.w	80093d2 <_dtoa_r+0x802>
 80094d8:	4618      	mov	r0, r3
 80094da:	301c      	adds	r0, #28
 80094dc:	e772      	b.n	80093c4 <_dtoa_r+0x7f4>
 80094de:	9b03      	ldr	r3, [sp, #12]
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	dc37      	bgt.n	8009554 <_dtoa_r+0x984>
 80094e4:	9b06      	ldr	r3, [sp, #24]
 80094e6:	2b02      	cmp	r3, #2
 80094e8:	dd34      	ble.n	8009554 <_dtoa_r+0x984>
 80094ea:	9b03      	ldr	r3, [sp, #12]
 80094ec:	9302      	str	r3, [sp, #8]
 80094ee:	9b02      	ldr	r3, [sp, #8]
 80094f0:	b96b      	cbnz	r3, 800950e <_dtoa_r+0x93e>
 80094f2:	4631      	mov	r1, r6
 80094f4:	2205      	movs	r2, #5
 80094f6:	4620      	mov	r0, r4
 80094f8:	f000 fd68 	bl	8009fcc <__multadd>
 80094fc:	4601      	mov	r1, r0
 80094fe:	4606      	mov	r6, r0
 8009500:	ee18 0a10 	vmov	r0, s16
 8009504:	f000 ffcc 	bl	800a4a0 <__mcmp>
 8009508:	2800      	cmp	r0, #0
 800950a:	f73f adbb 	bgt.w	8009084 <_dtoa_r+0x4b4>
 800950e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009510:	9d01      	ldr	r5, [sp, #4]
 8009512:	43db      	mvns	r3, r3
 8009514:	9300      	str	r3, [sp, #0]
 8009516:	f04f 0800 	mov.w	r8, #0
 800951a:	4631      	mov	r1, r6
 800951c:	4620      	mov	r0, r4
 800951e:	f000 fd33 	bl	8009f88 <_Bfree>
 8009522:	2f00      	cmp	r7, #0
 8009524:	f43f aea4 	beq.w	8009270 <_dtoa_r+0x6a0>
 8009528:	f1b8 0f00 	cmp.w	r8, #0
 800952c:	d005      	beq.n	800953a <_dtoa_r+0x96a>
 800952e:	45b8      	cmp	r8, r7
 8009530:	d003      	beq.n	800953a <_dtoa_r+0x96a>
 8009532:	4641      	mov	r1, r8
 8009534:	4620      	mov	r0, r4
 8009536:	f000 fd27 	bl	8009f88 <_Bfree>
 800953a:	4639      	mov	r1, r7
 800953c:	4620      	mov	r0, r4
 800953e:	f000 fd23 	bl	8009f88 <_Bfree>
 8009542:	e695      	b.n	8009270 <_dtoa_r+0x6a0>
 8009544:	2600      	movs	r6, #0
 8009546:	4637      	mov	r7, r6
 8009548:	e7e1      	b.n	800950e <_dtoa_r+0x93e>
 800954a:	9700      	str	r7, [sp, #0]
 800954c:	4637      	mov	r7, r6
 800954e:	e599      	b.n	8009084 <_dtoa_r+0x4b4>
 8009550:	40240000 	.word	0x40240000
 8009554:	9b08      	ldr	r3, [sp, #32]
 8009556:	2b00      	cmp	r3, #0
 8009558:	f000 80ca 	beq.w	80096f0 <_dtoa_r+0xb20>
 800955c:	9b03      	ldr	r3, [sp, #12]
 800955e:	9302      	str	r3, [sp, #8]
 8009560:	2d00      	cmp	r5, #0
 8009562:	dd05      	ble.n	8009570 <_dtoa_r+0x9a0>
 8009564:	4639      	mov	r1, r7
 8009566:	462a      	mov	r2, r5
 8009568:	4620      	mov	r0, r4
 800956a:	f000 ff29 	bl	800a3c0 <__lshift>
 800956e:	4607      	mov	r7, r0
 8009570:	f1b8 0f00 	cmp.w	r8, #0
 8009574:	d05b      	beq.n	800962e <_dtoa_r+0xa5e>
 8009576:	6879      	ldr	r1, [r7, #4]
 8009578:	4620      	mov	r0, r4
 800957a:	f000 fcc5 	bl	8009f08 <_Balloc>
 800957e:	4605      	mov	r5, r0
 8009580:	b928      	cbnz	r0, 800958e <_dtoa_r+0x9be>
 8009582:	4b87      	ldr	r3, [pc, #540]	; (80097a0 <_dtoa_r+0xbd0>)
 8009584:	4602      	mov	r2, r0
 8009586:	f240 21ea 	movw	r1, #746	; 0x2ea
 800958a:	f7ff bb3b 	b.w	8008c04 <_dtoa_r+0x34>
 800958e:	693a      	ldr	r2, [r7, #16]
 8009590:	3202      	adds	r2, #2
 8009592:	0092      	lsls	r2, r2, #2
 8009594:	f107 010c 	add.w	r1, r7, #12
 8009598:	300c      	adds	r0, #12
 800959a:	f000 fca7 	bl	8009eec <memcpy>
 800959e:	2201      	movs	r2, #1
 80095a0:	4629      	mov	r1, r5
 80095a2:	4620      	mov	r0, r4
 80095a4:	f000 ff0c 	bl	800a3c0 <__lshift>
 80095a8:	9b01      	ldr	r3, [sp, #4]
 80095aa:	f103 0901 	add.w	r9, r3, #1
 80095ae:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80095b2:	4413      	add	r3, r2
 80095b4:	9305      	str	r3, [sp, #20]
 80095b6:	f00a 0301 	and.w	r3, sl, #1
 80095ba:	46b8      	mov	r8, r7
 80095bc:	9304      	str	r3, [sp, #16]
 80095be:	4607      	mov	r7, r0
 80095c0:	4631      	mov	r1, r6
 80095c2:	ee18 0a10 	vmov	r0, s16
 80095c6:	f7ff fa75 	bl	8008ab4 <quorem>
 80095ca:	4641      	mov	r1, r8
 80095cc:	9002      	str	r0, [sp, #8]
 80095ce:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80095d2:	ee18 0a10 	vmov	r0, s16
 80095d6:	f000 ff63 	bl	800a4a0 <__mcmp>
 80095da:	463a      	mov	r2, r7
 80095dc:	9003      	str	r0, [sp, #12]
 80095de:	4631      	mov	r1, r6
 80095e0:	4620      	mov	r0, r4
 80095e2:	f000 ff79 	bl	800a4d8 <__mdiff>
 80095e6:	68c2      	ldr	r2, [r0, #12]
 80095e8:	f109 3bff 	add.w	fp, r9, #4294967295
 80095ec:	4605      	mov	r5, r0
 80095ee:	bb02      	cbnz	r2, 8009632 <_dtoa_r+0xa62>
 80095f0:	4601      	mov	r1, r0
 80095f2:	ee18 0a10 	vmov	r0, s16
 80095f6:	f000 ff53 	bl	800a4a0 <__mcmp>
 80095fa:	4602      	mov	r2, r0
 80095fc:	4629      	mov	r1, r5
 80095fe:	4620      	mov	r0, r4
 8009600:	9207      	str	r2, [sp, #28]
 8009602:	f000 fcc1 	bl	8009f88 <_Bfree>
 8009606:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800960a:	ea43 0102 	orr.w	r1, r3, r2
 800960e:	9b04      	ldr	r3, [sp, #16]
 8009610:	430b      	orrs	r3, r1
 8009612:	464d      	mov	r5, r9
 8009614:	d10f      	bne.n	8009636 <_dtoa_r+0xa66>
 8009616:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800961a:	d02a      	beq.n	8009672 <_dtoa_r+0xaa2>
 800961c:	9b03      	ldr	r3, [sp, #12]
 800961e:	2b00      	cmp	r3, #0
 8009620:	dd02      	ble.n	8009628 <_dtoa_r+0xa58>
 8009622:	9b02      	ldr	r3, [sp, #8]
 8009624:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8009628:	f88b a000 	strb.w	sl, [fp]
 800962c:	e775      	b.n	800951a <_dtoa_r+0x94a>
 800962e:	4638      	mov	r0, r7
 8009630:	e7ba      	b.n	80095a8 <_dtoa_r+0x9d8>
 8009632:	2201      	movs	r2, #1
 8009634:	e7e2      	b.n	80095fc <_dtoa_r+0xa2c>
 8009636:	9b03      	ldr	r3, [sp, #12]
 8009638:	2b00      	cmp	r3, #0
 800963a:	db04      	blt.n	8009646 <_dtoa_r+0xa76>
 800963c:	9906      	ldr	r1, [sp, #24]
 800963e:	430b      	orrs	r3, r1
 8009640:	9904      	ldr	r1, [sp, #16]
 8009642:	430b      	orrs	r3, r1
 8009644:	d122      	bne.n	800968c <_dtoa_r+0xabc>
 8009646:	2a00      	cmp	r2, #0
 8009648:	ddee      	ble.n	8009628 <_dtoa_r+0xa58>
 800964a:	ee18 1a10 	vmov	r1, s16
 800964e:	2201      	movs	r2, #1
 8009650:	4620      	mov	r0, r4
 8009652:	f000 feb5 	bl	800a3c0 <__lshift>
 8009656:	4631      	mov	r1, r6
 8009658:	ee08 0a10 	vmov	s16, r0
 800965c:	f000 ff20 	bl	800a4a0 <__mcmp>
 8009660:	2800      	cmp	r0, #0
 8009662:	dc03      	bgt.n	800966c <_dtoa_r+0xa9c>
 8009664:	d1e0      	bne.n	8009628 <_dtoa_r+0xa58>
 8009666:	f01a 0f01 	tst.w	sl, #1
 800966a:	d0dd      	beq.n	8009628 <_dtoa_r+0xa58>
 800966c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009670:	d1d7      	bne.n	8009622 <_dtoa_r+0xa52>
 8009672:	2339      	movs	r3, #57	; 0x39
 8009674:	f88b 3000 	strb.w	r3, [fp]
 8009678:	462b      	mov	r3, r5
 800967a:	461d      	mov	r5, r3
 800967c:	3b01      	subs	r3, #1
 800967e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009682:	2a39      	cmp	r2, #57	; 0x39
 8009684:	d071      	beq.n	800976a <_dtoa_r+0xb9a>
 8009686:	3201      	adds	r2, #1
 8009688:	701a      	strb	r2, [r3, #0]
 800968a:	e746      	b.n	800951a <_dtoa_r+0x94a>
 800968c:	2a00      	cmp	r2, #0
 800968e:	dd07      	ble.n	80096a0 <_dtoa_r+0xad0>
 8009690:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009694:	d0ed      	beq.n	8009672 <_dtoa_r+0xaa2>
 8009696:	f10a 0301 	add.w	r3, sl, #1
 800969a:	f88b 3000 	strb.w	r3, [fp]
 800969e:	e73c      	b.n	800951a <_dtoa_r+0x94a>
 80096a0:	9b05      	ldr	r3, [sp, #20]
 80096a2:	f809 ac01 	strb.w	sl, [r9, #-1]
 80096a6:	4599      	cmp	r9, r3
 80096a8:	d047      	beq.n	800973a <_dtoa_r+0xb6a>
 80096aa:	ee18 1a10 	vmov	r1, s16
 80096ae:	2300      	movs	r3, #0
 80096b0:	220a      	movs	r2, #10
 80096b2:	4620      	mov	r0, r4
 80096b4:	f000 fc8a 	bl	8009fcc <__multadd>
 80096b8:	45b8      	cmp	r8, r7
 80096ba:	ee08 0a10 	vmov	s16, r0
 80096be:	f04f 0300 	mov.w	r3, #0
 80096c2:	f04f 020a 	mov.w	r2, #10
 80096c6:	4641      	mov	r1, r8
 80096c8:	4620      	mov	r0, r4
 80096ca:	d106      	bne.n	80096da <_dtoa_r+0xb0a>
 80096cc:	f000 fc7e 	bl	8009fcc <__multadd>
 80096d0:	4680      	mov	r8, r0
 80096d2:	4607      	mov	r7, r0
 80096d4:	f109 0901 	add.w	r9, r9, #1
 80096d8:	e772      	b.n	80095c0 <_dtoa_r+0x9f0>
 80096da:	f000 fc77 	bl	8009fcc <__multadd>
 80096de:	4639      	mov	r1, r7
 80096e0:	4680      	mov	r8, r0
 80096e2:	2300      	movs	r3, #0
 80096e4:	220a      	movs	r2, #10
 80096e6:	4620      	mov	r0, r4
 80096e8:	f000 fc70 	bl	8009fcc <__multadd>
 80096ec:	4607      	mov	r7, r0
 80096ee:	e7f1      	b.n	80096d4 <_dtoa_r+0xb04>
 80096f0:	9b03      	ldr	r3, [sp, #12]
 80096f2:	9302      	str	r3, [sp, #8]
 80096f4:	9d01      	ldr	r5, [sp, #4]
 80096f6:	ee18 0a10 	vmov	r0, s16
 80096fa:	4631      	mov	r1, r6
 80096fc:	f7ff f9da 	bl	8008ab4 <quorem>
 8009700:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009704:	9b01      	ldr	r3, [sp, #4]
 8009706:	f805 ab01 	strb.w	sl, [r5], #1
 800970a:	1aea      	subs	r2, r5, r3
 800970c:	9b02      	ldr	r3, [sp, #8]
 800970e:	4293      	cmp	r3, r2
 8009710:	dd09      	ble.n	8009726 <_dtoa_r+0xb56>
 8009712:	ee18 1a10 	vmov	r1, s16
 8009716:	2300      	movs	r3, #0
 8009718:	220a      	movs	r2, #10
 800971a:	4620      	mov	r0, r4
 800971c:	f000 fc56 	bl	8009fcc <__multadd>
 8009720:	ee08 0a10 	vmov	s16, r0
 8009724:	e7e7      	b.n	80096f6 <_dtoa_r+0xb26>
 8009726:	9b02      	ldr	r3, [sp, #8]
 8009728:	2b00      	cmp	r3, #0
 800972a:	bfc8      	it	gt
 800972c:	461d      	movgt	r5, r3
 800972e:	9b01      	ldr	r3, [sp, #4]
 8009730:	bfd8      	it	le
 8009732:	2501      	movle	r5, #1
 8009734:	441d      	add	r5, r3
 8009736:	f04f 0800 	mov.w	r8, #0
 800973a:	ee18 1a10 	vmov	r1, s16
 800973e:	2201      	movs	r2, #1
 8009740:	4620      	mov	r0, r4
 8009742:	f000 fe3d 	bl	800a3c0 <__lshift>
 8009746:	4631      	mov	r1, r6
 8009748:	ee08 0a10 	vmov	s16, r0
 800974c:	f000 fea8 	bl	800a4a0 <__mcmp>
 8009750:	2800      	cmp	r0, #0
 8009752:	dc91      	bgt.n	8009678 <_dtoa_r+0xaa8>
 8009754:	d102      	bne.n	800975c <_dtoa_r+0xb8c>
 8009756:	f01a 0f01 	tst.w	sl, #1
 800975a:	d18d      	bne.n	8009678 <_dtoa_r+0xaa8>
 800975c:	462b      	mov	r3, r5
 800975e:	461d      	mov	r5, r3
 8009760:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009764:	2a30      	cmp	r2, #48	; 0x30
 8009766:	d0fa      	beq.n	800975e <_dtoa_r+0xb8e>
 8009768:	e6d7      	b.n	800951a <_dtoa_r+0x94a>
 800976a:	9a01      	ldr	r2, [sp, #4]
 800976c:	429a      	cmp	r2, r3
 800976e:	d184      	bne.n	800967a <_dtoa_r+0xaaa>
 8009770:	9b00      	ldr	r3, [sp, #0]
 8009772:	3301      	adds	r3, #1
 8009774:	9300      	str	r3, [sp, #0]
 8009776:	2331      	movs	r3, #49	; 0x31
 8009778:	7013      	strb	r3, [r2, #0]
 800977a:	e6ce      	b.n	800951a <_dtoa_r+0x94a>
 800977c:	4b09      	ldr	r3, [pc, #36]	; (80097a4 <_dtoa_r+0xbd4>)
 800977e:	f7ff ba95 	b.w	8008cac <_dtoa_r+0xdc>
 8009782:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009784:	2b00      	cmp	r3, #0
 8009786:	f47f aa6e 	bne.w	8008c66 <_dtoa_r+0x96>
 800978a:	4b07      	ldr	r3, [pc, #28]	; (80097a8 <_dtoa_r+0xbd8>)
 800978c:	f7ff ba8e 	b.w	8008cac <_dtoa_r+0xdc>
 8009790:	9b02      	ldr	r3, [sp, #8]
 8009792:	2b00      	cmp	r3, #0
 8009794:	dcae      	bgt.n	80096f4 <_dtoa_r+0xb24>
 8009796:	9b06      	ldr	r3, [sp, #24]
 8009798:	2b02      	cmp	r3, #2
 800979a:	f73f aea8 	bgt.w	80094ee <_dtoa_r+0x91e>
 800979e:	e7a9      	b.n	80096f4 <_dtoa_r+0xb24>
 80097a0:	0800c2f0 	.word	0x0800c2f0
 80097a4:	0800c4e9 	.word	0x0800c4e9
 80097a8:	0800c271 	.word	0x0800c271

080097ac <rshift>:
 80097ac:	6903      	ldr	r3, [r0, #16]
 80097ae:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80097b2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80097b6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80097ba:	f100 0414 	add.w	r4, r0, #20
 80097be:	dd45      	ble.n	800984c <rshift+0xa0>
 80097c0:	f011 011f 	ands.w	r1, r1, #31
 80097c4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80097c8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80097cc:	d10c      	bne.n	80097e8 <rshift+0x3c>
 80097ce:	f100 0710 	add.w	r7, r0, #16
 80097d2:	4629      	mov	r1, r5
 80097d4:	42b1      	cmp	r1, r6
 80097d6:	d334      	bcc.n	8009842 <rshift+0x96>
 80097d8:	1a9b      	subs	r3, r3, r2
 80097da:	009b      	lsls	r3, r3, #2
 80097dc:	1eea      	subs	r2, r5, #3
 80097de:	4296      	cmp	r6, r2
 80097e0:	bf38      	it	cc
 80097e2:	2300      	movcc	r3, #0
 80097e4:	4423      	add	r3, r4
 80097e6:	e015      	b.n	8009814 <rshift+0x68>
 80097e8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80097ec:	f1c1 0820 	rsb	r8, r1, #32
 80097f0:	40cf      	lsrs	r7, r1
 80097f2:	f105 0e04 	add.w	lr, r5, #4
 80097f6:	46a1      	mov	r9, r4
 80097f8:	4576      	cmp	r6, lr
 80097fa:	46f4      	mov	ip, lr
 80097fc:	d815      	bhi.n	800982a <rshift+0x7e>
 80097fe:	1a9a      	subs	r2, r3, r2
 8009800:	0092      	lsls	r2, r2, #2
 8009802:	3a04      	subs	r2, #4
 8009804:	3501      	adds	r5, #1
 8009806:	42ae      	cmp	r6, r5
 8009808:	bf38      	it	cc
 800980a:	2200      	movcc	r2, #0
 800980c:	18a3      	adds	r3, r4, r2
 800980e:	50a7      	str	r7, [r4, r2]
 8009810:	b107      	cbz	r7, 8009814 <rshift+0x68>
 8009812:	3304      	adds	r3, #4
 8009814:	1b1a      	subs	r2, r3, r4
 8009816:	42a3      	cmp	r3, r4
 8009818:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800981c:	bf08      	it	eq
 800981e:	2300      	moveq	r3, #0
 8009820:	6102      	str	r2, [r0, #16]
 8009822:	bf08      	it	eq
 8009824:	6143      	streq	r3, [r0, #20]
 8009826:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800982a:	f8dc c000 	ldr.w	ip, [ip]
 800982e:	fa0c fc08 	lsl.w	ip, ip, r8
 8009832:	ea4c 0707 	orr.w	r7, ip, r7
 8009836:	f849 7b04 	str.w	r7, [r9], #4
 800983a:	f85e 7b04 	ldr.w	r7, [lr], #4
 800983e:	40cf      	lsrs	r7, r1
 8009840:	e7da      	b.n	80097f8 <rshift+0x4c>
 8009842:	f851 cb04 	ldr.w	ip, [r1], #4
 8009846:	f847 cf04 	str.w	ip, [r7, #4]!
 800984a:	e7c3      	b.n	80097d4 <rshift+0x28>
 800984c:	4623      	mov	r3, r4
 800984e:	e7e1      	b.n	8009814 <rshift+0x68>

08009850 <__hexdig_fun>:
 8009850:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009854:	2b09      	cmp	r3, #9
 8009856:	d802      	bhi.n	800985e <__hexdig_fun+0xe>
 8009858:	3820      	subs	r0, #32
 800985a:	b2c0      	uxtb	r0, r0
 800985c:	4770      	bx	lr
 800985e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009862:	2b05      	cmp	r3, #5
 8009864:	d801      	bhi.n	800986a <__hexdig_fun+0x1a>
 8009866:	3847      	subs	r0, #71	; 0x47
 8009868:	e7f7      	b.n	800985a <__hexdig_fun+0xa>
 800986a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800986e:	2b05      	cmp	r3, #5
 8009870:	d801      	bhi.n	8009876 <__hexdig_fun+0x26>
 8009872:	3827      	subs	r0, #39	; 0x27
 8009874:	e7f1      	b.n	800985a <__hexdig_fun+0xa>
 8009876:	2000      	movs	r0, #0
 8009878:	4770      	bx	lr
	...

0800987c <__gethex>:
 800987c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009880:	ed2d 8b02 	vpush	{d8}
 8009884:	b089      	sub	sp, #36	; 0x24
 8009886:	ee08 0a10 	vmov	s16, r0
 800988a:	9304      	str	r3, [sp, #16]
 800988c:	4bb4      	ldr	r3, [pc, #720]	; (8009b60 <__gethex+0x2e4>)
 800988e:	681b      	ldr	r3, [r3, #0]
 8009890:	9301      	str	r3, [sp, #4]
 8009892:	4618      	mov	r0, r3
 8009894:	468b      	mov	fp, r1
 8009896:	4690      	mov	r8, r2
 8009898:	f7f6 fcaa 	bl	80001f0 <strlen>
 800989c:	9b01      	ldr	r3, [sp, #4]
 800989e:	f8db 2000 	ldr.w	r2, [fp]
 80098a2:	4403      	add	r3, r0
 80098a4:	4682      	mov	sl, r0
 80098a6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80098aa:	9305      	str	r3, [sp, #20]
 80098ac:	1c93      	adds	r3, r2, #2
 80098ae:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80098b2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80098b6:	32fe      	adds	r2, #254	; 0xfe
 80098b8:	18d1      	adds	r1, r2, r3
 80098ba:	461f      	mov	r7, r3
 80098bc:	f813 0b01 	ldrb.w	r0, [r3], #1
 80098c0:	9100      	str	r1, [sp, #0]
 80098c2:	2830      	cmp	r0, #48	; 0x30
 80098c4:	d0f8      	beq.n	80098b8 <__gethex+0x3c>
 80098c6:	f7ff ffc3 	bl	8009850 <__hexdig_fun>
 80098ca:	4604      	mov	r4, r0
 80098cc:	2800      	cmp	r0, #0
 80098ce:	d13a      	bne.n	8009946 <__gethex+0xca>
 80098d0:	9901      	ldr	r1, [sp, #4]
 80098d2:	4652      	mov	r2, sl
 80098d4:	4638      	mov	r0, r7
 80098d6:	f7fe f9e8 	bl	8007caa <strncmp>
 80098da:	4605      	mov	r5, r0
 80098dc:	2800      	cmp	r0, #0
 80098de:	d168      	bne.n	80099b2 <__gethex+0x136>
 80098e0:	f817 000a 	ldrb.w	r0, [r7, sl]
 80098e4:	eb07 060a 	add.w	r6, r7, sl
 80098e8:	f7ff ffb2 	bl	8009850 <__hexdig_fun>
 80098ec:	2800      	cmp	r0, #0
 80098ee:	d062      	beq.n	80099b6 <__gethex+0x13a>
 80098f0:	4633      	mov	r3, r6
 80098f2:	7818      	ldrb	r0, [r3, #0]
 80098f4:	2830      	cmp	r0, #48	; 0x30
 80098f6:	461f      	mov	r7, r3
 80098f8:	f103 0301 	add.w	r3, r3, #1
 80098fc:	d0f9      	beq.n	80098f2 <__gethex+0x76>
 80098fe:	f7ff ffa7 	bl	8009850 <__hexdig_fun>
 8009902:	2301      	movs	r3, #1
 8009904:	fab0 f480 	clz	r4, r0
 8009908:	0964      	lsrs	r4, r4, #5
 800990a:	4635      	mov	r5, r6
 800990c:	9300      	str	r3, [sp, #0]
 800990e:	463a      	mov	r2, r7
 8009910:	4616      	mov	r6, r2
 8009912:	3201      	adds	r2, #1
 8009914:	7830      	ldrb	r0, [r6, #0]
 8009916:	f7ff ff9b 	bl	8009850 <__hexdig_fun>
 800991a:	2800      	cmp	r0, #0
 800991c:	d1f8      	bne.n	8009910 <__gethex+0x94>
 800991e:	9901      	ldr	r1, [sp, #4]
 8009920:	4652      	mov	r2, sl
 8009922:	4630      	mov	r0, r6
 8009924:	f7fe f9c1 	bl	8007caa <strncmp>
 8009928:	b980      	cbnz	r0, 800994c <__gethex+0xd0>
 800992a:	b94d      	cbnz	r5, 8009940 <__gethex+0xc4>
 800992c:	eb06 050a 	add.w	r5, r6, sl
 8009930:	462a      	mov	r2, r5
 8009932:	4616      	mov	r6, r2
 8009934:	3201      	adds	r2, #1
 8009936:	7830      	ldrb	r0, [r6, #0]
 8009938:	f7ff ff8a 	bl	8009850 <__hexdig_fun>
 800993c:	2800      	cmp	r0, #0
 800993e:	d1f8      	bne.n	8009932 <__gethex+0xb6>
 8009940:	1bad      	subs	r5, r5, r6
 8009942:	00ad      	lsls	r5, r5, #2
 8009944:	e004      	b.n	8009950 <__gethex+0xd4>
 8009946:	2400      	movs	r4, #0
 8009948:	4625      	mov	r5, r4
 800994a:	e7e0      	b.n	800990e <__gethex+0x92>
 800994c:	2d00      	cmp	r5, #0
 800994e:	d1f7      	bne.n	8009940 <__gethex+0xc4>
 8009950:	7833      	ldrb	r3, [r6, #0]
 8009952:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009956:	2b50      	cmp	r3, #80	; 0x50
 8009958:	d13b      	bne.n	80099d2 <__gethex+0x156>
 800995a:	7873      	ldrb	r3, [r6, #1]
 800995c:	2b2b      	cmp	r3, #43	; 0x2b
 800995e:	d02c      	beq.n	80099ba <__gethex+0x13e>
 8009960:	2b2d      	cmp	r3, #45	; 0x2d
 8009962:	d02e      	beq.n	80099c2 <__gethex+0x146>
 8009964:	1c71      	adds	r1, r6, #1
 8009966:	f04f 0900 	mov.w	r9, #0
 800996a:	7808      	ldrb	r0, [r1, #0]
 800996c:	f7ff ff70 	bl	8009850 <__hexdig_fun>
 8009970:	1e43      	subs	r3, r0, #1
 8009972:	b2db      	uxtb	r3, r3
 8009974:	2b18      	cmp	r3, #24
 8009976:	d82c      	bhi.n	80099d2 <__gethex+0x156>
 8009978:	f1a0 0210 	sub.w	r2, r0, #16
 800997c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009980:	f7ff ff66 	bl	8009850 <__hexdig_fun>
 8009984:	1e43      	subs	r3, r0, #1
 8009986:	b2db      	uxtb	r3, r3
 8009988:	2b18      	cmp	r3, #24
 800998a:	d91d      	bls.n	80099c8 <__gethex+0x14c>
 800998c:	f1b9 0f00 	cmp.w	r9, #0
 8009990:	d000      	beq.n	8009994 <__gethex+0x118>
 8009992:	4252      	negs	r2, r2
 8009994:	4415      	add	r5, r2
 8009996:	f8cb 1000 	str.w	r1, [fp]
 800999a:	b1e4      	cbz	r4, 80099d6 <__gethex+0x15a>
 800999c:	9b00      	ldr	r3, [sp, #0]
 800999e:	2b00      	cmp	r3, #0
 80099a0:	bf14      	ite	ne
 80099a2:	2700      	movne	r7, #0
 80099a4:	2706      	moveq	r7, #6
 80099a6:	4638      	mov	r0, r7
 80099a8:	b009      	add	sp, #36	; 0x24
 80099aa:	ecbd 8b02 	vpop	{d8}
 80099ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099b2:	463e      	mov	r6, r7
 80099b4:	4625      	mov	r5, r4
 80099b6:	2401      	movs	r4, #1
 80099b8:	e7ca      	b.n	8009950 <__gethex+0xd4>
 80099ba:	f04f 0900 	mov.w	r9, #0
 80099be:	1cb1      	adds	r1, r6, #2
 80099c0:	e7d3      	b.n	800996a <__gethex+0xee>
 80099c2:	f04f 0901 	mov.w	r9, #1
 80099c6:	e7fa      	b.n	80099be <__gethex+0x142>
 80099c8:	230a      	movs	r3, #10
 80099ca:	fb03 0202 	mla	r2, r3, r2, r0
 80099ce:	3a10      	subs	r2, #16
 80099d0:	e7d4      	b.n	800997c <__gethex+0x100>
 80099d2:	4631      	mov	r1, r6
 80099d4:	e7df      	b.n	8009996 <__gethex+0x11a>
 80099d6:	1bf3      	subs	r3, r6, r7
 80099d8:	3b01      	subs	r3, #1
 80099da:	4621      	mov	r1, r4
 80099dc:	2b07      	cmp	r3, #7
 80099de:	dc0b      	bgt.n	80099f8 <__gethex+0x17c>
 80099e0:	ee18 0a10 	vmov	r0, s16
 80099e4:	f000 fa90 	bl	8009f08 <_Balloc>
 80099e8:	4604      	mov	r4, r0
 80099ea:	b940      	cbnz	r0, 80099fe <__gethex+0x182>
 80099ec:	4b5d      	ldr	r3, [pc, #372]	; (8009b64 <__gethex+0x2e8>)
 80099ee:	4602      	mov	r2, r0
 80099f0:	21de      	movs	r1, #222	; 0xde
 80099f2:	485d      	ldr	r0, [pc, #372]	; (8009b68 <__gethex+0x2ec>)
 80099f4:	f001 fde0 	bl	800b5b8 <__assert_func>
 80099f8:	3101      	adds	r1, #1
 80099fa:	105b      	asrs	r3, r3, #1
 80099fc:	e7ee      	b.n	80099dc <__gethex+0x160>
 80099fe:	f100 0914 	add.w	r9, r0, #20
 8009a02:	f04f 0b00 	mov.w	fp, #0
 8009a06:	f1ca 0301 	rsb	r3, sl, #1
 8009a0a:	f8cd 9008 	str.w	r9, [sp, #8]
 8009a0e:	f8cd b000 	str.w	fp, [sp]
 8009a12:	9306      	str	r3, [sp, #24]
 8009a14:	42b7      	cmp	r7, r6
 8009a16:	d340      	bcc.n	8009a9a <__gethex+0x21e>
 8009a18:	9802      	ldr	r0, [sp, #8]
 8009a1a:	9b00      	ldr	r3, [sp, #0]
 8009a1c:	f840 3b04 	str.w	r3, [r0], #4
 8009a20:	eba0 0009 	sub.w	r0, r0, r9
 8009a24:	1080      	asrs	r0, r0, #2
 8009a26:	0146      	lsls	r6, r0, #5
 8009a28:	6120      	str	r0, [r4, #16]
 8009a2a:	4618      	mov	r0, r3
 8009a2c:	f000 fb5e 	bl	800a0ec <__hi0bits>
 8009a30:	1a30      	subs	r0, r6, r0
 8009a32:	f8d8 6000 	ldr.w	r6, [r8]
 8009a36:	42b0      	cmp	r0, r6
 8009a38:	dd63      	ble.n	8009b02 <__gethex+0x286>
 8009a3a:	1b87      	subs	r7, r0, r6
 8009a3c:	4639      	mov	r1, r7
 8009a3e:	4620      	mov	r0, r4
 8009a40:	f000 ff02 	bl	800a848 <__any_on>
 8009a44:	4682      	mov	sl, r0
 8009a46:	b1a8      	cbz	r0, 8009a74 <__gethex+0x1f8>
 8009a48:	1e7b      	subs	r3, r7, #1
 8009a4a:	1159      	asrs	r1, r3, #5
 8009a4c:	f003 021f 	and.w	r2, r3, #31
 8009a50:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009a54:	f04f 0a01 	mov.w	sl, #1
 8009a58:	fa0a f202 	lsl.w	r2, sl, r2
 8009a5c:	420a      	tst	r2, r1
 8009a5e:	d009      	beq.n	8009a74 <__gethex+0x1f8>
 8009a60:	4553      	cmp	r3, sl
 8009a62:	dd05      	ble.n	8009a70 <__gethex+0x1f4>
 8009a64:	1eb9      	subs	r1, r7, #2
 8009a66:	4620      	mov	r0, r4
 8009a68:	f000 feee 	bl	800a848 <__any_on>
 8009a6c:	2800      	cmp	r0, #0
 8009a6e:	d145      	bne.n	8009afc <__gethex+0x280>
 8009a70:	f04f 0a02 	mov.w	sl, #2
 8009a74:	4639      	mov	r1, r7
 8009a76:	4620      	mov	r0, r4
 8009a78:	f7ff fe98 	bl	80097ac <rshift>
 8009a7c:	443d      	add	r5, r7
 8009a7e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009a82:	42ab      	cmp	r3, r5
 8009a84:	da4c      	bge.n	8009b20 <__gethex+0x2a4>
 8009a86:	ee18 0a10 	vmov	r0, s16
 8009a8a:	4621      	mov	r1, r4
 8009a8c:	f000 fa7c 	bl	8009f88 <_Bfree>
 8009a90:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009a92:	2300      	movs	r3, #0
 8009a94:	6013      	str	r3, [r2, #0]
 8009a96:	27a3      	movs	r7, #163	; 0xa3
 8009a98:	e785      	b.n	80099a6 <__gethex+0x12a>
 8009a9a:	1e73      	subs	r3, r6, #1
 8009a9c:	9a05      	ldr	r2, [sp, #20]
 8009a9e:	9303      	str	r3, [sp, #12]
 8009aa0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009aa4:	4293      	cmp	r3, r2
 8009aa6:	d019      	beq.n	8009adc <__gethex+0x260>
 8009aa8:	f1bb 0f20 	cmp.w	fp, #32
 8009aac:	d107      	bne.n	8009abe <__gethex+0x242>
 8009aae:	9b02      	ldr	r3, [sp, #8]
 8009ab0:	9a00      	ldr	r2, [sp, #0]
 8009ab2:	f843 2b04 	str.w	r2, [r3], #4
 8009ab6:	9302      	str	r3, [sp, #8]
 8009ab8:	2300      	movs	r3, #0
 8009aba:	9300      	str	r3, [sp, #0]
 8009abc:	469b      	mov	fp, r3
 8009abe:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8009ac2:	f7ff fec5 	bl	8009850 <__hexdig_fun>
 8009ac6:	9b00      	ldr	r3, [sp, #0]
 8009ac8:	f000 000f 	and.w	r0, r0, #15
 8009acc:	fa00 f00b 	lsl.w	r0, r0, fp
 8009ad0:	4303      	orrs	r3, r0
 8009ad2:	9300      	str	r3, [sp, #0]
 8009ad4:	f10b 0b04 	add.w	fp, fp, #4
 8009ad8:	9b03      	ldr	r3, [sp, #12]
 8009ada:	e00d      	b.n	8009af8 <__gethex+0x27c>
 8009adc:	9b03      	ldr	r3, [sp, #12]
 8009ade:	9a06      	ldr	r2, [sp, #24]
 8009ae0:	4413      	add	r3, r2
 8009ae2:	42bb      	cmp	r3, r7
 8009ae4:	d3e0      	bcc.n	8009aa8 <__gethex+0x22c>
 8009ae6:	4618      	mov	r0, r3
 8009ae8:	9901      	ldr	r1, [sp, #4]
 8009aea:	9307      	str	r3, [sp, #28]
 8009aec:	4652      	mov	r2, sl
 8009aee:	f7fe f8dc 	bl	8007caa <strncmp>
 8009af2:	9b07      	ldr	r3, [sp, #28]
 8009af4:	2800      	cmp	r0, #0
 8009af6:	d1d7      	bne.n	8009aa8 <__gethex+0x22c>
 8009af8:	461e      	mov	r6, r3
 8009afa:	e78b      	b.n	8009a14 <__gethex+0x198>
 8009afc:	f04f 0a03 	mov.w	sl, #3
 8009b00:	e7b8      	b.n	8009a74 <__gethex+0x1f8>
 8009b02:	da0a      	bge.n	8009b1a <__gethex+0x29e>
 8009b04:	1a37      	subs	r7, r6, r0
 8009b06:	4621      	mov	r1, r4
 8009b08:	ee18 0a10 	vmov	r0, s16
 8009b0c:	463a      	mov	r2, r7
 8009b0e:	f000 fc57 	bl	800a3c0 <__lshift>
 8009b12:	1bed      	subs	r5, r5, r7
 8009b14:	4604      	mov	r4, r0
 8009b16:	f100 0914 	add.w	r9, r0, #20
 8009b1a:	f04f 0a00 	mov.w	sl, #0
 8009b1e:	e7ae      	b.n	8009a7e <__gethex+0x202>
 8009b20:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009b24:	42a8      	cmp	r0, r5
 8009b26:	dd72      	ble.n	8009c0e <__gethex+0x392>
 8009b28:	1b45      	subs	r5, r0, r5
 8009b2a:	42ae      	cmp	r6, r5
 8009b2c:	dc36      	bgt.n	8009b9c <__gethex+0x320>
 8009b2e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009b32:	2b02      	cmp	r3, #2
 8009b34:	d02a      	beq.n	8009b8c <__gethex+0x310>
 8009b36:	2b03      	cmp	r3, #3
 8009b38:	d02c      	beq.n	8009b94 <__gethex+0x318>
 8009b3a:	2b01      	cmp	r3, #1
 8009b3c:	d11c      	bne.n	8009b78 <__gethex+0x2fc>
 8009b3e:	42ae      	cmp	r6, r5
 8009b40:	d11a      	bne.n	8009b78 <__gethex+0x2fc>
 8009b42:	2e01      	cmp	r6, #1
 8009b44:	d112      	bne.n	8009b6c <__gethex+0x2f0>
 8009b46:	9a04      	ldr	r2, [sp, #16]
 8009b48:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009b4c:	6013      	str	r3, [r2, #0]
 8009b4e:	2301      	movs	r3, #1
 8009b50:	6123      	str	r3, [r4, #16]
 8009b52:	f8c9 3000 	str.w	r3, [r9]
 8009b56:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009b58:	2762      	movs	r7, #98	; 0x62
 8009b5a:	601c      	str	r4, [r3, #0]
 8009b5c:	e723      	b.n	80099a6 <__gethex+0x12a>
 8009b5e:	bf00      	nop
 8009b60:	0800c368 	.word	0x0800c368
 8009b64:	0800c2f0 	.word	0x0800c2f0
 8009b68:	0800c301 	.word	0x0800c301
 8009b6c:	1e71      	subs	r1, r6, #1
 8009b6e:	4620      	mov	r0, r4
 8009b70:	f000 fe6a 	bl	800a848 <__any_on>
 8009b74:	2800      	cmp	r0, #0
 8009b76:	d1e6      	bne.n	8009b46 <__gethex+0x2ca>
 8009b78:	ee18 0a10 	vmov	r0, s16
 8009b7c:	4621      	mov	r1, r4
 8009b7e:	f000 fa03 	bl	8009f88 <_Bfree>
 8009b82:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009b84:	2300      	movs	r3, #0
 8009b86:	6013      	str	r3, [r2, #0]
 8009b88:	2750      	movs	r7, #80	; 0x50
 8009b8a:	e70c      	b.n	80099a6 <__gethex+0x12a>
 8009b8c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d1f2      	bne.n	8009b78 <__gethex+0x2fc>
 8009b92:	e7d8      	b.n	8009b46 <__gethex+0x2ca>
 8009b94:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009b96:	2b00      	cmp	r3, #0
 8009b98:	d1d5      	bne.n	8009b46 <__gethex+0x2ca>
 8009b9a:	e7ed      	b.n	8009b78 <__gethex+0x2fc>
 8009b9c:	1e6f      	subs	r7, r5, #1
 8009b9e:	f1ba 0f00 	cmp.w	sl, #0
 8009ba2:	d131      	bne.n	8009c08 <__gethex+0x38c>
 8009ba4:	b127      	cbz	r7, 8009bb0 <__gethex+0x334>
 8009ba6:	4639      	mov	r1, r7
 8009ba8:	4620      	mov	r0, r4
 8009baa:	f000 fe4d 	bl	800a848 <__any_on>
 8009bae:	4682      	mov	sl, r0
 8009bb0:	117b      	asrs	r3, r7, #5
 8009bb2:	2101      	movs	r1, #1
 8009bb4:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009bb8:	f007 071f 	and.w	r7, r7, #31
 8009bbc:	fa01 f707 	lsl.w	r7, r1, r7
 8009bc0:	421f      	tst	r7, r3
 8009bc2:	4629      	mov	r1, r5
 8009bc4:	4620      	mov	r0, r4
 8009bc6:	bf18      	it	ne
 8009bc8:	f04a 0a02 	orrne.w	sl, sl, #2
 8009bcc:	1b76      	subs	r6, r6, r5
 8009bce:	f7ff fded 	bl	80097ac <rshift>
 8009bd2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009bd6:	2702      	movs	r7, #2
 8009bd8:	f1ba 0f00 	cmp.w	sl, #0
 8009bdc:	d048      	beq.n	8009c70 <__gethex+0x3f4>
 8009bde:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009be2:	2b02      	cmp	r3, #2
 8009be4:	d015      	beq.n	8009c12 <__gethex+0x396>
 8009be6:	2b03      	cmp	r3, #3
 8009be8:	d017      	beq.n	8009c1a <__gethex+0x39e>
 8009bea:	2b01      	cmp	r3, #1
 8009bec:	d109      	bne.n	8009c02 <__gethex+0x386>
 8009bee:	f01a 0f02 	tst.w	sl, #2
 8009bf2:	d006      	beq.n	8009c02 <__gethex+0x386>
 8009bf4:	f8d9 0000 	ldr.w	r0, [r9]
 8009bf8:	ea4a 0a00 	orr.w	sl, sl, r0
 8009bfc:	f01a 0f01 	tst.w	sl, #1
 8009c00:	d10e      	bne.n	8009c20 <__gethex+0x3a4>
 8009c02:	f047 0710 	orr.w	r7, r7, #16
 8009c06:	e033      	b.n	8009c70 <__gethex+0x3f4>
 8009c08:	f04f 0a01 	mov.w	sl, #1
 8009c0c:	e7d0      	b.n	8009bb0 <__gethex+0x334>
 8009c0e:	2701      	movs	r7, #1
 8009c10:	e7e2      	b.n	8009bd8 <__gethex+0x35c>
 8009c12:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009c14:	f1c3 0301 	rsb	r3, r3, #1
 8009c18:	9315      	str	r3, [sp, #84]	; 0x54
 8009c1a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d0f0      	beq.n	8009c02 <__gethex+0x386>
 8009c20:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009c24:	f104 0314 	add.w	r3, r4, #20
 8009c28:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8009c2c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8009c30:	f04f 0c00 	mov.w	ip, #0
 8009c34:	4618      	mov	r0, r3
 8009c36:	f853 2b04 	ldr.w	r2, [r3], #4
 8009c3a:	f1b2 3fff 	cmp.w	r2, #4294967295
 8009c3e:	d01c      	beq.n	8009c7a <__gethex+0x3fe>
 8009c40:	3201      	adds	r2, #1
 8009c42:	6002      	str	r2, [r0, #0]
 8009c44:	2f02      	cmp	r7, #2
 8009c46:	f104 0314 	add.w	r3, r4, #20
 8009c4a:	d13f      	bne.n	8009ccc <__gethex+0x450>
 8009c4c:	f8d8 2000 	ldr.w	r2, [r8]
 8009c50:	3a01      	subs	r2, #1
 8009c52:	42b2      	cmp	r2, r6
 8009c54:	d10a      	bne.n	8009c6c <__gethex+0x3f0>
 8009c56:	1171      	asrs	r1, r6, #5
 8009c58:	2201      	movs	r2, #1
 8009c5a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8009c5e:	f006 061f 	and.w	r6, r6, #31
 8009c62:	fa02 f606 	lsl.w	r6, r2, r6
 8009c66:	421e      	tst	r6, r3
 8009c68:	bf18      	it	ne
 8009c6a:	4617      	movne	r7, r2
 8009c6c:	f047 0720 	orr.w	r7, r7, #32
 8009c70:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009c72:	601c      	str	r4, [r3, #0]
 8009c74:	9b04      	ldr	r3, [sp, #16]
 8009c76:	601d      	str	r5, [r3, #0]
 8009c78:	e695      	b.n	80099a6 <__gethex+0x12a>
 8009c7a:	4299      	cmp	r1, r3
 8009c7c:	f843 cc04 	str.w	ip, [r3, #-4]
 8009c80:	d8d8      	bhi.n	8009c34 <__gethex+0x3b8>
 8009c82:	68a3      	ldr	r3, [r4, #8]
 8009c84:	459b      	cmp	fp, r3
 8009c86:	db19      	blt.n	8009cbc <__gethex+0x440>
 8009c88:	6861      	ldr	r1, [r4, #4]
 8009c8a:	ee18 0a10 	vmov	r0, s16
 8009c8e:	3101      	adds	r1, #1
 8009c90:	f000 f93a 	bl	8009f08 <_Balloc>
 8009c94:	4681      	mov	r9, r0
 8009c96:	b918      	cbnz	r0, 8009ca0 <__gethex+0x424>
 8009c98:	4b1a      	ldr	r3, [pc, #104]	; (8009d04 <__gethex+0x488>)
 8009c9a:	4602      	mov	r2, r0
 8009c9c:	2184      	movs	r1, #132	; 0x84
 8009c9e:	e6a8      	b.n	80099f2 <__gethex+0x176>
 8009ca0:	6922      	ldr	r2, [r4, #16]
 8009ca2:	3202      	adds	r2, #2
 8009ca4:	f104 010c 	add.w	r1, r4, #12
 8009ca8:	0092      	lsls	r2, r2, #2
 8009caa:	300c      	adds	r0, #12
 8009cac:	f000 f91e 	bl	8009eec <memcpy>
 8009cb0:	4621      	mov	r1, r4
 8009cb2:	ee18 0a10 	vmov	r0, s16
 8009cb6:	f000 f967 	bl	8009f88 <_Bfree>
 8009cba:	464c      	mov	r4, r9
 8009cbc:	6923      	ldr	r3, [r4, #16]
 8009cbe:	1c5a      	adds	r2, r3, #1
 8009cc0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009cc4:	6122      	str	r2, [r4, #16]
 8009cc6:	2201      	movs	r2, #1
 8009cc8:	615a      	str	r2, [r3, #20]
 8009cca:	e7bb      	b.n	8009c44 <__gethex+0x3c8>
 8009ccc:	6922      	ldr	r2, [r4, #16]
 8009cce:	455a      	cmp	r2, fp
 8009cd0:	dd0b      	ble.n	8009cea <__gethex+0x46e>
 8009cd2:	2101      	movs	r1, #1
 8009cd4:	4620      	mov	r0, r4
 8009cd6:	f7ff fd69 	bl	80097ac <rshift>
 8009cda:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009cde:	3501      	adds	r5, #1
 8009ce0:	42ab      	cmp	r3, r5
 8009ce2:	f6ff aed0 	blt.w	8009a86 <__gethex+0x20a>
 8009ce6:	2701      	movs	r7, #1
 8009ce8:	e7c0      	b.n	8009c6c <__gethex+0x3f0>
 8009cea:	f016 061f 	ands.w	r6, r6, #31
 8009cee:	d0fa      	beq.n	8009ce6 <__gethex+0x46a>
 8009cf0:	4453      	add	r3, sl
 8009cf2:	f1c6 0620 	rsb	r6, r6, #32
 8009cf6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8009cfa:	f000 f9f7 	bl	800a0ec <__hi0bits>
 8009cfe:	42b0      	cmp	r0, r6
 8009d00:	dbe7      	blt.n	8009cd2 <__gethex+0x456>
 8009d02:	e7f0      	b.n	8009ce6 <__gethex+0x46a>
 8009d04:	0800c2f0 	.word	0x0800c2f0

08009d08 <L_shift>:
 8009d08:	f1c2 0208 	rsb	r2, r2, #8
 8009d0c:	0092      	lsls	r2, r2, #2
 8009d0e:	b570      	push	{r4, r5, r6, lr}
 8009d10:	f1c2 0620 	rsb	r6, r2, #32
 8009d14:	6843      	ldr	r3, [r0, #4]
 8009d16:	6804      	ldr	r4, [r0, #0]
 8009d18:	fa03 f506 	lsl.w	r5, r3, r6
 8009d1c:	432c      	orrs	r4, r5
 8009d1e:	40d3      	lsrs	r3, r2
 8009d20:	6004      	str	r4, [r0, #0]
 8009d22:	f840 3f04 	str.w	r3, [r0, #4]!
 8009d26:	4288      	cmp	r0, r1
 8009d28:	d3f4      	bcc.n	8009d14 <L_shift+0xc>
 8009d2a:	bd70      	pop	{r4, r5, r6, pc}

08009d2c <__match>:
 8009d2c:	b530      	push	{r4, r5, lr}
 8009d2e:	6803      	ldr	r3, [r0, #0]
 8009d30:	3301      	adds	r3, #1
 8009d32:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009d36:	b914      	cbnz	r4, 8009d3e <__match+0x12>
 8009d38:	6003      	str	r3, [r0, #0]
 8009d3a:	2001      	movs	r0, #1
 8009d3c:	bd30      	pop	{r4, r5, pc}
 8009d3e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009d42:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009d46:	2d19      	cmp	r5, #25
 8009d48:	bf98      	it	ls
 8009d4a:	3220      	addls	r2, #32
 8009d4c:	42a2      	cmp	r2, r4
 8009d4e:	d0f0      	beq.n	8009d32 <__match+0x6>
 8009d50:	2000      	movs	r0, #0
 8009d52:	e7f3      	b.n	8009d3c <__match+0x10>

08009d54 <__hexnan>:
 8009d54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d58:	680b      	ldr	r3, [r1, #0]
 8009d5a:	115e      	asrs	r6, r3, #5
 8009d5c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009d60:	f013 031f 	ands.w	r3, r3, #31
 8009d64:	b087      	sub	sp, #28
 8009d66:	bf18      	it	ne
 8009d68:	3604      	addne	r6, #4
 8009d6a:	2500      	movs	r5, #0
 8009d6c:	1f37      	subs	r7, r6, #4
 8009d6e:	4690      	mov	r8, r2
 8009d70:	6802      	ldr	r2, [r0, #0]
 8009d72:	9301      	str	r3, [sp, #4]
 8009d74:	4682      	mov	sl, r0
 8009d76:	f846 5c04 	str.w	r5, [r6, #-4]
 8009d7a:	46b9      	mov	r9, r7
 8009d7c:	463c      	mov	r4, r7
 8009d7e:	9502      	str	r5, [sp, #8]
 8009d80:	46ab      	mov	fp, r5
 8009d82:	7851      	ldrb	r1, [r2, #1]
 8009d84:	1c53      	adds	r3, r2, #1
 8009d86:	9303      	str	r3, [sp, #12]
 8009d88:	b341      	cbz	r1, 8009ddc <__hexnan+0x88>
 8009d8a:	4608      	mov	r0, r1
 8009d8c:	9205      	str	r2, [sp, #20]
 8009d8e:	9104      	str	r1, [sp, #16]
 8009d90:	f7ff fd5e 	bl	8009850 <__hexdig_fun>
 8009d94:	2800      	cmp	r0, #0
 8009d96:	d14f      	bne.n	8009e38 <__hexnan+0xe4>
 8009d98:	9904      	ldr	r1, [sp, #16]
 8009d9a:	9a05      	ldr	r2, [sp, #20]
 8009d9c:	2920      	cmp	r1, #32
 8009d9e:	d818      	bhi.n	8009dd2 <__hexnan+0x7e>
 8009da0:	9b02      	ldr	r3, [sp, #8]
 8009da2:	459b      	cmp	fp, r3
 8009da4:	dd13      	ble.n	8009dce <__hexnan+0x7a>
 8009da6:	454c      	cmp	r4, r9
 8009da8:	d206      	bcs.n	8009db8 <__hexnan+0x64>
 8009daa:	2d07      	cmp	r5, #7
 8009dac:	dc04      	bgt.n	8009db8 <__hexnan+0x64>
 8009dae:	462a      	mov	r2, r5
 8009db0:	4649      	mov	r1, r9
 8009db2:	4620      	mov	r0, r4
 8009db4:	f7ff ffa8 	bl	8009d08 <L_shift>
 8009db8:	4544      	cmp	r4, r8
 8009dba:	d950      	bls.n	8009e5e <__hexnan+0x10a>
 8009dbc:	2300      	movs	r3, #0
 8009dbe:	f1a4 0904 	sub.w	r9, r4, #4
 8009dc2:	f844 3c04 	str.w	r3, [r4, #-4]
 8009dc6:	f8cd b008 	str.w	fp, [sp, #8]
 8009dca:	464c      	mov	r4, r9
 8009dcc:	461d      	mov	r5, r3
 8009dce:	9a03      	ldr	r2, [sp, #12]
 8009dd0:	e7d7      	b.n	8009d82 <__hexnan+0x2e>
 8009dd2:	2929      	cmp	r1, #41	; 0x29
 8009dd4:	d156      	bne.n	8009e84 <__hexnan+0x130>
 8009dd6:	3202      	adds	r2, #2
 8009dd8:	f8ca 2000 	str.w	r2, [sl]
 8009ddc:	f1bb 0f00 	cmp.w	fp, #0
 8009de0:	d050      	beq.n	8009e84 <__hexnan+0x130>
 8009de2:	454c      	cmp	r4, r9
 8009de4:	d206      	bcs.n	8009df4 <__hexnan+0xa0>
 8009de6:	2d07      	cmp	r5, #7
 8009de8:	dc04      	bgt.n	8009df4 <__hexnan+0xa0>
 8009dea:	462a      	mov	r2, r5
 8009dec:	4649      	mov	r1, r9
 8009dee:	4620      	mov	r0, r4
 8009df0:	f7ff ff8a 	bl	8009d08 <L_shift>
 8009df4:	4544      	cmp	r4, r8
 8009df6:	d934      	bls.n	8009e62 <__hexnan+0x10e>
 8009df8:	f1a8 0204 	sub.w	r2, r8, #4
 8009dfc:	4623      	mov	r3, r4
 8009dfe:	f853 1b04 	ldr.w	r1, [r3], #4
 8009e02:	f842 1f04 	str.w	r1, [r2, #4]!
 8009e06:	429f      	cmp	r7, r3
 8009e08:	d2f9      	bcs.n	8009dfe <__hexnan+0xaa>
 8009e0a:	1b3b      	subs	r3, r7, r4
 8009e0c:	f023 0303 	bic.w	r3, r3, #3
 8009e10:	3304      	adds	r3, #4
 8009e12:	3401      	adds	r4, #1
 8009e14:	3e03      	subs	r6, #3
 8009e16:	42b4      	cmp	r4, r6
 8009e18:	bf88      	it	hi
 8009e1a:	2304      	movhi	r3, #4
 8009e1c:	4443      	add	r3, r8
 8009e1e:	2200      	movs	r2, #0
 8009e20:	f843 2b04 	str.w	r2, [r3], #4
 8009e24:	429f      	cmp	r7, r3
 8009e26:	d2fb      	bcs.n	8009e20 <__hexnan+0xcc>
 8009e28:	683b      	ldr	r3, [r7, #0]
 8009e2a:	b91b      	cbnz	r3, 8009e34 <__hexnan+0xe0>
 8009e2c:	4547      	cmp	r7, r8
 8009e2e:	d127      	bne.n	8009e80 <__hexnan+0x12c>
 8009e30:	2301      	movs	r3, #1
 8009e32:	603b      	str	r3, [r7, #0]
 8009e34:	2005      	movs	r0, #5
 8009e36:	e026      	b.n	8009e86 <__hexnan+0x132>
 8009e38:	3501      	adds	r5, #1
 8009e3a:	2d08      	cmp	r5, #8
 8009e3c:	f10b 0b01 	add.w	fp, fp, #1
 8009e40:	dd06      	ble.n	8009e50 <__hexnan+0xfc>
 8009e42:	4544      	cmp	r4, r8
 8009e44:	d9c3      	bls.n	8009dce <__hexnan+0x7a>
 8009e46:	2300      	movs	r3, #0
 8009e48:	f844 3c04 	str.w	r3, [r4, #-4]
 8009e4c:	2501      	movs	r5, #1
 8009e4e:	3c04      	subs	r4, #4
 8009e50:	6822      	ldr	r2, [r4, #0]
 8009e52:	f000 000f 	and.w	r0, r0, #15
 8009e56:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8009e5a:	6022      	str	r2, [r4, #0]
 8009e5c:	e7b7      	b.n	8009dce <__hexnan+0x7a>
 8009e5e:	2508      	movs	r5, #8
 8009e60:	e7b5      	b.n	8009dce <__hexnan+0x7a>
 8009e62:	9b01      	ldr	r3, [sp, #4]
 8009e64:	2b00      	cmp	r3, #0
 8009e66:	d0df      	beq.n	8009e28 <__hexnan+0xd4>
 8009e68:	f04f 32ff 	mov.w	r2, #4294967295
 8009e6c:	f1c3 0320 	rsb	r3, r3, #32
 8009e70:	fa22 f303 	lsr.w	r3, r2, r3
 8009e74:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009e78:	401a      	ands	r2, r3
 8009e7a:	f846 2c04 	str.w	r2, [r6, #-4]
 8009e7e:	e7d3      	b.n	8009e28 <__hexnan+0xd4>
 8009e80:	3f04      	subs	r7, #4
 8009e82:	e7d1      	b.n	8009e28 <__hexnan+0xd4>
 8009e84:	2004      	movs	r0, #4
 8009e86:	b007      	add	sp, #28
 8009e88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009e8c <_localeconv_r>:
 8009e8c:	4800      	ldr	r0, [pc, #0]	; (8009e90 <_localeconv_r+0x4>)
 8009e8e:	4770      	bx	lr
 8009e90:	2000096c 	.word	0x2000096c

08009e94 <_lseek_r>:
 8009e94:	b538      	push	{r3, r4, r5, lr}
 8009e96:	4d07      	ldr	r5, [pc, #28]	; (8009eb4 <_lseek_r+0x20>)
 8009e98:	4604      	mov	r4, r0
 8009e9a:	4608      	mov	r0, r1
 8009e9c:	4611      	mov	r1, r2
 8009e9e:	2200      	movs	r2, #0
 8009ea0:	602a      	str	r2, [r5, #0]
 8009ea2:	461a      	mov	r2, r3
 8009ea4:	f7f8 fefc 	bl	8002ca0 <_lseek>
 8009ea8:	1c43      	adds	r3, r0, #1
 8009eaa:	d102      	bne.n	8009eb2 <_lseek_r+0x1e>
 8009eac:	682b      	ldr	r3, [r5, #0]
 8009eae:	b103      	cbz	r3, 8009eb2 <_lseek_r+0x1e>
 8009eb0:	6023      	str	r3, [r4, #0]
 8009eb2:	bd38      	pop	{r3, r4, r5, pc}
 8009eb4:	200010c0 	.word	0x200010c0

08009eb8 <malloc>:
 8009eb8:	4b02      	ldr	r3, [pc, #8]	; (8009ec4 <malloc+0xc>)
 8009eba:	4601      	mov	r1, r0
 8009ebc:	6818      	ldr	r0, [r3, #0]
 8009ebe:	f000 bd67 	b.w	800a990 <_malloc_r>
 8009ec2:	bf00      	nop
 8009ec4:	20000814 	.word	0x20000814

08009ec8 <__ascii_mbtowc>:
 8009ec8:	b082      	sub	sp, #8
 8009eca:	b901      	cbnz	r1, 8009ece <__ascii_mbtowc+0x6>
 8009ecc:	a901      	add	r1, sp, #4
 8009ece:	b142      	cbz	r2, 8009ee2 <__ascii_mbtowc+0x1a>
 8009ed0:	b14b      	cbz	r3, 8009ee6 <__ascii_mbtowc+0x1e>
 8009ed2:	7813      	ldrb	r3, [r2, #0]
 8009ed4:	600b      	str	r3, [r1, #0]
 8009ed6:	7812      	ldrb	r2, [r2, #0]
 8009ed8:	1e10      	subs	r0, r2, #0
 8009eda:	bf18      	it	ne
 8009edc:	2001      	movne	r0, #1
 8009ede:	b002      	add	sp, #8
 8009ee0:	4770      	bx	lr
 8009ee2:	4610      	mov	r0, r2
 8009ee4:	e7fb      	b.n	8009ede <__ascii_mbtowc+0x16>
 8009ee6:	f06f 0001 	mvn.w	r0, #1
 8009eea:	e7f8      	b.n	8009ede <__ascii_mbtowc+0x16>

08009eec <memcpy>:
 8009eec:	440a      	add	r2, r1
 8009eee:	4291      	cmp	r1, r2
 8009ef0:	f100 33ff 	add.w	r3, r0, #4294967295
 8009ef4:	d100      	bne.n	8009ef8 <memcpy+0xc>
 8009ef6:	4770      	bx	lr
 8009ef8:	b510      	push	{r4, lr}
 8009efa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009efe:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009f02:	4291      	cmp	r1, r2
 8009f04:	d1f9      	bne.n	8009efa <memcpy+0xe>
 8009f06:	bd10      	pop	{r4, pc}

08009f08 <_Balloc>:
 8009f08:	b570      	push	{r4, r5, r6, lr}
 8009f0a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009f0c:	4604      	mov	r4, r0
 8009f0e:	460d      	mov	r5, r1
 8009f10:	b976      	cbnz	r6, 8009f30 <_Balloc+0x28>
 8009f12:	2010      	movs	r0, #16
 8009f14:	f7ff ffd0 	bl	8009eb8 <malloc>
 8009f18:	4602      	mov	r2, r0
 8009f1a:	6260      	str	r0, [r4, #36]	; 0x24
 8009f1c:	b920      	cbnz	r0, 8009f28 <_Balloc+0x20>
 8009f1e:	4b18      	ldr	r3, [pc, #96]	; (8009f80 <_Balloc+0x78>)
 8009f20:	4818      	ldr	r0, [pc, #96]	; (8009f84 <_Balloc+0x7c>)
 8009f22:	2166      	movs	r1, #102	; 0x66
 8009f24:	f001 fb48 	bl	800b5b8 <__assert_func>
 8009f28:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009f2c:	6006      	str	r6, [r0, #0]
 8009f2e:	60c6      	str	r6, [r0, #12]
 8009f30:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009f32:	68f3      	ldr	r3, [r6, #12]
 8009f34:	b183      	cbz	r3, 8009f58 <_Balloc+0x50>
 8009f36:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009f38:	68db      	ldr	r3, [r3, #12]
 8009f3a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8009f3e:	b9b8      	cbnz	r0, 8009f70 <_Balloc+0x68>
 8009f40:	2101      	movs	r1, #1
 8009f42:	fa01 f605 	lsl.w	r6, r1, r5
 8009f46:	1d72      	adds	r2, r6, #5
 8009f48:	0092      	lsls	r2, r2, #2
 8009f4a:	4620      	mov	r0, r4
 8009f4c:	f000 fc9d 	bl	800a88a <_calloc_r>
 8009f50:	b160      	cbz	r0, 8009f6c <_Balloc+0x64>
 8009f52:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8009f56:	e00e      	b.n	8009f76 <_Balloc+0x6e>
 8009f58:	2221      	movs	r2, #33	; 0x21
 8009f5a:	2104      	movs	r1, #4
 8009f5c:	4620      	mov	r0, r4
 8009f5e:	f000 fc94 	bl	800a88a <_calloc_r>
 8009f62:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009f64:	60f0      	str	r0, [r6, #12]
 8009f66:	68db      	ldr	r3, [r3, #12]
 8009f68:	2b00      	cmp	r3, #0
 8009f6a:	d1e4      	bne.n	8009f36 <_Balloc+0x2e>
 8009f6c:	2000      	movs	r0, #0
 8009f6e:	bd70      	pop	{r4, r5, r6, pc}
 8009f70:	6802      	ldr	r2, [r0, #0]
 8009f72:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8009f76:	2300      	movs	r3, #0
 8009f78:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8009f7c:	e7f7      	b.n	8009f6e <_Balloc+0x66>
 8009f7e:	bf00      	nop
 8009f80:	0800c27e 	.word	0x0800c27e
 8009f84:	0800c37c 	.word	0x0800c37c

08009f88 <_Bfree>:
 8009f88:	b570      	push	{r4, r5, r6, lr}
 8009f8a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8009f8c:	4605      	mov	r5, r0
 8009f8e:	460c      	mov	r4, r1
 8009f90:	b976      	cbnz	r6, 8009fb0 <_Bfree+0x28>
 8009f92:	2010      	movs	r0, #16
 8009f94:	f7ff ff90 	bl	8009eb8 <malloc>
 8009f98:	4602      	mov	r2, r0
 8009f9a:	6268      	str	r0, [r5, #36]	; 0x24
 8009f9c:	b920      	cbnz	r0, 8009fa8 <_Bfree+0x20>
 8009f9e:	4b09      	ldr	r3, [pc, #36]	; (8009fc4 <_Bfree+0x3c>)
 8009fa0:	4809      	ldr	r0, [pc, #36]	; (8009fc8 <_Bfree+0x40>)
 8009fa2:	218a      	movs	r1, #138	; 0x8a
 8009fa4:	f001 fb08 	bl	800b5b8 <__assert_func>
 8009fa8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8009fac:	6006      	str	r6, [r0, #0]
 8009fae:	60c6      	str	r6, [r0, #12]
 8009fb0:	b13c      	cbz	r4, 8009fc2 <_Bfree+0x3a>
 8009fb2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009fb4:	6862      	ldr	r2, [r4, #4]
 8009fb6:	68db      	ldr	r3, [r3, #12]
 8009fb8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8009fbc:	6021      	str	r1, [r4, #0]
 8009fbe:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009fc2:	bd70      	pop	{r4, r5, r6, pc}
 8009fc4:	0800c27e 	.word	0x0800c27e
 8009fc8:	0800c37c 	.word	0x0800c37c

08009fcc <__multadd>:
 8009fcc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009fd0:	690d      	ldr	r5, [r1, #16]
 8009fd2:	4607      	mov	r7, r0
 8009fd4:	460c      	mov	r4, r1
 8009fd6:	461e      	mov	r6, r3
 8009fd8:	f101 0c14 	add.w	ip, r1, #20
 8009fdc:	2000      	movs	r0, #0
 8009fde:	f8dc 3000 	ldr.w	r3, [ip]
 8009fe2:	b299      	uxth	r1, r3
 8009fe4:	fb02 6101 	mla	r1, r2, r1, r6
 8009fe8:	0c1e      	lsrs	r6, r3, #16
 8009fea:	0c0b      	lsrs	r3, r1, #16
 8009fec:	fb02 3306 	mla	r3, r2, r6, r3
 8009ff0:	b289      	uxth	r1, r1
 8009ff2:	3001      	adds	r0, #1
 8009ff4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009ff8:	4285      	cmp	r5, r0
 8009ffa:	f84c 1b04 	str.w	r1, [ip], #4
 8009ffe:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a002:	dcec      	bgt.n	8009fde <__multadd+0x12>
 800a004:	b30e      	cbz	r6, 800a04a <__multadd+0x7e>
 800a006:	68a3      	ldr	r3, [r4, #8]
 800a008:	42ab      	cmp	r3, r5
 800a00a:	dc19      	bgt.n	800a040 <__multadd+0x74>
 800a00c:	6861      	ldr	r1, [r4, #4]
 800a00e:	4638      	mov	r0, r7
 800a010:	3101      	adds	r1, #1
 800a012:	f7ff ff79 	bl	8009f08 <_Balloc>
 800a016:	4680      	mov	r8, r0
 800a018:	b928      	cbnz	r0, 800a026 <__multadd+0x5a>
 800a01a:	4602      	mov	r2, r0
 800a01c:	4b0c      	ldr	r3, [pc, #48]	; (800a050 <__multadd+0x84>)
 800a01e:	480d      	ldr	r0, [pc, #52]	; (800a054 <__multadd+0x88>)
 800a020:	21b5      	movs	r1, #181	; 0xb5
 800a022:	f001 fac9 	bl	800b5b8 <__assert_func>
 800a026:	6922      	ldr	r2, [r4, #16]
 800a028:	3202      	adds	r2, #2
 800a02a:	f104 010c 	add.w	r1, r4, #12
 800a02e:	0092      	lsls	r2, r2, #2
 800a030:	300c      	adds	r0, #12
 800a032:	f7ff ff5b 	bl	8009eec <memcpy>
 800a036:	4621      	mov	r1, r4
 800a038:	4638      	mov	r0, r7
 800a03a:	f7ff ffa5 	bl	8009f88 <_Bfree>
 800a03e:	4644      	mov	r4, r8
 800a040:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a044:	3501      	adds	r5, #1
 800a046:	615e      	str	r6, [r3, #20]
 800a048:	6125      	str	r5, [r4, #16]
 800a04a:	4620      	mov	r0, r4
 800a04c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a050:	0800c2f0 	.word	0x0800c2f0
 800a054:	0800c37c 	.word	0x0800c37c

0800a058 <__s2b>:
 800a058:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a05c:	460c      	mov	r4, r1
 800a05e:	4615      	mov	r5, r2
 800a060:	461f      	mov	r7, r3
 800a062:	2209      	movs	r2, #9
 800a064:	3308      	adds	r3, #8
 800a066:	4606      	mov	r6, r0
 800a068:	fb93 f3f2 	sdiv	r3, r3, r2
 800a06c:	2100      	movs	r1, #0
 800a06e:	2201      	movs	r2, #1
 800a070:	429a      	cmp	r2, r3
 800a072:	db09      	blt.n	800a088 <__s2b+0x30>
 800a074:	4630      	mov	r0, r6
 800a076:	f7ff ff47 	bl	8009f08 <_Balloc>
 800a07a:	b940      	cbnz	r0, 800a08e <__s2b+0x36>
 800a07c:	4602      	mov	r2, r0
 800a07e:	4b19      	ldr	r3, [pc, #100]	; (800a0e4 <__s2b+0x8c>)
 800a080:	4819      	ldr	r0, [pc, #100]	; (800a0e8 <__s2b+0x90>)
 800a082:	21ce      	movs	r1, #206	; 0xce
 800a084:	f001 fa98 	bl	800b5b8 <__assert_func>
 800a088:	0052      	lsls	r2, r2, #1
 800a08a:	3101      	adds	r1, #1
 800a08c:	e7f0      	b.n	800a070 <__s2b+0x18>
 800a08e:	9b08      	ldr	r3, [sp, #32]
 800a090:	6143      	str	r3, [r0, #20]
 800a092:	2d09      	cmp	r5, #9
 800a094:	f04f 0301 	mov.w	r3, #1
 800a098:	6103      	str	r3, [r0, #16]
 800a09a:	dd16      	ble.n	800a0ca <__s2b+0x72>
 800a09c:	f104 0909 	add.w	r9, r4, #9
 800a0a0:	46c8      	mov	r8, r9
 800a0a2:	442c      	add	r4, r5
 800a0a4:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a0a8:	4601      	mov	r1, r0
 800a0aa:	3b30      	subs	r3, #48	; 0x30
 800a0ac:	220a      	movs	r2, #10
 800a0ae:	4630      	mov	r0, r6
 800a0b0:	f7ff ff8c 	bl	8009fcc <__multadd>
 800a0b4:	45a0      	cmp	r8, r4
 800a0b6:	d1f5      	bne.n	800a0a4 <__s2b+0x4c>
 800a0b8:	f1a5 0408 	sub.w	r4, r5, #8
 800a0bc:	444c      	add	r4, r9
 800a0be:	1b2d      	subs	r5, r5, r4
 800a0c0:	1963      	adds	r3, r4, r5
 800a0c2:	42bb      	cmp	r3, r7
 800a0c4:	db04      	blt.n	800a0d0 <__s2b+0x78>
 800a0c6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a0ca:	340a      	adds	r4, #10
 800a0cc:	2509      	movs	r5, #9
 800a0ce:	e7f6      	b.n	800a0be <__s2b+0x66>
 800a0d0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a0d4:	4601      	mov	r1, r0
 800a0d6:	3b30      	subs	r3, #48	; 0x30
 800a0d8:	220a      	movs	r2, #10
 800a0da:	4630      	mov	r0, r6
 800a0dc:	f7ff ff76 	bl	8009fcc <__multadd>
 800a0e0:	e7ee      	b.n	800a0c0 <__s2b+0x68>
 800a0e2:	bf00      	nop
 800a0e4:	0800c2f0 	.word	0x0800c2f0
 800a0e8:	0800c37c 	.word	0x0800c37c

0800a0ec <__hi0bits>:
 800a0ec:	0c03      	lsrs	r3, r0, #16
 800a0ee:	041b      	lsls	r3, r3, #16
 800a0f0:	b9d3      	cbnz	r3, 800a128 <__hi0bits+0x3c>
 800a0f2:	0400      	lsls	r0, r0, #16
 800a0f4:	2310      	movs	r3, #16
 800a0f6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a0fa:	bf04      	itt	eq
 800a0fc:	0200      	lsleq	r0, r0, #8
 800a0fe:	3308      	addeq	r3, #8
 800a100:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a104:	bf04      	itt	eq
 800a106:	0100      	lsleq	r0, r0, #4
 800a108:	3304      	addeq	r3, #4
 800a10a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a10e:	bf04      	itt	eq
 800a110:	0080      	lsleq	r0, r0, #2
 800a112:	3302      	addeq	r3, #2
 800a114:	2800      	cmp	r0, #0
 800a116:	db05      	blt.n	800a124 <__hi0bits+0x38>
 800a118:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a11c:	f103 0301 	add.w	r3, r3, #1
 800a120:	bf08      	it	eq
 800a122:	2320      	moveq	r3, #32
 800a124:	4618      	mov	r0, r3
 800a126:	4770      	bx	lr
 800a128:	2300      	movs	r3, #0
 800a12a:	e7e4      	b.n	800a0f6 <__hi0bits+0xa>

0800a12c <__lo0bits>:
 800a12c:	6803      	ldr	r3, [r0, #0]
 800a12e:	f013 0207 	ands.w	r2, r3, #7
 800a132:	4601      	mov	r1, r0
 800a134:	d00b      	beq.n	800a14e <__lo0bits+0x22>
 800a136:	07da      	lsls	r2, r3, #31
 800a138:	d423      	bmi.n	800a182 <__lo0bits+0x56>
 800a13a:	0798      	lsls	r0, r3, #30
 800a13c:	bf49      	itett	mi
 800a13e:	085b      	lsrmi	r3, r3, #1
 800a140:	089b      	lsrpl	r3, r3, #2
 800a142:	2001      	movmi	r0, #1
 800a144:	600b      	strmi	r3, [r1, #0]
 800a146:	bf5c      	itt	pl
 800a148:	600b      	strpl	r3, [r1, #0]
 800a14a:	2002      	movpl	r0, #2
 800a14c:	4770      	bx	lr
 800a14e:	b298      	uxth	r0, r3
 800a150:	b9a8      	cbnz	r0, 800a17e <__lo0bits+0x52>
 800a152:	0c1b      	lsrs	r3, r3, #16
 800a154:	2010      	movs	r0, #16
 800a156:	b2da      	uxtb	r2, r3
 800a158:	b90a      	cbnz	r2, 800a15e <__lo0bits+0x32>
 800a15a:	3008      	adds	r0, #8
 800a15c:	0a1b      	lsrs	r3, r3, #8
 800a15e:	071a      	lsls	r2, r3, #28
 800a160:	bf04      	itt	eq
 800a162:	091b      	lsreq	r3, r3, #4
 800a164:	3004      	addeq	r0, #4
 800a166:	079a      	lsls	r2, r3, #30
 800a168:	bf04      	itt	eq
 800a16a:	089b      	lsreq	r3, r3, #2
 800a16c:	3002      	addeq	r0, #2
 800a16e:	07da      	lsls	r2, r3, #31
 800a170:	d403      	bmi.n	800a17a <__lo0bits+0x4e>
 800a172:	085b      	lsrs	r3, r3, #1
 800a174:	f100 0001 	add.w	r0, r0, #1
 800a178:	d005      	beq.n	800a186 <__lo0bits+0x5a>
 800a17a:	600b      	str	r3, [r1, #0]
 800a17c:	4770      	bx	lr
 800a17e:	4610      	mov	r0, r2
 800a180:	e7e9      	b.n	800a156 <__lo0bits+0x2a>
 800a182:	2000      	movs	r0, #0
 800a184:	4770      	bx	lr
 800a186:	2020      	movs	r0, #32
 800a188:	4770      	bx	lr
	...

0800a18c <__i2b>:
 800a18c:	b510      	push	{r4, lr}
 800a18e:	460c      	mov	r4, r1
 800a190:	2101      	movs	r1, #1
 800a192:	f7ff feb9 	bl	8009f08 <_Balloc>
 800a196:	4602      	mov	r2, r0
 800a198:	b928      	cbnz	r0, 800a1a6 <__i2b+0x1a>
 800a19a:	4b05      	ldr	r3, [pc, #20]	; (800a1b0 <__i2b+0x24>)
 800a19c:	4805      	ldr	r0, [pc, #20]	; (800a1b4 <__i2b+0x28>)
 800a19e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a1a2:	f001 fa09 	bl	800b5b8 <__assert_func>
 800a1a6:	2301      	movs	r3, #1
 800a1a8:	6144      	str	r4, [r0, #20]
 800a1aa:	6103      	str	r3, [r0, #16]
 800a1ac:	bd10      	pop	{r4, pc}
 800a1ae:	bf00      	nop
 800a1b0:	0800c2f0 	.word	0x0800c2f0
 800a1b4:	0800c37c 	.word	0x0800c37c

0800a1b8 <__multiply>:
 800a1b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a1bc:	4691      	mov	r9, r2
 800a1be:	690a      	ldr	r2, [r1, #16]
 800a1c0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a1c4:	429a      	cmp	r2, r3
 800a1c6:	bfb8      	it	lt
 800a1c8:	460b      	movlt	r3, r1
 800a1ca:	460c      	mov	r4, r1
 800a1cc:	bfbc      	itt	lt
 800a1ce:	464c      	movlt	r4, r9
 800a1d0:	4699      	movlt	r9, r3
 800a1d2:	6927      	ldr	r7, [r4, #16]
 800a1d4:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a1d8:	68a3      	ldr	r3, [r4, #8]
 800a1da:	6861      	ldr	r1, [r4, #4]
 800a1dc:	eb07 060a 	add.w	r6, r7, sl
 800a1e0:	42b3      	cmp	r3, r6
 800a1e2:	b085      	sub	sp, #20
 800a1e4:	bfb8      	it	lt
 800a1e6:	3101      	addlt	r1, #1
 800a1e8:	f7ff fe8e 	bl	8009f08 <_Balloc>
 800a1ec:	b930      	cbnz	r0, 800a1fc <__multiply+0x44>
 800a1ee:	4602      	mov	r2, r0
 800a1f0:	4b44      	ldr	r3, [pc, #272]	; (800a304 <__multiply+0x14c>)
 800a1f2:	4845      	ldr	r0, [pc, #276]	; (800a308 <__multiply+0x150>)
 800a1f4:	f240 115d 	movw	r1, #349	; 0x15d
 800a1f8:	f001 f9de 	bl	800b5b8 <__assert_func>
 800a1fc:	f100 0514 	add.w	r5, r0, #20
 800a200:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a204:	462b      	mov	r3, r5
 800a206:	2200      	movs	r2, #0
 800a208:	4543      	cmp	r3, r8
 800a20a:	d321      	bcc.n	800a250 <__multiply+0x98>
 800a20c:	f104 0314 	add.w	r3, r4, #20
 800a210:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a214:	f109 0314 	add.w	r3, r9, #20
 800a218:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a21c:	9202      	str	r2, [sp, #8]
 800a21e:	1b3a      	subs	r2, r7, r4
 800a220:	3a15      	subs	r2, #21
 800a222:	f022 0203 	bic.w	r2, r2, #3
 800a226:	3204      	adds	r2, #4
 800a228:	f104 0115 	add.w	r1, r4, #21
 800a22c:	428f      	cmp	r7, r1
 800a22e:	bf38      	it	cc
 800a230:	2204      	movcc	r2, #4
 800a232:	9201      	str	r2, [sp, #4]
 800a234:	9a02      	ldr	r2, [sp, #8]
 800a236:	9303      	str	r3, [sp, #12]
 800a238:	429a      	cmp	r2, r3
 800a23a:	d80c      	bhi.n	800a256 <__multiply+0x9e>
 800a23c:	2e00      	cmp	r6, #0
 800a23e:	dd03      	ble.n	800a248 <__multiply+0x90>
 800a240:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a244:	2b00      	cmp	r3, #0
 800a246:	d05a      	beq.n	800a2fe <__multiply+0x146>
 800a248:	6106      	str	r6, [r0, #16]
 800a24a:	b005      	add	sp, #20
 800a24c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a250:	f843 2b04 	str.w	r2, [r3], #4
 800a254:	e7d8      	b.n	800a208 <__multiply+0x50>
 800a256:	f8b3 a000 	ldrh.w	sl, [r3]
 800a25a:	f1ba 0f00 	cmp.w	sl, #0
 800a25e:	d024      	beq.n	800a2aa <__multiply+0xf2>
 800a260:	f104 0e14 	add.w	lr, r4, #20
 800a264:	46a9      	mov	r9, r5
 800a266:	f04f 0c00 	mov.w	ip, #0
 800a26a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a26e:	f8d9 1000 	ldr.w	r1, [r9]
 800a272:	fa1f fb82 	uxth.w	fp, r2
 800a276:	b289      	uxth	r1, r1
 800a278:	fb0a 110b 	mla	r1, sl, fp, r1
 800a27c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a280:	f8d9 2000 	ldr.w	r2, [r9]
 800a284:	4461      	add	r1, ip
 800a286:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a28a:	fb0a c20b 	mla	r2, sl, fp, ip
 800a28e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a292:	b289      	uxth	r1, r1
 800a294:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a298:	4577      	cmp	r7, lr
 800a29a:	f849 1b04 	str.w	r1, [r9], #4
 800a29e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a2a2:	d8e2      	bhi.n	800a26a <__multiply+0xb2>
 800a2a4:	9a01      	ldr	r2, [sp, #4]
 800a2a6:	f845 c002 	str.w	ip, [r5, r2]
 800a2aa:	9a03      	ldr	r2, [sp, #12]
 800a2ac:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a2b0:	3304      	adds	r3, #4
 800a2b2:	f1b9 0f00 	cmp.w	r9, #0
 800a2b6:	d020      	beq.n	800a2fa <__multiply+0x142>
 800a2b8:	6829      	ldr	r1, [r5, #0]
 800a2ba:	f104 0c14 	add.w	ip, r4, #20
 800a2be:	46ae      	mov	lr, r5
 800a2c0:	f04f 0a00 	mov.w	sl, #0
 800a2c4:	f8bc b000 	ldrh.w	fp, [ip]
 800a2c8:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a2cc:	fb09 220b 	mla	r2, r9, fp, r2
 800a2d0:	4492      	add	sl, r2
 800a2d2:	b289      	uxth	r1, r1
 800a2d4:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800a2d8:	f84e 1b04 	str.w	r1, [lr], #4
 800a2dc:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a2e0:	f8be 1000 	ldrh.w	r1, [lr]
 800a2e4:	0c12      	lsrs	r2, r2, #16
 800a2e6:	fb09 1102 	mla	r1, r9, r2, r1
 800a2ea:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800a2ee:	4567      	cmp	r7, ip
 800a2f0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a2f4:	d8e6      	bhi.n	800a2c4 <__multiply+0x10c>
 800a2f6:	9a01      	ldr	r2, [sp, #4]
 800a2f8:	50a9      	str	r1, [r5, r2]
 800a2fa:	3504      	adds	r5, #4
 800a2fc:	e79a      	b.n	800a234 <__multiply+0x7c>
 800a2fe:	3e01      	subs	r6, #1
 800a300:	e79c      	b.n	800a23c <__multiply+0x84>
 800a302:	bf00      	nop
 800a304:	0800c2f0 	.word	0x0800c2f0
 800a308:	0800c37c 	.word	0x0800c37c

0800a30c <__pow5mult>:
 800a30c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a310:	4615      	mov	r5, r2
 800a312:	f012 0203 	ands.w	r2, r2, #3
 800a316:	4606      	mov	r6, r0
 800a318:	460f      	mov	r7, r1
 800a31a:	d007      	beq.n	800a32c <__pow5mult+0x20>
 800a31c:	4c25      	ldr	r4, [pc, #148]	; (800a3b4 <__pow5mult+0xa8>)
 800a31e:	3a01      	subs	r2, #1
 800a320:	2300      	movs	r3, #0
 800a322:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a326:	f7ff fe51 	bl	8009fcc <__multadd>
 800a32a:	4607      	mov	r7, r0
 800a32c:	10ad      	asrs	r5, r5, #2
 800a32e:	d03d      	beq.n	800a3ac <__pow5mult+0xa0>
 800a330:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a332:	b97c      	cbnz	r4, 800a354 <__pow5mult+0x48>
 800a334:	2010      	movs	r0, #16
 800a336:	f7ff fdbf 	bl	8009eb8 <malloc>
 800a33a:	4602      	mov	r2, r0
 800a33c:	6270      	str	r0, [r6, #36]	; 0x24
 800a33e:	b928      	cbnz	r0, 800a34c <__pow5mult+0x40>
 800a340:	4b1d      	ldr	r3, [pc, #116]	; (800a3b8 <__pow5mult+0xac>)
 800a342:	481e      	ldr	r0, [pc, #120]	; (800a3bc <__pow5mult+0xb0>)
 800a344:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a348:	f001 f936 	bl	800b5b8 <__assert_func>
 800a34c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a350:	6004      	str	r4, [r0, #0]
 800a352:	60c4      	str	r4, [r0, #12]
 800a354:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a358:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a35c:	b94c      	cbnz	r4, 800a372 <__pow5mult+0x66>
 800a35e:	f240 2171 	movw	r1, #625	; 0x271
 800a362:	4630      	mov	r0, r6
 800a364:	f7ff ff12 	bl	800a18c <__i2b>
 800a368:	2300      	movs	r3, #0
 800a36a:	f8c8 0008 	str.w	r0, [r8, #8]
 800a36e:	4604      	mov	r4, r0
 800a370:	6003      	str	r3, [r0, #0]
 800a372:	f04f 0900 	mov.w	r9, #0
 800a376:	07eb      	lsls	r3, r5, #31
 800a378:	d50a      	bpl.n	800a390 <__pow5mult+0x84>
 800a37a:	4639      	mov	r1, r7
 800a37c:	4622      	mov	r2, r4
 800a37e:	4630      	mov	r0, r6
 800a380:	f7ff ff1a 	bl	800a1b8 <__multiply>
 800a384:	4639      	mov	r1, r7
 800a386:	4680      	mov	r8, r0
 800a388:	4630      	mov	r0, r6
 800a38a:	f7ff fdfd 	bl	8009f88 <_Bfree>
 800a38e:	4647      	mov	r7, r8
 800a390:	106d      	asrs	r5, r5, #1
 800a392:	d00b      	beq.n	800a3ac <__pow5mult+0xa0>
 800a394:	6820      	ldr	r0, [r4, #0]
 800a396:	b938      	cbnz	r0, 800a3a8 <__pow5mult+0x9c>
 800a398:	4622      	mov	r2, r4
 800a39a:	4621      	mov	r1, r4
 800a39c:	4630      	mov	r0, r6
 800a39e:	f7ff ff0b 	bl	800a1b8 <__multiply>
 800a3a2:	6020      	str	r0, [r4, #0]
 800a3a4:	f8c0 9000 	str.w	r9, [r0]
 800a3a8:	4604      	mov	r4, r0
 800a3aa:	e7e4      	b.n	800a376 <__pow5mult+0x6a>
 800a3ac:	4638      	mov	r0, r7
 800a3ae:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a3b2:	bf00      	nop
 800a3b4:	0800c4c8 	.word	0x0800c4c8
 800a3b8:	0800c27e 	.word	0x0800c27e
 800a3bc:	0800c37c 	.word	0x0800c37c

0800a3c0 <__lshift>:
 800a3c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a3c4:	460c      	mov	r4, r1
 800a3c6:	6849      	ldr	r1, [r1, #4]
 800a3c8:	6923      	ldr	r3, [r4, #16]
 800a3ca:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a3ce:	68a3      	ldr	r3, [r4, #8]
 800a3d0:	4607      	mov	r7, r0
 800a3d2:	4691      	mov	r9, r2
 800a3d4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a3d8:	f108 0601 	add.w	r6, r8, #1
 800a3dc:	42b3      	cmp	r3, r6
 800a3de:	db0b      	blt.n	800a3f8 <__lshift+0x38>
 800a3e0:	4638      	mov	r0, r7
 800a3e2:	f7ff fd91 	bl	8009f08 <_Balloc>
 800a3e6:	4605      	mov	r5, r0
 800a3e8:	b948      	cbnz	r0, 800a3fe <__lshift+0x3e>
 800a3ea:	4602      	mov	r2, r0
 800a3ec:	4b2a      	ldr	r3, [pc, #168]	; (800a498 <__lshift+0xd8>)
 800a3ee:	482b      	ldr	r0, [pc, #172]	; (800a49c <__lshift+0xdc>)
 800a3f0:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a3f4:	f001 f8e0 	bl	800b5b8 <__assert_func>
 800a3f8:	3101      	adds	r1, #1
 800a3fa:	005b      	lsls	r3, r3, #1
 800a3fc:	e7ee      	b.n	800a3dc <__lshift+0x1c>
 800a3fe:	2300      	movs	r3, #0
 800a400:	f100 0114 	add.w	r1, r0, #20
 800a404:	f100 0210 	add.w	r2, r0, #16
 800a408:	4618      	mov	r0, r3
 800a40a:	4553      	cmp	r3, sl
 800a40c:	db37      	blt.n	800a47e <__lshift+0xbe>
 800a40e:	6920      	ldr	r0, [r4, #16]
 800a410:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a414:	f104 0314 	add.w	r3, r4, #20
 800a418:	f019 091f 	ands.w	r9, r9, #31
 800a41c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a420:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a424:	d02f      	beq.n	800a486 <__lshift+0xc6>
 800a426:	f1c9 0e20 	rsb	lr, r9, #32
 800a42a:	468a      	mov	sl, r1
 800a42c:	f04f 0c00 	mov.w	ip, #0
 800a430:	681a      	ldr	r2, [r3, #0]
 800a432:	fa02 f209 	lsl.w	r2, r2, r9
 800a436:	ea42 020c 	orr.w	r2, r2, ip
 800a43a:	f84a 2b04 	str.w	r2, [sl], #4
 800a43e:	f853 2b04 	ldr.w	r2, [r3], #4
 800a442:	4298      	cmp	r0, r3
 800a444:	fa22 fc0e 	lsr.w	ip, r2, lr
 800a448:	d8f2      	bhi.n	800a430 <__lshift+0x70>
 800a44a:	1b03      	subs	r3, r0, r4
 800a44c:	3b15      	subs	r3, #21
 800a44e:	f023 0303 	bic.w	r3, r3, #3
 800a452:	3304      	adds	r3, #4
 800a454:	f104 0215 	add.w	r2, r4, #21
 800a458:	4290      	cmp	r0, r2
 800a45a:	bf38      	it	cc
 800a45c:	2304      	movcc	r3, #4
 800a45e:	f841 c003 	str.w	ip, [r1, r3]
 800a462:	f1bc 0f00 	cmp.w	ip, #0
 800a466:	d001      	beq.n	800a46c <__lshift+0xac>
 800a468:	f108 0602 	add.w	r6, r8, #2
 800a46c:	3e01      	subs	r6, #1
 800a46e:	4638      	mov	r0, r7
 800a470:	612e      	str	r6, [r5, #16]
 800a472:	4621      	mov	r1, r4
 800a474:	f7ff fd88 	bl	8009f88 <_Bfree>
 800a478:	4628      	mov	r0, r5
 800a47a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a47e:	f842 0f04 	str.w	r0, [r2, #4]!
 800a482:	3301      	adds	r3, #1
 800a484:	e7c1      	b.n	800a40a <__lshift+0x4a>
 800a486:	3904      	subs	r1, #4
 800a488:	f853 2b04 	ldr.w	r2, [r3], #4
 800a48c:	f841 2f04 	str.w	r2, [r1, #4]!
 800a490:	4298      	cmp	r0, r3
 800a492:	d8f9      	bhi.n	800a488 <__lshift+0xc8>
 800a494:	e7ea      	b.n	800a46c <__lshift+0xac>
 800a496:	bf00      	nop
 800a498:	0800c2f0 	.word	0x0800c2f0
 800a49c:	0800c37c 	.word	0x0800c37c

0800a4a0 <__mcmp>:
 800a4a0:	b530      	push	{r4, r5, lr}
 800a4a2:	6902      	ldr	r2, [r0, #16]
 800a4a4:	690c      	ldr	r4, [r1, #16]
 800a4a6:	1b12      	subs	r2, r2, r4
 800a4a8:	d10e      	bne.n	800a4c8 <__mcmp+0x28>
 800a4aa:	f100 0314 	add.w	r3, r0, #20
 800a4ae:	3114      	adds	r1, #20
 800a4b0:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a4b4:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a4b8:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a4bc:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a4c0:	42a5      	cmp	r5, r4
 800a4c2:	d003      	beq.n	800a4cc <__mcmp+0x2c>
 800a4c4:	d305      	bcc.n	800a4d2 <__mcmp+0x32>
 800a4c6:	2201      	movs	r2, #1
 800a4c8:	4610      	mov	r0, r2
 800a4ca:	bd30      	pop	{r4, r5, pc}
 800a4cc:	4283      	cmp	r3, r0
 800a4ce:	d3f3      	bcc.n	800a4b8 <__mcmp+0x18>
 800a4d0:	e7fa      	b.n	800a4c8 <__mcmp+0x28>
 800a4d2:	f04f 32ff 	mov.w	r2, #4294967295
 800a4d6:	e7f7      	b.n	800a4c8 <__mcmp+0x28>

0800a4d8 <__mdiff>:
 800a4d8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a4dc:	460c      	mov	r4, r1
 800a4de:	4606      	mov	r6, r0
 800a4e0:	4611      	mov	r1, r2
 800a4e2:	4620      	mov	r0, r4
 800a4e4:	4690      	mov	r8, r2
 800a4e6:	f7ff ffdb 	bl	800a4a0 <__mcmp>
 800a4ea:	1e05      	subs	r5, r0, #0
 800a4ec:	d110      	bne.n	800a510 <__mdiff+0x38>
 800a4ee:	4629      	mov	r1, r5
 800a4f0:	4630      	mov	r0, r6
 800a4f2:	f7ff fd09 	bl	8009f08 <_Balloc>
 800a4f6:	b930      	cbnz	r0, 800a506 <__mdiff+0x2e>
 800a4f8:	4b3a      	ldr	r3, [pc, #232]	; (800a5e4 <__mdiff+0x10c>)
 800a4fa:	4602      	mov	r2, r0
 800a4fc:	f240 2132 	movw	r1, #562	; 0x232
 800a500:	4839      	ldr	r0, [pc, #228]	; (800a5e8 <__mdiff+0x110>)
 800a502:	f001 f859 	bl	800b5b8 <__assert_func>
 800a506:	2301      	movs	r3, #1
 800a508:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a50c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a510:	bfa4      	itt	ge
 800a512:	4643      	movge	r3, r8
 800a514:	46a0      	movge	r8, r4
 800a516:	4630      	mov	r0, r6
 800a518:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a51c:	bfa6      	itte	ge
 800a51e:	461c      	movge	r4, r3
 800a520:	2500      	movge	r5, #0
 800a522:	2501      	movlt	r5, #1
 800a524:	f7ff fcf0 	bl	8009f08 <_Balloc>
 800a528:	b920      	cbnz	r0, 800a534 <__mdiff+0x5c>
 800a52a:	4b2e      	ldr	r3, [pc, #184]	; (800a5e4 <__mdiff+0x10c>)
 800a52c:	4602      	mov	r2, r0
 800a52e:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a532:	e7e5      	b.n	800a500 <__mdiff+0x28>
 800a534:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a538:	6926      	ldr	r6, [r4, #16]
 800a53a:	60c5      	str	r5, [r0, #12]
 800a53c:	f104 0914 	add.w	r9, r4, #20
 800a540:	f108 0514 	add.w	r5, r8, #20
 800a544:	f100 0e14 	add.w	lr, r0, #20
 800a548:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a54c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a550:	f108 0210 	add.w	r2, r8, #16
 800a554:	46f2      	mov	sl, lr
 800a556:	2100      	movs	r1, #0
 800a558:	f859 3b04 	ldr.w	r3, [r9], #4
 800a55c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a560:	fa1f f883 	uxth.w	r8, r3
 800a564:	fa11 f18b 	uxtah	r1, r1, fp
 800a568:	0c1b      	lsrs	r3, r3, #16
 800a56a:	eba1 0808 	sub.w	r8, r1, r8
 800a56e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a572:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a576:	fa1f f888 	uxth.w	r8, r8
 800a57a:	1419      	asrs	r1, r3, #16
 800a57c:	454e      	cmp	r6, r9
 800a57e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a582:	f84a 3b04 	str.w	r3, [sl], #4
 800a586:	d8e7      	bhi.n	800a558 <__mdiff+0x80>
 800a588:	1b33      	subs	r3, r6, r4
 800a58a:	3b15      	subs	r3, #21
 800a58c:	f023 0303 	bic.w	r3, r3, #3
 800a590:	3304      	adds	r3, #4
 800a592:	3415      	adds	r4, #21
 800a594:	42a6      	cmp	r6, r4
 800a596:	bf38      	it	cc
 800a598:	2304      	movcc	r3, #4
 800a59a:	441d      	add	r5, r3
 800a59c:	4473      	add	r3, lr
 800a59e:	469e      	mov	lr, r3
 800a5a0:	462e      	mov	r6, r5
 800a5a2:	4566      	cmp	r6, ip
 800a5a4:	d30e      	bcc.n	800a5c4 <__mdiff+0xec>
 800a5a6:	f10c 0203 	add.w	r2, ip, #3
 800a5aa:	1b52      	subs	r2, r2, r5
 800a5ac:	f022 0203 	bic.w	r2, r2, #3
 800a5b0:	3d03      	subs	r5, #3
 800a5b2:	45ac      	cmp	ip, r5
 800a5b4:	bf38      	it	cc
 800a5b6:	2200      	movcc	r2, #0
 800a5b8:	441a      	add	r2, r3
 800a5ba:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a5be:	b17b      	cbz	r3, 800a5e0 <__mdiff+0x108>
 800a5c0:	6107      	str	r7, [r0, #16]
 800a5c2:	e7a3      	b.n	800a50c <__mdiff+0x34>
 800a5c4:	f856 8b04 	ldr.w	r8, [r6], #4
 800a5c8:	fa11 f288 	uxtah	r2, r1, r8
 800a5cc:	1414      	asrs	r4, r2, #16
 800a5ce:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a5d2:	b292      	uxth	r2, r2
 800a5d4:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a5d8:	f84e 2b04 	str.w	r2, [lr], #4
 800a5dc:	1421      	asrs	r1, r4, #16
 800a5de:	e7e0      	b.n	800a5a2 <__mdiff+0xca>
 800a5e0:	3f01      	subs	r7, #1
 800a5e2:	e7ea      	b.n	800a5ba <__mdiff+0xe2>
 800a5e4:	0800c2f0 	.word	0x0800c2f0
 800a5e8:	0800c37c 	.word	0x0800c37c

0800a5ec <__ulp>:
 800a5ec:	b082      	sub	sp, #8
 800a5ee:	ed8d 0b00 	vstr	d0, [sp]
 800a5f2:	9b01      	ldr	r3, [sp, #4]
 800a5f4:	4912      	ldr	r1, [pc, #72]	; (800a640 <__ulp+0x54>)
 800a5f6:	4019      	ands	r1, r3
 800a5f8:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800a5fc:	2900      	cmp	r1, #0
 800a5fe:	dd05      	ble.n	800a60c <__ulp+0x20>
 800a600:	2200      	movs	r2, #0
 800a602:	460b      	mov	r3, r1
 800a604:	ec43 2b10 	vmov	d0, r2, r3
 800a608:	b002      	add	sp, #8
 800a60a:	4770      	bx	lr
 800a60c:	4249      	negs	r1, r1
 800a60e:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800a612:	ea4f 5021 	mov.w	r0, r1, asr #20
 800a616:	f04f 0200 	mov.w	r2, #0
 800a61a:	f04f 0300 	mov.w	r3, #0
 800a61e:	da04      	bge.n	800a62a <__ulp+0x3e>
 800a620:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800a624:	fa41 f300 	asr.w	r3, r1, r0
 800a628:	e7ec      	b.n	800a604 <__ulp+0x18>
 800a62a:	f1a0 0114 	sub.w	r1, r0, #20
 800a62e:	291e      	cmp	r1, #30
 800a630:	bfda      	itte	le
 800a632:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800a636:	fa20 f101 	lsrle.w	r1, r0, r1
 800a63a:	2101      	movgt	r1, #1
 800a63c:	460a      	mov	r2, r1
 800a63e:	e7e1      	b.n	800a604 <__ulp+0x18>
 800a640:	7ff00000 	.word	0x7ff00000

0800a644 <__b2d>:
 800a644:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a646:	6905      	ldr	r5, [r0, #16]
 800a648:	f100 0714 	add.w	r7, r0, #20
 800a64c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800a650:	1f2e      	subs	r6, r5, #4
 800a652:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800a656:	4620      	mov	r0, r4
 800a658:	f7ff fd48 	bl	800a0ec <__hi0bits>
 800a65c:	f1c0 0320 	rsb	r3, r0, #32
 800a660:	280a      	cmp	r0, #10
 800a662:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800a6e0 <__b2d+0x9c>
 800a666:	600b      	str	r3, [r1, #0]
 800a668:	dc14      	bgt.n	800a694 <__b2d+0x50>
 800a66a:	f1c0 0e0b 	rsb	lr, r0, #11
 800a66e:	fa24 f10e 	lsr.w	r1, r4, lr
 800a672:	42b7      	cmp	r7, r6
 800a674:	ea41 030c 	orr.w	r3, r1, ip
 800a678:	bf34      	ite	cc
 800a67a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a67e:	2100      	movcs	r1, #0
 800a680:	3015      	adds	r0, #21
 800a682:	fa04 f000 	lsl.w	r0, r4, r0
 800a686:	fa21 f10e 	lsr.w	r1, r1, lr
 800a68a:	ea40 0201 	orr.w	r2, r0, r1
 800a68e:	ec43 2b10 	vmov	d0, r2, r3
 800a692:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a694:	42b7      	cmp	r7, r6
 800a696:	bf3a      	itte	cc
 800a698:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800a69c:	f1a5 0608 	subcc.w	r6, r5, #8
 800a6a0:	2100      	movcs	r1, #0
 800a6a2:	380b      	subs	r0, #11
 800a6a4:	d017      	beq.n	800a6d6 <__b2d+0x92>
 800a6a6:	f1c0 0c20 	rsb	ip, r0, #32
 800a6aa:	fa04 f500 	lsl.w	r5, r4, r0
 800a6ae:	42be      	cmp	r6, r7
 800a6b0:	fa21 f40c 	lsr.w	r4, r1, ip
 800a6b4:	ea45 0504 	orr.w	r5, r5, r4
 800a6b8:	bf8c      	ite	hi
 800a6ba:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800a6be:	2400      	movls	r4, #0
 800a6c0:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800a6c4:	fa01 f000 	lsl.w	r0, r1, r0
 800a6c8:	fa24 f40c 	lsr.w	r4, r4, ip
 800a6cc:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a6d0:	ea40 0204 	orr.w	r2, r0, r4
 800a6d4:	e7db      	b.n	800a68e <__b2d+0x4a>
 800a6d6:	ea44 030c 	orr.w	r3, r4, ip
 800a6da:	460a      	mov	r2, r1
 800a6dc:	e7d7      	b.n	800a68e <__b2d+0x4a>
 800a6de:	bf00      	nop
 800a6e0:	3ff00000 	.word	0x3ff00000

0800a6e4 <__d2b>:
 800a6e4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a6e8:	4689      	mov	r9, r1
 800a6ea:	2101      	movs	r1, #1
 800a6ec:	ec57 6b10 	vmov	r6, r7, d0
 800a6f0:	4690      	mov	r8, r2
 800a6f2:	f7ff fc09 	bl	8009f08 <_Balloc>
 800a6f6:	4604      	mov	r4, r0
 800a6f8:	b930      	cbnz	r0, 800a708 <__d2b+0x24>
 800a6fa:	4602      	mov	r2, r0
 800a6fc:	4b25      	ldr	r3, [pc, #148]	; (800a794 <__d2b+0xb0>)
 800a6fe:	4826      	ldr	r0, [pc, #152]	; (800a798 <__d2b+0xb4>)
 800a700:	f240 310a 	movw	r1, #778	; 0x30a
 800a704:	f000 ff58 	bl	800b5b8 <__assert_func>
 800a708:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a70c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a710:	bb35      	cbnz	r5, 800a760 <__d2b+0x7c>
 800a712:	2e00      	cmp	r6, #0
 800a714:	9301      	str	r3, [sp, #4]
 800a716:	d028      	beq.n	800a76a <__d2b+0x86>
 800a718:	4668      	mov	r0, sp
 800a71a:	9600      	str	r6, [sp, #0]
 800a71c:	f7ff fd06 	bl	800a12c <__lo0bits>
 800a720:	9900      	ldr	r1, [sp, #0]
 800a722:	b300      	cbz	r0, 800a766 <__d2b+0x82>
 800a724:	9a01      	ldr	r2, [sp, #4]
 800a726:	f1c0 0320 	rsb	r3, r0, #32
 800a72a:	fa02 f303 	lsl.w	r3, r2, r3
 800a72e:	430b      	orrs	r3, r1
 800a730:	40c2      	lsrs	r2, r0
 800a732:	6163      	str	r3, [r4, #20]
 800a734:	9201      	str	r2, [sp, #4]
 800a736:	9b01      	ldr	r3, [sp, #4]
 800a738:	61a3      	str	r3, [r4, #24]
 800a73a:	2b00      	cmp	r3, #0
 800a73c:	bf14      	ite	ne
 800a73e:	2202      	movne	r2, #2
 800a740:	2201      	moveq	r2, #1
 800a742:	6122      	str	r2, [r4, #16]
 800a744:	b1d5      	cbz	r5, 800a77c <__d2b+0x98>
 800a746:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a74a:	4405      	add	r5, r0
 800a74c:	f8c9 5000 	str.w	r5, [r9]
 800a750:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a754:	f8c8 0000 	str.w	r0, [r8]
 800a758:	4620      	mov	r0, r4
 800a75a:	b003      	add	sp, #12
 800a75c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a760:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a764:	e7d5      	b.n	800a712 <__d2b+0x2e>
 800a766:	6161      	str	r1, [r4, #20]
 800a768:	e7e5      	b.n	800a736 <__d2b+0x52>
 800a76a:	a801      	add	r0, sp, #4
 800a76c:	f7ff fcde 	bl	800a12c <__lo0bits>
 800a770:	9b01      	ldr	r3, [sp, #4]
 800a772:	6163      	str	r3, [r4, #20]
 800a774:	2201      	movs	r2, #1
 800a776:	6122      	str	r2, [r4, #16]
 800a778:	3020      	adds	r0, #32
 800a77a:	e7e3      	b.n	800a744 <__d2b+0x60>
 800a77c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a780:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a784:	f8c9 0000 	str.w	r0, [r9]
 800a788:	6918      	ldr	r0, [r3, #16]
 800a78a:	f7ff fcaf 	bl	800a0ec <__hi0bits>
 800a78e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a792:	e7df      	b.n	800a754 <__d2b+0x70>
 800a794:	0800c2f0 	.word	0x0800c2f0
 800a798:	0800c37c 	.word	0x0800c37c

0800a79c <__ratio>:
 800a79c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7a0:	4688      	mov	r8, r1
 800a7a2:	4669      	mov	r1, sp
 800a7a4:	4681      	mov	r9, r0
 800a7a6:	f7ff ff4d 	bl	800a644 <__b2d>
 800a7aa:	a901      	add	r1, sp, #4
 800a7ac:	4640      	mov	r0, r8
 800a7ae:	ec55 4b10 	vmov	r4, r5, d0
 800a7b2:	f7ff ff47 	bl	800a644 <__b2d>
 800a7b6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a7ba:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800a7be:	eba3 0c02 	sub.w	ip, r3, r2
 800a7c2:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a7c6:	1a9b      	subs	r3, r3, r2
 800a7c8:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800a7cc:	ec51 0b10 	vmov	r0, r1, d0
 800a7d0:	2b00      	cmp	r3, #0
 800a7d2:	bfd6      	itet	le
 800a7d4:	460a      	movle	r2, r1
 800a7d6:	462a      	movgt	r2, r5
 800a7d8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a7dc:	468b      	mov	fp, r1
 800a7de:	462f      	mov	r7, r5
 800a7e0:	bfd4      	ite	le
 800a7e2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800a7e6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a7ea:	4620      	mov	r0, r4
 800a7ec:	ee10 2a10 	vmov	r2, s0
 800a7f0:	465b      	mov	r3, fp
 800a7f2:	4639      	mov	r1, r7
 800a7f4:	f7f6 f83a 	bl	800086c <__aeabi_ddiv>
 800a7f8:	ec41 0b10 	vmov	d0, r0, r1
 800a7fc:	b003      	add	sp, #12
 800a7fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a802 <__copybits>:
 800a802:	3901      	subs	r1, #1
 800a804:	b570      	push	{r4, r5, r6, lr}
 800a806:	1149      	asrs	r1, r1, #5
 800a808:	6914      	ldr	r4, [r2, #16]
 800a80a:	3101      	adds	r1, #1
 800a80c:	f102 0314 	add.w	r3, r2, #20
 800a810:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a814:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a818:	1f05      	subs	r5, r0, #4
 800a81a:	42a3      	cmp	r3, r4
 800a81c:	d30c      	bcc.n	800a838 <__copybits+0x36>
 800a81e:	1aa3      	subs	r3, r4, r2
 800a820:	3b11      	subs	r3, #17
 800a822:	f023 0303 	bic.w	r3, r3, #3
 800a826:	3211      	adds	r2, #17
 800a828:	42a2      	cmp	r2, r4
 800a82a:	bf88      	it	hi
 800a82c:	2300      	movhi	r3, #0
 800a82e:	4418      	add	r0, r3
 800a830:	2300      	movs	r3, #0
 800a832:	4288      	cmp	r0, r1
 800a834:	d305      	bcc.n	800a842 <__copybits+0x40>
 800a836:	bd70      	pop	{r4, r5, r6, pc}
 800a838:	f853 6b04 	ldr.w	r6, [r3], #4
 800a83c:	f845 6f04 	str.w	r6, [r5, #4]!
 800a840:	e7eb      	b.n	800a81a <__copybits+0x18>
 800a842:	f840 3b04 	str.w	r3, [r0], #4
 800a846:	e7f4      	b.n	800a832 <__copybits+0x30>

0800a848 <__any_on>:
 800a848:	f100 0214 	add.w	r2, r0, #20
 800a84c:	6900      	ldr	r0, [r0, #16]
 800a84e:	114b      	asrs	r3, r1, #5
 800a850:	4298      	cmp	r0, r3
 800a852:	b510      	push	{r4, lr}
 800a854:	db11      	blt.n	800a87a <__any_on+0x32>
 800a856:	dd0a      	ble.n	800a86e <__any_on+0x26>
 800a858:	f011 011f 	ands.w	r1, r1, #31
 800a85c:	d007      	beq.n	800a86e <__any_on+0x26>
 800a85e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a862:	fa24 f001 	lsr.w	r0, r4, r1
 800a866:	fa00 f101 	lsl.w	r1, r0, r1
 800a86a:	428c      	cmp	r4, r1
 800a86c:	d10b      	bne.n	800a886 <__any_on+0x3e>
 800a86e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a872:	4293      	cmp	r3, r2
 800a874:	d803      	bhi.n	800a87e <__any_on+0x36>
 800a876:	2000      	movs	r0, #0
 800a878:	bd10      	pop	{r4, pc}
 800a87a:	4603      	mov	r3, r0
 800a87c:	e7f7      	b.n	800a86e <__any_on+0x26>
 800a87e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a882:	2900      	cmp	r1, #0
 800a884:	d0f5      	beq.n	800a872 <__any_on+0x2a>
 800a886:	2001      	movs	r0, #1
 800a888:	e7f6      	b.n	800a878 <__any_on+0x30>

0800a88a <_calloc_r>:
 800a88a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a88c:	fba1 2402 	umull	r2, r4, r1, r2
 800a890:	b94c      	cbnz	r4, 800a8a6 <_calloc_r+0x1c>
 800a892:	4611      	mov	r1, r2
 800a894:	9201      	str	r2, [sp, #4]
 800a896:	f000 f87b 	bl	800a990 <_malloc_r>
 800a89a:	9a01      	ldr	r2, [sp, #4]
 800a89c:	4605      	mov	r5, r0
 800a89e:	b930      	cbnz	r0, 800a8ae <_calloc_r+0x24>
 800a8a0:	4628      	mov	r0, r5
 800a8a2:	b003      	add	sp, #12
 800a8a4:	bd30      	pop	{r4, r5, pc}
 800a8a6:	220c      	movs	r2, #12
 800a8a8:	6002      	str	r2, [r0, #0]
 800a8aa:	2500      	movs	r5, #0
 800a8ac:	e7f8      	b.n	800a8a0 <_calloc_r+0x16>
 800a8ae:	4621      	mov	r1, r4
 800a8b0:	f7fc fae2 	bl	8006e78 <memset>
 800a8b4:	e7f4      	b.n	800a8a0 <_calloc_r+0x16>
	...

0800a8b8 <_free_r>:
 800a8b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a8ba:	2900      	cmp	r1, #0
 800a8bc:	d044      	beq.n	800a948 <_free_r+0x90>
 800a8be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a8c2:	9001      	str	r0, [sp, #4]
 800a8c4:	2b00      	cmp	r3, #0
 800a8c6:	f1a1 0404 	sub.w	r4, r1, #4
 800a8ca:	bfb8      	it	lt
 800a8cc:	18e4      	addlt	r4, r4, r3
 800a8ce:	f001 f877 	bl	800b9c0 <__malloc_lock>
 800a8d2:	4a1e      	ldr	r2, [pc, #120]	; (800a94c <_free_r+0x94>)
 800a8d4:	9801      	ldr	r0, [sp, #4]
 800a8d6:	6813      	ldr	r3, [r2, #0]
 800a8d8:	b933      	cbnz	r3, 800a8e8 <_free_r+0x30>
 800a8da:	6063      	str	r3, [r4, #4]
 800a8dc:	6014      	str	r4, [r2, #0]
 800a8de:	b003      	add	sp, #12
 800a8e0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a8e4:	f001 b872 	b.w	800b9cc <__malloc_unlock>
 800a8e8:	42a3      	cmp	r3, r4
 800a8ea:	d908      	bls.n	800a8fe <_free_r+0x46>
 800a8ec:	6825      	ldr	r5, [r4, #0]
 800a8ee:	1961      	adds	r1, r4, r5
 800a8f0:	428b      	cmp	r3, r1
 800a8f2:	bf01      	itttt	eq
 800a8f4:	6819      	ldreq	r1, [r3, #0]
 800a8f6:	685b      	ldreq	r3, [r3, #4]
 800a8f8:	1949      	addeq	r1, r1, r5
 800a8fa:	6021      	streq	r1, [r4, #0]
 800a8fc:	e7ed      	b.n	800a8da <_free_r+0x22>
 800a8fe:	461a      	mov	r2, r3
 800a900:	685b      	ldr	r3, [r3, #4]
 800a902:	b10b      	cbz	r3, 800a908 <_free_r+0x50>
 800a904:	42a3      	cmp	r3, r4
 800a906:	d9fa      	bls.n	800a8fe <_free_r+0x46>
 800a908:	6811      	ldr	r1, [r2, #0]
 800a90a:	1855      	adds	r5, r2, r1
 800a90c:	42a5      	cmp	r5, r4
 800a90e:	d10b      	bne.n	800a928 <_free_r+0x70>
 800a910:	6824      	ldr	r4, [r4, #0]
 800a912:	4421      	add	r1, r4
 800a914:	1854      	adds	r4, r2, r1
 800a916:	42a3      	cmp	r3, r4
 800a918:	6011      	str	r1, [r2, #0]
 800a91a:	d1e0      	bne.n	800a8de <_free_r+0x26>
 800a91c:	681c      	ldr	r4, [r3, #0]
 800a91e:	685b      	ldr	r3, [r3, #4]
 800a920:	6053      	str	r3, [r2, #4]
 800a922:	4421      	add	r1, r4
 800a924:	6011      	str	r1, [r2, #0]
 800a926:	e7da      	b.n	800a8de <_free_r+0x26>
 800a928:	d902      	bls.n	800a930 <_free_r+0x78>
 800a92a:	230c      	movs	r3, #12
 800a92c:	6003      	str	r3, [r0, #0]
 800a92e:	e7d6      	b.n	800a8de <_free_r+0x26>
 800a930:	6825      	ldr	r5, [r4, #0]
 800a932:	1961      	adds	r1, r4, r5
 800a934:	428b      	cmp	r3, r1
 800a936:	bf04      	itt	eq
 800a938:	6819      	ldreq	r1, [r3, #0]
 800a93a:	685b      	ldreq	r3, [r3, #4]
 800a93c:	6063      	str	r3, [r4, #4]
 800a93e:	bf04      	itt	eq
 800a940:	1949      	addeq	r1, r1, r5
 800a942:	6021      	streq	r1, [r4, #0]
 800a944:	6054      	str	r4, [r2, #4]
 800a946:	e7ca      	b.n	800a8de <_free_r+0x26>
 800a948:	b003      	add	sp, #12
 800a94a:	bd30      	pop	{r4, r5, pc}
 800a94c:	200010b8 	.word	0x200010b8

0800a950 <sbrk_aligned>:
 800a950:	b570      	push	{r4, r5, r6, lr}
 800a952:	4e0e      	ldr	r6, [pc, #56]	; (800a98c <sbrk_aligned+0x3c>)
 800a954:	460c      	mov	r4, r1
 800a956:	6831      	ldr	r1, [r6, #0]
 800a958:	4605      	mov	r5, r0
 800a95a:	b911      	cbnz	r1, 800a962 <sbrk_aligned+0x12>
 800a95c:	f000 fd28 	bl	800b3b0 <_sbrk_r>
 800a960:	6030      	str	r0, [r6, #0]
 800a962:	4621      	mov	r1, r4
 800a964:	4628      	mov	r0, r5
 800a966:	f000 fd23 	bl	800b3b0 <_sbrk_r>
 800a96a:	1c43      	adds	r3, r0, #1
 800a96c:	d00a      	beq.n	800a984 <sbrk_aligned+0x34>
 800a96e:	1cc4      	adds	r4, r0, #3
 800a970:	f024 0403 	bic.w	r4, r4, #3
 800a974:	42a0      	cmp	r0, r4
 800a976:	d007      	beq.n	800a988 <sbrk_aligned+0x38>
 800a978:	1a21      	subs	r1, r4, r0
 800a97a:	4628      	mov	r0, r5
 800a97c:	f000 fd18 	bl	800b3b0 <_sbrk_r>
 800a980:	3001      	adds	r0, #1
 800a982:	d101      	bne.n	800a988 <sbrk_aligned+0x38>
 800a984:	f04f 34ff 	mov.w	r4, #4294967295
 800a988:	4620      	mov	r0, r4
 800a98a:	bd70      	pop	{r4, r5, r6, pc}
 800a98c:	200010bc 	.word	0x200010bc

0800a990 <_malloc_r>:
 800a990:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a994:	1ccd      	adds	r5, r1, #3
 800a996:	f025 0503 	bic.w	r5, r5, #3
 800a99a:	3508      	adds	r5, #8
 800a99c:	2d0c      	cmp	r5, #12
 800a99e:	bf38      	it	cc
 800a9a0:	250c      	movcc	r5, #12
 800a9a2:	2d00      	cmp	r5, #0
 800a9a4:	4607      	mov	r7, r0
 800a9a6:	db01      	blt.n	800a9ac <_malloc_r+0x1c>
 800a9a8:	42a9      	cmp	r1, r5
 800a9aa:	d905      	bls.n	800a9b8 <_malloc_r+0x28>
 800a9ac:	230c      	movs	r3, #12
 800a9ae:	603b      	str	r3, [r7, #0]
 800a9b0:	2600      	movs	r6, #0
 800a9b2:	4630      	mov	r0, r6
 800a9b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a9b8:	4e2e      	ldr	r6, [pc, #184]	; (800aa74 <_malloc_r+0xe4>)
 800a9ba:	f001 f801 	bl	800b9c0 <__malloc_lock>
 800a9be:	6833      	ldr	r3, [r6, #0]
 800a9c0:	461c      	mov	r4, r3
 800a9c2:	bb34      	cbnz	r4, 800aa12 <_malloc_r+0x82>
 800a9c4:	4629      	mov	r1, r5
 800a9c6:	4638      	mov	r0, r7
 800a9c8:	f7ff ffc2 	bl	800a950 <sbrk_aligned>
 800a9cc:	1c43      	adds	r3, r0, #1
 800a9ce:	4604      	mov	r4, r0
 800a9d0:	d14d      	bne.n	800aa6e <_malloc_r+0xde>
 800a9d2:	6834      	ldr	r4, [r6, #0]
 800a9d4:	4626      	mov	r6, r4
 800a9d6:	2e00      	cmp	r6, #0
 800a9d8:	d140      	bne.n	800aa5c <_malloc_r+0xcc>
 800a9da:	6823      	ldr	r3, [r4, #0]
 800a9dc:	4631      	mov	r1, r6
 800a9de:	4638      	mov	r0, r7
 800a9e0:	eb04 0803 	add.w	r8, r4, r3
 800a9e4:	f000 fce4 	bl	800b3b0 <_sbrk_r>
 800a9e8:	4580      	cmp	r8, r0
 800a9ea:	d13a      	bne.n	800aa62 <_malloc_r+0xd2>
 800a9ec:	6821      	ldr	r1, [r4, #0]
 800a9ee:	3503      	adds	r5, #3
 800a9f0:	1a6d      	subs	r5, r5, r1
 800a9f2:	f025 0503 	bic.w	r5, r5, #3
 800a9f6:	3508      	adds	r5, #8
 800a9f8:	2d0c      	cmp	r5, #12
 800a9fa:	bf38      	it	cc
 800a9fc:	250c      	movcc	r5, #12
 800a9fe:	4629      	mov	r1, r5
 800aa00:	4638      	mov	r0, r7
 800aa02:	f7ff ffa5 	bl	800a950 <sbrk_aligned>
 800aa06:	3001      	adds	r0, #1
 800aa08:	d02b      	beq.n	800aa62 <_malloc_r+0xd2>
 800aa0a:	6823      	ldr	r3, [r4, #0]
 800aa0c:	442b      	add	r3, r5
 800aa0e:	6023      	str	r3, [r4, #0]
 800aa10:	e00e      	b.n	800aa30 <_malloc_r+0xa0>
 800aa12:	6822      	ldr	r2, [r4, #0]
 800aa14:	1b52      	subs	r2, r2, r5
 800aa16:	d41e      	bmi.n	800aa56 <_malloc_r+0xc6>
 800aa18:	2a0b      	cmp	r2, #11
 800aa1a:	d916      	bls.n	800aa4a <_malloc_r+0xba>
 800aa1c:	1961      	adds	r1, r4, r5
 800aa1e:	42a3      	cmp	r3, r4
 800aa20:	6025      	str	r5, [r4, #0]
 800aa22:	bf18      	it	ne
 800aa24:	6059      	strne	r1, [r3, #4]
 800aa26:	6863      	ldr	r3, [r4, #4]
 800aa28:	bf08      	it	eq
 800aa2a:	6031      	streq	r1, [r6, #0]
 800aa2c:	5162      	str	r2, [r4, r5]
 800aa2e:	604b      	str	r3, [r1, #4]
 800aa30:	4638      	mov	r0, r7
 800aa32:	f104 060b 	add.w	r6, r4, #11
 800aa36:	f000 ffc9 	bl	800b9cc <__malloc_unlock>
 800aa3a:	f026 0607 	bic.w	r6, r6, #7
 800aa3e:	1d23      	adds	r3, r4, #4
 800aa40:	1af2      	subs	r2, r6, r3
 800aa42:	d0b6      	beq.n	800a9b2 <_malloc_r+0x22>
 800aa44:	1b9b      	subs	r3, r3, r6
 800aa46:	50a3      	str	r3, [r4, r2]
 800aa48:	e7b3      	b.n	800a9b2 <_malloc_r+0x22>
 800aa4a:	6862      	ldr	r2, [r4, #4]
 800aa4c:	42a3      	cmp	r3, r4
 800aa4e:	bf0c      	ite	eq
 800aa50:	6032      	streq	r2, [r6, #0]
 800aa52:	605a      	strne	r2, [r3, #4]
 800aa54:	e7ec      	b.n	800aa30 <_malloc_r+0xa0>
 800aa56:	4623      	mov	r3, r4
 800aa58:	6864      	ldr	r4, [r4, #4]
 800aa5a:	e7b2      	b.n	800a9c2 <_malloc_r+0x32>
 800aa5c:	4634      	mov	r4, r6
 800aa5e:	6876      	ldr	r6, [r6, #4]
 800aa60:	e7b9      	b.n	800a9d6 <_malloc_r+0x46>
 800aa62:	230c      	movs	r3, #12
 800aa64:	603b      	str	r3, [r7, #0]
 800aa66:	4638      	mov	r0, r7
 800aa68:	f000 ffb0 	bl	800b9cc <__malloc_unlock>
 800aa6c:	e7a1      	b.n	800a9b2 <_malloc_r+0x22>
 800aa6e:	6025      	str	r5, [r4, #0]
 800aa70:	e7de      	b.n	800aa30 <_malloc_r+0xa0>
 800aa72:	bf00      	nop
 800aa74:	200010b8 	.word	0x200010b8

0800aa78 <__ssputs_r>:
 800aa78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aa7c:	688e      	ldr	r6, [r1, #8]
 800aa7e:	429e      	cmp	r6, r3
 800aa80:	4682      	mov	sl, r0
 800aa82:	460c      	mov	r4, r1
 800aa84:	4690      	mov	r8, r2
 800aa86:	461f      	mov	r7, r3
 800aa88:	d838      	bhi.n	800aafc <__ssputs_r+0x84>
 800aa8a:	898a      	ldrh	r2, [r1, #12]
 800aa8c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800aa90:	d032      	beq.n	800aaf8 <__ssputs_r+0x80>
 800aa92:	6825      	ldr	r5, [r4, #0]
 800aa94:	6909      	ldr	r1, [r1, #16]
 800aa96:	eba5 0901 	sub.w	r9, r5, r1
 800aa9a:	6965      	ldr	r5, [r4, #20]
 800aa9c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800aaa0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800aaa4:	3301      	adds	r3, #1
 800aaa6:	444b      	add	r3, r9
 800aaa8:	106d      	asrs	r5, r5, #1
 800aaaa:	429d      	cmp	r5, r3
 800aaac:	bf38      	it	cc
 800aaae:	461d      	movcc	r5, r3
 800aab0:	0553      	lsls	r3, r2, #21
 800aab2:	d531      	bpl.n	800ab18 <__ssputs_r+0xa0>
 800aab4:	4629      	mov	r1, r5
 800aab6:	f7ff ff6b 	bl	800a990 <_malloc_r>
 800aaba:	4606      	mov	r6, r0
 800aabc:	b950      	cbnz	r0, 800aad4 <__ssputs_r+0x5c>
 800aabe:	230c      	movs	r3, #12
 800aac0:	f8ca 3000 	str.w	r3, [sl]
 800aac4:	89a3      	ldrh	r3, [r4, #12]
 800aac6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800aaca:	81a3      	strh	r3, [r4, #12]
 800aacc:	f04f 30ff 	mov.w	r0, #4294967295
 800aad0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800aad4:	6921      	ldr	r1, [r4, #16]
 800aad6:	464a      	mov	r2, r9
 800aad8:	f7ff fa08 	bl	8009eec <memcpy>
 800aadc:	89a3      	ldrh	r3, [r4, #12]
 800aade:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800aae2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aae6:	81a3      	strh	r3, [r4, #12]
 800aae8:	6126      	str	r6, [r4, #16]
 800aaea:	6165      	str	r5, [r4, #20]
 800aaec:	444e      	add	r6, r9
 800aaee:	eba5 0509 	sub.w	r5, r5, r9
 800aaf2:	6026      	str	r6, [r4, #0]
 800aaf4:	60a5      	str	r5, [r4, #8]
 800aaf6:	463e      	mov	r6, r7
 800aaf8:	42be      	cmp	r6, r7
 800aafa:	d900      	bls.n	800aafe <__ssputs_r+0x86>
 800aafc:	463e      	mov	r6, r7
 800aafe:	6820      	ldr	r0, [r4, #0]
 800ab00:	4632      	mov	r2, r6
 800ab02:	4641      	mov	r1, r8
 800ab04:	f000 ff42 	bl	800b98c <memmove>
 800ab08:	68a3      	ldr	r3, [r4, #8]
 800ab0a:	1b9b      	subs	r3, r3, r6
 800ab0c:	60a3      	str	r3, [r4, #8]
 800ab0e:	6823      	ldr	r3, [r4, #0]
 800ab10:	4433      	add	r3, r6
 800ab12:	6023      	str	r3, [r4, #0]
 800ab14:	2000      	movs	r0, #0
 800ab16:	e7db      	b.n	800aad0 <__ssputs_r+0x58>
 800ab18:	462a      	mov	r2, r5
 800ab1a:	f000 ff5d 	bl	800b9d8 <_realloc_r>
 800ab1e:	4606      	mov	r6, r0
 800ab20:	2800      	cmp	r0, #0
 800ab22:	d1e1      	bne.n	800aae8 <__ssputs_r+0x70>
 800ab24:	6921      	ldr	r1, [r4, #16]
 800ab26:	4650      	mov	r0, sl
 800ab28:	f7ff fec6 	bl	800a8b8 <_free_r>
 800ab2c:	e7c7      	b.n	800aabe <__ssputs_r+0x46>
	...

0800ab30 <_svfiprintf_r>:
 800ab30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab34:	4698      	mov	r8, r3
 800ab36:	898b      	ldrh	r3, [r1, #12]
 800ab38:	061b      	lsls	r3, r3, #24
 800ab3a:	b09d      	sub	sp, #116	; 0x74
 800ab3c:	4607      	mov	r7, r0
 800ab3e:	460d      	mov	r5, r1
 800ab40:	4614      	mov	r4, r2
 800ab42:	d50e      	bpl.n	800ab62 <_svfiprintf_r+0x32>
 800ab44:	690b      	ldr	r3, [r1, #16]
 800ab46:	b963      	cbnz	r3, 800ab62 <_svfiprintf_r+0x32>
 800ab48:	2140      	movs	r1, #64	; 0x40
 800ab4a:	f7ff ff21 	bl	800a990 <_malloc_r>
 800ab4e:	6028      	str	r0, [r5, #0]
 800ab50:	6128      	str	r0, [r5, #16]
 800ab52:	b920      	cbnz	r0, 800ab5e <_svfiprintf_r+0x2e>
 800ab54:	230c      	movs	r3, #12
 800ab56:	603b      	str	r3, [r7, #0]
 800ab58:	f04f 30ff 	mov.w	r0, #4294967295
 800ab5c:	e0d1      	b.n	800ad02 <_svfiprintf_r+0x1d2>
 800ab5e:	2340      	movs	r3, #64	; 0x40
 800ab60:	616b      	str	r3, [r5, #20]
 800ab62:	2300      	movs	r3, #0
 800ab64:	9309      	str	r3, [sp, #36]	; 0x24
 800ab66:	2320      	movs	r3, #32
 800ab68:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ab6c:	f8cd 800c 	str.w	r8, [sp, #12]
 800ab70:	2330      	movs	r3, #48	; 0x30
 800ab72:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800ad1c <_svfiprintf_r+0x1ec>
 800ab76:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ab7a:	f04f 0901 	mov.w	r9, #1
 800ab7e:	4623      	mov	r3, r4
 800ab80:	469a      	mov	sl, r3
 800ab82:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ab86:	b10a      	cbz	r2, 800ab8c <_svfiprintf_r+0x5c>
 800ab88:	2a25      	cmp	r2, #37	; 0x25
 800ab8a:	d1f9      	bne.n	800ab80 <_svfiprintf_r+0x50>
 800ab8c:	ebba 0b04 	subs.w	fp, sl, r4
 800ab90:	d00b      	beq.n	800abaa <_svfiprintf_r+0x7a>
 800ab92:	465b      	mov	r3, fp
 800ab94:	4622      	mov	r2, r4
 800ab96:	4629      	mov	r1, r5
 800ab98:	4638      	mov	r0, r7
 800ab9a:	f7ff ff6d 	bl	800aa78 <__ssputs_r>
 800ab9e:	3001      	adds	r0, #1
 800aba0:	f000 80aa 	beq.w	800acf8 <_svfiprintf_r+0x1c8>
 800aba4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800aba6:	445a      	add	r2, fp
 800aba8:	9209      	str	r2, [sp, #36]	; 0x24
 800abaa:	f89a 3000 	ldrb.w	r3, [sl]
 800abae:	2b00      	cmp	r3, #0
 800abb0:	f000 80a2 	beq.w	800acf8 <_svfiprintf_r+0x1c8>
 800abb4:	2300      	movs	r3, #0
 800abb6:	f04f 32ff 	mov.w	r2, #4294967295
 800abba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800abbe:	f10a 0a01 	add.w	sl, sl, #1
 800abc2:	9304      	str	r3, [sp, #16]
 800abc4:	9307      	str	r3, [sp, #28]
 800abc6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800abca:	931a      	str	r3, [sp, #104]	; 0x68
 800abcc:	4654      	mov	r4, sl
 800abce:	2205      	movs	r2, #5
 800abd0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800abd4:	4851      	ldr	r0, [pc, #324]	; (800ad1c <_svfiprintf_r+0x1ec>)
 800abd6:	f7f5 fb13 	bl	8000200 <memchr>
 800abda:	9a04      	ldr	r2, [sp, #16]
 800abdc:	b9d8      	cbnz	r0, 800ac16 <_svfiprintf_r+0xe6>
 800abde:	06d0      	lsls	r0, r2, #27
 800abe0:	bf44      	itt	mi
 800abe2:	2320      	movmi	r3, #32
 800abe4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800abe8:	0711      	lsls	r1, r2, #28
 800abea:	bf44      	itt	mi
 800abec:	232b      	movmi	r3, #43	; 0x2b
 800abee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800abf2:	f89a 3000 	ldrb.w	r3, [sl]
 800abf6:	2b2a      	cmp	r3, #42	; 0x2a
 800abf8:	d015      	beq.n	800ac26 <_svfiprintf_r+0xf6>
 800abfa:	9a07      	ldr	r2, [sp, #28]
 800abfc:	4654      	mov	r4, sl
 800abfe:	2000      	movs	r0, #0
 800ac00:	f04f 0c0a 	mov.w	ip, #10
 800ac04:	4621      	mov	r1, r4
 800ac06:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ac0a:	3b30      	subs	r3, #48	; 0x30
 800ac0c:	2b09      	cmp	r3, #9
 800ac0e:	d94e      	bls.n	800acae <_svfiprintf_r+0x17e>
 800ac10:	b1b0      	cbz	r0, 800ac40 <_svfiprintf_r+0x110>
 800ac12:	9207      	str	r2, [sp, #28]
 800ac14:	e014      	b.n	800ac40 <_svfiprintf_r+0x110>
 800ac16:	eba0 0308 	sub.w	r3, r0, r8
 800ac1a:	fa09 f303 	lsl.w	r3, r9, r3
 800ac1e:	4313      	orrs	r3, r2
 800ac20:	9304      	str	r3, [sp, #16]
 800ac22:	46a2      	mov	sl, r4
 800ac24:	e7d2      	b.n	800abcc <_svfiprintf_r+0x9c>
 800ac26:	9b03      	ldr	r3, [sp, #12]
 800ac28:	1d19      	adds	r1, r3, #4
 800ac2a:	681b      	ldr	r3, [r3, #0]
 800ac2c:	9103      	str	r1, [sp, #12]
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	bfbb      	ittet	lt
 800ac32:	425b      	neglt	r3, r3
 800ac34:	f042 0202 	orrlt.w	r2, r2, #2
 800ac38:	9307      	strge	r3, [sp, #28]
 800ac3a:	9307      	strlt	r3, [sp, #28]
 800ac3c:	bfb8      	it	lt
 800ac3e:	9204      	strlt	r2, [sp, #16]
 800ac40:	7823      	ldrb	r3, [r4, #0]
 800ac42:	2b2e      	cmp	r3, #46	; 0x2e
 800ac44:	d10c      	bne.n	800ac60 <_svfiprintf_r+0x130>
 800ac46:	7863      	ldrb	r3, [r4, #1]
 800ac48:	2b2a      	cmp	r3, #42	; 0x2a
 800ac4a:	d135      	bne.n	800acb8 <_svfiprintf_r+0x188>
 800ac4c:	9b03      	ldr	r3, [sp, #12]
 800ac4e:	1d1a      	adds	r2, r3, #4
 800ac50:	681b      	ldr	r3, [r3, #0]
 800ac52:	9203      	str	r2, [sp, #12]
 800ac54:	2b00      	cmp	r3, #0
 800ac56:	bfb8      	it	lt
 800ac58:	f04f 33ff 	movlt.w	r3, #4294967295
 800ac5c:	3402      	adds	r4, #2
 800ac5e:	9305      	str	r3, [sp, #20]
 800ac60:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800ad2c <_svfiprintf_r+0x1fc>
 800ac64:	7821      	ldrb	r1, [r4, #0]
 800ac66:	2203      	movs	r2, #3
 800ac68:	4650      	mov	r0, sl
 800ac6a:	f7f5 fac9 	bl	8000200 <memchr>
 800ac6e:	b140      	cbz	r0, 800ac82 <_svfiprintf_r+0x152>
 800ac70:	2340      	movs	r3, #64	; 0x40
 800ac72:	eba0 000a 	sub.w	r0, r0, sl
 800ac76:	fa03 f000 	lsl.w	r0, r3, r0
 800ac7a:	9b04      	ldr	r3, [sp, #16]
 800ac7c:	4303      	orrs	r3, r0
 800ac7e:	3401      	adds	r4, #1
 800ac80:	9304      	str	r3, [sp, #16]
 800ac82:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ac86:	4826      	ldr	r0, [pc, #152]	; (800ad20 <_svfiprintf_r+0x1f0>)
 800ac88:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ac8c:	2206      	movs	r2, #6
 800ac8e:	f7f5 fab7 	bl	8000200 <memchr>
 800ac92:	2800      	cmp	r0, #0
 800ac94:	d038      	beq.n	800ad08 <_svfiprintf_r+0x1d8>
 800ac96:	4b23      	ldr	r3, [pc, #140]	; (800ad24 <_svfiprintf_r+0x1f4>)
 800ac98:	bb1b      	cbnz	r3, 800ace2 <_svfiprintf_r+0x1b2>
 800ac9a:	9b03      	ldr	r3, [sp, #12]
 800ac9c:	3307      	adds	r3, #7
 800ac9e:	f023 0307 	bic.w	r3, r3, #7
 800aca2:	3308      	adds	r3, #8
 800aca4:	9303      	str	r3, [sp, #12]
 800aca6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aca8:	4433      	add	r3, r6
 800acaa:	9309      	str	r3, [sp, #36]	; 0x24
 800acac:	e767      	b.n	800ab7e <_svfiprintf_r+0x4e>
 800acae:	fb0c 3202 	mla	r2, ip, r2, r3
 800acb2:	460c      	mov	r4, r1
 800acb4:	2001      	movs	r0, #1
 800acb6:	e7a5      	b.n	800ac04 <_svfiprintf_r+0xd4>
 800acb8:	2300      	movs	r3, #0
 800acba:	3401      	adds	r4, #1
 800acbc:	9305      	str	r3, [sp, #20]
 800acbe:	4619      	mov	r1, r3
 800acc0:	f04f 0c0a 	mov.w	ip, #10
 800acc4:	4620      	mov	r0, r4
 800acc6:	f810 2b01 	ldrb.w	r2, [r0], #1
 800acca:	3a30      	subs	r2, #48	; 0x30
 800accc:	2a09      	cmp	r2, #9
 800acce:	d903      	bls.n	800acd8 <_svfiprintf_r+0x1a8>
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d0c5      	beq.n	800ac60 <_svfiprintf_r+0x130>
 800acd4:	9105      	str	r1, [sp, #20]
 800acd6:	e7c3      	b.n	800ac60 <_svfiprintf_r+0x130>
 800acd8:	fb0c 2101 	mla	r1, ip, r1, r2
 800acdc:	4604      	mov	r4, r0
 800acde:	2301      	movs	r3, #1
 800ace0:	e7f0      	b.n	800acc4 <_svfiprintf_r+0x194>
 800ace2:	ab03      	add	r3, sp, #12
 800ace4:	9300      	str	r3, [sp, #0]
 800ace6:	462a      	mov	r2, r5
 800ace8:	4b0f      	ldr	r3, [pc, #60]	; (800ad28 <_svfiprintf_r+0x1f8>)
 800acea:	a904      	add	r1, sp, #16
 800acec:	4638      	mov	r0, r7
 800acee:	f7fc f96b 	bl	8006fc8 <_printf_float>
 800acf2:	1c42      	adds	r2, r0, #1
 800acf4:	4606      	mov	r6, r0
 800acf6:	d1d6      	bne.n	800aca6 <_svfiprintf_r+0x176>
 800acf8:	89ab      	ldrh	r3, [r5, #12]
 800acfa:	065b      	lsls	r3, r3, #25
 800acfc:	f53f af2c 	bmi.w	800ab58 <_svfiprintf_r+0x28>
 800ad00:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ad02:	b01d      	add	sp, #116	; 0x74
 800ad04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad08:	ab03      	add	r3, sp, #12
 800ad0a:	9300      	str	r3, [sp, #0]
 800ad0c:	462a      	mov	r2, r5
 800ad0e:	4b06      	ldr	r3, [pc, #24]	; (800ad28 <_svfiprintf_r+0x1f8>)
 800ad10:	a904      	add	r1, sp, #16
 800ad12:	4638      	mov	r0, r7
 800ad14:	f7fc fbfc 	bl	8007510 <_printf_i>
 800ad18:	e7eb      	b.n	800acf2 <_svfiprintf_r+0x1c2>
 800ad1a:	bf00      	nop
 800ad1c:	0800c4d4 	.word	0x0800c4d4
 800ad20:	0800c4de 	.word	0x0800c4de
 800ad24:	08006fc9 	.word	0x08006fc9
 800ad28:	0800aa79 	.word	0x0800aa79
 800ad2c:	0800c4da 	.word	0x0800c4da

0800ad30 <_sungetc_r>:
 800ad30:	b538      	push	{r3, r4, r5, lr}
 800ad32:	1c4b      	adds	r3, r1, #1
 800ad34:	4614      	mov	r4, r2
 800ad36:	d103      	bne.n	800ad40 <_sungetc_r+0x10>
 800ad38:	f04f 35ff 	mov.w	r5, #4294967295
 800ad3c:	4628      	mov	r0, r5
 800ad3e:	bd38      	pop	{r3, r4, r5, pc}
 800ad40:	8993      	ldrh	r3, [r2, #12]
 800ad42:	f023 0320 	bic.w	r3, r3, #32
 800ad46:	8193      	strh	r3, [r2, #12]
 800ad48:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800ad4a:	6852      	ldr	r2, [r2, #4]
 800ad4c:	b2cd      	uxtb	r5, r1
 800ad4e:	b18b      	cbz	r3, 800ad74 <_sungetc_r+0x44>
 800ad50:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800ad52:	4293      	cmp	r3, r2
 800ad54:	dd08      	ble.n	800ad68 <_sungetc_r+0x38>
 800ad56:	6823      	ldr	r3, [r4, #0]
 800ad58:	1e5a      	subs	r2, r3, #1
 800ad5a:	6022      	str	r2, [r4, #0]
 800ad5c:	f803 5c01 	strb.w	r5, [r3, #-1]
 800ad60:	6863      	ldr	r3, [r4, #4]
 800ad62:	3301      	adds	r3, #1
 800ad64:	6063      	str	r3, [r4, #4]
 800ad66:	e7e9      	b.n	800ad3c <_sungetc_r+0xc>
 800ad68:	4621      	mov	r1, r4
 800ad6a:	f000 fbdd 	bl	800b528 <__submore>
 800ad6e:	2800      	cmp	r0, #0
 800ad70:	d0f1      	beq.n	800ad56 <_sungetc_r+0x26>
 800ad72:	e7e1      	b.n	800ad38 <_sungetc_r+0x8>
 800ad74:	6921      	ldr	r1, [r4, #16]
 800ad76:	6823      	ldr	r3, [r4, #0]
 800ad78:	b151      	cbz	r1, 800ad90 <_sungetc_r+0x60>
 800ad7a:	4299      	cmp	r1, r3
 800ad7c:	d208      	bcs.n	800ad90 <_sungetc_r+0x60>
 800ad7e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800ad82:	42a9      	cmp	r1, r5
 800ad84:	d104      	bne.n	800ad90 <_sungetc_r+0x60>
 800ad86:	3b01      	subs	r3, #1
 800ad88:	3201      	adds	r2, #1
 800ad8a:	6023      	str	r3, [r4, #0]
 800ad8c:	6062      	str	r2, [r4, #4]
 800ad8e:	e7d5      	b.n	800ad3c <_sungetc_r+0xc>
 800ad90:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 800ad94:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ad98:	6363      	str	r3, [r4, #52]	; 0x34
 800ad9a:	2303      	movs	r3, #3
 800ad9c:	63a3      	str	r3, [r4, #56]	; 0x38
 800ad9e:	4623      	mov	r3, r4
 800ada0:	f803 5f46 	strb.w	r5, [r3, #70]!
 800ada4:	6023      	str	r3, [r4, #0]
 800ada6:	2301      	movs	r3, #1
 800ada8:	e7dc      	b.n	800ad64 <_sungetc_r+0x34>

0800adaa <__ssrefill_r>:
 800adaa:	b510      	push	{r4, lr}
 800adac:	460c      	mov	r4, r1
 800adae:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800adb0:	b169      	cbz	r1, 800adce <__ssrefill_r+0x24>
 800adb2:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800adb6:	4299      	cmp	r1, r3
 800adb8:	d001      	beq.n	800adbe <__ssrefill_r+0x14>
 800adba:	f7ff fd7d 	bl	800a8b8 <_free_r>
 800adbe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800adc0:	6063      	str	r3, [r4, #4]
 800adc2:	2000      	movs	r0, #0
 800adc4:	6360      	str	r0, [r4, #52]	; 0x34
 800adc6:	b113      	cbz	r3, 800adce <__ssrefill_r+0x24>
 800adc8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800adca:	6023      	str	r3, [r4, #0]
 800adcc:	bd10      	pop	{r4, pc}
 800adce:	6923      	ldr	r3, [r4, #16]
 800add0:	6023      	str	r3, [r4, #0]
 800add2:	2300      	movs	r3, #0
 800add4:	6063      	str	r3, [r4, #4]
 800add6:	89a3      	ldrh	r3, [r4, #12]
 800add8:	f043 0320 	orr.w	r3, r3, #32
 800addc:	81a3      	strh	r3, [r4, #12]
 800adde:	f04f 30ff 	mov.w	r0, #4294967295
 800ade2:	e7f3      	b.n	800adcc <__ssrefill_r+0x22>

0800ade4 <__ssvfiscanf_r>:
 800ade4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ade8:	460c      	mov	r4, r1
 800adea:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 800adee:	2100      	movs	r1, #0
 800adf0:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 800adf4:	49a6      	ldr	r1, [pc, #664]	; (800b090 <__ssvfiscanf_r+0x2ac>)
 800adf6:	91a0      	str	r1, [sp, #640]	; 0x280
 800adf8:	f10d 0804 	add.w	r8, sp, #4
 800adfc:	49a5      	ldr	r1, [pc, #660]	; (800b094 <__ssvfiscanf_r+0x2b0>)
 800adfe:	4fa6      	ldr	r7, [pc, #664]	; (800b098 <__ssvfiscanf_r+0x2b4>)
 800ae00:	f8df 9298 	ldr.w	r9, [pc, #664]	; 800b09c <__ssvfiscanf_r+0x2b8>
 800ae04:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800ae08:	4606      	mov	r6, r0
 800ae0a:	91a1      	str	r1, [sp, #644]	; 0x284
 800ae0c:	9300      	str	r3, [sp, #0]
 800ae0e:	7813      	ldrb	r3, [r2, #0]
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	f000 815a 	beq.w	800b0ca <__ssvfiscanf_r+0x2e6>
 800ae16:	5dd9      	ldrb	r1, [r3, r7]
 800ae18:	f011 0108 	ands.w	r1, r1, #8
 800ae1c:	f102 0501 	add.w	r5, r2, #1
 800ae20:	d019      	beq.n	800ae56 <__ssvfiscanf_r+0x72>
 800ae22:	6863      	ldr	r3, [r4, #4]
 800ae24:	2b00      	cmp	r3, #0
 800ae26:	dd0f      	ble.n	800ae48 <__ssvfiscanf_r+0x64>
 800ae28:	6823      	ldr	r3, [r4, #0]
 800ae2a:	781a      	ldrb	r2, [r3, #0]
 800ae2c:	5cba      	ldrb	r2, [r7, r2]
 800ae2e:	0712      	lsls	r2, r2, #28
 800ae30:	d401      	bmi.n	800ae36 <__ssvfiscanf_r+0x52>
 800ae32:	462a      	mov	r2, r5
 800ae34:	e7eb      	b.n	800ae0e <__ssvfiscanf_r+0x2a>
 800ae36:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800ae38:	3201      	adds	r2, #1
 800ae3a:	9245      	str	r2, [sp, #276]	; 0x114
 800ae3c:	6862      	ldr	r2, [r4, #4]
 800ae3e:	3301      	adds	r3, #1
 800ae40:	3a01      	subs	r2, #1
 800ae42:	6062      	str	r2, [r4, #4]
 800ae44:	6023      	str	r3, [r4, #0]
 800ae46:	e7ec      	b.n	800ae22 <__ssvfiscanf_r+0x3e>
 800ae48:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800ae4a:	4621      	mov	r1, r4
 800ae4c:	4630      	mov	r0, r6
 800ae4e:	4798      	blx	r3
 800ae50:	2800      	cmp	r0, #0
 800ae52:	d0e9      	beq.n	800ae28 <__ssvfiscanf_r+0x44>
 800ae54:	e7ed      	b.n	800ae32 <__ssvfiscanf_r+0x4e>
 800ae56:	2b25      	cmp	r3, #37	; 0x25
 800ae58:	d012      	beq.n	800ae80 <__ssvfiscanf_r+0x9c>
 800ae5a:	469a      	mov	sl, r3
 800ae5c:	6863      	ldr	r3, [r4, #4]
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	f340 8091 	ble.w	800af86 <__ssvfiscanf_r+0x1a2>
 800ae64:	6822      	ldr	r2, [r4, #0]
 800ae66:	7813      	ldrb	r3, [r2, #0]
 800ae68:	4553      	cmp	r3, sl
 800ae6a:	f040 812e 	bne.w	800b0ca <__ssvfiscanf_r+0x2e6>
 800ae6e:	6863      	ldr	r3, [r4, #4]
 800ae70:	3b01      	subs	r3, #1
 800ae72:	6063      	str	r3, [r4, #4]
 800ae74:	9b45      	ldr	r3, [sp, #276]	; 0x114
 800ae76:	3201      	adds	r2, #1
 800ae78:	3301      	adds	r3, #1
 800ae7a:	6022      	str	r2, [r4, #0]
 800ae7c:	9345      	str	r3, [sp, #276]	; 0x114
 800ae7e:	e7d8      	b.n	800ae32 <__ssvfiscanf_r+0x4e>
 800ae80:	9141      	str	r1, [sp, #260]	; 0x104
 800ae82:	9143      	str	r1, [sp, #268]	; 0x10c
 800ae84:	7853      	ldrb	r3, [r2, #1]
 800ae86:	2b2a      	cmp	r3, #42	; 0x2a
 800ae88:	bf02      	ittt	eq
 800ae8a:	2310      	moveq	r3, #16
 800ae8c:	1c95      	addeq	r5, r2, #2
 800ae8e:	9341      	streq	r3, [sp, #260]	; 0x104
 800ae90:	220a      	movs	r2, #10
 800ae92:	46aa      	mov	sl, r5
 800ae94:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800ae98:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800ae9c:	2b09      	cmp	r3, #9
 800ae9e:	d91d      	bls.n	800aedc <__ssvfiscanf_r+0xf8>
 800aea0:	487e      	ldr	r0, [pc, #504]	; (800b09c <__ssvfiscanf_r+0x2b8>)
 800aea2:	2203      	movs	r2, #3
 800aea4:	f7f5 f9ac 	bl	8000200 <memchr>
 800aea8:	b140      	cbz	r0, 800aebc <__ssvfiscanf_r+0xd8>
 800aeaa:	2301      	movs	r3, #1
 800aeac:	eba0 0009 	sub.w	r0, r0, r9
 800aeb0:	fa03 f000 	lsl.w	r0, r3, r0
 800aeb4:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800aeb6:	4318      	orrs	r0, r3
 800aeb8:	9041      	str	r0, [sp, #260]	; 0x104
 800aeba:	4655      	mov	r5, sl
 800aebc:	f815 3b01 	ldrb.w	r3, [r5], #1
 800aec0:	2b78      	cmp	r3, #120	; 0x78
 800aec2:	d806      	bhi.n	800aed2 <__ssvfiscanf_r+0xee>
 800aec4:	2b57      	cmp	r3, #87	; 0x57
 800aec6:	d810      	bhi.n	800aeea <__ssvfiscanf_r+0x106>
 800aec8:	2b25      	cmp	r3, #37	; 0x25
 800aeca:	d0c6      	beq.n	800ae5a <__ssvfiscanf_r+0x76>
 800aecc:	d856      	bhi.n	800af7c <__ssvfiscanf_r+0x198>
 800aece:	2b00      	cmp	r3, #0
 800aed0:	d064      	beq.n	800af9c <__ssvfiscanf_r+0x1b8>
 800aed2:	2303      	movs	r3, #3
 800aed4:	9347      	str	r3, [sp, #284]	; 0x11c
 800aed6:	230a      	movs	r3, #10
 800aed8:	9342      	str	r3, [sp, #264]	; 0x108
 800aeda:	e071      	b.n	800afc0 <__ssvfiscanf_r+0x1dc>
 800aedc:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800aede:	fb02 1103 	mla	r1, r2, r3, r1
 800aee2:	3930      	subs	r1, #48	; 0x30
 800aee4:	9143      	str	r1, [sp, #268]	; 0x10c
 800aee6:	4655      	mov	r5, sl
 800aee8:	e7d3      	b.n	800ae92 <__ssvfiscanf_r+0xae>
 800aeea:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 800aeee:	2a20      	cmp	r2, #32
 800aef0:	d8ef      	bhi.n	800aed2 <__ssvfiscanf_r+0xee>
 800aef2:	a101      	add	r1, pc, #4	; (adr r1, 800aef8 <__ssvfiscanf_r+0x114>)
 800aef4:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800aef8:	0800afab 	.word	0x0800afab
 800aefc:	0800aed3 	.word	0x0800aed3
 800af00:	0800aed3 	.word	0x0800aed3
 800af04:	0800b009 	.word	0x0800b009
 800af08:	0800aed3 	.word	0x0800aed3
 800af0c:	0800aed3 	.word	0x0800aed3
 800af10:	0800aed3 	.word	0x0800aed3
 800af14:	0800aed3 	.word	0x0800aed3
 800af18:	0800aed3 	.word	0x0800aed3
 800af1c:	0800aed3 	.word	0x0800aed3
 800af20:	0800aed3 	.word	0x0800aed3
 800af24:	0800b01f 	.word	0x0800b01f
 800af28:	0800aff5 	.word	0x0800aff5
 800af2c:	0800af83 	.word	0x0800af83
 800af30:	0800af83 	.word	0x0800af83
 800af34:	0800af83 	.word	0x0800af83
 800af38:	0800aed3 	.word	0x0800aed3
 800af3c:	0800aff9 	.word	0x0800aff9
 800af40:	0800aed3 	.word	0x0800aed3
 800af44:	0800aed3 	.word	0x0800aed3
 800af48:	0800aed3 	.word	0x0800aed3
 800af4c:	0800aed3 	.word	0x0800aed3
 800af50:	0800b02f 	.word	0x0800b02f
 800af54:	0800b001 	.word	0x0800b001
 800af58:	0800afa3 	.word	0x0800afa3
 800af5c:	0800aed3 	.word	0x0800aed3
 800af60:	0800aed3 	.word	0x0800aed3
 800af64:	0800b02b 	.word	0x0800b02b
 800af68:	0800aed3 	.word	0x0800aed3
 800af6c:	0800aff5 	.word	0x0800aff5
 800af70:	0800aed3 	.word	0x0800aed3
 800af74:	0800aed3 	.word	0x0800aed3
 800af78:	0800afab 	.word	0x0800afab
 800af7c:	3b45      	subs	r3, #69	; 0x45
 800af7e:	2b02      	cmp	r3, #2
 800af80:	d8a7      	bhi.n	800aed2 <__ssvfiscanf_r+0xee>
 800af82:	2305      	movs	r3, #5
 800af84:	e01b      	b.n	800afbe <__ssvfiscanf_r+0x1da>
 800af86:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800af88:	4621      	mov	r1, r4
 800af8a:	4630      	mov	r0, r6
 800af8c:	4798      	blx	r3
 800af8e:	2800      	cmp	r0, #0
 800af90:	f43f af68 	beq.w	800ae64 <__ssvfiscanf_r+0x80>
 800af94:	9844      	ldr	r0, [sp, #272]	; 0x110
 800af96:	2800      	cmp	r0, #0
 800af98:	f040 808d 	bne.w	800b0b6 <__ssvfiscanf_r+0x2d2>
 800af9c:	f04f 30ff 	mov.w	r0, #4294967295
 800afa0:	e08f      	b.n	800b0c2 <__ssvfiscanf_r+0x2de>
 800afa2:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800afa4:	f042 0220 	orr.w	r2, r2, #32
 800afa8:	9241      	str	r2, [sp, #260]	; 0x104
 800afaa:	9a41      	ldr	r2, [sp, #260]	; 0x104
 800afac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800afb0:	9241      	str	r2, [sp, #260]	; 0x104
 800afb2:	2210      	movs	r2, #16
 800afb4:	2b6f      	cmp	r3, #111	; 0x6f
 800afb6:	9242      	str	r2, [sp, #264]	; 0x108
 800afb8:	bf34      	ite	cc
 800afba:	2303      	movcc	r3, #3
 800afbc:	2304      	movcs	r3, #4
 800afbe:	9347      	str	r3, [sp, #284]	; 0x11c
 800afc0:	6863      	ldr	r3, [r4, #4]
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	dd42      	ble.n	800b04c <__ssvfiscanf_r+0x268>
 800afc6:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800afc8:	0659      	lsls	r1, r3, #25
 800afca:	d404      	bmi.n	800afd6 <__ssvfiscanf_r+0x1f2>
 800afcc:	6823      	ldr	r3, [r4, #0]
 800afce:	781a      	ldrb	r2, [r3, #0]
 800afd0:	5cba      	ldrb	r2, [r7, r2]
 800afd2:	0712      	lsls	r2, r2, #28
 800afd4:	d441      	bmi.n	800b05a <__ssvfiscanf_r+0x276>
 800afd6:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800afd8:	2b02      	cmp	r3, #2
 800afda:	dc50      	bgt.n	800b07e <__ssvfiscanf_r+0x29a>
 800afdc:	466b      	mov	r3, sp
 800afde:	4622      	mov	r2, r4
 800afe0:	a941      	add	r1, sp, #260	; 0x104
 800afe2:	4630      	mov	r0, r6
 800afe4:	f000 f876 	bl	800b0d4 <_scanf_chars>
 800afe8:	2801      	cmp	r0, #1
 800afea:	d06e      	beq.n	800b0ca <__ssvfiscanf_r+0x2e6>
 800afec:	2802      	cmp	r0, #2
 800afee:	f47f af20 	bne.w	800ae32 <__ssvfiscanf_r+0x4e>
 800aff2:	e7cf      	b.n	800af94 <__ssvfiscanf_r+0x1b0>
 800aff4:	220a      	movs	r2, #10
 800aff6:	e7dd      	b.n	800afb4 <__ssvfiscanf_r+0x1d0>
 800aff8:	2300      	movs	r3, #0
 800affa:	9342      	str	r3, [sp, #264]	; 0x108
 800affc:	2303      	movs	r3, #3
 800affe:	e7de      	b.n	800afbe <__ssvfiscanf_r+0x1da>
 800b000:	2308      	movs	r3, #8
 800b002:	9342      	str	r3, [sp, #264]	; 0x108
 800b004:	2304      	movs	r3, #4
 800b006:	e7da      	b.n	800afbe <__ssvfiscanf_r+0x1da>
 800b008:	4629      	mov	r1, r5
 800b00a:	4640      	mov	r0, r8
 800b00c:	f000 f9e0 	bl	800b3d0 <__sccl>
 800b010:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b012:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b016:	9341      	str	r3, [sp, #260]	; 0x104
 800b018:	4605      	mov	r5, r0
 800b01a:	2301      	movs	r3, #1
 800b01c:	e7cf      	b.n	800afbe <__ssvfiscanf_r+0x1da>
 800b01e:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800b020:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b024:	9341      	str	r3, [sp, #260]	; 0x104
 800b026:	2300      	movs	r3, #0
 800b028:	e7c9      	b.n	800afbe <__ssvfiscanf_r+0x1da>
 800b02a:	2302      	movs	r3, #2
 800b02c:	e7c7      	b.n	800afbe <__ssvfiscanf_r+0x1da>
 800b02e:	9841      	ldr	r0, [sp, #260]	; 0x104
 800b030:	06c3      	lsls	r3, r0, #27
 800b032:	f53f aefe 	bmi.w	800ae32 <__ssvfiscanf_r+0x4e>
 800b036:	9b00      	ldr	r3, [sp, #0]
 800b038:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800b03a:	1d19      	adds	r1, r3, #4
 800b03c:	9100      	str	r1, [sp, #0]
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	f010 0f01 	tst.w	r0, #1
 800b044:	bf14      	ite	ne
 800b046:	801a      	strhne	r2, [r3, #0]
 800b048:	601a      	streq	r2, [r3, #0]
 800b04a:	e6f2      	b.n	800ae32 <__ssvfiscanf_r+0x4e>
 800b04c:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b04e:	4621      	mov	r1, r4
 800b050:	4630      	mov	r0, r6
 800b052:	4798      	blx	r3
 800b054:	2800      	cmp	r0, #0
 800b056:	d0b6      	beq.n	800afc6 <__ssvfiscanf_r+0x1e2>
 800b058:	e79c      	b.n	800af94 <__ssvfiscanf_r+0x1b0>
 800b05a:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800b05c:	3201      	adds	r2, #1
 800b05e:	9245      	str	r2, [sp, #276]	; 0x114
 800b060:	6862      	ldr	r2, [r4, #4]
 800b062:	3a01      	subs	r2, #1
 800b064:	2a00      	cmp	r2, #0
 800b066:	6062      	str	r2, [r4, #4]
 800b068:	dd02      	ble.n	800b070 <__ssvfiscanf_r+0x28c>
 800b06a:	3301      	adds	r3, #1
 800b06c:	6023      	str	r3, [r4, #0]
 800b06e:	e7ad      	b.n	800afcc <__ssvfiscanf_r+0x1e8>
 800b070:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800b072:	4621      	mov	r1, r4
 800b074:	4630      	mov	r0, r6
 800b076:	4798      	blx	r3
 800b078:	2800      	cmp	r0, #0
 800b07a:	d0a7      	beq.n	800afcc <__ssvfiscanf_r+0x1e8>
 800b07c:	e78a      	b.n	800af94 <__ssvfiscanf_r+0x1b0>
 800b07e:	2b04      	cmp	r3, #4
 800b080:	dc0e      	bgt.n	800b0a0 <__ssvfiscanf_r+0x2bc>
 800b082:	466b      	mov	r3, sp
 800b084:	4622      	mov	r2, r4
 800b086:	a941      	add	r1, sp, #260	; 0x104
 800b088:	4630      	mov	r0, r6
 800b08a:	f000 f87d 	bl	800b188 <_scanf_i>
 800b08e:	e7ab      	b.n	800afe8 <__ssvfiscanf_r+0x204>
 800b090:	0800ad31 	.word	0x0800ad31
 800b094:	0800adab 	.word	0x0800adab
 800b098:	0800c171 	.word	0x0800c171
 800b09c:	0800c4da 	.word	0x0800c4da
 800b0a0:	4b0b      	ldr	r3, [pc, #44]	; (800b0d0 <__ssvfiscanf_r+0x2ec>)
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	f43f aec5 	beq.w	800ae32 <__ssvfiscanf_r+0x4e>
 800b0a8:	466b      	mov	r3, sp
 800b0aa:	4622      	mov	r2, r4
 800b0ac:	a941      	add	r1, sp, #260	; 0x104
 800b0ae:	4630      	mov	r0, r6
 800b0b0:	f7fc fb54 	bl	800775c <_scanf_float>
 800b0b4:	e798      	b.n	800afe8 <__ssvfiscanf_r+0x204>
 800b0b6:	89a3      	ldrh	r3, [r4, #12]
 800b0b8:	f013 0f40 	tst.w	r3, #64	; 0x40
 800b0bc:	bf18      	it	ne
 800b0be:	f04f 30ff 	movne.w	r0, #4294967295
 800b0c2:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 800b0c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b0ca:	9844      	ldr	r0, [sp, #272]	; 0x110
 800b0cc:	e7f9      	b.n	800b0c2 <__ssvfiscanf_r+0x2de>
 800b0ce:	bf00      	nop
 800b0d0:	0800775d 	.word	0x0800775d

0800b0d4 <_scanf_chars>:
 800b0d4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b0d8:	4615      	mov	r5, r2
 800b0da:	688a      	ldr	r2, [r1, #8]
 800b0dc:	4680      	mov	r8, r0
 800b0de:	460c      	mov	r4, r1
 800b0e0:	b932      	cbnz	r2, 800b0f0 <_scanf_chars+0x1c>
 800b0e2:	698a      	ldr	r2, [r1, #24]
 800b0e4:	2a00      	cmp	r2, #0
 800b0e6:	bf0c      	ite	eq
 800b0e8:	2201      	moveq	r2, #1
 800b0ea:	f04f 32ff 	movne.w	r2, #4294967295
 800b0ee:	608a      	str	r2, [r1, #8]
 800b0f0:	6822      	ldr	r2, [r4, #0]
 800b0f2:	f8df 9090 	ldr.w	r9, [pc, #144]	; 800b184 <_scanf_chars+0xb0>
 800b0f6:	06d1      	lsls	r1, r2, #27
 800b0f8:	bf5f      	itttt	pl
 800b0fa:	681a      	ldrpl	r2, [r3, #0]
 800b0fc:	1d11      	addpl	r1, r2, #4
 800b0fe:	6019      	strpl	r1, [r3, #0]
 800b100:	6816      	ldrpl	r6, [r2, #0]
 800b102:	2700      	movs	r7, #0
 800b104:	69a0      	ldr	r0, [r4, #24]
 800b106:	b188      	cbz	r0, 800b12c <_scanf_chars+0x58>
 800b108:	2801      	cmp	r0, #1
 800b10a:	d107      	bne.n	800b11c <_scanf_chars+0x48>
 800b10c:	682a      	ldr	r2, [r5, #0]
 800b10e:	7811      	ldrb	r1, [r2, #0]
 800b110:	6962      	ldr	r2, [r4, #20]
 800b112:	5c52      	ldrb	r2, [r2, r1]
 800b114:	b952      	cbnz	r2, 800b12c <_scanf_chars+0x58>
 800b116:	2f00      	cmp	r7, #0
 800b118:	d031      	beq.n	800b17e <_scanf_chars+0xaa>
 800b11a:	e022      	b.n	800b162 <_scanf_chars+0x8e>
 800b11c:	2802      	cmp	r0, #2
 800b11e:	d120      	bne.n	800b162 <_scanf_chars+0x8e>
 800b120:	682b      	ldr	r3, [r5, #0]
 800b122:	781b      	ldrb	r3, [r3, #0]
 800b124:	f813 3009 	ldrb.w	r3, [r3, r9]
 800b128:	071b      	lsls	r3, r3, #28
 800b12a:	d41a      	bmi.n	800b162 <_scanf_chars+0x8e>
 800b12c:	6823      	ldr	r3, [r4, #0]
 800b12e:	06da      	lsls	r2, r3, #27
 800b130:	bf5e      	ittt	pl
 800b132:	682b      	ldrpl	r3, [r5, #0]
 800b134:	781b      	ldrbpl	r3, [r3, #0]
 800b136:	f806 3b01 	strbpl.w	r3, [r6], #1
 800b13a:	682a      	ldr	r2, [r5, #0]
 800b13c:	686b      	ldr	r3, [r5, #4]
 800b13e:	3201      	adds	r2, #1
 800b140:	602a      	str	r2, [r5, #0]
 800b142:	68a2      	ldr	r2, [r4, #8]
 800b144:	3b01      	subs	r3, #1
 800b146:	3a01      	subs	r2, #1
 800b148:	606b      	str	r3, [r5, #4]
 800b14a:	3701      	adds	r7, #1
 800b14c:	60a2      	str	r2, [r4, #8]
 800b14e:	b142      	cbz	r2, 800b162 <_scanf_chars+0x8e>
 800b150:	2b00      	cmp	r3, #0
 800b152:	dcd7      	bgt.n	800b104 <_scanf_chars+0x30>
 800b154:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800b158:	4629      	mov	r1, r5
 800b15a:	4640      	mov	r0, r8
 800b15c:	4798      	blx	r3
 800b15e:	2800      	cmp	r0, #0
 800b160:	d0d0      	beq.n	800b104 <_scanf_chars+0x30>
 800b162:	6823      	ldr	r3, [r4, #0]
 800b164:	f013 0310 	ands.w	r3, r3, #16
 800b168:	d105      	bne.n	800b176 <_scanf_chars+0xa2>
 800b16a:	68e2      	ldr	r2, [r4, #12]
 800b16c:	3201      	adds	r2, #1
 800b16e:	60e2      	str	r2, [r4, #12]
 800b170:	69a2      	ldr	r2, [r4, #24]
 800b172:	b102      	cbz	r2, 800b176 <_scanf_chars+0xa2>
 800b174:	7033      	strb	r3, [r6, #0]
 800b176:	6923      	ldr	r3, [r4, #16]
 800b178:	443b      	add	r3, r7
 800b17a:	6123      	str	r3, [r4, #16]
 800b17c:	2000      	movs	r0, #0
 800b17e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b182:	bf00      	nop
 800b184:	0800c171 	.word	0x0800c171

0800b188 <_scanf_i>:
 800b188:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b18c:	4698      	mov	r8, r3
 800b18e:	4b76      	ldr	r3, [pc, #472]	; (800b368 <_scanf_i+0x1e0>)
 800b190:	460c      	mov	r4, r1
 800b192:	4682      	mov	sl, r0
 800b194:	4616      	mov	r6, r2
 800b196:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800b19a:	b087      	sub	sp, #28
 800b19c:	ab03      	add	r3, sp, #12
 800b19e:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800b1a2:	4b72      	ldr	r3, [pc, #456]	; (800b36c <_scanf_i+0x1e4>)
 800b1a4:	69a1      	ldr	r1, [r4, #24]
 800b1a6:	4a72      	ldr	r2, [pc, #456]	; (800b370 <_scanf_i+0x1e8>)
 800b1a8:	2903      	cmp	r1, #3
 800b1aa:	bf18      	it	ne
 800b1ac:	461a      	movne	r2, r3
 800b1ae:	68a3      	ldr	r3, [r4, #8]
 800b1b0:	9201      	str	r2, [sp, #4]
 800b1b2:	1e5a      	subs	r2, r3, #1
 800b1b4:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800b1b8:	bf88      	it	hi
 800b1ba:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800b1be:	4627      	mov	r7, r4
 800b1c0:	bf82      	ittt	hi
 800b1c2:	eb03 0905 	addhi.w	r9, r3, r5
 800b1c6:	f240 135d 	movwhi	r3, #349	; 0x15d
 800b1ca:	60a3      	strhi	r3, [r4, #8]
 800b1cc:	f857 3b1c 	ldr.w	r3, [r7], #28
 800b1d0:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800b1d4:	bf98      	it	ls
 800b1d6:	f04f 0900 	movls.w	r9, #0
 800b1da:	6023      	str	r3, [r4, #0]
 800b1dc:	463d      	mov	r5, r7
 800b1de:	f04f 0b00 	mov.w	fp, #0
 800b1e2:	6831      	ldr	r1, [r6, #0]
 800b1e4:	ab03      	add	r3, sp, #12
 800b1e6:	7809      	ldrb	r1, [r1, #0]
 800b1e8:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800b1ec:	2202      	movs	r2, #2
 800b1ee:	f7f5 f807 	bl	8000200 <memchr>
 800b1f2:	b328      	cbz	r0, 800b240 <_scanf_i+0xb8>
 800b1f4:	f1bb 0f01 	cmp.w	fp, #1
 800b1f8:	d159      	bne.n	800b2ae <_scanf_i+0x126>
 800b1fa:	6862      	ldr	r2, [r4, #4]
 800b1fc:	b92a      	cbnz	r2, 800b20a <_scanf_i+0x82>
 800b1fe:	6822      	ldr	r2, [r4, #0]
 800b200:	2308      	movs	r3, #8
 800b202:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800b206:	6063      	str	r3, [r4, #4]
 800b208:	6022      	str	r2, [r4, #0]
 800b20a:	6822      	ldr	r2, [r4, #0]
 800b20c:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800b210:	6022      	str	r2, [r4, #0]
 800b212:	68a2      	ldr	r2, [r4, #8]
 800b214:	1e51      	subs	r1, r2, #1
 800b216:	60a1      	str	r1, [r4, #8]
 800b218:	b192      	cbz	r2, 800b240 <_scanf_i+0xb8>
 800b21a:	6832      	ldr	r2, [r6, #0]
 800b21c:	1c51      	adds	r1, r2, #1
 800b21e:	6031      	str	r1, [r6, #0]
 800b220:	7812      	ldrb	r2, [r2, #0]
 800b222:	f805 2b01 	strb.w	r2, [r5], #1
 800b226:	6872      	ldr	r2, [r6, #4]
 800b228:	3a01      	subs	r2, #1
 800b22a:	2a00      	cmp	r2, #0
 800b22c:	6072      	str	r2, [r6, #4]
 800b22e:	dc07      	bgt.n	800b240 <_scanf_i+0xb8>
 800b230:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800b234:	4631      	mov	r1, r6
 800b236:	4650      	mov	r0, sl
 800b238:	4790      	blx	r2
 800b23a:	2800      	cmp	r0, #0
 800b23c:	f040 8085 	bne.w	800b34a <_scanf_i+0x1c2>
 800b240:	f10b 0b01 	add.w	fp, fp, #1
 800b244:	f1bb 0f03 	cmp.w	fp, #3
 800b248:	d1cb      	bne.n	800b1e2 <_scanf_i+0x5a>
 800b24a:	6863      	ldr	r3, [r4, #4]
 800b24c:	b90b      	cbnz	r3, 800b252 <_scanf_i+0xca>
 800b24e:	230a      	movs	r3, #10
 800b250:	6063      	str	r3, [r4, #4]
 800b252:	6863      	ldr	r3, [r4, #4]
 800b254:	4947      	ldr	r1, [pc, #284]	; (800b374 <_scanf_i+0x1ec>)
 800b256:	6960      	ldr	r0, [r4, #20]
 800b258:	1ac9      	subs	r1, r1, r3
 800b25a:	f000 f8b9 	bl	800b3d0 <__sccl>
 800b25e:	f04f 0b00 	mov.w	fp, #0
 800b262:	68a3      	ldr	r3, [r4, #8]
 800b264:	6822      	ldr	r2, [r4, #0]
 800b266:	2b00      	cmp	r3, #0
 800b268:	d03d      	beq.n	800b2e6 <_scanf_i+0x15e>
 800b26a:	6831      	ldr	r1, [r6, #0]
 800b26c:	6960      	ldr	r0, [r4, #20]
 800b26e:	f891 c000 	ldrb.w	ip, [r1]
 800b272:	f810 000c 	ldrb.w	r0, [r0, ip]
 800b276:	2800      	cmp	r0, #0
 800b278:	d035      	beq.n	800b2e6 <_scanf_i+0x15e>
 800b27a:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800b27e:	d124      	bne.n	800b2ca <_scanf_i+0x142>
 800b280:	0510      	lsls	r0, r2, #20
 800b282:	d522      	bpl.n	800b2ca <_scanf_i+0x142>
 800b284:	f10b 0b01 	add.w	fp, fp, #1
 800b288:	f1b9 0f00 	cmp.w	r9, #0
 800b28c:	d003      	beq.n	800b296 <_scanf_i+0x10e>
 800b28e:	3301      	adds	r3, #1
 800b290:	f109 39ff 	add.w	r9, r9, #4294967295
 800b294:	60a3      	str	r3, [r4, #8]
 800b296:	6873      	ldr	r3, [r6, #4]
 800b298:	3b01      	subs	r3, #1
 800b29a:	2b00      	cmp	r3, #0
 800b29c:	6073      	str	r3, [r6, #4]
 800b29e:	dd1b      	ble.n	800b2d8 <_scanf_i+0x150>
 800b2a0:	6833      	ldr	r3, [r6, #0]
 800b2a2:	3301      	adds	r3, #1
 800b2a4:	6033      	str	r3, [r6, #0]
 800b2a6:	68a3      	ldr	r3, [r4, #8]
 800b2a8:	3b01      	subs	r3, #1
 800b2aa:	60a3      	str	r3, [r4, #8]
 800b2ac:	e7d9      	b.n	800b262 <_scanf_i+0xda>
 800b2ae:	f1bb 0f02 	cmp.w	fp, #2
 800b2b2:	d1ae      	bne.n	800b212 <_scanf_i+0x8a>
 800b2b4:	6822      	ldr	r2, [r4, #0]
 800b2b6:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800b2ba:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800b2be:	d1bf      	bne.n	800b240 <_scanf_i+0xb8>
 800b2c0:	2310      	movs	r3, #16
 800b2c2:	6063      	str	r3, [r4, #4]
 800b2c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b2c8:	e7a2      	b.n	800b210 <_scanf_i+0x88>
 800b2ca:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800b2ce:	6022      	str	r2, [r4, #0]
 800b2d0:	780b      	ldrb	r3, [r1, #0]
 800b2d2:	f805 3b01 	strb.w	r3, [r5], #1
 800b2d6:	e7de      	b.n	800b296 <_scanf_i+0x10e>
 800b2d8:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800b2dc:	4631      	mov	r1, r6
 800b2de:	4650      	mov	r0, sl
 800b2e0:	4798      	blx	r3
 800b2e2:	2800      	cmp	r0, #0
 800b2e4:	d0df      	beq.n	800b2a6 <_scanf_i+0x11e>
 800b2e6:	6823      	ldr	r3, [r4, #0]
 800b2e8:	05db      	lsls	r3, r3, #23
 800b2ea:	d50d      	bpl.n	800b308 <_scanf_i+0x180>
 800b2ec:	42bd      	cmp	r5, r7
 800b2ee:	d909      	bls.n	800b304 <_scanf_i+0x17c>
 800b2f0:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800b2f4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b2f8:	4632      	mov	r2, r6
 800b2fa:	4650      	mov	r0, sl
 800b2fc:	4798      	blx	r3
 800b2fe:	f105 39ff 	add.w	r9, r5, #4294967295
 800b302:	464d      	mov	r5, r9
 800b304:	42bd      	cmp	r5, r7
 800b306:	d02d      	beq.n	800b364 <_scanf_i+0x1dc>
 800b308:	6822      	ldr	r2, [r4, #0]
 800b30a:	f012 0210 	ands.w	r2, r2, #16
 800b30e:	d113      	bne.n	800b338 <_scanf_i+0x1b0>
 800b310:	702a      	strb	r2, [r5, #0]
 800b312:	6863      	ldr	r3, [r4, #4]
 800b314:	9e01      	ldr	r6, [sp, #4]
 800b316:	4639      	mov	r1, r7
 800b318:	4650      	mov	r0, sl
 800b31a:	47b0      	blx	r6
 800b31c:	6821      	ldr	r1, [r4, #0]
 800b31e:	f8d8 3000 	ldr.w	r3, [r8]
 800b322:	f011 0f20 	tst.w	r1, #32
 800b326:	d013      	beq.n	800b350 <_scanf_i+0x1c8>
 800b328:	1d1a      	adds	r2, r3, #4
 800b32a:	f8c8 2000 	str.w	r2, [r8]
 800b32e:	681b      	ldr	r3, [r3, #0]
 800b330:	6018      	str	r0, [r3, #0]
 800b332:	68e3      	ldr	r3, [r4, #12]
 800b334:	3301      	adds	r3, #1
 800b336:	60e3      	str	r3, [r4, #12]
 800b338:	1bed      	subs	r5, r5, r7
 800b33a:	44ab      	add	fp, r5
 800b33c:	6925      	ldr	r5, [r4, #16]
 800b33e:	445d      	add	r5, fp
 800b340:	6125      	str	r5, [r4, #16]
 800b342:	2000      	movs	r0, #0
 800b344:	b007      	add	sp, #28
 800b346:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b34a:	f04f 0b00 	mov.w	fp, #0
 800b34e:	e7ca      	b.n	800b2e6 <_scanf_i+0x15e>
 800b350:	1d1a      	adds	r2, r3, #4
 800b352:	f8c8 2000 	str.w	r2, [r8]
 800b356:	681b      	ldr	r3, [r3, #0]
 800b358:	f011 0f01 	tst.w	r1, #1
 800b35c:	bf14      	ite	ne
 800b35e:	8018      	strhne	r0, [r3, #0]
 800b360:	6018      	streq	r0, [r3, #0]
 800b362:	e7e6      	b.n	800b332 <_scanf_i+0x1aa>
 800b364:	2001      	movs	r0, #1
 800b366:	e7ed      	b.n	800b344 <_scanf_i+0x1bc>
 800b368:	0800c0b4 	.word	0x0800c0b4
 800b36c:	0800b525 	.word	0x0800b525
 800b370:	08008a2d 	.word	0x08008a2d
 800b374:	0800c4fe 	.word	0x0800c4fe

0800b378 <_read_r>:
 800b378:	b538      	push	{r3, r4, r5, lr}
 800b37a:	4d07      	ldr	r5, [pc, #28]	; (800b398 <_read_r+0x20>)
 800b37c:	4604      	mov	r4, r0
 800b37e:	4608      	mov	r0, r1
 800b380:	4611      	mov	r1, r2
 800b382:	2200      	movs	r2, #0
 800b384:	602a      	str	r2, [r5, #0]
 800b386:	461a      	mov	r2, r3
 800b388:	f7f7 fc2a 	bl	8002be0 <_read>
 800b38c:	1c43      	adds	r3, r0, #1
 800b38e:	d102      	bne.n	800b396 <_read_r+0x1e>
 800b390:	682b      	ldr	r3, [r5, #0]
 800b392:	b103      	cbz	r3, 800b396 <_read_r+0x1e>
 800b394:	6023      	str	r3, [r4, #0]
 800b396:	bd38      	pop	{r3, r4, r5, pc}
 800b398:	200010c0 	.word	0x200010c0
 800b39c:	00000000 	.word	0x00000000

0800b3a0 <nan>:
 800b3a0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800b3a8 <nan+0x8>
 800b3a4:	4770      	bx	lr
 800b3a6:	bf00      	nop
 800b3a8:	00000000 	.word	0x00000000
 800b3ac:	7ff80000 	.word	0x7ff80000

0800b3b0 <_sbrk_r>:
 800b3b0:	b538      	push	{r3, r4, r5, lr}
 800b3b2:	4d06      	ldr	r5, [pc, #24]	; (800b3cc <_sbrk_r+0x1c>)
 800b3b4:	2300      	movs	r3, #0
 800b3b6:	4604      	mov	r4, r0
 800b3b8:	4608      	mov	r0, r1
 800b3ba:	602b      	str	r3, [r5, #0]
 800b3bc:	f7f7 fc7e 	bl	8002cbc <_sbrk>
 800b3c0:	1c43      	adds	r3, r0, #1
 800b3c2:	d102      	bne.n	800b3ca <_sbrk_r+0x1a>
 800b3c4:	682b      	ldr	r3, [r5, #0]
 800b3c6:	b103      	cbz	r3, 800b3ca <_sbrk_r+0x1a>
 800b3c8:	6023      	str	r3, [r4, #0]
 800b3ca:	bd38      	pop	{r3, r4, r5, pc}
 800b3cc:	200010c0 	.word	0x200010c0

0800b3d0 <__sccl>:
 800b3d0:	b570      	push	{r4, r5, r6, lr}
 800b3d2:	780b      	ldrb	r3, [r1, #0]
 800b3d4:	4604      	mov	r4, r0
 800b3d6:	2b5e      	cmp	r3, #94	; 0x5e
 800b3d8:	bf0b      	itete	eq
 800b3da:	784b      	ldrbeq	r3, [r1, #1]
 800b3dc:	1c48      	addne	r0, r1, #1
 800b3de:	1c88      	addeq	r0, r1, #2
 800b3e0:	2200      	movne	r2, #0
 800b3e2:	bf08      	it	eq
 800b3e4:	2201      	moveq	r2, #1
 800b3e6:	1e61      	subs	r1, r4, #1
 800b3e8:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800b3ec:	f801 2f01 	strb.w	r2, [r1, #1]!
 800b3f0:	42a9      	cmp	r1, r5
 800b3f2:	d1fb      	bne.n	800b3ec <__sccl+0x1c>
 800b3f4:	b90b      	cbnz	r3, 800b3fa <__sccl+0x2a>
 800b3f6:	3801      	subs	r0, #1
 800b3f8:	bd70      	pop	{r4, r5, r6, pc}
 800b3fa:	f082 0201 	eor.w	r2, r2, #1
 800b3fe:	54e2      	strb	r2, [r4, r3]
 800b400:	4605      	mov	r5, r0
 800b402:	4628      	mov	r0, r5
 800b404:	f810 1b01 	ldrb.w	r1, [r0], #1
 800b408:	292d      	cmp	r1, #45	; 0x2d
 800b40a:	d006      	beq.n	800b41a <__sccl+0x4a>
 800b40c:	295d      	cmp	r1, #93	; 0x5d
 800b40e:	d0f3      	beq.n	800b3f8 <__sccl+0x28>
 800b410:	b909      	cbnz	r1, 800b416 <__sccl+0x46>
 800b412:	4628      	mov	r0, r5
 800b414:	e7f0      	b.n	800b3f8 <__sccl+0x28>
 800b416:	460b      	mov	r3, r1
 800b418:	e7f1      	b.n	800b3fe <__sccl+0x2e>
 800b41a:	786e      	ldrb	r6, [r5, #1]
 800b41c:	2e5d      	cmp	r6, #93	; 0x5d
 800b41e:	d0fa      	beq.n	800b416 <__sccl+0x46>
 800b420:	42b3      	cmp	r3, r6
 800b422:	dcf8      	bgt.n	800b416 <__sccl+0x46>
 800b424:	3502      	adds	r5, #2
 800b426:	4619      	mov	r1, r3
 800b428:	3101      	adds	r1, #1
 800b42a:	428e      	cmp	r6, r1
 800b42c:	5462      	strb	r2, [r4, r1]
 800b42e:	dcfb      	bgt.n	800b428 <__sccl+0x58>
 800b430:	1af1      	subs	r1, r6, r3
 800b432:	3901      	subs	r1, #1
 800b434:	1c58      	adds	r0, r3, #1
 800b436:	42b3      	cmp	r3, r6
 800b438:	bfa8      	it	ge
 800b43a:	2100      	movge	r1, #0
 800b43c:	1843      	adds	r3, r0, r1
 800b43e:	e7e0      	b.n	800b402 <__sccl+0x32>

0800b440 <_strtoul_l.constprop.0>:
 800b440:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b444:	4f36      	ldr	r7, [pc, #216]	; (800b520 <_strtoul_l.constprop.0+0xe0>)
 800b446:	4686      	mov	lr, r0
 800b448:	460d      	mov	r5, r1
 800b44a:	4628      	mov	r0, r5
 800b44c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b450:	5de6      	ldrb	r6, [r4, r7]
 800b452:	f016 0608 	ands.w	r6, r6, #8
 800b456:	d1f8      	bne.n	800b44a <_strtoul_l.constprop.0+0xa>
 800b458:	2c2d      	cmp	r4, #45	; 0x2d
 800b45a:	d12f      	bne.n	800b4bc <_strtoul_l.constprop.0+0x7c>
 800b45c:	782c      	ldrb	r4, [r5, #0]
 800b45e:	2601      	movs	r6, #1
 800b460:	1c85      	adds	r5, r0, #2
 800b462:	2b00      	cmp	r3, #0
 800b464:	d057      	beq.n	800b516 <_strtoul_l.constprop.0+0xd6>
 800b466:	2b10      	cmp	r3, #16
 800b468:	d109      	bne.n	800b47e <_strtoul_l.constprop.0+0x3e>
 800b46a:	2c30      	cmp	r4, #48	; 0x30
 800b46c:	d107      	bne.n	800b47e <_strtoul_l.constprop.0+0x3e>
 800b46e:	7828      	ldrb	r0, [r5, #0]
 800b470:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800b474:	2858      	cmp	r0, #88	; 0x58
 800b476:	d149      	bne.n	800b50c <_strtoul_l.constprop.0+0xcc>
 800b478:	786c      	ldrb	r4, [r5, #1]
 800b47a:	2310      	movs	r3, #16
 800b47c:	3502      	adds	r5, #2
 800b47e:	f04f 38ff 	mov.w	r8, #4294967295
 800b482:	2700      	movs	r7, #0
 800b484:	fbb8 f8f3 	udiv	r8, r8, r3
 800b488:	fb03 f908 	mul.w	r9, r3, r8
 800b48c:	ea6f 0909 	mvn.w	r9, r9
 800b490:	4638      	mov	r0, r7
 800b492:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800b496:	f1bc 0f09 	cmp.w	ip, #9
 800b49a:	d814      	bhi.n	800b4c6 <_strtoul_l.constprop.0+0x86>
 800b49c:	4664      	mov	r4, ip
 800b49e:	42a3      	cmp	r3, r4
 800b4a0:	dd22      	ble.n	800b4e8 <_strtoul_l.constprop.0+0xa8>
 800b4a2:	2f00      	cmp	r7, #0
 800b4a4:	db1d      	blt.n	800b4e2 <_strtoul_l.constprop.0+0xa2>
 800b4a6:	4580      	cmp	r8, r0
 800b4a8:	d31b      	bcc.n	800b4e2 <_strtoul_l.constprop.0+0xa2>
 800b4aa:	d101      	bne.n	800b4b0 <_strtoul_l.constprop.0+0x70>
 800b4ac:	45a1      	cmp	r9, r4
 800b4ae:	db18      	blt.n	800b4e2 <_strtoul_l.constprop.0+0xa2>
 800b4b0:	fb00 4003 	mla	r0, r0, r3, r4
 800b4b4:	2701      	movs	r7, #1
 800b4b6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800b4ba:	e7ea      	b.n	800b492 <_strtoul_l.constprop.0+0x52>
 800b4bc:	2c2b      	cmp	r4, #43	; 0x2b
 800b4be:	bf04      	itt	eq
 800b4c0:	782c      	ldrbeq	r4, [r5, #0]
 800b4c2:	1c85      	addeq	r5, r0, #2
 800b4c4:	e7cd      	b.n	800b462 <_strtoul_l.constprop.0+0x22>
 800b4c6:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800b4ca:	f1bc 0f19 	cmp.w	ip, #25
 800b4ce:	d801      	bhi.n	800b4d4 <_strtoul_l.constprop.0+0x94>
 800b4d0:	3c37      	subs	r4, #55	; 0x37
 800b4d2:	e7e4      	b.n	800b49e <_strtoul_l.constprop.0+0x5e>
 800b4d4:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800b4d8:	f1bc 0f19 	cmp.w	ip, #25
 800b4dc:	d804      	bhi.n	800b4e8 <_strtoul_l.constprop.0+0xa8>
 800b4de:	3c57      	subs	r4, #87	; 0x57
 800b4e0:	e7dd      	b.n	800b49e <_strtoul_l.constprop.0+0x5e>
 800b4e2:	f04f 37ff 	mov.w	r7, #4294967295
 800b4e6:	e7e6      	b.n	800b4b6 <_strtoul_l.constprop.0+0x76>
 800b4e8:	2f00      	cmp	r7, #0
 800b4ea:	da07      	bge.n	800b4fc <_strtoul_l.constprop.0+0xbc>
 800b4ec:	2322      	movs	r3, #34	; 0x22
 800b4ee:	f8ce 3000 	str.w	r3, [lr]
 800b4f2:	f04f 30ff 	mov.w	r0, #4294967295
 800b4f6:	b932      	cbnz	r2, 800b506 <_strtoul_l.constprop.0+0xc6>
 800b4f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b4fc:	b106      	cbz	r6, 800b500 <_strtoul_l.constprop.0+0xc0>
 800b4fe:	4240      	negs	r0, r0
 800b500:	2a00      	cmp	r2, #0
 800b502:	d0f9      	beq.n	800b4f8 <_strtoul_l.constprop.0+0xb8>
 800b504:	b107      	cbz	r7, 800b508 <_strtoul_l.constprop.0+0xc8>
 800b506:	1e69      	subs	r1, r5, #1
 800b508:	6011      	str	r1, [r2, #0]
 800b50a:	e7f5      	b.n	800b4f8 <_strtoul_l.constprop.0+0xb8>
 800b50c:	2430      	movs	r4, #48	; 0x30
 800b50e:	2b00      	cmp	r3, #0
 800b510:	d1b5      	bne.n	800b47e <_strtoul_l.constprop.0+0x3e>
 800b512:	2308      	movs	r3, #8
 800b514:	e7b3      	b.n	800b47e <_strtoul_l.constprop.0+0x3e>
 800b516:	2c30      	cmp	r4, #48	; 0x30
 800b518:	d0a9      	beq.n	800b46e <_strtoul_l.constprop.0+0x2e>
 800b51a:	230a      	movs	r3, #10
 800b51c:	e7af      	b.n	800b47e <_strtoul_l.constprop.0+0x3e>
 800b51e:	bf00      	nop
 800b520:	0800c171 	.word	0x0800c171

0800b524 <_strtoul_r>:
 800b524:	f7ff bf8c 	b.w	800b440 <_strtoul_l.constprop.0>

0800b528 <__submore>:
 800b528:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b52c:	460c      	mov	r4, r1
 800b52e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800b530:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b534:	4299      	cmp	r1, r3
 800b536:	d11d      	bne.n	800b574 <__submore+0x4c>
 800b538:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800b53c:	f7ff fa28 	bl	800a990 <_malloc_r>
 800b540:	b918      	cbnz	r0, 800b54a <__submore+0x22>
 800b542:	f04f 30ff 	mov.w	r0, #4294967295
 800b546:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b54a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b54e:	63a3      	str	r3, [r4, #56]	; 0x38
 800b550:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800b554:	6360      	str	r0, [r4, #52]	; 0x34
 800b556:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800b55a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800b55e:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 800b562:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800b566:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 800b56a:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800b56e:	6020      	str	r0, [r4, #0]
 800b570:	2000      	movs	r0, #0
 800b572:	e7e8      	b.n	800b546 <__submore+0x1e>
 800b574:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800b576:	0077      	lsls	r7, r6, #1
 800b578:	463a      	mov	r2, r7
 800b57a:	f000 fa2d 	bl	800b9d8 <_realloc_r>
 800b57e:	4605      	mov	r5, r0
 800b580:	2800      	cmp	r0, #0
 800b582:	d0de      	beq.n	800b542 <__submore+0x1a>
 800b584:	eb00 0806 	add.w	r8, r0, r6
 800b588:	4601      	mov	r1, r0
 800b58a:	4632      	mov	r2, r6
 800b58c:	4640      	mov	r0, r8
 800b58e:	f7fe fcad 	bl	8009eec <memcpy>
 800b592:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800b596:	f8c4 8000 	str.w	r8, [r4]
 800b59a:	e7e9      	b.n	800b570 <__submore+0x48>

0800b59c <__ascii_wctomb>:
 800b59c:	b149      	cbz	r1, 800b5b2 <__ascii_wctomb+0x16>
 800b59e:	2aff      	cmp	r2, #255	; 0xff
 800b5a0:	bf85      	ittet	hi
 800b5a2:	238a      	movhi	r3, #138	; 0x8a
 800b5a4:	6003      	strhi	r3, [r0, #0]
 800b5a6:	700a      	strbls	r2, [r1, #0]
 800b5a8:	f04f 30ff 	movhi.w	r0, #4294967295
 800b5ac:	bf98      	it	ls
 800b5ae:	2001      	movls	r0, #1
 800b5b0:	4770      	bx	lr
 800b5b2:	4608      	mov	r0, r1
 800b5b4:	4770      	bx	lr
	...

0800b5b8 <__assert_func>:
 800b5b8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b5ba:	4614      	mov	r4, r2
 800b5bc:	461a      	mov	r2, r3
 800b5be:	4b09      	ldr	r3, [pc, #36]	; (800b5e4 <__assert_func+0x2c>)
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	4605      	mov	r5, r0
 800b5c4:	68d8      	ldr	r0, [r3, #12]
 800b5c6:	b14c      	cbz	r4, 800b5dc <__assert_func+0x24>
 800b5c8:	4b07      	ldr	r3, [pc, #28]	; (800b5e8 <__assert_func+0x30>)
 800b5ca:	9100      	str	r1, [sp, #0]
 800b5cc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b5d0:	4906      	ldr	r1, [pc, #24]	; (800b5ec <__assert_func+0x34>)
 800b5d2:	462b      	mov	r3, r5
 800b5d4:	f000 f9a6 	bl	800b924 <fiprintf>
 800b5d8:	f000 fc46 	bl	800be68 <abort>
 800b5dc:	4b04      	ldr	r3, [pc, #16]	; (800b5f0 <__assert_func+0x38>)
 800b5de:	461c      	mov	r4, r3
 800b5e0:	e7f3      	b.n	800b5ca <__assert_func+0x12>
 800b5e2:	bf00      	nop
 800b5e4:	20000814 	.word	0x20000814
 800b5e8:	0800c500 	.word	0x0800c500
 800b5ec:	0800c50d 	.word	0x0800c50d
 800b5f0:	0800c53b 	.word	0x0800c53b

0800b5f4 <__sflush_r>:
 800b5f4:	898a      	ldrh	r2, [r1, #12]
 800b5f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b5fa:	4605      	mov	r5, r0
 800b5fc:	0710      	lsls	r0, r2, #28
 800b5fe:	460c      	mov	r4, r1
 800b600:	d458      	bmi.n	800b6b4 <__sflush_r+0xc0>
 800b602:	684b      	ldr	r3, [r1, #4]
 800b604:	2b00      	cmp	r3, #0
 800b606:	dc05      	bgt.n	800b614 <__sflush_r+0x20>
 800b608:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b60a:	2b00      	cmp	r3, #0
 800b60c:	dc02      	bgt.n	800b614 <__sflush_r+0x20>
 800b60e:	2000      	movs	r0, #0
 800b610:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b614:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b616:	2e00      	cmp	r6, #0
 800b618:	d0f9      	beq.n	800b60e <__sflush_r+0x1a>
 800b61a:	2300      	movs	r3, #0
 800b61c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b620:	682f      	ldr	r7, [r5, #0]
 800b622:	602b      	str	r3, [r5, #0]
 800b624:	d032      	beq.n	800b68c <__sflush_r+0x98>
 800b626:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b628:	89a3      	ldrh	r3, [r4, #12]
 800b62a:	075a      	lsls	r2, r3, #29
 800b62c:	d505      	bpl.n	800b63a <__sflush_r+0x46>
 800b62e:	6863      	ldr	r3, [r4, #4]
 800b630:	1ac0      	subs	r0, r0, r3
 800b632:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b634:	b10b      	cbz	r3, 800b63a <__sflush_r+0x46>
 800b636:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b638:	1ac0      	subs	r0, r0, r3
 800b63a:	2300      	movs	r3, #0
 800b63c:	4602      	mov	r2, r0
 800b63e:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b640:	6a21      	ldr	r1, [r4, #32]
 800b642:	4628      	mov	r0, r5
 800b644:	47b0      	blx	r6
 800b646:	1c43      	adds	r3, r0, #1
 800b648:	89a3      	ldrh	r3, [r4, #12]
 800b64a:	d106      	bne.n	800b65a <__sflush_r+0x66>
 800b64c:	6829      	ldr	r1, [r5, #0]
 800b64e:	291d      	cmp	r1, #29
 800b650:	d82c      	bhi.n	800b6ac <__sflush_r+0xb8>
 800b652:	4a2a      	ldr	r2, [pc, #168]	; (800b6fc <__sflush_r+0x108>)
 800b654:	40ca      	lsrs	r2, r1
 800b656:	07d6      	lsls	r6, r2, #31
 800b658:	d528      	bpl.n	800b6ac <__sflush_r+0xb8>
 800b65a:	2200      	movs	r2, #0
 800b65c:	6062      	str	r2, [r4, #4]
 800b65e:	04d9      	lsls	r1, r3, #19
 800b660:	6922      	ldr	r2, [r4, #16]
 800b662:	6022      	str	r2, [r4, #0]
 800b664:	d504      	bpl.n	800b670 <__sflush_r+0x7c>
 800b666:	1c42      	adds	r2, r0, #1
 800b668:	d101      	bne.n	800b66e <__sflush_r+0x7a>
 800b66a:	682b      	ldr	r3, [r5, #0]
 800b66c:	b903      	cbnz	r3, 800b670 <__sflush_r+0x7c>
 800b66e:	6560      	str	r0, [r4, #84]	; 0x54
 800b670:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b672:	602f      	str	r7, [r5, #0]
 800b674:	2900      	cmp	r1, #0
 800b676:	d0ca      	beq.n	800b60e <__sflush_r+0x1a>
 800b678:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b67c:	4299      	cmp	r1, r3
 800b67e:	d002      	beq.n	800b686 <__sflush_r+0x92>
 800b680:	4628      	mov	r0, r5
 800b682:	f7ff f919 	bl	800a8b8 <_free_r>
 800b686:	2000      	movs	r0, #0
 800b688:	6360      	str	r0, [r4, #52]	; 0x34
 800b68a:	e7c1      	b.n	800b610 <__sflush_r+0x1c>
 800b68c:	6a21      	ldr	r1, [r4, #32]
 800b68e:	2301      	movs	r3, #1
 800b690:	4628      	mov	r0, r5
 800b692:	47b0      	blx	r6
 800b694:	1c41      	adds	r1, r0, #1
 800b696:	d1c7      	bne.n	800b628 <__sflush_r+0x34>
 800b698:	682b      	ldr	r3, [r5, #0]
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	d0c4      	beq.n	800b628 <__sflush_r+0x34>
 800b69e:	2b1d      	cmp	r3, #29
 800b6a0:	d001      	beq.n	800b6a6 <__sflush_r+0xb2>
 800b6a2:	2b16      	cmp	r3, #22
 800b6a4:	d101      	bne.n	800b6aa <__sflush_r+0xb6>
 800b6a6:	602f      	str	r7, [r5, #0]
 800b6a8:	e7b1      	b.n	800b60e <__sflush_r+0x1a>
 800b6aa:	89a3      	ldrh	r3, [r4, #12]
 800b6ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b6b0:	81a3      	strh	r3, [r4, #12]
 800b6b2:	e7ad      	b.n	800b610 <__sflush_r+0x1c>
 800b6b4:	690f      	ldr	r7, [r1, #16]
 800b6b6:	2f00      	cmp	r7, #0
 800b6b8:	d0a9      	beq.n	800b60e <__sflush_r+0x1a>
 800b6ba:	0793      	lsls	r3, r2, #30
 800b6bc:	680e      	ldr	r6, [r1, #0]
 800b6be:	bf08      	it	eq
 800b6c0:	694b      	ldreq	r3, [r1, #20]
 800b6c2:	600f      	str	r7, [r1, #0]
 800b6c4:	bf18      	it	ne
 800b6c6:	2300      	movne	r3, #0
 800b6c8:	eba6 0807 	sub.w	r8, r6, r7
 800b6cc:	608b      	str	r3, [r1, #8]
 800b6ce:	f1b8 0f00 	cmp.w	r8, #0
 800b6d2:	dd9c      	ble.n	800b60e <__sflush_r+0x1a>
 800b6d4:	6a21      	ldr	r1, [r4, #32]
 800b6d6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b6d8:	4643      	mov	r3, r8
 800b6da:	463a      	mov	r2, r7
 800b6dc:	4628      	mov	r0, r5
 800b6de:	47b0      	blx	r6
 800b6e0:	2800      	cmp	r0, #0
 800b6e2:	dc06      	bgt.n	800b6f2 <__sflush_r+0xfe>
 800b6e4:	89a3      	ldrh	r3, [r4, #12]
 800b6e6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b6ea:	81a3      	strh	r3, [r4, #12]
 800b6ec:	f04f 30ff 	mov.w	r0, #4294967295
 800b6f0:	e78e      	b.n	800b610 <__sflush_r+0x1c>
 800b6f2:	4407      	add	r7, r0
 800b6f4:	eba8 0800 	sub.w	r8, r8, r0
 800b6f8:	e7e9      	b.n	800b6ce <__sflush_r+0xda>
 800b6fa:	bf00      	nop
 800b6fc:	20400001 	.word	0x20400001

0800b700 <_fflush_r>:
 800b700:	b538      	push	{r3, r4, r5, lr}
 800b702:	690b      	ldr	r3, [r1, #16]
 800b704:	4605      	mov	r5, r0
 800b706:	460c      	mov	r4, r1
 800b708:	b913      	cbnz	r3, 800b710 <_fflush_r+0x10>
 800b70a:	2500      	movs	r5, #0
 800b70c:	4628      	mov	r0, r5
 800b70e:	bd38      	pop	{r3, r4, r5, pc}
 800b710:	b118      	cbz	r0, 800b71a <_fflush_r+0x1a>
 800b712:	6983      	ldr	r3, [r0, #24]
 800b714:	b90b      	cbnz	r3, 800b71a <_fflush_r+0x1a>
 800b716:	f000 f887 	bl	800b828 <__sinit>
 800b71a:	4b14      	ldr	r3, [pc, #80]	; (800b76c <_fflush_r+0x6c>)
 800b71c:	429c      	cmp	r4, r3
 800b71e:	d11b      	bne.n	800b758 <_fflush_r+0x58>
 800b720:	686c      	ldr	r4, [r5, #4]
 800b722:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b726:	2b00      	cmp	r3, #0
 800b728:	d0ef      	beq.n	800b70a <_fflush_r+0xa>
 800b72a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b72c:	07d0      	lsls	r0, r2, #31
 800b72e:	d404      	bmi.n	800b73a <_fflush_r+0x3a>
 800b730:	0599      	lsls	r1, r3, #22
 800b732:	d402      	bmi.n	800b73a <_fflush_r+0x3a>
 800b734:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b736:	f000 f927 	bl	800b988 <__retarget_lock_acquire_recursive>
 800b73a:	4628      	mov	r0, r5
 800b73c:	4621      	mov	r1, r4
 800b73e:	f7ff ff59 	bl	800b5f4 <__sflush_r>
 800b742:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b744:	07da      	lsls	r2, r3, #31
 800b746:	4605      	mov	r5, r0
 800b748:	d4e0      	bmi.n	800b70c <_fflush_r+0xc>
 800b74a:	89a3      	ldrh	r3, [r4, #12]
 800b74c:	059b      	lsls	r3, r3, #22
 800b74e:	d4dd      	bmi.n	800b70c <_fflush_r+0xc>
 800b750:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b752:	f000 f91a 	bl	800b98a <__retarget_lock_release_recursive>
 800b756:	e7d9      	b.n	800b70c <_fflush_r+0xc>
 800b758:	4b05      	ldr	r3, [pc, #20]	; (800b770 <_fflush_r+0x70>)
 800b75a:	429c      	cmp	r4, r3
 800b75c:	d101      	bne.n	800b762 <_fflush_r+0x62>
 800b75e:	68ac      	ldr	r4, [r5, #8]
 800b760:	e7df      	b.n	800b722 <_fflush_r+0x22>
 800b762:	4b04      	ldr	r3, [pc, #16]	; (800b774 <_fflush_r+0x74>)
 800b764:	429c      	cmp	r4, r3
 800b766:	bf08      	it	eq
 800b768:	68ec      	ldreq	r4, [r5, #12]
 800b76a:	e7da      	b.n	800b722 <_fflush_r+0x22>
 800b76c:	0800c55c 	.word	0x0800c55c
 800b770:	0800c57c 	.word	0x0800c57c
 800b774:	0800c53c 	.word	0x0800c53c

0800b778 <std>:
 800b778:	2300      	movs	r3, #0
 800b77a:	b510      	push	{r4, lr}
 800b77c:	4604      	mov	r4, r0
 800b77e:	e9c0 3300 	strd	r3, r3, [r0]
 800b782:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b786:	6083      	str	r3, [r0, #8]
 800b788:	8181      	strh	r1, [r0, #12]
 800b78a:	6643      	str	r3, [r0, #100]	; 0x64
 800b78c:	81c2      	strh	r2, [r0, #14]
 800b78e:	6183      	str	r3, [r0, #24]
 800b790:	4619      	mov	r1, r3
 800b792:	2208      	movs	r2, #8
 800b794:	305c      	adds	r0, #92	; 0x5c
 800b796:	f7fb fb6f 	bl	8006e78 <memset>
 800b79a:	4b05      	ldr	r3, [pc, #20]	; (800b7b0 <std+0x38>)
 800b79c:	6263      	str	r3, [r4, #36]	; 0x24
 800b79e:	4b05      	ldr	r3, [pc, #20]	; (800b7b4 <std+0x3c>)
 800b7a0:	62a3      	str	r3, [r4, #40]	; 0x28
 800b7a2:	4b05      	ldr	r3, [pc, #20]	; (800b7b8 <std+0x40>)
 800b7a4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b7a6:	4b05      	ldr	r3, [pc, #20]	; (800b7bc <std+0x44>)
 800b7a8:	6224      	str	r4, [r4, #32]
 800b7aa:	6323      	str	r3, [r4, #48]	; 0x30
 800b7ac:	bd10      	pop	{r4, pc}
 800b7ae:	bf00      	nop
 800b7b0:	08007c21 	.word	0x08007c21
 800b7b4:	08007c47 	.word	0x08007c47
 800b7b8:	08007c7f 	.word	0x08007c7f
 800b7bc:	08007ca3 	.word	0x08007ca3

0800b7c0 <_cleanup_r>:
 800b7c0:	4901      	ldr	r1, [pc, #4]	; (800b7c8 <_cleanup_r+0x8>)
 800b7c2:	f000 b8c1 	b.w	800b948 <_fwalk_reent>
 800b7c6:	bf00      	nop
 800b7c8:	0800b701 	.word	0x0800b701

0800b7cc <__sfmoreglue>:
 800b7cc:	b570      	push	{r4, r5, r6, lr}
 800b7ce:	2268      	movs	r2, #104	; 0x68
 800b7d0:	1e4d      	subs	r5, r1, #1
 800b7d2:	4355      	muls	r5, r2
 800b7d4:	460e      	mov	r6, r1
 800b7d6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b7da:	f7ff f8d9 	bl	800a990 <_malloc_r>
 800b7de:	4604      	mov	r4, r0
 800b7e0:	b140      	cbz	r0, 800b7f4 <__sfmoreglue+0x28>
 800b7e2:	2100      	movs	r1, #0
 800b7e4:	e9c0 1600 	strd	r1, r6, [r0]
 800b7e8:	300c      	adds	r0, #12
 800b7ea:	60a0      	str	r0, [r4, #8]
 800b7ec:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b7f0:	f7fb fb42 	bl	8006e78 <memset>
 800b7f4:	4620      	mov	r0, r4
 800b7f6:	bd70      	pop	{r4, r5, r6, pc}

0800b7f8 <__sfp_lock_acquire>:
 800b7f8:	4801      	ldr	r0, [pc, #4]	; (800b800 <__sfp_lock_acquire+0x8>)
 800b7fa:	f000 b8c5 	b.w	800b988 <__retarget_lock_acquire_recursive>
 800b7fe:	bf00      	nop
 800b800:	200010c5 	.word	0x200010c5

0800b804 <__sfp_lock_release>:
 800b804:	4801      	ldr	r0, [pc, #4]	; (800b80c <__sfp_lock_release+0x8>)
 800b806:	f000 b8c0 	b.w	800b98a <__retarget_lock_release_recursive>
 800b80a:	bf00      	nop
 800b80c:	200010c5 	.word	0x200010c5

0800b810 <__sinit_lock_acquire>:
 800b810:	4801      	ldr	r0, [pc, #4]	; (800b818 <__sinit_lock_acquire+0x8>)
 800b812:	f000 b8b9 	b.w	800b988 <__retarget_lock_acquire_recursive>
 800b816:	bf00      	nop
 800b818:	200010c6 	.word	0x200010c6

0800b81c <__sinit_lock_release>:
 800b81c:	4801      	ldr	r0, [pc, #4]	; (800b824 <__sinit_lock_release+0x8>)
 800b81e:	f000 b8b4 	b.w	800b98a <__retarget_lock_release_recursive>
 800b822:	bf00      	nop
 800b824:	200010c6 	.word	0x200010c6

0800b828 <__sinit>:
 800b828:	b510      	push	{r4, lr}
 800b82a:	4604      	mov	r4, r0
 800b82c:	f7ff fff0 	bl	800b810 <__sinit_lock_acquire>
 800b830:	69a3      	ldr	r3, [r4, #24]
 800b832:	b11b      	cbz	r3, 800b83c <__sinit+0x14>
 800b834:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b838:	f7ff bff0 	b.w	800b81c <__sinit_lock_release>
 800b83c:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b840:	6523      	str	r3, [r4, #80]	; 0x50
 800b842:	4b13      	ldr	r3, [pc, #76]	; (800b890 <__sinit+0x68>)
 800b844:	4a13      	ldr	r2, [pc, #76]	; (800b894 <__sinit+0x6c>)
 800b846:	681b      	ldr	r3, [r3, #0]
 800b848:	62a2      	str	r2, [r4, #40]	; 0x28
 800b84a:	42a3      	cmp	r3, r4
 800b84c:	bf04      	itt	eq
 800b84e:	2301      	moveq	r3, #1
 800b850:	61a3      	streq	r3, [r4, #24]
 800b852:	4620      	mov	r0, r4
 800b854:	f000 f820 	bl	800b898 <__sfp>
 800b858:	6060      	str	r0, [r4, #4]
 800b85a:	4620      	mov	r0, r4
 800b85c:	f000 f81c 	bl	800b898 <__sfp>
 800b860:	60a0      	str	r0, [r4, #8]
 800b862:	4620      	mov	r0, r4
 800b864:	f000 f818 	bl	800b898 <__sfp>
 800b868:	2200      	movs	r2, #0
 800b86a:	60e0      	str	r0, [r4, #12]
 800b86c:	2104      	movs	r1, #4
 800b86e:	6860      	ldr	r0, [r4, #4]
 800b870:	f7ff ff82 	bl	800b778 <std>
 800b874:	68a0      	ldr	r0, [r4, #8]
 800b876:	2201      	movs	r2, #1
 800b878:	2109      	movs	r1, #9
 800b87a:	f7ff ff7d 	bl	800b778 <std>
 800b87e:	68e0      	ldr	r0, [r4, #12]
 800b880:	2202      	movs	r2, #2
 800b882:	2112      	movs	r1, #18
 800b884:	f7ff ff78 	bl	800b778 <std>
 800b888:	2301      	movs	r3, #1
 800b88a:	61a3      	str	r3, [r4, #24]
 800b88c:	e7d2      	b.n	800b834 <__sinit+0xc>
 800b88e:	bf00      	nop
 800b890:	0800c0e0 	.word	0x0800c0e0
 800b894:	0800b7c1 	.word	0x0800b7c1

0800b898 <__sfp>:
 800b898:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b89a:	4607      	mov	r7, r0
 800b89c:	f7ff ffac 	bl	800b7f8 <__sfp_lock_acquire>
 800b8a0:	4b1e      	ldr	r3, [pc, #120]	; (800b91c <__sfp+0x84>)
 800b8a2:	681e      	ldr	r6, [r3, #0]
 800b8a4:	69b3      	ldr	r3, [r6, #24]
 800b8a6:	b913      	cbnz	r3, 800b8ae <__sfp+0x16>
 800b8a8:	4630      	mov	r0, r6
 800b8aa:	f7ff ffbd 	bl	800b828 <__sinit>
 800b8ae:	3648      	adds	r6, #72	; 0x48
 800b8b0:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b8b4:	3b01      	subs	r3, #1
 800b8b6:	d503      	bpl.n	800b8c0 <__sfp+0x28>
 800b8b8:	6833      	ldr	r3, [r6, #0]
 800b8ba:	b30b      	cbz	r3, 800b900 <__sfp+0x68>
 800b8bc:	6836      	ldr	r6, [r6, #0]
 800b8be:	e7f7      	b.n	800b8b0 <__sfp+0x18>
 800b8c0:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b8c4:	b9d5      	cbnz	r5, 800b8fc <__sfp+0x64>
 800b8c6:	4b16      	ldr	r3, [pc, #88]	; (800b920 <__sfp+0x88>)
 800b8c8:	60e3      	str	r3, [r4, #12]
 800b8ca:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b8ce:	6665      	str	r5, [r4, #100]	; 0x64
 800b8d0:	f000 f859 	bl	800b986 <__retarget_lock_init_recursive>
 800b8d4:	f7ff ff96 	bl	800b804 <__sfp_lock_release>
 800b8d8:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b8dc:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b8e0:	6025      	str	r5, [r4, #0]
 800b8e2:	61a5      	str	r5, [r4, #24]
 800b8e4:	2208      	movs	r2, #8
 800b8e6:	4629      	mov	r1, r5
 800b8e8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b8ec:	f7fb fac4 	bl	8006e78 <memset>
 800b8f0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b8f4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b8f8:	4620      	mov	r0, r4
 800b8fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b8fc:	3468      	adds	r4, #104	; 0x68
 800b8fe:	e7d9      	b.n	800b8b4 <__sfp+0x1c>
 800b900:	2104      	movs	r1, #4
 800b902:	4638      	mov	r0, r7
 800b904:	f7ff ff62 	bl	800b7cc <__sfmoreglue>
 800b908:	4604      	mov	r4, r0
 800b90a:	6030      	str	r0, [r6, #0]
 800b90c:	2800      	cmp	r0, #0
 800b90e:	d1d5      	bne.n	800b8bc <__sfp+0x24>
 800b910:	f7ff ff78 	bl	800b804 <__sfp_lock_release>
 800b914:	230c      	movs	r3, #12
 800b916:	603b      	str	r3, [r7, #0]
 800b918:	e7ee      	b.n	800b8f8 <__sfp+0x60>
 800b91a:	bf00      	nop
 800b91c:	0800c0e0 	.word	0x0800c0e0
 800b920:	ffff0001 	.word	0xffff0001

0800b924 <fiprintf>:
 800b924:	b40e      	push	{r1, r2, r3}
 800b926:	b503      	push	{r0, r1, lr}
 800b928:	4601      	mov	r1, r0
 800b92a:	ab03      	add	r3, sp, #12
 800b92c:	4805      	ldr	r0, [pc, #20]	; (800b944 <fiprintf+0x20>)
 800b92e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b932:	6800      	ldr	r0, [r0, #0]
 800b934:	9301      	str	r3, [sp, #4]
 800b936:	f000 f8a7 	bl	800ba88 <_vfiprintf_r>
 800b93a:	b002      	add	sp, #8
 800b93c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b940:	b003      	add	sp, #12
 800b942:	4770      	bx	lr
 800b944:	20000814 	.word	0x20000814

0800b948 <_fwalk_reent>:
 800b948:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b94c:	4606      	mov	r6, r0
 800b94e:	4688      	mov	r8, r1
 800b950:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b954:	2700      	movs	r7, #0
 800b956:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b95a:	f1b9 0901 	subs.w	r9, r9, #1
 800b95e:	d505      	bpl.n	800b96c <_fwalk_reent+0x24>
 800b960:	6824      	ldr	r4, [r4, #0]
 800b962:	2c00      	cmp	r4, #0
 800b964:	d1f7      	bne.n	800b956 <_fwalk_reent+0xe>
 800b966:	4638      	mov	r0, r7
 800b968:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b96c:	89ab      	ldrh	r3, [r5, #12]
 800b96e:	2b01      	cmp	r3, #1
 800b970:	d907      	bls.n	800b982 <_fwalk_reent+0x3a>
 800b972:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b976:	3301      	adds	r3, #1
 800b978:	d003      	beq.n	800b982 <_fwalk_reent+0x3a>
 800b97a:	4629      	mov	r1, r5
 800b97c:	4630      	mov	r0, r6
 800b97e:	47c0      	blx	r8
 800b980:	4307      	orrs	r7, r0
 800b982:	3568      	adds	r5, #104	; 0x68
 800b984:	e7e9      	b.n	800b95a <_fwalk_reent+0x12>

0800b986 <__retarget_lock_init_recursive>:
 800b986:	4770      	bx	lr

0800b988 <__retarget_lock_acquire_recursive>:
 800b988:	4770      	bx	lr

0800b98a <__retarget_lock_release_recursive>:
 800b98a:	4770      	bx	lr

0800b98c <memmove>:
 800b98c:	4288      	cmp	r0, r1
 800b98e:	b510      	push	{r4, lr}
 800b990:	eb01 0402 	add.w	r4, r1, r2
 800b994:	d902      	bls.n	800b99c <memmove+0x10>
 800b996:	4284      	cmp	r4, r0
 800b998:	4623      	mov	r3, r4
 800b99a:	d807      	bhi.n	800b9ac <memmove+0x20>
 800b99c:	1e43      	subs	r3, r0, #1
 800b99e:	42a1      	cmp	r1, r4
 800b9a0:	d008      	beq.n	800b9b4 <memmove+0x28>
 800b9a2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b9a6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b9aa:	e7f8      	b.n	800b99e <memmove+0x12>
 800b9ac:	4402      	add	r2, r0
 800b9ae:	4601      	mov	r1, r0
 800b9b0:	428a      	cmp	r2, r1
 800b9b2:	d100      	bne.n	800b9b6 <memmove+0x2a>
 800b9b4:	bd10      	pop	{r4, pc}
 800b9b6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b9ba:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b9be:	e7f7      	b.n	800b9b0 <memmove+0x24>

0800b9c0 <__malloc_lock>:
 800b9c0:	4801      	ldr	r0, [pc, #4]	; (800b9c8 <__malloc_lock+0x8>)
 800b9c2:	f7ff bfe1 	b.w	800b988 <__retarget_lock_acquire_recursive>
 800b9c6:	bf00      	nop
 800b9c8:	200010c4 	.word	0x200010c4

0800b9cc <__malloc_unlock>:
 800b9cc:	4801      	ldr	r0, [pc, #4]	; (800b9d4 <__malloc_unlock+0x8>)
 800b9ce:	f7ff bfdc 	b.w	800b98a <__retarget_lock_release_recursive>
 800b9d2:	bf00      	nop
 800b9d4:	200010c4 	.word	0x200010c4

0800b9d8 <_realloc_r>:
 800b9d8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b9dc:	4680      	mov	r8, r0
 800b9de:	4614      	mov	r4, r2
 800b9e0:	460e      	mov	r6, r1
 800b9e2:	b921      	cbnz	r1, 800b9ee <_realloc_r+0x16>
 800b9e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b9e8:	4611      	mov	r1, r2
 800b9ea:	f7fe bfd1 	b.w	800a990 <_malloc_r>
 800b9ee:	b92a      	cbnz	r2, 800b9fc <_realloc_r+0x24>
 800b9f0:	f7fe ff62 	bl	800a8b8 <_free_r>
 800b9f4:	4625      	mov	r5, r4
 800b9f6:	4628      	mov	r0, r5
 800b9f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b9fc:	f000 faa0 	bl	800bf40 <_malloc_usable_size_r>
 800ba00:	4284      	cmp	r4, r0
 800ba02:	4607      	mov	r7, r0
 800ba04:	d802      	bhi.n	800ba0c <_realloc_r+0x34>
 800ba06:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800ba0a:	d812      	bhi.n	800ba32 <_realloc_r+0x5a>
 800ba0c:	4621      	mov	r1, r4
 800ba0e:	4640      	mov	r0, r8
 800ba10:	f7fe ffbe 	bl	800a990 <_malloc_r>
 800ba14:	4605      	mov	r5, r0
 800ba16:	2800      	cmp	r0, #0
 800ba18:	d0ed      	beq.n	800b9f6 <_realloc_r+0x1e>
 800ba1a:	42bc      	cmp	r4, r7
 800ba1c:	4622      	mov	r2, r4
 800ba1e:	4631      	mov	r1, r6
 800ba20:	bf28      	it	cs
 800ba22:	463a      	movcs	r2, r7
 800ba24:	f7fe fa62 	bl	8009eec <memcpy>
 800ba28:	4631      	mov	r1, r6
 800ba2a:	4640      	mov	r0, r8
 800ba2c:	f7fe ff44 	bl	800a8b8 <_free_r>
 800ba30:	e7e1      	b.n	800b9f6 <_realloc_r+0x1e>
 800ba32:	4635      	mov	r5, r6
 800ba34:	e7df      	b.n	800b9f6 <_realloc_r+0x1e>

0800ba36 <__sfputc_r>:
 800ba36:	6893      	ldr	r3, [r2, #8]
 800ba38:	3b01      	subs	r3, #1
 800ba3a:	2b00      	cmp	r3, #0
 800ba3c:	b410      	push	{r4}
 800ba3e:	6093      	str	r3, [r2, #8]
 800ba40:	da08      	bge.n	800ba54 <__sfputc_r+0x1e>
 800ba42:	6994      	ldr	r4, [r2, #24]
 800ba44:	42a3      	cmp	r3, r4
 800ba46:	db01      	blt.n	800ba4c <__sfputc_r+0x16>
 800ba48:	290a      	cmp	r1, #10
 800ba4a:	d103      	bne.n	800ba54 <__sfputc_r+0x1e>
 800ba4c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ba50:	f000 b94a 	b.w	800bce8 <__swbuf_r>
 800ba54:	6813      	ldr	r3, [r2, #0]
 800ba56:	1c58      	adds	r0, r3, #1
 800ba58:	6010      	str	r0, [r2, #0]
 800ba5a:	7019      	strb	r1, [r3, #0]
 800ba5c:	4608      	mov	r0, r1
 800ba5e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ba62:	4770      	bx	lr

0800ba64 <__sfputs_r>:
 800ba64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ba66:	4606      	mov	r6, r0
 800ba68:	460f      	mov	r7, r1
 800ba6a:	4614      	mov	r4, r2
 800ba6c:	18d5      	adds	r5, r2, r3
 800ba6e:	42ac      	cmp	r4, r5
 800ba70:	d101      	bne.n	800ba76 <__sfputs_r+0x12>
 800ba72:	2000      	movs	r0, #0
 800ba74:	e007      	b.n	800ba86 <__sfputs_r+0x22>
 800ba76:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ba7a:	463a      	mov	r2, r7
 800ba7c:	4630      	mov	r0, r6
 800ba7e:	f7ff ffda 	bl	800ba36 <__sfputc_r>
 800ba82:	1c43      	adds	r3, r0, #1
 800ba84:	d1f3      	bne.n	800ba6e <__sfputs_r+0xa>
 800ba86:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800ba88 <_vfiprintf_r>:
 800ba88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba8c:	460d      	mov	r5, r1
 800ba8e:	b09d      	sub	sp, #116	; 0x74
 800ba90:	4614      	mov	r4, r2
 800ba92:	4698      	mov	r8, r3
 800ba94:	4606      	mov	r6, r0
 800ba96:	b118      	cbz	r0, 800baa0 <_vfiprintf_r+0x18>
 800ba98:	6983      	ldr	r3, [r0, #24]
 800ba9a:	b90b      	cbnz	r3, 800baa0 <_vfiprintf_r+0x18>
 800ba9c:	f7ff fec4 	bl	800b828 <__sinit>
 800baa0:	4b89      	ldr	r3, [pc, #548]	; (800bcc8 <_vfiprintf_r+0x240>)
 800baa2:	429d      	cmp	r5, r3
 800baa4:	d11b      	bne.n	800bade <_vfiprintf_r+0x56>
 800baa6:	6875      	ldr	r5, [r6, #4]
 800baa8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800baaa:	07d9      	lsls	r1, r3, #31
 800baac:	d405      	bmi.n	800baba <_vfiprintf_r+0x32>
 800baae:	89ab      	ldrh	r3, [r5, #12]
 800bab0:	059a      	lsls	r2, r3, #22
 800bab2:	d402      	bmi.n	800baba <_vfiprintf_r+0x32>
 800bab4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bab6:	f7ff ff67 	bl	800b988 <__retarget_lock_acquire_recursive>
 800baba:	89ab      	ldrh	r3, [r5, #12]
 800babc:	071b      	lsls	r3, r3, #28
 800babe:	d501      	bpl.n	800bac4 <_vfiprintf_r+0x3c>
 800bac0:	692b      	ldr	r3, [r5, #16]
 800bac2:	b9eb      	cbnz	r3, 800bb00 <_vfiprintf_r+0x78>
 800bac4:	4629      	mov	r1, r5
 800bac6:	4630      	mov	r0, r6
 800bac8:	f000 f960 	bl	800bd8c <__swsetup_r>
 800bacc:	b1c0      	cbz	r0, 800bb00 <_vfiprintf_r+0x78>
 800bace:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bad0:	07dc      	lsls	r4, r3, #31
 800bad2:	d50e      	bpl.n	800baf2 <_vfiprintf_r+0x6a>
 800bad4:	f04f 30ff 	mov.w	r0, #4294967295
 800bad8:	b01d      	add	sp, #116	; 0x74
 800bada:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bade:	4b7b      	ldr	r3, [pc, #492]	; (800bccc <_vfiprintf_r+0x244>)
 800bae0:	429d      	cmp	r5, r3
 800bae2:	d101      	bne.n	800bae8 <_vfiprintf_r+0x60>
 800bae4:	68b5      	ldr	r5, [r6, #8]
 800bae6:	e7df      	b.n	800baa8 <_vfiprintf_r+0x20>
 800bae8:	4b79      	ldr	r3, [pc, #484]	; (800bcd0 <_vfiprintf_r+0x248>)
 800baea:	429d      	cmp	r5, r3
 800baec:	bf08      	it	eq
 800baee:	68f5      	ldreq	r5, [r6, #12]
 800baf0:	e7da      	b.n	800baa8 <_vfiprintf_r+0x20>
 800baf2:	89ab      	ldrh	r3, [r5, #12]
 800baf4:	0598      	lsls	r0, r3, #22
 800baf6:	d4ed      	bmi.n	800bad4 <_vfiprintf_r+0x4c>
 800baf8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bafa:	f7ff ff46 	bl	800b98a <__retarget_lock_release_recursive>
 800bafe:	e7e9      	b.n	800bad4 <_vfiprintf_r+0x4c>
 800bb00:	2300      	movs	r3, #0
 800bb02:	9309      	str	r3, [sp, #36]	; 0x24
 800bb04:	2320      	movs	r3, #32
 800bb06:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bb0a:	f8cd 800c 	str.w	r8, [sp, #12]
 800bb0e:	2330      	movs	r3, #48	; 0x30
 800bb10:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800bcd4 <_vfiprintf_r+0x24c>
 800bb14:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bb18:	f04f 0901 	mov.w	r9, #1
 800bb1c:	4623      	mov	r3, r4
 800bb1e:	469a      	mov	sl, r3
 800bb20:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bb24:	b10a      	cbz	r2, 800bb2a <_vfiprintf_r+0xa2>
 800bb26:	2a25      	cmp	r2, #37	; 0x25
 800bb28:	d1f9      	bne.n	800bb1e <_vfiprintf_r+0x96>
 800bb2a:	ebba 0b04 	subs.w	fp, sl, r4
 800bb2e:	d00b      	beq.n	800bb48 <_vfiprintf_r+0xc0>
 800bb30:	465b      	mov	r3, fp
 800bb32:	4622      	mov	r2, r4
 800bb34:	4629      	mov	r1, r5
 800bb36:	4630      	mov	r0, r6
 800bb38:	f7ff ff94 	bl	800ba64 <__sfputs_r>
 800bb3c:	3001      	adds	r0, #1
 800bb3e:	f000 80aa 	beq.w	800bc96 <_vfiprintf_r+0x20e>
 800bb42:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bb44:	445a      	add	r2, fp
 800bb46:	9209      	str	r2, [sp, #36]	; 0x24
 800bb48:	f89a 3000 	ldrb.w	r3, [sl]
 800bb4c:	2b00      	cmp	r3, #0
 800bb4e:	f000 80a2 	beq.w	800bc96 <_vfiprintf_r+0x20e>
 800bb52:	2300      	movs	r3, #0
 800bb54:	f04f 32ff 	mov.w	r2, #4294967295
 800bb58:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bb5c:	f10a 0a01 	add.w	sl, sl, #1
 800bb60:	9304      	str	r3, [sp, #16]
 800bb62:	9307      	str	r3, [sp, #28]
 800bb64:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bb68:	931a      	str	r3, [sp, #104]	; 0x68
 800bb6a:	4654      	mov	r4, sl
 800bb6c:	2205      	movs	r2, #5
 800bb6e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb72:	4858      	ldr	r0, [pc, #352]	; (800bcd4 <_vfiprintf_r+0x24c>)
 800bb74:	f7f4 fb44 	bl	8000200 <memchr>
 800bb78:	9a04      	ldr	r2, [sp, #16]
 800bb7a:	b9d8      	cbnz	r0, 800bbb4 <_vfiprintf_r+0x12c>
 800bb7c:	06d1      	lsls	r1, r2, #27
 800bb7e:	bf44      	itt	mi
 800bb80:	2320      	movmi	r3, #32
 800bb82:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bb86:	0713      	lsls	r3, r2, #28
 800bb88:	bf44      	itt	mi
 800bb8a:	232b      	movmi	r3, #43	; 0x2b
 800bb8c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bb90:	f89a 3000 	ldrb.w	r3, [sl]
 800bb94:	2b2a      	cmp	r3, #42	; 0x2a
 800bb96:	d015      	beq.n	800bbc4 <_vfiprintf_r+0x13c>
 800bb98:	9a07      	ldr	r2, [sp, #28]
 800bb9a:	4654      	mov	r4, sl
 800bb9c:	2000      	movs	r0, #0
 800bb9e:	f04f 0c0a 	mov.w	ip, #10
 800bba2:	4621      	mov	r1, r4
 800bba4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bba8:	3b30      	subs	r3, #48	; 0x30
 800bbaa:	2b09      	cmp	r3, #9
 800bbac:	d94e      	bls.n	800bc4c <_vfiprintf_r+0x1c4>
 800bbae:	b1b0      	cbz	r0, 800bbde <_vfiprintf_r+0x156>
 800bbb0:	9207      	str	r2, [sp, #28]
 800bbb2:	e014      	b.n	800bbde <_vfiprintf_r+0x156>
 800bbb4:	eba0 0308 	sub.w	r3, r0, r8
 800bbb8:	fa09 f303 	lsl.w	r3, r9, r3
 800bbbc:	4313      	orrs	r3, r2
 800bbbe:	9304      	str	r3, [sp, #16]
 800bbc0:	46a2      	mov	sl, r4
 800bbc2:	e7d2      	b.n	800bb6a <_vfiprintf_r+0xe2>
 800bbc4:	9b03      	ldr	r3, [sp, #12]
 800bbc6:	1d19      	adds	r1, r3, #4
 800bbc8:	681b      	ldr	r3, [r3, #0]
 800bbca:	9103      	str	r1, [sp, #12]
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	bfbb      	ittet	lt
 800bbd0:	425b      	neglt	r3, r3
 800bbd2:	f042 0202 	orrlt.w	r2, r2, #2
 800bbd6:	9307      	strge	r3, [sp, #28]
 800bbd8:	9307      	strlt	r3, [sp, #28]
 800bbda:	bfb8      	it	lt
 800bbdc:	9204      	strlt	r2, [sp, #16]
 800bbde:	7823      	ldrb	r3, [r4, #0]
 800bbe0:	2b2e      	cmp	r3, #46	; 0x2e
 800bbe2:	d10c      	bne.n	800bbfe <_vfiprintf_r+0x176>
 800bbe4:	7863      	ldrb	r3, [r4, #1]
 800bbe6:	2b2a      	cmp	r3, #42	; 0x2a
 800bbe8:	d135      	bne.n	800bc56 <_vfiprintf_r+0x1ce>
 800bbea:	9b03      	ldr	r3, [sp, #12]
 800bbec:	1d1a      	adds	r2, r3, #4
 800bbee:	681b      	ldr	r3, [r3, #0]
 800bbf0:	9203      	str	r2, [sp, #12]
 800bbf2:	2b00      	cmp	r3, #0
 800bbf4:	bfb8      	it	lt
 800bbf6:	f04f 33ff 	movlt.w	r3, #4294967295
 800bbfa:	3402      	adds	r4, #2
 800bbfc:	9305      	str	r3, [sp, #20]
 800bbfe:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800bce4 <_vfiprintf_r+0x25c>
 800bc02:	7821      	ldrb	r1, [r4, #0]
 800bc04:	2203      	movs	r2, #3
 800bc06:	4650      	mov	r0, sl
 800bc08:	f7f4 fafa 	bl	8000200 <memchr>
 800bc0c:	b140      	cbz	r0, 800bc20 <_vfiprintf_r+0x198>
 800bc0e:	2340      	movs	r3, #64	; 0x40
 800bc10:	eba0 000a 	sub.w	r0, r0, sl
 800bc14:	fa03 f000 	lsl.w	r0, r3, r0
 800bc18:	9b04      	ldr	r3, [sp, #16]
 800bc1a:	4303      	orrs	r3, r0
 800bc1c:	3401      	adds	r4, #1
 800bc1e:	9304      	str	r3, [sp, #16]
 800bc20:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc24:	482c      	ldr	r0, [pc, #176]	; (800bcd8 <_vfiprintf_r+0x250>)
 800bc26:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bc2a:	2206      	movs	r2, #6
 800bc2c:	f7f4 fae8 	bl	8000200 <memchr>
 800bc30:	2800      	cmp	r0, #0
 800bc32:	d03f      	beq.n	800bcb4 <_vfiprintf_r+0x22c>
 800bc34:	4b29      	ldr	r3, [pc, #164]	; (800bcdc <_vfiprintf_r+0x254>)
 800bc36:	bb1b      	cbnz	r3, 800bc80 <_vfiprintf_r+0x1f8>
 800bc38:	9b03      	ldr	r3, [sp, #12]
 800bc3a:	3307      	adds	r3, #7
 800bc3c:	f023 0307 	bic.w	r3, r3, #7
 800bc40:	3308      	adds	r3, #8
 800bc42:	9303      	str	r3, [sp, #12]
 800bc44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bc46:	443b      	add	r3, r7
 800bc48:	9309      	str	r3, [sp, #36]	; 0x24
 800bc4a:	e767      	b.n	800bb1c <_vfiprintf_r+0x94>
 800bc4c:	fb0c 3202 	mla	r2, ip, r2, r3
 800bc50:	460c      	mov	r4, r1
 800bc52:	2001      	movs	r0, #1
 800bc54:	e7a5      	b.n	800bba2 <_vfiprintf_r+0x11a>
 800bc56:	2300      	movs	r3, #0
 800bc58:	3401      	adds	r4, #1
 800bc5a:	9305      	str	r3, [sp, #20]
 800bc5c:	4619      	mov	r1, r3
 800bc5e:	f04f 0c0a 	mov.w	ip, #10
 800bc62:	4620      	mov	r0, r4
 800bc64:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bc68:	3a30      	subs	r2, #48	; 0x30
 800bc6a:	2a09      	cmp	r2, #9
 800bc6c:	d903      	bls.n	800bc76 <_vfiprintf_r+0x1ee>
 800bc6e:	2b00      	cmp	r3, #0
 800bc70:	d0c5      	beq.n	800bbfe <_vfiprintf_r+0x176>
 800bc72:	9105      	str	r1, [sp, #20]
 800bc74:	e7c3      	b.n	800bbfe <_vfiprintf_r+0x176>
 800bc76:	fb0c 2101 	mla	r1, ip, r1, r2
 800bc7a:	4604      	mov	r4, r0
 800bc7c:	2301      	movs	r3, #1
 800bc7e:	e7f0      	b.n	800bc62 <_vfiprintf_r+0x1da>
 800bc80:	ab03      	add	r3, sp, #12
 800bc82:	9300      	str	r3, [sp, #0]
 800bc84:	462a      	mov	r2, r5
 800bc86:	4b16      	ldr	r3, [pc, #88]	; (800bce0 <_vfiprintf_r+0x258>)
 800bc88:	a904      	add	r1, sp, #16
 800bc8a:	4630      	mov	r0, r6
 800bc8c:	f7fb f99c 	bl	8006fc8 <_printf_float>
 800bc90:	4607      	mov	r7, r0
 800bc92:	1c78      	adds	r0, r7, #1
 800bc94:	d1d6      	bne.n	800bc44 <_vfiprintf_r+0x1bc>
 800bc96:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800bc98:	07d9      	lsls	r1, r3, #31
 800bc9a:	d405      	bmi.n	800bca8 <_vfiprintf_r+0x220>
 800bc9c:	89ab      	ldrh	r3, [r5, #12]
 800bc9e:	059a      	lsls	r2, r3, #22
 800bca0:	d402      	bmi.n	800bca8 <_vfiprintf_r+0x220>
 800bca2:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800bca4:	f7ff fe71 	bl	800b98a <__retarget_lock_release_recursive>
 800bca8:	89ab      	ldrh	r3, [r5, #12]
 800bcaa:	065b      	lsls	r3, r3, #25
 800bcac:	f53f af12 	bmi.w	800bad4 <_vfiprintf_r+0x4c>
 800bcb0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bcb2:	e711      	b.n	800bad8 <_vfiprintf_r+0x50>
 800bcb4:	ab03      	add	r3, sp, #12
 800bcb6:	9300      	str	r3, [sp, #0]
 800bcb8:	462a      	mov	r2, r5
 800bcba:	4b09      	ldr	r3, [pc, #36]	; (800bce0 <_vfiprintf_r+0x258>)
 800bcbc:	a904      	add	r1, sp, #16
 800bcbe:	4630      	mov	r0, r6
 800bcc0:	f7fb fc26 	bl	8007510 <_printf_i>
 800bcc4:	e7e4      	b.n	800bc90 <_vfiprintf_r+0x208>
 800bcc6:	bf00      	nop
 800bcc8:	0800c55c 	.word	0x0800c55c
 800bccc:	0800c57c 	.word	0x0800c57c
 800bcd0:	0800c53c 	.word	0x0800c53c
 800bcd4:	0800c4d4 	.word	0x0800c4d4
 800bcd8:	0800c4de 	.word	0x0800c4de
 800bcdc:	08006fc9 	.word	0x08006fc9
 800bce0:	0800ba65 	.word	0x0800ba65
 800bce4:	0800c4da 	.word	0x0800c4da

0800bce8 <__swbuf_r>:
 800bce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcea:	460e      	mov	r6, r1
 800bcec:	4614      	mov	r4, r2
 800bcee:	4605      	mov	r5, r0
 800bcf0:	b118      	cbz	r0, 800bcfa <__swbuf_r+0x12>
 800bcf2:	6983      	ldr	r3, [r0, #24]
 800bcf4:	b90b      	cbnz	r3, 800bcfa <__swbuf_r+0x12>
 800bcf6:	f7ff fd97 	bl	800b828 <__sinit>
 800bcfa:	4b21      	ldr	r3, [pc, #132]	; (800bd80 <__swbuf_r+0x98>)
 800bcfc:	429c      	cmp	r4, r3
 800bcfe:	d12b      	bne.n	800bd58 <__swbuf_r+0x70>
 800bd00:	686c      	ldr	r4, [r5, #4]
 800bd02:	69a3      	ldr	r3, [r4, #24]
 800bd04:	60a3      	str	r3, [r4, #8]
 800bd06:	89a3      	ldrh	r3, [r4, #12]
 800bd08:	071a      	lsls	r2, r3, #28
 800bd0a:	d52f      	bpl.n	800bd6c <__swbuf_r+0x84>
 800bd0c:	6923      	ldr	r3, [r4, #16]
 800bd0e:	b36b      	cbz	r3, 800bd6c <__swbuf_r+0x84>
 800bd10:	6923      	ldr	r3, [r4, #16]
 800bd12:	6820      	ldr	r0, [r4, #0]
 800bd14:	1ac0      	subs	r0, r0, r3
 800bd16:	6963      	ldr	r3, [r4, #20]
 800bd18:	b2f6      	uxtb	r6, r6
 800bd1a:	4283      	cmp	r3, r0
 800bd1c:	4637      	mov	r7, r6
 800bd1e:	dc04      	bgt.n	800bd2a <__swbuf_r+0x42>
 800bd20:	4621      	mov	r1, r4
 800bd22:	4628      	mov	r0, r5
 800bd24:	f7ff fcec 	bl	800b700 <_fflush_r>
 800bd28:	bb30      	cbnz	r0, 800bd78 <__swbuf_r+0x90>
 800bd2a:	68a3      	ldr	r3, [r4, #8]
 800bd2c:	3b01      	subs	r3, #1
 800bd2e:	60a3      	str	r3, [r4, #8]
 800bd30:	6823      	ldr	r3, [r4, #0]
 800bd32:	1c5a      	adds	r2, r3, #1
 800bd34:	6022      	str	r2, [r4, #0]
 800bd36:	701e      	strb	r6, [r3, #0]
 800bd38:	6963      	ldr	r3, [r4, #20]
 800bd3a:	3001      	adds	r0, #1
 800bd3c:	4283      	cmp	r3, r0
 800bd3e:	d004      	beq.n	800bd4a <__swbuf_r+0x62>
 800bd40:	89a3      	ldrh	r3, [r4, #12]
 800bd42:	07db      	lsls	r3, r3, #31
 800bd44:	d506      	bpl.n	800bd54 <__swbuf_r+0x6c>
 800bd46:	2e0a      	cmp	r6, #10
 800bd48:	d104      	bne.n	800bd54 <__swbuf_r+0x6c>
 800bd4a:	4621      	mov	r1, r4
 800bd4c:	4628      	mov	r0, r5
 800bd4e:	f7ff fcd7 	bl	800b700 <_fflush_r>
 800bd52:	b988      	cbnz	r0, 800bd78 <__swbuf_r+0x90>
 800bd54:	4638      	mov	r0, r7
 800bd56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bd58:	4b0a      	ldr	r3, [pc, #40]	; (800bd84 <__swbuf_r+0x9c>)
 800bd5a:	429c      	cmp	r4, r3
 800bd5c:	d101      	bne.n	800bd62 <__swbuf_r+0x7a>
 800bd5e:	68ac      	ldr	r4, [r5, #8]
 800bd60:	e7cf      	b.n	800bd02 <__swbuf_r+0x1a>
 800bd62:	4b09      	ldr	r3, [pc, #36]	; (800bd88 <__swbuf_r+0xa0>)
 800bd64:	429c      	cmp	r4, r3
 800bd66:	bf08      	it	eq
 800bd68:	68ec      	ldreq	r4, [r5, #12]
 800bd6a:	e7ca      	b.n	800bd02 <__swbuf_r+0x1a>
 800bd6c:	4621      	mov	r1, r4
 800bd6e:	4628      	mov	r0, r5
 800bd70:	f000 f80c 	bl	800bd8c <__swsetup_r>
 800bd74:	2800      	cmp	r0, #0
 800bd76:	d0cb      	beq.n	800bd10 <__swbuf_r+0x28>
 800bd78:	f04f 37ff 	mov.w	r7, #4294967295
 800bd7c:	e7ea      	b.n	800bd54 <__swbuf_r+0x6c>
 800bd7e:	bf00      	nop
 800bd80:	0800c55c 	.word	0x0800c55c
 800bd84:	0800c57c 	.word	0x0800c57c
 800bd88:	0800c53c 	.word	0x0800c53c

0800bd8c <__swsetup_r>:
 800bd8c:	4b32      	ldr	r3, [pc, #200]	; (800be58 <__swsetup_r+0xcc>)
 800bd8e:	b570      	push	{r4, r5, r6, lr}
 800bd90:	681d      	ldr	r5, [r3, #0]
 800bd92:	4606      	mov	r6, r0
 800bd94:	460c      	mov	r4, r1
 800bd96:	b125      	cbz	r5, 800bda2 <__swsetup_r+0x16>
 800bd98:	69ab      	ldr	r3, [r5, #24]
 800bd9a:	b913      	cbnz	r3, 800bda2 <__swsetup_r+0x16>
 800bd9c:	4628      	mov	r0, r5
 800bd9e:	f7ff fd43 	bl	800b828 <__sinit>
 800bda2:	4b2e      	ldr	r3, [pc, #184]	; (800be5c <__swsetup_r+0xd0>)
 800bda4:	429c      	cmp	r4, r3
 800bda6:	d10f      	bne.n	800bdc8 <__swsetup_r+0x3c>
 800bda8:	686c      	ldr	r4, [r5, #4]
 800bdaa:	89a3      	ldrh	r3, [r4, #12]
 800bdac:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bdb0:	0719      	lsls	r1, r3, #28
 800bdb2:	d42c      	bmi.n	800be0e <__swsetup_r+0x82>
 800bdb4:	06dd      	lsls	r5, r3, #27
 800bdb6:	d411      	bmi.n	800bddc <__swsetup_r+0x50>
 800bdb8:	2309      	movs	r3, #9
 800bdba:	6033      	str	r3, [r6, #0]
 800bdbc:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bdc0:	81a3      	strh	r3, [r4, #12]
 800bdc2:	f04f 30ff 	mov.w	r0, #4294967295
 800bdc6:	e03e      	b.n	800be46 <__swsetup_r+0xba>
 800bdc8:	4b25      	ldr	r3, [pc, #148]	; (800be60 <__swsetup_r+0xd4>)
 800bdca:	429c      	cmp	r4, r3
 800bdcc:	d101      	bne.n	800bdd2 <__swsetup_r+0x46>
 800bdce:	68ac      	ldr	r4, [r5, #8]
 800bdd0:	e7eb      	b.n	800bdaa <__swsetup_r+0x1e>
 800bdd2:	4b24      	ldr	r3, [pc, #144]	; (800be64 <__swsetup_r+0xd8>)
 800bdd4:	429c      	cmp	r4, r3
 800bdd6:	bf08      	it	eq
 800bdd8:	68ec      	ldreq	r4, [r5, #12]
 800bdda:	e7e6      	b.n	800bdaa <__swsetup_r+0x1e>
 800bddc:	0758      	lsls	r0, r3, #29
 800bdde:	d512      	bpl.n	800be06 <__swsetup_r+0x7a>
 800bde0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800bde2:	b141      	cbz	r1, 800bdf6 <__swsetup_r+0x6a>
 800bde4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bde8:	4299      	cmp	r1, r3
 800bdea:	d002      	beq.n	800bdf2 <__swsetup_r+0x66>
 800bdec:	4630      	mov	r0, r6
 800bdee:	f7fe fd63 	bl	800a8b8 <_free_r>
 800bdf2:	2300      	movs	r3, #0
 800bdf4:	6363      	str	r3, [r4, #52]	; 0x34
 800bdf6:	89a3      	ldrh	r3, [r4, #12]
 800bdf8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bdfc:	81a3      	strh	r3, [r4, #12]
 800bdfe:	2300      	movs	r3, #0
 800be00:	6063      	str	r3, [r4, #4]
 800be02:	6923      	ldr	r3, [r4, #16]
 800be04:	6023      	str	r3, [r4, #0]
 800be06:	89a3      	ldrh	r3, [r4, #12]
 800be08:	f043 0308 	orr.w	r3, r3, #8
 800be0c:	81a3      	strh	r3, [r4, #12]
 800be0e:	6923      	ldr	r3, [r4, #16]
 800be10:	b94b      	cbnz	r3, 800be26 <__swsetup_r+0x9a>
 800be12:	89a3      	ldrh	r3, [r4, #12]
 800be14:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800be18:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800be1c:	d003      	beq.n	800be26 <__swsetup_r+0x9a>
 800be1e:	4621      	mov	r1, r4
 800be20:	4630      	mov	r0, r6
 800be22:	f000 f84d 	bl	800bec0 <__smakebuf_r>
 800be26:	89a0      	ldrh	r0, [r4, #12]
 800be28:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800be2c:	f010 0301 	ands.w	r3, r0, #1
 800be30:	d00a      	beq.n	800be48 <__swsetup_r+0xbc>
 800be32:	2300      	movs	r3, #0
 800be34:	60a3      	str	r3, [r4, #8]
 800be36:	6963      	ldr	r3, [r4, #20]
 800be38:	425b      	negs	r3, r3
 800be3a:	61a3      	str	r3, [r4, #24]
 800be3c:	6923      	ldr	r3, [r4, #16]
 800be3e:	b943      	cbnz	r3, 800be52 <__swsetup_r+0xc6>
 800be40:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800be44:	d1ba      	bne.n	800bdbc <__swsetup_r+0x30>
 800be46:	bd70      	pop	{r4, r5, r6, pc}
 800be48:	0781      	lsls	r1, r0, #30
 800be4a:	bf58      	it	pl
 800be4c:	6963      	ldrpl	r3, [r4, #20]
 800be4e:	60a3      	str	r3, [r4, #8]
 800be50:	e7f4      	b.n	800be3c <__swsetup_r+0xb0>
 800be52:	2000      	movs	r0, #0
 800be54:	e7f7      	b.n	800be46 <__swsetup_r+0xba>
 800be56:	bf00      	nop
 800be58:	20000814 	.word	0x20000814
 800be5c:	0800c55c 	.word	0x0800c55c
 800be60:	0800c57c 	.word	0x0800c57c
 800be64:	0800c53c 	.word	0x0800c53c

0800be68 <abort>:
 800be68:	b508      	push	{r3, lr}
 800be6a:	2006      	movs	r0, #6
 800be6c:	f000 f898 	bl	800bfa0 <raise>
 800be70:	2001      	movs	r0, #1
 800be72:	f7f6 feab 	bl	8002bcc <_exit>

0800be76 <__swhatbuf_r>:
 800be76:	b570      	push	{r4, r5, r6, lr}
 800be78:	460e      	mov	r6, r1
 800be7a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800be7e:	2900      	cmp	r1, #0
 800be80:	b096      	sub	sp, #88	; 0x58
 800be82:	4614      	mov	r4, r2
 800be84:	461d      	mov	r5, r3
 800be86:	da08      	bge.n	800be9a <__swhatbuf_r+0x24>
 800be88:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800be8c:	2200      	movs	r2, #0
 800be8e:	602a      	str	r2, [r5, #0]
 800be90:	061a      	lsls	r2, r3, #24
 800be92:	d410      	bmi.n	800beb6 <__swhatbuf_r+0x40>
 800be94:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800be98:	e00e      	b.n	800beb8 <__swhatbuf_r+0x42>
 800be9a:	466a      	mov	r2, sp
 800be9c:	f000 f89c 	bl	800bfd8 <_fstat_r>
 800bea0:	2800      	cmp	r0, #0
 800bea2:	dbf1      	blt.n	800be88 <__swhatbuf_r+0x12>
 800bea4:	9a01      	ldr	r2, [sp, #4]
 800bea6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800beaa:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800beae:	425a      	negs	r2, r3
 800beb0:	415a      	adcs	r2, r3
 800beb2:	602a      	str	r2, [r5, #0]
 800beb4:	e7ee      	b.n	800be94 <__swhatbuf_r+0x1e>
 800beb6:	2340      	movs	r3, #64	; 0x40
 800beb8:	2000      	movs	r0, #0
 800beba:	6023      	str	r3, [r4, #0]
 800bebc:	b016      	add	sp, #88	; 0x58
 800bebe:	bd70      	pop	{r4, r5, r6, pc}

0800bec0 <__smakebuf_r>:
 800bec0:	898b      	ldrh	r3, [r1, #12]
 800bec2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800bec4:	079d      	lsls	r5, r3, #30
 800bec6:	4606      	mov	r6, r0
 800bec8:	460c      	mov	r4, r1
 800beca:	d507      	bpl.n	800bedc <__smakebuf_r+0x1c>
 800becc:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800bed0:	6023      	str	r3, [r4, #0]
 800bed2:	6123      	str	r3, [r4, #16]
 800bed4:	2301      	movs	r3, #1
 800bed6:	6163      	str	r3, [r4, #20]
 800bed8:	b002      	add	sp, #8
 800beda:	bd70      	pop	{r4, r5, r6, pc}
 800bedc:	ab01      	add	r3, sp, #4
 800bede:	466a      	mov	r2, sp
 800bee0:	f7ff ffc9 	bl	800be76 <__swhatbuf_r>
 800bee4:	9900      	ldr	r1, [sp, #0]
 800bee6:	4605      	mov	r5, r0
 800bee8:	4630      	mov	r0, r6
 800beea:	f7fe fd51 	bl	800a990 <_malloc_r>
 800beee:	b948      	cbnz	r0, 800bf04 <__smakebuf_r+0x44>
 800bef0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bef4:	059a      	lsls	r2, r3, #22
 800bef6:	d4ef      	bmi.n	800bed8 <__smakebuf_r+0x18>
 800bef8:	f023 0303 	bic.w	r3, r3, #3
 800befc:	f043 0302 	orr.w	r3, r3, #2
 800bf00:	81a3      	strh	r3, [r4, #12]
 800bf02:	e7e3      	b.n	800becc <__smakebuf_r+0xc>
 800bf04:	4b0d      	ldr	r3, [pc, #52]	; (800bf3c <__smakebuf_r+0x7c>)
 800bf06:	62b3      	str	r3, [r6, #40]	; 0x28
 800bf08:	89a3      	ldrh	r3, [r4, #12]
 800bf0a:	6020      	str	r0, [r4, #0]
 800bf0c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bf10:	81a3      	strh	r3, [r4, #12]
 800bf12:	9b00      	ldr	r3, [sp, #0]
 800bf14:	6163      	str	r3, [r4, #20]
 800bf16:	9b01      	ldr	r3, [sp, #4]
 800bf18:	6120      	str	r0, [r4, #16]
 800bf1a:	b15b      	cbz	r3, 800bf34 <__smakebuf_r+0x74>
 800bf1c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bf20:	4630      	mov	r0, r6
 800bf22:	f000 f86b 	bl	800bffc <_isatty_r>
 800bf26:	b128      	cbz	r0, 800bf34 <__smakebuf_r+0x74>
 800bf28:	89a3      	ldrh	r3, [r4, #12]
 800bf2a:	f023 0303 	bic.w	r3, r3, #3
 800bf2e:	f043 0301 	orr.w	r3, r3, #1
 800bf32:	81a3      	strh	r3, [r4, #12]
 800bf34:	89a0      	ldrh	r0, [r4, #12]
 800bf36:	4305      	orrs	r5, r0
 800bf38:	81a5      	strh	r5, [r4, #12]
 800bf3a:	e7cd      	b.n	800bed8 <__smakebuf_r+0x18>
 800bf3c:	0800b7c1 	.word	0x0800b7c1

0800bf40 <_malloc_usable_size_r>:
 800bf40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bf44:	1f18      	subs	r0, r3, #4
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	bfbc      	itt	lt
 800bf4a:	580b      	ldrlt	r3, [r1, r0]
 800bf4c:	18c0      	addlt	r0, r0, r3
 800bf4e:	4770      	bx	lr

0800bf50 <_raise_r>:
 800bf50:	291f      	cmp	r1, #31
 800bf52:	b538      	push	{r3, r4, r5, lr}
 800bf54:	4604      	mov	r4, r0
 800bf56:	460d      	mov	r5, r1
 800bf58:	d904      	bls.n	800bf64 <_raise_r+0x14>
 800bf5a:	2316      	movs	r3, #22
 800bf5c:	6003      	str	r3, [r0, #0]
 800bf5e:	f04f 30ff 	mov.w	r0, #4294967295
 800bf62:	bd38      	pop	{r3, r4, r5, pc}
 800bf64:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800bf66:	b112      	cbz	r2, 800bf6e <_raise_r+0x1e>
 800bf68:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bf6c:	b94b      	cbnz	r3, 800bf82 <_raise_r+0x32>
 800bf6e:	4620      	mov	r0, r4
 800bf70:	f000 f830 	bl	800bfd4 <_getpid_r>
 800bf74:	462a      	mov	r2, r5
 800bf76:	4601      	mov	r1, r0
 800bf78:	4620      	mov	r0, r4
 800bf7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bf7e:	f000 b817 	b.w	800bfb0 <_kill_r>
 800bf82:	2b01      	cmp	r3, #1
 800bf84:	d00a      	beq.n	800bf9c <_raise_r+0x4c>
 800bf86:	1c59      	adds	r1, r3, #1
 800bf88:	d103      	bne.n	800bf92 <_raise_r+0x42>
 800bf8a:	2316      	movs	r3, #22
 800bf8c:	6003      	str	r3, [r0, #0]
 800bf8e:	2001      	movs	r0, #1
 800bf90:	e7e7      	b.n	800bf62 <_raise_r+0x12>
 800bf92:	2400      	movs	r4, #0
 800bf94:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800bf98:	4628      	mov	r0, r5
 800bf9a:	4798      	blx	r3
 800bf9c:	2000      	movs	r0, #0
 800bf9e:	e7e0      	b.n	800bf62 <_raise_r+0x12>

0800bfa0 <raise>:
 800bfa0:	4b02      	ldr	r3, [pc, #8]	; (800bfac <raise+0xc>)
 800bfa2:	4601      	mov	r1, r0
 800bfa4:	6818      	ldr	r0, [r3, #0]
 800bfa6:	f7ff bfd3 	b.w	800bf50 <_raise_r>
 800bfaa:	bf00      	nop
 800bfac:	20000814 	.word	0x20000814

0800bfb0 <_kill_r>:
 800bfb0:	b538      	push	{r3, r4, r5, lr}
 800bfb2:	4d07      	ldr	r5, [pc, #28]	; (800bfd0 <_kill_r+0x20>)
 800bfb4:	2300      	movs	r3, #0
 800bfb6:	4604      	mov	r4, r0
 800bfb8:	4608      	mov	r0, r1
 800bfba:	4611      	mov	r1, r2
 800bfbc:	602b      	str	r3, [r5, #0]
 800bfbe:	f7f6 fdf5 	bl	8002bac <_kill>
 800bfc2:	1c43      	adds	r3, r0, #1
 800bfc4:	d102      	bne.n	800bfcc <_kill_r+0x1c>
 800bfc6:	682b      	ldr	r3, [r5, #0]
 800bfc8:	b103      	cbz	r3, 800bfcc <_kill_r+0x1c>
 800bfca:	6023      	str	r3, [r4, #0]
 800bfcc:	bd38      	pop	{r3, r4, r5, pc}
 800bfce:	bf00      	nop
 800bfd0:	200010c0 	.word	0x200010c0

0800bfd4 <_getpid_r>:
 800bfd4:	f7f6 bde2 	b.w	8002b9c <_getpid>

0800bfd8 <_fstat_r>:
 800bfd8:	b538      	push	{r3, r4, r5, lr}
 800bfda:	4d07      	ldr	r5, [pc, #28]	; (800bff8 <_fstat_r+0x20>)
 800bfdc:	2300      	movs	r3, #0
 800bfde:	4604      	mov	r4, r0
 800bfe0:	4608      	mov	r0, r1
 800bfe2:	4611      	mov	r1, r2
 800bfe4:	602b      	str	r3, [r5, #0]
 800bfe6:	f7f6 fe40 	bl	8002c6a <_fstat>
 800bfea:	1c43      	adds	r3, r0, #1
 800bfec:	d102      	bne.n	800bff4 <_fstat_r+0x1c>
 800bfee:	682b      	ldr	r3, [r5, #0]
 800bff0:	b103      	cbz	r3, 800bff4 <_fstat_r+0x1c>
 800bff2:	6023      	str	r3, [r4, #0]
 800bff4:	bd38      	pop	{r3, r4, r5, pc}
 800bff6:	bf00      	nop
 800bff8:	200010c0 	.word	0x200010c0

0800bffc <_isatty_r>:
 800bffc:	b538      	push	{r3, r4, r5, lr}
 800bffe:	4d06      	ldr	r5, [pc, #24]	; (800c018 <_isatty_r+0x1c>)
 800c000:	2300      	movs	r3, #0
 800c002:	4604      	mov	r4, r0
 800c004:	4608      	mov	r0, r1
 800c006:	602b      	str	r3, [r5, #0]
 800c008:	f7f6 fe3f 	bl	8002c8a <_isatty>
 800c00c:	1c43      	adds	r3, r0, #1
 800c00e:	d102      	bne.n	800c016 <_isatty_r+0x1a>
 800c010:	682b      	ldr	r3, [r5, #0]
 800c012:	b103      	cbz	r3, 800c016 <_isatty_r+0x1a>
 800c014:	6023      	str	r3, [r4, #0]
 800c016:	bd38      	pop	{r3, r4, r5, pc}
 800c018:	200010c0 	.word	0x200010c0

0800c01c <_init>:
 800c01c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c01e:	bf00      	nop
 800c020:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c022:	bc08      	pop	{r3}
 800c024:	469e      	mov	lr, r3
 800c026:	4770      	bx	lr

0800c028 <_fini>:
 800c028:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c02a:	bf00      	nop
 800c02c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c02e:	bc08      	pop	{r3}
 800c030:	469e      	mov	lr, r3
 800c032:	4770      	bx	lr
