Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Dec 17 19:57:32 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lidar_top_timing_summary_routed.rpt -pb lidar_top_timing_summary_routed.pb -rpx lidar_top_timing_summary_routed.rpx -warn_on_violation
| Design       : lidar_top
| Device       : 7a12ti-csg325
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (4)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (17)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (4)
------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 og/obstacle_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            obstacle
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.949ns  (logic 3.068ns (61.983%)  route 1.882ns (38.017%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  og/obstacle_reg/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  og/obstacle_reg/Q
                         net (fo=1, routed)           1.882     2.338    obstacle_OBUF
    U10                  OBUF (Prop_obuf_I_O)         2.612     4.949 r  obstacle_OBUF_inst/O
                         net (fo=0)                   0.000     4.949    obstacle
    U10                                                               r  obstacle (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z[9]
                            (input port)
  Destination:            tf/keep_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.797ns  (logic 1.207ns (31.791%)  route 2.590ns (68.209%))
  Logic Levels:           3  (IBUF=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  z[9] (IN)
                         net (fo=0)                   0.000     0.000    z[9]
    U14                  IBUF (Prop_ibuf_I_O)         0.959     0.959 r  z_IBUF[9]_inst/O
                         net (fo=1, routed)           1.497     2.456    tf/z_IBUF[9]
    SLICE_X0Y12          LUT6 (Prop_lut6_I5_O)        0.124     2.580 r  tf/keep_i_2/O
                         net (fo=1, routed)           1.093     3.673    tf/keep_i_2_n_0
    SLICE_X0Y8           LUT6 (Prop_lut6_I0_O)        0.124     3.797 r  tf/keep_i_1/O
                         net (fo=1, routed)           0.000     3.797    tf/p_0_in
    SLICE_X0Y8           FDRE                                         r  tf/keep_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid
                            (input port)
  Destination:            tf/valid_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.059ns  (logic 0.962ns (46.723%)  route 1.097ns (53.277%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  valid (IN)
                         net (fo=0)                   0.000     0.000    valid
    U17                  IBUF (Prop_ibuf_I_O)         0.962     0.962 r  valid_IBUF_inst/O
                         net (fo=1, routed)           1.097     2.059    tf/valid_IBUF
    SLICE_X0Y12          FDRE                                         r  tf/valid_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bm/valid_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            og/obstacle_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.710ns  (logic 0.580ns (33.919%)  route 1.130ns (66.081%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  bm/valid_out_reg/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  bm/valid_out_reg/Q
                         net (fo=1, routed)           1.130     1.586    bm/v2
    SLICE_X0Y8           LUT2 (Prop_lut2_I0_O)        0.124     1.710 r  bm/obstacle_i_1/O
                         net (fo=1, routed)           0.000     1.710    og/obstacle_reg_0
    SLICE_X0Y8           FDRE                                         r  og/obstacle_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tf/valid_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            bm/valid_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.032ns  (logic 0.456ns (44.181%)  route 0.576ns (55.819%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  tf/valid_out_reg/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  tf/valid_out_reg/Q
                         net (fo=1, routed)           0.576     1.032    bm/valid_out_reg_1
    SLICE_X0Y12          FDRE                                         r  bm/valid_out_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tf/valid_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            bm/valid_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.369%)  route 0.184ns (56.631%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  tf/valid_out_reg/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tf/valid_out_reg/Q
                         net (fo=1, routed)           0.184     0.325    bm/valid_out_reg_1
    SLICE_X0Y12          FDRE                                         r  bm/valid_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 tf/keep_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            og/obstacle_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.407ns  (logic 0.186ns (45.708%)  route 0.221ns (54.292%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  tf/keep_reg/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  tf/keep_reg/Q
                         net (fo=1, routed)           0.221     0.362    bm/keep
    SLICE_X0Y8           LUT2 (Prop_lut2_I1_O)        0.045     0.407 r  bm/obstacle_i_1/O
                         net (fo=1, routed)           0.000     0.407    og/obstacle_reg_0
    SLICE_X0Y8           FDRE                                         r  og/obstacle_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 z[5]
                            (input port)
  Destination:            tf/keep_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.599ns  (logic 0.227ns (37.945%)  route 0.372ns (62.055%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 r  z[5] (IN)
                         net (fo=0)                   0.000     0.000    z[5]
    T12                  IBUF (Prop_ibuf_I_O)         0.182     0.182 r  z_IBUF[5]_inst/O
                         net (fo=1, routed)           0.372     0.554    tf/z_IBUF[5]
    SLICE_X0Y8           LUT6 (Prop_lut6_I5_O)        0.045     0.599 r  tf/keep_i_1/O
                         net (fo=1, routed)           0.000     0.599    tf/p_0_in
    SLICE_X0Y8           FDRE                                         r  tf/keep_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid
                            (input port)
  Destination:            tf/valid_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.629ns  (logic 0.191ns (30.364%)  route 0.438ns (69.636%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  valid (IN)
                         net (fo=0)                   0.000     0.000    valid
    U17                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  valid_IBUF_inst/O
                         net (fo=1, routed)           0.438     0.629    tf/valid_IBUF
    SLICE_X0Y12          FDRE                                         r  tf/valid_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 og/obstacle_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            obstacle
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.701ns  (logic 1.270ns (74.634%)  route 0.432ns (25.366%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y8           FDRE                         0.000     0.000 r  og/obstacle_reg/C
    SLICE_X0Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  og/obstacle_reg/Q
                         net (fo=1, routed)           0.432     0.573    obstacle_OBUF
    U10                  OBUF (Prop_obuf_I_O)         1.129     1.701 r  obstacle_OBUF_inst/O
                         net (fo=0)                   0.000     1.701    obstacle
    U10                                                               r  obstacle (OUT)
  -------------------------------------------------------------------    -------------------





