5 7 1 * 0
8 /home/ultrav3/trevorw/covered/diags/verilog -t main -vcd race2.4.vcd -o race2.4.cdd -v race2.4.v
3 0 main main race2.4.v 1 35
2 1 15 40004 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 2 15 40004 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 3 15 30004 5 2c 2100a 1 2 32 0 aa aa aa aa aa aa aa aa
2 4 16 70007 1 1 4 0 0 x
2 5 16 30003 0 1 400 0 0 c
2 6 16 30007 2 37 6 4 5
2 7 17 80008 1 1 4 0 0 x
2 8 17 70007 1 1b 20008 7 0 1 0 2
2 9 17 30003 0 1 400 0 0 d
2 10 17 30008 2 37 600a 8 9
2 11 22 40004 1 0 20008 0 0 32 64 1 0 0 0 0 0 0 0
2 12 22 40004 1 0 20008 0 0 32 64 55 55 55 55 55 55 55 55
2 13 22 30004 5 2c 2100a 11 12 32 0 aa aa aa aa aa aa aa aa
2 14 23 80008 1 1 4 0 0 x
2 15 23 30003 0 1 400 0 0 e
2 16 23 30008 2 38 6 14 15
2 17 24 90009 1 1 4 0 0 x
2 18 24 80008 1 1b 20008 17 0 1 0 2
2 19 24 30003 0 1 400 0 0 f
2 20 24 30009 2 38 600a 18 19
1 x 0 3 30005 1 0 2
1 a 0 4 30005 1 0 2
1 b 0 4 30008 1 0 2
1 c 0 4 3000b 1 16 2
1 d 0 4 3000e 1 16 2
1 e 0 4 30011 1 0 2
1 f 0 4 30014 1 0 2
4 10 3 3
4 6 10 10
4 3 6 0
4 20 13 13
4 16 20 20
4 13 16 0
7 3 8 10
