
---------- Begin Simulation Statistics ----------
final_tick                               523470482500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  61741                       # Simulator instruction rate (inst/s)
host_mem_usage                                 701532                       # Number of bytes of host memory used
host_op_rate                                    61946                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  9921.76                       # Real time elapsed on the host
host_tick_rate                               52759825                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   612576323                       # Number of instructions simulated
sim_ops                                     614613907                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.523470                       # Number of seconds simulated
sim_ticks                                523470482500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            87.487146                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               79124700                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            90441515                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          9287288                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        121909550                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          10826151                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       11068455                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          242304                       # Number of indirect misses.
system.cpu0.branchPred.lookups              156182744                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      1060917                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       1018201                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          6061643                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 143210632                       # Number of branches committed
system.cpu0.commit.bw_lim_events             15833074                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        3058491                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       35570901                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           580312127                       # Number of instructions committed
system.cpu0.commit.committedOps             581331618                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    958817783                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.606300                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.373485                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0    680475908     70.97%     70.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    164812619     17.19%     88.16% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     39452754      4.11%     92.27% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     37197264      3.88%     96.15% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     12379402      1.29%     97.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      4268978      0.45%     97.89% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      2289879      0.24%     98.13% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2107905      0.22%     98.35% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     15833074      1.65%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    958817783                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            11887449                       # Number of function calls committed.
system.cpu0.commit.int_insts                561307047                       # Number of committed integer instructions.
system.cpu0.commit.loads                    179952559                       # Number of loads committed
system.cpu0.commit.membars                    2037589                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      2037595      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       322248179     55.43%     55.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        4137068      0.71%     56.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         1017773      0.18%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.67% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      180970752     31.13%     87.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      70920201     12.20%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        581331618                       # Class of committed instruction
system.cpu0.commit.refs                     251890981                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  580312127                       # Number of Instructions Simulated
system.cpu0.committedOps                    581331618                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.788077                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.788077                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            173212650                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              3235392                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            78081917                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             632151078                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               354356453                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                431070673                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               6066134                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              8756877                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              3050065                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  156182744                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                104168832                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    613606264                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              3033070                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          140                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     647677126                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  43                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           60                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               18583578                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.150517                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         344857679                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          89950851                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.624181                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         967755975                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.670310                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.925166                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0               515889360     53.31%     53.31% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               332667961     34.38%     87.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                61495091      6.35%     94.04% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                44233894      4.57%     98.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                10333879      1.07%     99.68% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1854110      0.19%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  260977      0.03%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                     408      0.00%     99.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 1020295      0.11%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           967755975                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       44                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      24                       # number of floating regfile writes
system.cpu0.idleCycles                       69886579                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             6179563                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               147556274                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.588049                       # Inst execution rate
system.cpu0.iew.exec_refs                   269030108                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  75034612                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              147350944                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            194064935                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           1021090                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          3689761                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            75900318                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          616884766                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            193995496                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          4713634                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            610184868                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                822904                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              2285502                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               6066134                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              4336396                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked        71111                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         9049070                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        55781                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         4829                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      2428196                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     14112376                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      3961896                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          4829                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       875599                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       5303964                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                274628913                       # num instructions consuming a value
system.cpu0.iew.wb_count                    604223941                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.840327                       # average fanout of values written-back
system.cpu0.iew.wb_producers                230778139                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.582305                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     604273726                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               744868492                       # number of integer regfile reads
system.cpu0.int_regfile_writes              386185518                       # number of integer regfile writes
system.cpu0.ipc                              0.559260                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.559260                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          2038455      0.33%      0.33% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            336696615     54.76%     55.09% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             4213033      0.69%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              1018045      0.17%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.94% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           196591985     31.97%     87.91% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           74340317     12.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             10      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             614898502                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     56                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                108                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           52                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                54                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    1204364                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001959                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 181339     15.06%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     6      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     15.06% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                902750     74.96%     90.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               120265      9.99%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             614064355                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        2198826301                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    604223889                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        652441954                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 613825937                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                614898502                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            3058829                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       35553145                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued            69066                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           338                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     12467036                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    967755975                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.635386                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.854883                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0          538944875     55.69%     55.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          288377974     29.80%     85.49% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          102069546     10.55%     96.04% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32592093      3.37%     99.40% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            4951426      0.51%     99.92% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             333212      0.03%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             341080      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7              79239      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              66530      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      967755975                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.592592                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads          9782802                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         2253787                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           194064935                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           75900318                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                    881                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      1037642554                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     9298475                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              158862077                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            370585366                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents               6833590                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               361059902                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents               3532812                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                 9629                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            767717675                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             628068111                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          403627180                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                426653145                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents               4348212                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               6066134                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             15027036                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                33041810                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               44                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       767717631                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles         87681                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              2809                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 14728804                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          2799                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  1559876282                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1242751209                       # The number of ROB writes
system.cpu0.timesIdled                       10808491                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                  848                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            73.379254                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                4333891                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups             5906153                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect           780440                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted          7483867                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            248449                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         395809                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          147360                       # Number of indirect misses.
system.cpu1.branchPred.lookups                8436339                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3157                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       1017926                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts           465012                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                   7095642                       # Number of branches committed
system.cpu1.commit.bw_lim_events               642651                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        3054422                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts        3368250                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            32264196                       # Number of instructions committed
system.cpu1.commit.committedOps              33282289                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    184888479                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.180013                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.816345                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    170435263     92.18%     92.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1      7386176      3.99%     96.18% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2579668      1.40%     97.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      2179679      1.18%     98.75% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       432047      0.23%     98.99% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       178689      0.10%     99.08% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       945243      0.51%     99.59% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       109063      0.06%     99.65% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8       642651      0.35%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    184888479                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls              320828                       # Number of function calls committed.
system.cpu1.commit.int_insts                 31049024                       # Number of committed integer instructions.
system.cpu1.commit.loads                      9248749                       # Number of loads committed
system.cpu1.commit.membars                    2035965                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      2035965      6.12%      6.12% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        19083318     57.34%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             42      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              84      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.46% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       10266675     30.85%     94.30% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1896193      5.70%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         33282289                       # Class of committed instruction
system.cpu1.commit.refs                      12162880                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   32264196                       # Number of Instructions Simulated
system.cpu1.committedOps                     33282289                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.762177                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.762177                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            163811953                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               317452                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved             4193564                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts              38819871                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                 6116829                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 13210049                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles                465196                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts               569488                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              2005806                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                    8436339                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  6184789                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    178261664                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               111152                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            9                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                      39392773                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                1561248                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.045378                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           6567534                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches           4582340                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.211889                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         185609833                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.217722                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.657433                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               161307236     86.91%     86.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                14219480      7.66%     94.57% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                 5670136      3.05%     97.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                 3227943      1.74%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  887873      0.48%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  167200      0.09%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  129738      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      10      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     217      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           185609833                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         302187                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts              485491                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                 7555755                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.189850                       # Inst execution rate
system.cpu1.iew.exec_refs                    12777769                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   2942305                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              143691920                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts              9919103                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           1018569                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts           805358                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             2978436                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           36644972                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts              9835464                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts           626448                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             35295377                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1030936                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              1325240                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles                465196                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              3450639                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        12220                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          143405                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         4994                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation          123                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          256                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads       670354                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores        64305                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents           123                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect        87013                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        398478                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 20166551                       # num instructions consuming a value
system.cpu1.iew.wb_count                     35080757                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.867953                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 17503610                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.188695                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      35086882                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads                43470355                       # number of integer regfile reads
system.cpu1.int_regfile_writes               23758319                       # number of integer regfile writes
system.cpu1.ipc                              0.173546                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.173546                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          2036067      5.67%      5.67% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             21031978     58.55%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  45      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   84      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.22% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            10921617     30.40%     94.62% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1932022      5.38%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              35921825                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    1015803                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028278                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 144456     14.22%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     14.22% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                797641     78.52%     92.74% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                73702      7.26%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              34901545                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         258518036                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     35080745                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes         40007734                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  33590344                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 35921825                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            3054628                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined        3362682                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued            48778                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           206                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      1467400                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    185609833                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.193534                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.631012                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          162651196     87.63%     87.63% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           15697428      8.46%     96.09% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2            4071178      2.19%     98.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            1474231      0.79%     99.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            1287955      0.69%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             155854      0.08%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             205672      0.11%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7              36326      0.02%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              29993      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      185609833                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.193219                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads          6173803                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores          539516                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads             9919103                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            2978436                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    102                       # number of misc regfile reads
system.cpu1.numCycles                       185912020                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   861010788                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              154027849                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             22413585                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents               6574551                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                 7309303                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               1141392                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                 3098                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups             47293028                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              38317649                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           26350894                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 13667409                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               2375276                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles                465196                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             10109938                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                 3937309                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups        47293016                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         30138                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               627                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 12467677                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           626                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   220896068                       # The number of ROB reads
system.cpu1.rob.rob_writes                   74023301                       # The number of ROB writes
system.cpu1.timesIdled                           4585                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          1346582                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 5632                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             1381133                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               5347419                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2888192                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5735380                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       180703                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        46709                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     25044514                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1855511                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     50063726                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1902220                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 523470482500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1554802                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1613916                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1233145                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              327                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            253                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1332791                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1332787                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1554802                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           146                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      8622969                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                8622969                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    288096320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               288096320                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              532                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2888319                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2888319    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2888319                       # Request fanout histogram
system.membus.respLayer1.occupancy        15215923009                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         12979989398                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   523470482500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 523470482500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 523470482500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 523470482500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 523470482500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   523470482500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 523470482500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 523470482500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 523470482500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 523470482500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 16                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    581155187.500000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   1010804845.212536                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            8    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        49500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2869183000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              8                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   518821241000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4649241500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 523470482500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     89827661                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        89827661                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     89827661                       # number of overall hits
system.cpu0.icache.overall_hits::total       89827661                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     14341170                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      14341170                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     14341170                       # number of overall misses
system.cpu0.icache.overall_misses::total     14341170                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 183541047994                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 183541047994                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 183541047994                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 183541047994                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    104168831                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    104168831                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    104168831                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    104168831                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.137672                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.137672                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.137672                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.137672                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 12798.192058                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 12798.192058                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 12798.192058                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 12798.192058                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         2613                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               80                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    32.662500                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     12813805                       # number of writebacks
system.cpu0.icache.writebacks::total         12813805                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      1527330                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      1527330                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      1527330                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      1527330                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     12813840                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     12813840                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     12813840                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     12813840                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 157776858995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 157776858995                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 157776858995                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 157776858995                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.123010                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.123010                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.123010                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.123010                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12313.003674                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12313.003674                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12313.003674                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12313.003674                       # average overall mshr miss latency
system.cpu0.icache.replacements              12813805                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     89827661                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       89827661                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     14341170                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     14341170                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 183541047994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 183541047994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    104168831                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    104168831                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.137672                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.137672                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 12798.192058                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 12798.192058                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      1527330                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      1527330                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     12813840                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     12813840                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 157776858995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 157776858995                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.123010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.123010                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12313.003674                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12313.003674                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 523470482500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999895                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          102640101                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         12813807                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.010118                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999895                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        221151501                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       221151501                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 523470482500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    237574920                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       237574920                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    237574920                       # number of overall hits
system.cpu0.dcache.overall_hits::total      237574920                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     15522260                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      15522260                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     15522260                       # number of overall misses
system.cpu0.dcache.overall_misses::total     15522260                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 423833900333                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 423833900333                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 423833900333                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 423833900333                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    253097180                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    253097180                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    253097180                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    253097180                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.061329                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.061329                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.061329                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.061329                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 27304.909229                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27304.909229                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 27304.909229                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27304.909229                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      3197230                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       163366                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs            79650                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           2053                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    40.140992                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    79.574282                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     11166961                       # number of writebacks
system.cpu0.dcache.writebacks::total         11166961                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      4748416                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      4748416                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      4748416                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      4748416                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     10773844                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     10773844                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     10773844                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     10773844                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 209803388976                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 209803388976                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 209803388976                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 209803388976                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.042568                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.042568                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.042568                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.042568                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 19473.401413                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19473.401413                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 19473.401413                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19473.401413                       # average overall mshr miss latency
system.cpu0.dcache.replacements              11166961                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    170182177                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      170182177                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     11996630                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     11996630                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 291286657000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 291286657000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    182178807                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    182178807                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.065851                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.065851                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 24280.706915                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 24280.706915                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      2583283                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      2583283                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      9413347                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      9413347                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 158593567000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 158593567000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.051671                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.051671                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 16847.734074                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16847.734074                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     67392743                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      67392743                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      3525630                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      3525630                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 132547243333                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 132547243333                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     70918373                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     70918373                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.049714                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.049714                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 37595.335680                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 37595.335680                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      2165133                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      2165133                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1360497                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1360497                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  51209821976                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  51209821976                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.019184                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.019184                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 37640.525467                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 37640.525467                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         1163                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1163                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data          751                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          751                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data      6252000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total      6252000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         1914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.392372                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.392372                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  8324.900133                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  8324.900133                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          734                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          734                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       892000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       892000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.008882                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.008882                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 52470.588235                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 52470.588235                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         1699                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1699                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          147                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          147                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       699500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       699500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         1846                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1846                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.079632                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.079632                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4758.503401                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4758.503401                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          147                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          147                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       554500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       554500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.079632                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.079632                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3772.108844                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3772.108844                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        32000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        32000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        30000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        30000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       612250                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         612250                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       405951                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       405951                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  33633761500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  33633761500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      1018201                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      1018201                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.398694                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.398694                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 82851.776446                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 82851.776446                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       405951                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       405951                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  33227810500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  33227810500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.398694                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.398694                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 81851.776446                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 81851.776446                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 523470482500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.968928                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          249369928                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         11179569                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            22.305862                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.968928                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999029                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999029                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        519417883                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       519417883                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 523470482500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            12773085                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            10135716                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2820                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              244500                       # number of demand (read+write) hits
system.l2.demand_hits::total                 23156121                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           12773085                       # number of overall hits
system.l2.overall_hits::.cpu0.data           10135716                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2820                       # number of overall hits
system.l2.overall_hits::.cpu1.data             244500                       # number of overall hits
system.l2.overall_hits::total                23156121                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             40751                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1030037                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              2456                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            788797                       # number of demand (read+write) misses
system.l2.demand_misses::total                1862041                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            40751                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1030037                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             2456                       # number of overall misses
system.l2.overall_misses::.cpu1.data           788797                       # number of overall misses
system.l2.overall_misses::total               1862041                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   3525537500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  98972532994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    223992000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  77736331993                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     180458394487                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   3525537500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  98972532994                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    223992000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  77736331993                       # number of overall miss cycles
system.l2.overall_miss_latency::total    180458394487                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        12813836                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        11165753                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            5276                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1033297                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25018162                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       12813836                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       11165753                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           5276                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1033297                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25018162                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.003180                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.092250                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.465504                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.763379                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.074428                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.003180                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.092250                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.465504                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.763379                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.074428                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86514.134622                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96086.386211                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91201.954397                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 98550.491436                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96914.296993                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86514.134622                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96086.386211                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91201.954397                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 98550.491436                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96914.296993                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               3456                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        40                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      86.400000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    542536                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             1613917                       # number of writebacks
system.l2.writebacks::total                   1613917                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             23                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          30302                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             57                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          13452                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               43834                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            23                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         30302                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            57                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         13452                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              43834                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        40728                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       999735                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         2399                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       775345                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1818207                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        40728                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       999735                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         2399                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       775345                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1077757                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2895964                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   3116666000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  86871424998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    196927500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  68945555495                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 159130573993                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   3116666000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  86871424998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    196927500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  68945555495                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  86010380179                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 245140954172                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.003178                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.089536                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.454701                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.750360                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.072675                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.003178                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.089536                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.454701                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.750360                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.115754                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76523.914752                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 86894.452028                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 82087.328053                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 88922.422270                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 87520.603536                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76523.914752                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 86894.452028                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 82087.328053                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 88922.422270                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 79804.984035                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 84649.171803                       # average overall mshr miss latency
system.l2.replacements                        4736952                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2646041                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2646041                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2646041                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2646041                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     22292088                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         22292088                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     22292088                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     22292088                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1077757                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1077757                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  86010380179                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  86010380179                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 79804.984035                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 79804.984035                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              14                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   22                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            22                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data            17                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 39                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       180000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data       121000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       301000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           36                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               61                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.611111                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.680000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.639344                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  8181.818182                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7117.647059                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7717.948718                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           22                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data           17                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            39                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data       440500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       330500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       771000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.611111                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.680000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.639344                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20022.727273                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19441.176471                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19769.230769                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            4                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.571429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.727273                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            4                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        82000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        79000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       161000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.571429                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.727273                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19750                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total        20125                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1024514                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           101356                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1125870                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         728334                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         633596                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1361930                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  70150273997                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  61917489497                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  132067763494                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1752848                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       734952                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2487800                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.415515                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.862092                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.547444                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 96316.077510                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 97723.927387                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 96971.036319                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        20225                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         9422                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total            29647                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data       708109                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       624174                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1332283                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  61492444500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  54847785999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 116340230499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.403976                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.849272                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.535527                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 86840.365678                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 87872.590013                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 87323.962326                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      12773085                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2820                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           12775905                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        40751                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         2456                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            43207                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   3525537500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    223992000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   3749529500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     12813836                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         5276                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       12819112                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.003180                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.465504                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.003371                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86514.134622                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91201.954397                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86780.602680                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           23                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           57                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            80                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        40728                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         2399                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        43127                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   3116666000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    196927500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   3313593500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.003178                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.454701                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.003364                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76523.914752                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 82087.328053                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76833.387437                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9111202                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       143144                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           9254346                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       301703                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       155201                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          456904                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  28822258997                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  15818842496                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  44641101493                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      9412905                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       298345                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       9711250                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.032052                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.520206                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.047049                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 95531.893939                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101924.874814                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 97703.459574                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        10077                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data         4030                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        14107                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       291626                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       151171                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       442797                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  25378980498                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  14097769496                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  39476749994                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.030982                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.506699                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.045596                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87025.781302                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 93257.102857                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89153.155947                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          125                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data            8                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               133                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          164                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data            7                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             171                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data       995000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       161000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      1156000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          289                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           15                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           304                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.567474                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.466667                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.562500                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data  6067.073171                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data        23000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total  6760.233918                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           22                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           25                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          142                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data            4                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          146                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2770500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data        77500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      2848000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.491349                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.266667                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.480263                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19510.563380                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data        19375                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19506.849315                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 523470482500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 523470482500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999806                       # Cycle average of tags in use
system.l2.tags.total_refs                    50981901                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4737110                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.762237                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.296749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        5.179218                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.385456                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.014916                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.465782                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    17.657685                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.426512                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.080925                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.177898                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.038528                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.275901                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999997                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            44                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            20                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           44                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.687500                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 404390510                       # Number of tag accesses
system.l2.tags.data_accesses                404390510                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 523470482500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       2606528                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      64005632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        153536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      49632576                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     68407424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          184805696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      2606528                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       153536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2760064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    103290624                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       103290624                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          40727                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1000088                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           2399                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         775509                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1068866                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2887589                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1613916                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1613916                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          4979322                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        122271712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           293304                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         94814469                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    130680576                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             353039383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      4979322                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       293304                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5272626                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      197318908                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            197318908                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      197318908                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         4979322                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       122271712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          293304                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        94814469                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    130680576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            550358291                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   1609865.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     40727.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    981618.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      2399.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    761342.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1064332.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004019084250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        97963                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        97964                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             6500577                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            1516057                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2887589                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1613916                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2887589                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  1613916                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  37171                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  4051                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            122986                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            122477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            138661                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            241147                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            215113                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            230510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            262623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            246063                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            208132                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            178371                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           204744                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           142096                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           144623                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           132125                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           130814                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           129933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             67448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             65947                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             65338                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             65342                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            139083                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            141714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            168121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            160293                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            133837                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            111924                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           105498                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            85743                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            81349                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            74714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            73489                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            69999                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       3.17                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.84                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  82616167415                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                14252090000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            136061504915                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     28983.88                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                47733.88                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  1844408                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1021926                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 64.71                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.48                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2887589                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              1613916                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1103051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  712288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  332070                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  244818                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  185255                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   88702                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   53528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   37200                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   27900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   20622                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  15140                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  11991                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   8165                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   4182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   2489                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1559                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    458                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  12505                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  15035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  41557                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  76073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  93840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  99873                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 103004                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 104542                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 107405                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 108234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 109315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 112540                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 106210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 104772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 103044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 101253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 100623                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 101023                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   3427                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   1787                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   1035                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    712                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    227                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    104                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     58                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     21                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1593919                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    179.090094                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   113.335703                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   229.905209                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       957901     60.10%     60.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       305618     19.17%     79.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       125477      7.87%     87.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        67172      4.21%     91.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        31393      1.97%     93.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        17933      1.13%     94.45% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        13016      0.82%     95.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9766      0.61%     95.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        65643      4.12%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1593919                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        97964                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.096587                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     25.359109                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    208.751103                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047        97959     99.99%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::63488-65535            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         97964                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        97963                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.433061                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.404428                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.017154                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            80208     81.88%     81.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2265      2.31%     84.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             9393      9.59%     93.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4102      4.19%     97.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1316      1.34%     99.31% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              426      0.43%     99.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              147      0.15%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               72      0.07%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               24      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                6      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         97963                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              182426752                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 2378944                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               103029696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               184805696                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            103290624                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       348.49                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       196.82                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    353.04                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    197.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.72                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  523470464500                       # Total gap between requests
system.mem_ctrls.avgGap                     116287.88                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      2606528                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     62823552                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       153536                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     48725888                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     68117248                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    103029696                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 4979321.828332507983                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 120013552.053529605269                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 293304.025982018968                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 93082398.394832134247                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 130126244.510835438967                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 196820450.138752579689                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        40727                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1000088                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         2399                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       775509                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1068866                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      1613916                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   1429318080                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  45459986193                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     96376285                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  36803857554                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  52271966803                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 12430484456796                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     35095.10                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     45455.99                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40173.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     47457.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     48904.13                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7702064.08                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    64.26                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           5651338560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           3003746295                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9073783320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         3844780560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     41322247200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      90107535720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     125132635200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       278136066855                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        531.330946                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 324374964023                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  17479800000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 181615718477                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           5729271660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           3045176310                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         11278201200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         4558552920                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     41322247200.000008                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     138752576040                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      84168390720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       288854416050                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        551.806502                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 217374301195                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  17479800000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 288616381305                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                157                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           79                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    5445257670.886076                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   25280850156.307930                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           77     97.47%     97.47% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.27%     98.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1.5e+11-2e+11            1      1.27%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       124000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 195747170500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             79                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    93295126500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 430175356000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 523470482500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      6178817                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6178817                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      6178817                       # number of overall hits
system.cpu1.icache.overall_hits::total        6178817                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         5972                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          5972                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         5972                       # number of overall misses
system.cpu1.icache.overall_misses::total         5972                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    298863000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    298863000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    298863000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    298863000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      6184789                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6184789                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      6184789                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6184789                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000966                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000966                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000966                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000966                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 50044.038848                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 50044.038848                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 50044.038848                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 50044.038848                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          113                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    37.666667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         5244                       # number of writebacks
system.cpu1.icache.writebacks::total             5244                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst          696                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          696                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst          696                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          696                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         5276                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         5276                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         5276                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         5276                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    263647500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    263647500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    263647500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    263647500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000853                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000853                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000853                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000853                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 49971.095527                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 49971.095527                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 49971.095527                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 49971.095527                       # average overall mshr miss latency
system.cpu1.icache.replacements                  5244                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      6178817                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6178817                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         5972                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         5972                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    298863000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    298863000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      6184789                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6184789                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000966                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000966                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 50044.038848                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 50044.038848                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst          696                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          696                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         5276                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         5276                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    263647500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    263647500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000853                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000853                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 49971.095527                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 49971.095527                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 523470482500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.979194                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6062749                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             5244                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          1156.130625                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        339170000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.979194                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999350                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999350                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12374854                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12374854                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 523470482500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9383671                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9383671                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9383671                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9383671                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2154905                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2154905                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2154905                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2154905                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 150317351357                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 150317351357                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 150317351357                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 150317351357                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11538576                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11538576                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11538576                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11538576                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.186757                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.186757                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.186757                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.186757                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 69755.906343                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 69755.906343                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 69755.906343                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 69755.906343                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs       705765                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        85653                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            13522                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           1106                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    52.193832                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    77.443942                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1032406                       # number of writebacks
system.cpu1.dcache.writebacks::total          1032406                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1534600                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1534600                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1534600                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1534600                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       620305                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       620305                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       620305                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       620305                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  46774277860                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  46774277860                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  46774277860                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  46774277860                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.053759                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.053759                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.053759                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.053759                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 75405.289108                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 75405.289108                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 75405.289108                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 75405.289108                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1032406                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      8422570                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        8422570                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      1220230                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      1220230                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data  81929413500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  81929413500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      9642800                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9642800                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.126543                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.126543                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 67142.598936                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 67142.598936                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data       921662                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       921662                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       298568                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       298568                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  17972078000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  17972078000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.030963                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.030963                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 60194.253905                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 60194.253905                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       961101                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        961101                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       934675                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       934675                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  68387937857                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  68387937857                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1895776                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1895776                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.493030                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.493030                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 73167.612119                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 73167.612119                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       612938                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       612938                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       321737                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       321737                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  28802199860                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  28802199860                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.169713                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.169713                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 89520.943690                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 89520.943690                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          319                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          319                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          157                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          157                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6384500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6384500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.329832                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.329832                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 40665.605096                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 40665.605096                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          110                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          110                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           47                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      2971500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      2971500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.098739                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.098739                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 63223.404255                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 63223.404255                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          312                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          312                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          112                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       589000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       589000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          424                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          424                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.264151                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.264151                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  5258.928571                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  5258.928571                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          112                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       478000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       478000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.264151                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.264151                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  4267.857143                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  4267.857143                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       592180                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         592180                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       425746                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       425746                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  36027543500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  36027543500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      1017926                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      1017926                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.418248                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.418248                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 84622.153819                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 84622.153819                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       425746                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       425746                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  35601797500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  35601797500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.418248                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.418248                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 83622.153819                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 83622.153819                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 523470482500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           30.115848                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           11020779                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1045941                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            10.536712                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        339181500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    30.115848                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.941120                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.941120                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           27                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.843750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         26160772                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        26160772                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 523470482500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          22531091                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      4259958                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     22372357                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         3123035                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          1822403                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             344                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           256                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            600                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            3                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2513286                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2513286                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      12819116                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      9711976                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          304                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          304                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     38441480                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     33512990                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        15796                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3111956                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              75082222                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   1640168960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   1429292928                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       673280                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    132204736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             3202339904                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         6586104                       # Total snoops (count)
system.tol2bus.snoopTraffic                 104968832                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         31604670                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.068207                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.257897                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               29495730     93.33%     93.33% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2062228      6.53%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  46712      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           31604670                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        50050282459                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16770550480                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       19242132666                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1569744126                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           7950427                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy             3003                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               588286951000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 313134                       # Simulator instruction rate (inst/s)
host_mem_usage                                 706372                       # Number of bytes of host memory used
host_op_rate                                   314118                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2290.43                       # Real time elapsed on the host
host_tick_rate                               28298762                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   717212746                       # Number of instructions simulated
sim_ops                                     719467318                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.064816                       # Number of seconds simulated
sim_ticks                                 64816468500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            95.278137                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               13697648                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            14376486                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          2594265                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted         24922266                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits             33967                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups          51438                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           17471                       # Number of indirect misses.
system.cpu0.branchPred.lookups               26674404                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted        11446                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                          5248                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          2195054                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  11642403                       # Number of branches committed
system.cpu0.commit.bw_lim_events              2620343                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls         253277                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       41440977                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts            53322280                       # Number of instructions committed
system.cpu0.commit.committedOps              53444387                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples    109445887                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.488318                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.483983                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0     89152227     81.46%     81.46% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     11335100     10.36%     91.81% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2      2837584      2.59%     94.41% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3      1477538      1.35%     95.76% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4       707577      0.65%     96.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5       327736      0.30%     96.70% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6       344701      0.31%     97.02% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7       643081      0.59%     97.61% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8      2620343      2.39%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total    109445887                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                      3262                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls               70358                       # Number of function calls committed.
system.cpu0.commit.int_insts                 52591907                       # Number of committed integer instructions.
system.cpu0.commit.loads                     13301763                       # Number of loads committed
system.cpu0.commit.membars                     183985                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       184669      0.35%      0.35% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu        38179588     71.44%     71.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6796      0.01%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1882      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           456      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt          1369      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv           228      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc          310      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     71.80% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead       13306437     24.90%     96.70% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1761753      3.30%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead          574      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite          309      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total         53444387                       # Class of committed instruction
system.cpu0.commit.refs                      15069073                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                   53322280                       # Number of Instructions Simulated
system.cpu0.committedOps                     53444387                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.385109                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.385109                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles             46031370                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred               402081                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            12080342                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             105547973                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles                12497648                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                 54032531                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               2196895                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              1228901                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              1878475                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                   26674404                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                  7088043                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                    103470996                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               135567                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         1042                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     118651473                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 186                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles                5192212                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.209738                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles          10568589                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          13731615                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.932945                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples         116636919                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             1.022172                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.057717                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0                45181072     38.74%     38.74% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1                37795367     32.40%     71.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                22162752     19.00%     90.14% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                10211238      8.75%     98.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                  444578      0.38%     99.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                  557199      0.48%     99.76% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  173432      0.15%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                   26705      0.02%     99.93% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   84576      0.07%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total           116636919                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                     2790                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                    2042                       # number of floating regfile writes
system.cpu0.idleCycles                       10542534                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             2424956                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                17675328                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.655646                       # Inst execution rate
system.cpu0.iew.exec_refs                    23774128                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                   1930114                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               14585324                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts             23594270                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            110992                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1186519                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts             2140689                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts           94815737                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts             21844014                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          2634755                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts             83384639                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                107460                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              4983249                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               2196895                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles              5172587                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       165489                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads           30216                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          199                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation          239                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads            8                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     10292507                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores       373379                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents           239                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       872749                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       1552207                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                 58575531                       # num instructions consuming a value
system.cpu0.iew.wb_count                     80017349                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.824691                       # average fanout of values written-back
system.cpu0.iew.wb_producers                 48306742                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.629169                       # insts written-back per cycle
system.cpu0.iew.wb_sent                      80517116                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               107088954                       # number of integer regfile reads
system.cpu0.int_regfile_writes               60846438                       # number of integer regfile writes
system.cpu0.ipc                              0.419268                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.419268                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass           186326      0.22%      0.22% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu             60984399     70.90%     71.11% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7242      0.01%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 1944      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 16      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                456      0.00%     71.12% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt               1374      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                228      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc               310      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     71.13% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead            22891162     26.61%     97.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1945040      2.26%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead            588      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite           309      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total              86019394                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                   3319                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads               6600                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses         3268                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes              3370                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                     389614                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004529                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 218921     56.19%     56.19% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                   144      0.04%     56.23% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                     45      0.01%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                  16      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     56.24% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead                153939     39.51%     95.75% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                16527      4.24%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead               21      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               1      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses              86219363                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads         289174072                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses     80014081                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        136183934                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                  94460133                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                 86019394                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded             355604                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       41371352                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           115351                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        102327                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     17264792                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples    116636919                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.737497                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.174722                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0           70348435     60.31%     60.31% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1           24329391     20.86%     81.17% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           11675807     10.01%     91.18% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3            5452229      4.67%     95.86% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            3290063      2.82%     98.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5             790671      0.68%     99.36% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6             440427      0.38%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             253635      0.22%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8              56261      0.05%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total      116636919                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.676362                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads           245153                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores           15935                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads            23594270                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores            2140689                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   5195                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                  2379                       # number of misc regfile writes
system.cpu0.numCycles                       127179453                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     2453492                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles               26846209                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps             39954515                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents                569216                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles                15060115                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              11467648                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               395726                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            131093404                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             101129010                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands           76250006                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                 52862909                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents                522365                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               2196895                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             13101131                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                36295495                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups             2862                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       131090542                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles       6569660                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts            109244                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                  4052524                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts        109231                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                   201692370                       # The number of ROB reads
system.cpu0.rob.rob_writes                  196974741                       # The number of ROB writes
system.cpu0.timesIdled                         112319                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1656                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            98.461410                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               13555779                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            13767606                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2574327                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         24320884                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits             14788                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups          18382                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            3594                       # Number of indirect misses.
system.cpu1.branchPred.lookups               25973910                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1560                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                          4419                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          2191864                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  11244954                       # Number of branches committed
system.cpu1.commit.bw_lim_events              2404996                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls         196531                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       42002547                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts            51314143                       # Number of instructions committed
system.cpu1.commit.committedOps              51409024                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    103896430                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.494810                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.475433                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0     83857776     80.71%     80.71% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     11388141     10.96%     91.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      2818328      2.71%     94.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      1453876      1.40%     95.79% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4       656447      0.63%     96.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       355187      0.34%     96.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6       350845      0.34%     97.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       610834      0.59%     97.69% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      2404996      2.31%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    103896430                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls               22642                       # Number of function calls committed.
system.cpu1.commit.int_insts                 50615393                       # Number of committed integer instructions.
system.cpu1.commit.loads                     12775887                       # Number of loads committed
system.cpu1.commit.membars                     143389                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       143389      0.28%      0.28% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        37064923     72.10%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            277      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             354      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     72.38% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       12780306     24.86%     97.24% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1419775      2.76%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total         51409024                       # Class of committed instruction
system.cpu1.commit.refs                      14200081                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                   51314143                       # Number of Instructions Simulated
system.cpu1.committedOps                     51409024                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              2.207026                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        2.207026                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles             42733896                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               384545                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            12027014                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             103899675                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                10575079                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 53809311                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               2192748                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1216660                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              1825981                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   25973910                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                  6870025                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    100214109                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               106353                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     116575767                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles                5150422                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.229347                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles           8347695                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          13570567                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       1.029352                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         111137015                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             1.052420                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.042432                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0                40590158     36.52%     36.52% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                37513469     33.75%     70.28% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                21818240     19.63%     89.91% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10072678      9.06%     98.97% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                  415403      0.37%     99.35% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  542972      0.49%     99.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  117574      0.11%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                   19240      0.02%     99.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                   47281      0.04%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           111137015                       # Number of instructions fetched each cycle (Total)
system.cpu1.idleCycles                        2114641                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2427915                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                17304203                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.720492                       # Inst execution rate
system.cpu1.iew.exec_refs                    22853377                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                   1601256                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               14966082                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             23032721                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts             79585                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1110257                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts             1905082                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts           93352057                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             21252121                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          2651545                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts             81596911                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                105721                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3914456                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               2192748                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles              4099742                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       144044                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads           21682                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           77                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation           73                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     10256834                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       480888                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents            73                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       897147                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1530768                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 57263223                       # num instructions consuming a value
system.cpu1.iew.wb_count                     78295899                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.823871                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 47177502                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.691344                       # insts written-back per cycle
system.cpu1.iew.wb_sent                      78830594                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               104694681                       # number of integer regfile reads
system.cpu1.int_regfile_writes               59860406                       # number of integer regfile writes
system.cpu1.ipc                              0.453098                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.453098                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           144214      0.17%      0.17% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             60211017     71.47%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 305      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  354      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     71.64% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            22288489     26.46%     98.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1604077      1.90%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite             0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total              84248456                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                     340744                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.004045                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 206033     60.47%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     60.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead                133205     39.09%     99.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                 1506      0.44%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses              84444986                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         280091532                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses     78295899                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        135295161                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                  93089064                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                 84248456                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded             262993                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       41943033                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           116861                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved         66462                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     17709157                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    111137015                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.758059                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.178537                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0           65841501     59.24%     59.24% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           23517843     21.16%     80.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           11684162     10.51%     90.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            5419963      4.88%     95.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3261790      2.93%     98.73% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             742359      0.67%     99.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             390886      0.35%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             229959      0.21%     99.96% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8              48552      0.04%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      111137015                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.743905                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads           239201                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores           17025                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            23032721                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores            1905082                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    825                       # number of misc regfile reads
system.cpu1.numCycles                       113251656                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    16288752                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles               26206150                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             38661793                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents                477567                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                13110169                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents              10818160                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents               402212                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            129141006                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts              99563230                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           75378392                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 52609479                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents                148496                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               2192748                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             11995522                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                36716599                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.int_rename_lookups       129141006                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles       5022947                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             73130                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                  3774916                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         73147                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   194897545                       # The number of ROB reads
system.cpu1.rob.rob_writes                  194076085                       # The number of ROB writes
system.cpu1.timesIdled                          22146                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          2068969                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                15439                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             2198638                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3432150                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3226946                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       6293470                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       291002                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       128264                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2702583                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1839901                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5406796                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1968165                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  64816468500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3128168                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       368097                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2698870                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            23304                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           9723                       # Transaction distribution
system.membus.trans_dist::ReadExReq             65145                       # Transaction distribution
system.membus.trans_dist::ReadExResp            65022                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3128169                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           162                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      9486660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9486660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    227922368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               227922368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                            29213                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3226503                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3226503    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3226503                       # Request fanout histogram
system.membus.respLayer1.occupancy        16494182856                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             25.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy          8358507828                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              12.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON    64816468500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED  64816468500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED  64816468500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED  64816468500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED  64816468500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON    64816468500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED  64816468500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED  64816468500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED  64816468500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED  64816468500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                458                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          229                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    5357469.432314                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   13743544.272897                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          229    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        18000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     55996500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            229                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON    63589608000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1226860500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED  64816468500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst      6971263                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         6971263                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      6971263                       # number of overall hits
system.cpu0.icache.overall_hits::total        6971263                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       116778                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        116778                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       116778                       # number of overall misses
system.cpu0.icache.overall_misses::total       116778                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   8073922988                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   8073922988                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   8073922988                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   8073922988                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      7088041                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      7088041                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      7088041                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      7088041                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.016475                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.016475                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.016475                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.016475                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 69139.075751                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 69139.075751                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 69139.075751                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 69139.075751                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        28443                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          500                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              423                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    67.241135                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          500                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       108947                       # number of writebacks
system.cpu0.icache.writebacks::total           108947                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst         7829                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total         7829                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst         7829                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total         7829                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       108949                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       108949                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       108949                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       108949                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7507947989                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7507947989                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7507947989                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7507947989                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015371                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015371                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015371                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015371                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 68912.500243                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68912.500243                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 68912.500243                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68912.500243                       # average overall mshr miss latency
system.cpu0.icache.replacements                108947                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      6971263                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        6971263                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       116778                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       116778                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   8073922988                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   8073922988                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      7088041                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      7088041                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.016475                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.016475                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 69139.075751                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 69139.075751                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst         7829                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total         7829                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       108949                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       108949                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7507947989                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7507947989                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015371                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015371                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 68912.500243                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68912.500243                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED  64816468500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999998                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            7081610                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           108980                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            64.980822                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999998                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         14285030                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        14285030                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED  64816468500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data     17405273                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17405273                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data     17405273                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17405273                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      5268078                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       5268078                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      5268078                       # number of overall misses
system.cpu0.dcache.overall_misses::total      5268078                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 296292664538                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 296292664538                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 296292664538                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 296292664538                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     22673351                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     22673351                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     22673351                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     22673351                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.232347                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.232347                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.232347                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.232347                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 56243.029154                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56243.029154                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 56243.029154                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56243.029154                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs      8060035                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       213292                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           181056                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3514                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    44.516807                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    60.697780                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1316497                       # number of writebacks
system.cpu0.dcache.writebacks::total          1316497                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      3922181                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3922181                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      3922181                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3922181                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1345897                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1345897                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1345897                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1345897                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  82876946452                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  82876946452                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  82876946452                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  82876946452                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.059360                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.059360                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.059360                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.059360                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 61577.480633                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 61577.480633                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 61577.480633                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 61577.480633                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1316479                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data     16120729                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       16120729                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data      4852263                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4852263                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 272777086500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 272777086500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data     20972992                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20972992                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.231358                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.231358                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 56216.467759                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56216.467759                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data      3599033                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3599033                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data      1253230                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      1253230                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  78291524500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  78291524500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.059754                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.059754                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 62471.792488                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 62471.792488                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      1284544                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       1284544                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       415815                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       415815                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  23515578038                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  23515578038                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      1700359                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      1700359                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.244545                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.244545                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 56552.981586                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 56552.981586                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       323148                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       323148                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        92667                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        92667                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data   4585421952                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total   4585421952                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.054498                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.054498                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 49482.792709                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 49482.792709                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data        61119                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        61119                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1399                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1399                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     40807000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     40807000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data        62518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        62518                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.022378                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.022378                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 29168.691923                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 29168.691923                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data          967                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total          967                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          432                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          432                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      5139500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      5139500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.006910                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.006910                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 11896.990741                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11896.990741                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data        55887                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        55887                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         5709                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         5709                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     41029000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     41029000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data        61596                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        61596                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.092685                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.092685                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  7186.722719                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  7186.722719                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         5609                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         5609                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data     35448000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total     35448000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.091061                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.091061                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  6319.843109                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  6319.843109                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       434000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       434000                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       406000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       406000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         2292                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           2292                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data         2956                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total         2956                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data    120632999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total    120632999                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data         5248                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total         5248                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.563262                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.563262                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 40809.539581                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 40809.539581                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data         2956                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total         2956                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data    117676999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total    117676999                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.563262                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.563262                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 39809.539581                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 39809.539581                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED  64816468500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.873628                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           18882160                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1337066                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            14.122085                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.873628                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996051                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996051                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         46942460                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        46942460                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  64816468500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               21718                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data              524940                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                5538                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              494597                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1046793                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              21718                       # number of overall hits
system.l2.overall_hits::.cpu0.data             524940                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               5538                       # number of overall hits
system.l2.overall_hits::.cpu1.data             494597                       # number of overall hits
system.l2.overall_hits::total                 1046793                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             87229                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            789528                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             16958                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            723004                       # number of demand (read+write) misses
system.l2.demand_misses::total                1616719                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            87229                       # number of overall misses
system.l2.overall_misses::.cpu0.data           789528                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            16958                       # number of overall misses
system.l2.overall_misses::.cpu1.data           723004                       # number of overall misses
system.l2.overall_misses::total               1616719                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   7093498499                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  74386447989                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1448122998                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  68375707487                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     151303776973                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   7093498499                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  74386447989                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1448122998                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  68375707487                       # number of overall miss cycles
system.l2.overall_miss_latency::total    151303776973                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          108947                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1314468                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           22496                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1217601                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2663512                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         108947                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1314468                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          22496                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1217601                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2663512                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.800655                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.600645                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.753823                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.593794                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.606988                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.800655                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.600645                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.753823                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.593794                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.606988                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 81320.415217                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 94216.352034                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 85394.680859                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 94571.686307                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 93586.935623                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 81320.415217                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 94216.352034                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 85394.680859                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 94571.686307                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 93586.935623                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               8776                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                       202                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      43.445545                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   1028659                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              368096                       # number of writebacks
system.l2.writebacks::total                    368096                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst           1864                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data          27278                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            505                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          21576                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               51223                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst          1864                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data         27278                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           505                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         21576                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              51223                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        85365                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       762250                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        16453                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       701428                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1565496                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        85365                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       762250                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        16453                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       701428                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      1691490                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3256986                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   6113167500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  65323040003                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1257179500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  60275558015                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 132968945018                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   6113167500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  65323040003                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1257179500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  60275558015                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 123328156278                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 256297101296                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.783546                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.579892                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.731374                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.576074                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.587756                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.783546                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.579892                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.731374                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.576074                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.222816                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 71612.106835                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 85697.658253                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 76410.350696                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 85932.637441                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 84937.262707                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 71612.106835                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 85697.658253                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 76410.350696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 85932.637441                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 72910.957959                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 78691.496155                       # average overall mshr miss latency
system.l2.replacements                        4961423                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       441050                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           441050                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       441050                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       441050                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      1977079                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          1977079                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      1977079                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      1977079                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      1691490                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        1691490                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 123328156278                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 123328156278                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 72910.957959                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 72910.957959                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data             853                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data             882                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1735                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data          1501                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data          1522                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total               3023                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data      5303500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data      3975000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      9278500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data         2354                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data         2404                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             4758                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.637638                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.633111                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.635351                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  3533.311126                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  2611.695138                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3069.302018                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data         1501                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data         1522                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total          3023                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data     30109497                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data     30414490                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     60523987                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.637638                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.633111                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.635351                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20059.624917                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 19983.239159                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20021.166722                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data           475                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data           247                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                722                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data          488                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data          304                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              792                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data      8830000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data      4183000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     13013000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data          963                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          551                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total           1514                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.506750                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.551724                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.523118                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data 18094.262295                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 13759.868421                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 16430.555556                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data          487                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data          304                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          791                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      9750000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      6068499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total     15818499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.505711                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.551724                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.522457                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20020.533881                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19962.167763                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19998.102402                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data            35666                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data            26462                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 62128                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data          43409                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data          27345                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               70754                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data   4019241500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data   2652099999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6671341499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        79075                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        53807                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            132882                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.548960                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.508205                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.532457                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 92590.050450                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 96986.652002                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 94289.248650                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data         4602                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data         1115                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total             5717                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data        38807                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data        26230                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          65037                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data   3318875500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data   2311145500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5630021000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.490762                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.487483                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.489434                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 85522.599016                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 88110.770111                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 86566.431416                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         21718                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          5538                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              27256                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        87229                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        16958                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           104187                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   7093498499                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1448122998                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8541621497                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       108947                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        22496                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         131443                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.800655                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.753823                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.792640                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 81320.415217                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 85394.680859                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81983.563180                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst         1864                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          505                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          2369                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        85365                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        16453                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       101818                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   6113167500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1257179500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7370347000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.783546                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.731374                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.774617                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 71612.106835                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 76410.350696                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72387.465870                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data       489274                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       468135                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            957409                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       746119                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       695659                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1441778                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  70367206489                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  65723607488                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 136090813977                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data      1235393                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1163794                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       2399187                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.603953                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.597751                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.600944                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 94310.969817                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 94476.758711                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94390.963087                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        22676                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        20461                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        43137                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       723443                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       675198                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1398641                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  62004164503                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  57964412515                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 119968577018                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.585597                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.580170                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.582965                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85707.048797                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 85848.021640                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85775.103846                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          319                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           25                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               344                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          187                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           22                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             209                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      3859500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data       354500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      4214000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          506                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           47                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           553                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.369565                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.468085                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.377939                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 20639.037433                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 16113.636364                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 20162.679426                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           45                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data            3                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           48                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          142                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           19                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          161                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      2773999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       386500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      3160499                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.280632                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.404255                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.291139                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19535.204225                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20342.105263                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19630.428571                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED  64816468500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  64816468500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999072                       # Cycle average of tags in use
system.l2.tags.total_refs                     6661894                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   4961878                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.342615                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      21.266803                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.729888                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        9.155982                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.445861                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        7.912042                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    22.488496                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.332294                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.042655                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.143062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.006967                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.123626                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.351383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999986                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024            64                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           64                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  45670158                       # Number of tag accesses
system.l2.tags.data_accesses                 45670158                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  64816468500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5463360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      48800256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1052992                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      44908864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    104138688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          204364160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5463360                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1052992                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6516352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     23558208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        23558208                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          85365                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         762504                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          16453                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         701701                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      1627167                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3193190                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       368097                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             368097                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         84289689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        752899026                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         16245748                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        692861938                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1606670194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3152966595                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     84289689                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     16245748                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        100535437                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      363460222                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            363460222                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      363460222                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        84289689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       752899026                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        16245748                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       692861938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1606670194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3516426817                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    361638.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     85366.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    752825.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     16453.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    695622.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   1617214.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000370860500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        21638                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        21637                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             5824528                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             341765                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     3193191                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     368097                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3193191                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   368097                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  25711                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  6459                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            117868                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            130642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            127510                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            132202                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            210765                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            209240                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            186778                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            144614                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            147786                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            140937                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           185933                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           285561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           505425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           406685                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           117758                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           117776                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             14860                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             15320                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             15101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             19962                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             29136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             34006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             27650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             22125                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             22015                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             22051                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            25690                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            28493                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            27085                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            25472                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            17082                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            15597                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.25                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.49                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  80908873676                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                15837400000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            140299123676                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     25543.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44293.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2735497                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  328157                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 86.36                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.74                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               3193191                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               368097                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  583939                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  528325                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  454289                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  402164                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  361206                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  253926                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  179361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  129225                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   93124                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   65126                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  43914                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  30944                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  18247                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  10631                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   6335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3699                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1975                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    125                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   5025                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14065                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  18552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  20728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  22003                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  22738                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  23169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  23375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  23456                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  23658                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  24519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  22968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  22588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  22461                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  22207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  22125                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  21986                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    717                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    174                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                     47                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                     32                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                     20                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       465462                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    485.245128                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   303.963347                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   389.086615                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       107283     23.05%     23.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        69708     14.98%     38.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        54840     11.78%     49.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        43569      9.36%     59.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        21910      4.71%     63.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        16047      3.45%     67.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        12959      2.78%     70.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        10537      2.26%     72.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       128609     27.63%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       465462                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        21637                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     146.390581                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     91.162892                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    156.487039                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         12719     58.78%     58.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         4981     23.02%     81.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         2450     11.32%     93.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          965      4.46%     97.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          269      1.24%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          100      0.46%     99.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           58      0.27%     99.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           33      0.15%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           20      0.09%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           18      0.08%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            7      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            4      0.02%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            4      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2687            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3200-3327            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         21637                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        21638                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.713744                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.657644                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.456474                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            16190     74.82%     74.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              612      2.83%     77.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2379     10.99%     88.64% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1175      5.43%     94.08% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              585      2.70%     96.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              333      1.54%     98.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              184      0.85%     99.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               96      0.44%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               37      0.17%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               23      0.11%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               14      0.06%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                2      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                3      0.01%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                4      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         21638                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              202718720                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 1645504                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                23145280                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               204364224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             23558208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      3127.58                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       357.09                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   3152.97                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    363.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        27.22                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    24.43                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.79                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   64816440000                       # Total gap between requests
system.mem_ctrls.avgGap                      18200.28                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5463424                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     48180800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1052992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     44519808                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    103501696                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     23145280                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 84290676.836242631078                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 743341948.659236192703                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 16245747.791705127805                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 686859513.180666446686                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1596842567.873008966446                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 357089494.932911992073                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        85366                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       762504                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        16453                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       701701                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      1627167                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       368097                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2587008353                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  33770946231                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    575868076                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  31221187359                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  72144113657                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 1592561377640                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30304.90                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     44289.53                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35000.79                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     44493.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     44337.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4326472.04                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    86.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           2065016520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           1097570925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         13622127540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          957817800                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     5116263360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      28544096910                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        852389760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        52255282815                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        806.203794                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1946952520                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   2164240000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  60705275980                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1258446420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            668857365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          8993679660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          929995200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     5116263360.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      27092609580                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       2074694880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        46134546465                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        711.771985                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   5089930546                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   2164240000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  57562297954                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                810                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          406                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20174490.147783                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   20972548.735145                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          406    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        23000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value    223621500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            406                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON    56625625500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   8190843000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED  64816468500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      6846150                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         6846150                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      6846150                       # number of overall hits
system.cpu1.icache.overall_hits::total        6846150                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        23875                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         23875                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        23875                       # number of overall misses
system.cpu1.icache.overall_misses::total        23875                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1654407000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1654407000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1654407000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1654407000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      6870025                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      6870025                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      6870025                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      6870025                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003475                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003475                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003475                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003475                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 69294.534031                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 69294.534031                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 69294.534031                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 69294.534031                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          358                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               14                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    25.571429                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        22496                       # number of writebacks
system.cpu1.icache.writebacks::total            22496                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1379                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1379                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1379                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1379                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        22496                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        22496                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        22496                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        22496                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1547196000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1547196000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1547196000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1547196000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.003275                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.003275                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.003275                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.003275                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 68776.493599                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 68776.493599                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 68776.493599                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 68776.493599                       # average overall mshr miss latency
system.cpu1.icache.replacements                 22496                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      6846150                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        6846150                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        23875                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        23875                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1654407000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1654407000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      6870025                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      6870025                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003475                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003475                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 69294.534031                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 69294.534031                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1379                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1379                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        22496                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        22496                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1547196000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1547196000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.003275                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.003275                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 68776.493599                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 68776.493599                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED  64816468500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            6989990                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            22528                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           310.280096                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         13762546                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        13762546                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED  64816468500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     16888705                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16888705                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     16888705                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16888705                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      4965486                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4965486                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      4965486                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4965486                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 279662950421                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 279662950421                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 279662950421                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 279662950421                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     21854191                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     21854191                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     21854191                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     21854191                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.227210                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.227210                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.227210                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.227210                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 56321.365204                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 56321.365204                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 56321.365204                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 56321.365204                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      6816214                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       238021                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           154489                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3842                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    44.121031                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    61.952369                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1216214                       # number of writebacks
system.cpu1.dcache.writebacks::total          1216214                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      3718529                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3718529                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      3718529                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3718529                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1246957                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1246957                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1246957                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1246957                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  76285254275                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  76285254275                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  76285254275                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  76285254275                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.057058                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.057058                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.057058                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.057058                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 61177.133033                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 61177.133033                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 61177.133033                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 61177.133033                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1216202                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     15799246                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       15799246                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      4683068                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4683068                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 263762465000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 263762465000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     20482314                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     20482314                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.228640                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.228640                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 56322.578489                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 56322.578489                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3502565                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3502565                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1180503                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1180503                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  73237899500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  73237899500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.057635                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.057635                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 62039.570844                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 62039.570844                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      1089459                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       1089459                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       282418                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       282418                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  15900485421                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  15900485421                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      1371877                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      1371877                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.205862                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.205862                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 56301.246454                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 56301.246454                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       215964                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       215964                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        66454                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        66454                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data   3047354775                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total   3047354775                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.048440                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.048440                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 45856.604192                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 45856.604192                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data        47361                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        47361                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          882                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          882                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     39732500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     39732500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data        48243                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        48243                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.018282                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.018282                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 45048.185941                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 45048.185941                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          210                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          210                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          672                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          672                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data     22663500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total     22663500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.013929                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.013929                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 33725.446429                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 33725.446429                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data        42769                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        42769                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         4998                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         4998                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     30638000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     30638000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data        47767                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        47767                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.104633                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.104633                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  6130.052021                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  6130.052021                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         4898                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         4898                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     25774000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     25774000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.102539                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.102539                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  5262.147815                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  5262.147815                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       573000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       573000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       539000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       539000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         1514                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           1514                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data         2905                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total         2905                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data    133494000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total    133494000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data         4419                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total         4419                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.657389                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.657389                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 45953.184165                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 45953.184165                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data         2905                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total         2905                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data    130589000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total    130589000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.657389                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.657389                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 44953.184165                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 44953.184165                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED  64816468500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.337032                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           18239933                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1238770                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.724229                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.337032                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.979282                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.979282                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         45147983                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        45147983                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  64816468500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           2566146                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       809146                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      2223079                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         4593327                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          2808040                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           24917                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         10445                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          35362                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           62                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           62                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           140490                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          140490                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        131444                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      2434702                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          553                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          553                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       326842                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3990118                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        67488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3692631                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               8077079                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     13945216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    168381184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2879488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    155763136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              340969024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         7841739                       # Total snoops (count)
system.tol2bus.snoopTraffic                  26322048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         10512104                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.230611                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.449271                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8216199     78.16%     78.16% # Request fanout histogram
system.tol2bus.snoop_fanout::1                2167618     20.62%     98.78% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 128269      1.22%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                     18      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           10512104                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5368611826                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              8.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2017909524                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         164388063                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        1870291051                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          34032422                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
