{
  "name": "core_arch::x86::avx512fp16::_mm512_mask_cvtph_epu64",
  "safe": false,
  "callees": {
    "core_arch::x86::__m512i::as_u64x8": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::u64x8": "Constructor"
      }
    },
    "core_arch::x86::avx512fp16::vcvtph2uqq_512": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m512i": [
      "Plain"
    ],
    "core_arch::simd::u64x8": [
      "Plain"
    ],
    "core_arch::x86::__m128h": [
      "Plain"
    ]
  },
  "path": 10496,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512fp16.rs:15328:1: 15337:2",
  "src": "pub fn _mm512_mask_cvtph_epu64(src: __m512i, k: __mmask8, a: __m128h) -> __m512i {\n    unsafe {\n        transmute(vcvtph2uqq_512(\n            a,\n            src.as_u64x8(),\n            k,\n            _MM_FROUND_CUR_DIRECTION,\n        ))\n    }\n}",
  "mir": "fn core_arch::x86::avx512fp16::_mm512_mask_cvtph_epu64(_1: core_arch::x86::__m512i, _2: u8, _3: core_arch::x86::__m128h) -> core_arch::x86::__m512i {\n    let mut _0: core_arch::x86::__m512i;\n    let mut _4: core_arch::simd::u64x8;\n    let mut _5: core_arch::simd::u64x8;\n    debug src => _1;\n    debug k => _2;\n    debug a => _3;\n    bb0: {\n        StorageLive(_4);\n        StorageLive(_5);\n        _5 = core_arch::x86::__m512i::as_u64x8(_1) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _4 = core_arch::x86::avx512fp16::vcvtph2uqq_512(_3, move _5, _2, core_arch::x86::sse41::_MM_FROUND_CUR_DIRECTION) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_5);\n        _0 = move _4 as core_arch::x86::__m512i;\n        StorageDead(_4);\n        return;\n    }\n}\n",
  "doc": " Convert packed half-precision (16-bit) floating-point elements in a to packed 64-bit unsigned integers, and\n store the results in dst using writemask k (elements are copied from src when the corresponding mask bit is not set).\n\n [Intel's documentation](https://software.intel.com/sites/landingpage/IntrinsicsGuide/#text=_mm512_mask_cvtph_epu64)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}