Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_7 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_data_CPU_behav xil_defaultlib.tb_data_CPU xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'Rst' [E:/Experiments-on-the-principles-of-computer-composition/data_CPU/data_CPU.srcs/sources_1/new/Universal_Register_Heap_one.v:53]
WARNING: [VRFC 10-5021] port 'wea' is not connected on this instance [E:/Experiments-on-the-principles-of-computer-composition/data_CPU/data_CPU.srcs/sources_1/new/data_CPU.v:83]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ADD_model
Compiling module xil_defaultlib.Reg_PC
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_output_stage(...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_softecc_outpu...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7_mem_module(C_...
Compiling module blk_mem_gen_v8_4_7.blk_mem_gen_v8_4_7(C_FAMILY="kin...
Compiling module xil_defaultlib.Inst_addr
Compiling module xil_defaultlib.justice
Compiling module xil_defaultlib.IR_func
Compiling module xil_defaultlib.control_mode_HDL
Compiling module xil_defaultlib.Decoder_4to16
Compiling module xil_defaultlib.Register
Compiling module xil_defaultlib.Universal_Register_Heap_one
Compiling module xil_defaultlib.barrelshifter32
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.imm12_8_32
Compiling module xil_defaultlib.imm12_4_8
Compiling module xil_defaultlib.imm5_5_8
Compiling module xil_defaultlib.select_2_1
Compiling module xil_defaultlib.select_3_1
Compiling module xil_defaultlib.data_CPU
Compiling module xil_defaultlib.tb_data_CPU
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_data_CPU_behav
