
F405_FlightController.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001338c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000824  08013520  08013520  00014520  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08013d44  08013d44  000152cc  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08013d44  08013d44  00014d44  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08013d4c  08013d4c  000152cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08013d4c  08013d4c  00014d4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08013d50  08013d50  00014d50  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002cc  20000000  08013d54  00015000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000152cc  2**0
                  CONTENTS
 10 .bss          00002b68  200002cc  200002cc  000152cc  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20002e34  20002e34  000152cc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000152cc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00020a9a  00000000  00000000  000152fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000547f  00000000  00000000  00035d96  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001b18  00000000  00000000  0003b218  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000014ac  00000000  00000000  0003cd30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026c99  00000000  00000000  0003e1dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000247c6  00000000  00000000  00064e75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d6e34  00000000  00000000  0008963b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0016046f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00008180  00000000  00000000  001604b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000078  00000000  00000000  00168634  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002cc 	.word	0x200002cc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08013504 	.word	0x08013504

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002d0 	.word	0x200002d0
 80001cc:	08013504 	.word	0x08013504

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2f>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bd0:	bf24      	itt	cs
 8000bd2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bd6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bda:	d90d      	bls.n	8000bf8 <__aeabi_d2f+0x30>
 8000bdc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000be0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000be4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000be8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bf0:	bf08      	it	eq
 8000bf2:	f020 0001 	biceq.w	r0, r0, #1
 8000bf6:	4770      	bx	lr
 8000bf8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bfc:	d121      	bne.n	8000c42 <__aeabi_d2f+0x7a>
 8000bfe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c02:	bfbc      	itt	lt
 8000c04:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c08:	4770      	bxlt	lr
 8000c0a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c12:	f1c2 0218 	rsb	r2, r2, #24
 8000c16:	f1c2 0c20 	rsb	ip, r2, #32
 8000c1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c22:	bf18      	it	ne
 8000c24:	f040 0001 	orrne.w	r0, r0, #1
 8000c28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c34:	ea40 000c 	orr.w	r0, r0, ip
 8000c38:	fa23 f302 	lsr.w	r3, r3, r2
 8000c3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c40:	e7cc      	b.n	8000bdc <__aeabi_d2f+0x14>
 8000c42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c46:	d107      	bne.n	8000c58 <__aeabi_d2f+0x90>
 8000c48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c4c:	bf1e      	ittt	ne
 8000c4e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c52:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c56:	4770      	bxne	lr
 8000c58:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c5c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c60:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bx	lr
 8000c66:	bf00      	nop

08000c68 <__aeabi_uldivmod>:
 8000c68:	b953      	cbnz	r3, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6a:	b94a      	cbnz	r2, 8000c80 <__aeabi_uldivmod+0x18>
 8000c6c:	2900      	cmp	r1, #0
 8000c6e:	bf08      	it	eq
 8000c70:	2800      	cmpeq	r0, #0
 8000c72:	bf1c      	itt	ne
 8000c74:	f04f 31ff 	movne.w	r1, #4294967295
 8000c78:	f04f 30ff 	movne.w	r0, #4294967295
 8000c7c:	f000 b988 	b.w	8000f90 <__aeabi_idiv0>
 8000c80:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c84:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c88:	f000 f806 	bl	8000c98 <__udivmoddi4>
 8000c8c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c90:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c94:	b004      	add	sp, #16
 8000c96:	4770      	bx	lr

08000c98 <__udivmoddi4>:
 8000c98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c9c:	9d08      	ldr	r5, [sp, #32]
 8000c9e:	468e      	mov	lr, r1
 8000ca0:	4604      	mov	r4, r0
 8000ca2:	4688      	mov	r8, r1
 8000ca4:	2b00      	cmp	r3, #0
 8000ca6:	d14a      	bne.n	8000d3e <__udivmoddi4+0xa6>
 8000ca8:	428a      	cmp	r2, r1
 8000caa:	4617      	mov	r7, r2
 8000cac:	d962      	bls.n	8000d74 <__udivmoddi4+0xdc>
 8000cae:	fab2 f682 	clz	r6, r2
 8000cb2:	b14e      	cbz	r6, 8000cc8 <__udivmoddi4+0x30>
 8000cb4:	f1c6 0320 	rsb	r3, r6, #32
 8000cb8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cbc:	fa20 f303 	lsr.w	r3, r0, r3
 8000cc0:	40b7      	lsls	r7, r6
 8000cc2:	ea43 0808 	orr.w	r8, r3, r8
 8000cc6:	40b4      	lsls	r4, r6
 8000cc8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ccc:	fa1f fc87 	uxth.w	ip, r7
 8000cd0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cd4:	0c23      	lsrs	r3, r4, #16
 8000cd6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cda:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cde:	fb01 f20c 	mul.w	r2, r1, ip
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	d909      	bls.n	8000cfa <__udivmoddi4+0x62>
 8000ce6:	18fb      	adds	r3, r7, r3
 8000ce8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cec:	f080 80ea 	bcs.w	8000ec4 <__udivmoddi4+0x22c>
 8000cf0:	429a      	cmp	r2, r3
 8000cf2:	f240 80e7 	bls.w	8000ec4 <__udivmoddi4+0x22c>
 8000cf6:	3902      	subs	r1, #2
 8000cf8:	443b      	add	r3, r7
 8000cfa:	1a9a      	subs	r2, r3, r2
 8000cfc:	b2a3      	uxth	r3, r4
 8000cfe:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d02:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d06:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d0a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d0e:	459c      	cmp	ip, r3
 8000d10:	d909      	bls.n	8000d26 <__udivmoddi4+0x8e>
 8000d12:	18fb      	adds	r3, r7, r3
 8000d14:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d18:	f080 80d6 	bcs.w	8000ec8 <__udivmoddi4+0x230>
 8000d1c:	459c      	cmp	ip, r3
 8000d1e:	f240 80d3 	bls.w	8000ec8 <__udivmoddi4+0x230>
 8000d22:	443b      	add	r3, r7
 8000d24:	3802      	subs	r0, #2
 8000d26:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d2a:	eba3 030c 	sub.w	r3, r3, ip
 8000d2e:	2100      	movs	r1, #0
 8000d30:	b11d      	cbz	r5, 8000d3a <__udivmoddi4+0xa2>
 8000d32:	40f3      	lsrs	r3, r6
 8000d34:	2200      	movs	r2, #0
 8000d36:	e9c5 3200 	strd	r3, r2, [r5]
 8000d3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d3e:	428b      	cmp	r3, r1
 8000d40:	d905      	bls.n	8000d4e <__udivmoddi4+0xb6>
 8000d42:	b10d      	cbz	r5, 8000d48 <__udivmoddi4+0xb0>
 8000d44:	e9c5 0100 	strd	r0, r1, [r5]
 8000d48:	2100      	movs	r1, #0
 8000d4a:	4608      	mov	r0, r1
 8000d4c:	e7f5      	b.n	8000d3a <__udivmoddi4+0xa2>
 8000d4e:	fab3 f183 	clz	r1, r3
 8000d52:	2900      	cmp	r1, #0
 8000d54:	d146      	bne.n	8000de4 <__udivmoddi4+0x14c>
 8000d56:	4573      	cmp	r3, lr
 8000d58:	d302      	bcc.n	8000d60 <__udivmoddi4+0xc8>
 8000d5a:	4282      	cmp	r2, r0
 8000d5c:	f200 8105 	bhi.w	8000f6a <__udivmoddi4+0x2d2>
 8000d60:	1a84      	subs	r4, r0, r2
 8000d62:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d66:	2001      	movs	r0, #1
 8000d68:	4690      	mov	r8, r2
 8000d6a:	2d00      	cmp	r5, #0
 8000d6c:	d0e5      	beq.n	8000d3a <__udivmoddi4+0xa2>
 8000d6e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d72:	e7e2      	b.n	8000d3a <__udivmoddi4+0xa2>
 8000d74:	2a00      	cmp	r2, #0
 8000d76:	f000 8090 	beq.w	8000e9a <__udivmoddi4+0x202>
 8000d7a:	fab2 f682 	clz	r6, r2
 8000d7e:	2e00      	cmp	r6, #0
 8000d80:	f040 80a4 	bne.w	8000ecc <__udivmoddi4+0x234>
 8000d84:	1a8a      	subs	r2, r1, r2
 8000d86:	0c03      	lsrs	r3, r0, #16
 8000d88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d8c:	b280      	uxth	r0, r0
 8000d8e:	b2bc      	uxth	r4, r7
 8000d90:	2101      	movs	r1, #1
 8000d92:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d96:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d9a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d9e:	fb04 f20c 	mul.w	r2, r4, ip
 8000da2:	429a      	cmp	r2, r3
 8000da4:	d907      	bls.n	8000db6 <__udivmoddi4+0x11e>
 8000da6:	18fb      	adds	r3, r7, r3
 8000da8:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000dac:	d202      	bcs.n	8000db4 <__udivmoddi4+0x11c>
 8000dae:	429a      	cmp	r2, r3
 8000db0:	f200 80e0 	bhi.w	8000f74 <__udivmoddi4+0x2dc>
 8000db4:	46c4      	mov	ip, r8
 8000db6:	1a9b      	subs	r3, r3, r2
 8000db8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dbc:	fb0e 3312 	mls	r3, lr, r2, r3
 8000dc0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000dc4:	fb02 f404 	mul.w	r4, r2, r4
 8000dc8:	429c      	cmp	r4, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x144>
 8000dcc:	18fb      	adds	r3, r7, r3
 8000dce:	f102 30ff 	add.w	r0, r2, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x142>
 8000dd4:	429c      	cmp	r4, r3
 8000dd6:	f200 80ca 	bhi.w	8000f6e <__udivmoddi4+0x2d6>
 8000dda:	4602      	mov	r2, r0
 8000ddc:	1b1b      	subs	r3, r3, r4
 8000dde:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000de2:	e7a5      	b.n	8000d30 <__udivmoddi4+0x98>
 8000de4:	f1c1 0620 	rsb	r6, r1, #32
 8000de8:	408b      	lsls	r3, r1
 8000dea:	fa22 f706 	lsr.w	r7, r2, r6
 8000dee:	431f      	orrs	r7, r3
 8000df0:	fa0e f401 	lsl.w	r4, lr, r1
 8000df4:	fa20 f306 	lsr.w	r3, r0, r6
 8000df8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dfc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e00:	4323      	orrs	r3, r4
 8000e02:	fa00 f801 	lsl.w	r8, r0, r1
 8000e06:	fa1f fc87 	uxth.w	ip, r7
 8000e0a:	fbbe f0f9 	udiv	r0, lr, r9
 8000e0e:	0c1c      	lsrs	r4, r3, #16
 8000e10:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e14:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e18:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e1c:	45a6      	cmp	lr, r4
 8000e1e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e22:	d909      	bls.n	8000e38 <__udivmoddi4+0x1a0>
 8000e24:	193c      	adds	r4, r7, r4
 8000e26:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e2a:	f080 809c 	bcs.w	8000f66 <__udivmoddi4+0x2ce>
 8000e2e:	45a6      	cmp	lr, r4
 8000e30:	f240 8099 	bls.w	8000f66 <__udivmoddi4+0x2ce>
 8000e34:	3802      	subs	r0, #2
 8000e36:	443c      	add	r4, r7
 8000e38:	eba4 040e 	sub.w	r4, r4, lr
 8000e3c:	fa1f fe83 	uxth.w	lr, r3
 8000e40:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e44:	fb09 4413 	mls	r4, r9, r3, r4
 8000e48:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e4c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e50:	45a4      	cmp	ip, r4
 8000e52:	d908      	bls.n	8000e66 <__udivmoddi4+0x1ce>
 8000e54:	193c      	adds	r4, r7, r4
 8000e56:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e5a:	f080 8082 	bcs.w	8000f62 <__udivmoddi4+0x2ca>
 8000e5e:	45a4      	cmp	ip, r4
 8000e60:	d97f      	bls.n	8000f62 <__udivmoddi4+0x2ca>
 8000e62:	3b02      	subs	r3, #2
 8000e64:	443c      	add	r4, r7
 8000e66:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e6a:	eba4 040c 	sub.w	r4, r4, ip
 8000e6e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e72:	4564      	cmp	r4, ip
 8000e74:	4673      	mov	r3, lr
 8000e76:	46e1      	mov	r9, ip
 8000e78:	d362      	bcc.n	8000f40 <__udivmoddi4+0x2a8>
 8000e7a:	d05f      	beq.n	8000f3c <__udivmoddi4+0x2a4>
 8000e7c:	b15d      	cbz	r5, 8000e96 <__udivmoddi4+0x1fe>
 8000e7e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e82:	eb64 0409 	sbc.w	r4, r4, r9
 8000e86:	fa04 f606 	lsl.w	r6, r4, r6
 8000e8a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e8e:	431e      	orrs	r6, r3
 8000e90:	40cc      	lsrs	r4, r1
 8000e92:	e9c5 6400 	strd	r6, r4, [r5]
 8000e96:	2100      	movs	r1, #0
 8000e98:	e74f      	b.n	8000d3a <__udivmoddi4+0xa2>
 8000e9a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e9e:	0c01      	lsrs	r1, r0, #16
 8000ea0:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ea4:	b280      	uxth	r0, r0
 8000ea6:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000eaa:	463b      	mov	r3, r7
 8000eac:	4638      	mov	r0, r7
 8000eae:	463c      	mov	r4, r7
 8000eb0:	46b8      	mov	r8, r7
 8000eb2:	46be      	mov	lr, r7
 8000eb4:	2620      	movs	r6, #32
 8000eb6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eba:	eba2 0208 	sub.w	r2, r2, r8
 8000ebe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ec2:	e766      	b.n	8000d92 <__udivmoddi4+0xfa>
 8000ec4:	4601      	mov	r1, r0
 8000ec6:	e718      	b.n	8000cfa <__udivmoddi4+0x62>
 8000ec8:	4610      	mov	r0, r2
 8000eca:	e72c      	b.n	8000d26 <__udivmoddi4+0x8e>
 8000ecc:	f1c6 0220 	rsb	r2, r6, #32
 8000ed0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ed4:	40b7      	lsls	r7, r6
 8000ed6:	40b1      	lsls	r1, r6
 8000ed8:	fa20 f202 	lsr.w	r2, r0, r2
 8000edc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ee0:	430a      	orrs	r2, r1
 8000ee2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ee6:	b2bc      	uxth	r4, r7
 8000ee8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000eec:	0c11      	lsrs	r1, r2, #16
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb08 f904 	mul.w	r9, r8, r4
 8000ef6:	40b0      	lsls	r0, r6
 8000ef8:	4589      	cmp	r9, r1
 8000efa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000efe:	b280      	uxth	r0, r0
 8000f00:	d93e      	bls.n	8000f80 <__udivmoddi4+0x2e8>
 8000f02:	1879      	adds	r1, r7, r1
 8000f04:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f08:	d201      	bcs.n	8000f0e <__udivmoddi4+0x276>
 8000f0a:	4589      	cmp	r9, r1
 8000f0c:	d81f      	bhi.n	8000f4e <__udivmoddi4+0x2b6>
 8000f0e:	eba1 0109 	sub.w	r1, r1, r9
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fb09 f804 	mul.w	r8, r9, r4
 8000f1a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f1e:	b292      	uxth	r2, r2
 8000f20:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f24:	4542      	cmp	r2, r8
 8000f26:	d229      	bcs.n	8000f7c <__udivmoddi4+0x2e4>
 8000f28:	18ba      	adds	r2, r7, r2
 8000f2a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f2e:	d2c4      	bcs.n	8000eba <__udivmoddi4+0x222>
 8000f30:	4542      	cmp	r2, r8
 8000f32:	d2c2      	bcs.n	8000eba <__udivmoddi4+0x222>
 8000f34:	f1a9 0102 	sub.w	r1, r9, #2
 8000f38:	443a      	add	r2, r7
 8000f3a:	e7be      	b.n	8000eba <__udivmoddi4+0x222>
 8000f3c:	45f0      	cmp	r8, lr
 8000f3e:	d29d      	bcs.n	8000e7c <__udivmoddi4+0x1e4>
 8000f40:	ebbe 0302 	subs.w	r3, lr, r2
 8000f44:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f48:	3801      	subs	r0, #1
 8000f4a:	46e1      	mov	r9, ip
 8000f4c:	e796      	b.n	8000e7c <__udivmoddi4+0x1e4>
 8000f4e:	eba7 0909 	sub.w	r9, r7, r9
 8000f52:	4449      	add	r1, r9
 8000f54:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f58:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f5c:	fb09 f804 	mul.w	r8, r9, r4
 8000f60:	e7db      	b.n	8000f1a <__udivmoddi4+0x282>
 8000f62:	4673      	mov	r3, lr
 8000f64:	e77f      	b.n	8000e66 <__udivmoddi4+0x1ce>
 8000f66:	4650      	mov	r0, sl
 8000f68:	e766      	b.n	8000e38 <__udivmoddi4+0x1a0>
 8000f6a:	4608      	mov	r0, r1
 8000f6c:	e6fd      	b.n	8000d6a <__udivmoddi4+0xd2>
 8000f6e:	443b      	add	r3, r7
 8000f70:	3a02      	subs	r2, #2
 8000f72:	e733      	b.n	8000ddc <__udivmoddi4+0x144>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	443b      	add	r3, r7
 8000f7a:	e71c      	b.n	8000db6 <__udivmoddi4+0x11e>
 8000f7c:	4649      	mov	r1, r9
 8000f7e:	e79c      	b.n	8000eba <__udivmoddi4+0x222>
 8000f80:	eba1 0109 	sub.w	r1, r1, r9
 8000f84:	46c4      	mov	ip, r8
 8000f86:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f8a:	fb09 f804 	mul.w	r8, r9, r4
 8000f8e:	e7c4      	b.n	8000f1a <__udivmoddi4+0x282>

08000f90 <__aeabi_idiv0>:
 8000f90:	4770      	bx	lr
 8000f92:	bf00      	nop

08000f94 <Check_valid_Frame>:
//    uint8_t data[MAX_PAYLOAD];
//    uint8_t CRC_val;
//}__attribute__((packed)) CrsF_Frame;


bool Check_valid_Frame(CrsF_Frame *frame){
 8000f94:	b580      	push	{r7, lr}
 8000f96:	b084      	sub	sp, #16
 8000f98:	af00      	add	r7, sp, #0
 8000f9a:	6078      	str	r0, [r7, #4]
    if(frame->header != CRSF_HEADER){
 8000f9c:	687b      	ldr	r3, [r7, #4]
 8000f9e:	781b      	ldrb	r3, [r3, #0]
 8000fa0:	2bc8      	cmp	r3, #200	@ 0xc8
 8000fa2:	d001      	beq.n	8000fa8 <Check_valid_Frame+0x14>
//        CDC_Transmit_FS((uint8_t *)"Invalid header", 16);
        return false;
 8000fa4:	2300      	movs	r3, #0
 8000fa6:	e01d      	b.n	8000fe4 <Check_valid_Frame+0x50>
    }
    if(frame ->length <2 || frame ->length > (MAX_PAYLOAD+2)){
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	785b      	ldrb	r3, [r3, #1]
 8000fac:	2b01      	cmp	r3, #1
 8000fae:	d903      	bls.n	8000fb8 <Check_valid_Frame+0x24>
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	785b      	ldrb	r3, [r3, #1]
 8000fb4:	2b18      	cmp	r3, #24
 8000fb6:	d901      	bls.n	8000fbc <Check_valid_Frame+0x28>
//        CDC_Transmit_FS((uint8_t *)"Invalid length", 14);
        return false;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	e013      	b.n	8000fe4 <Check_valid_Frame+0x50>
    }
    uint8_t calCRC = getCRC8(&frame->type , (frame->length)-1);
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	1c9a      	adds	r2, r3, #2
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	785b      	ldrb	r3, [r3, #1]
 8000fc4:	3b01      	subs	r3, #1
 8000fc6:	b2db      	uxtb	r3, r3
 8000fc8:	4619      	mov	r1, r3
 8000fca:	4610      	mov	r0, r2
 8000fcc:	f000 f97a 	bl	80012c4 <getCRC8>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	73fb      	strb	r3, [r7, #15]
    if(calCRC != frame->CRC_val){
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	7e5b      	ldrb	r3, [r3, #25]
 8000fd8:	7bfa      	ldrb	r2, [r7, #15]
 8000fda:	429a      	cmp	r2, r3
 8000fdc:	d001      	beq.n	8000fe2 <Check_valid_Frame+0x4e>
//        CDC_Transmit_FS((uint8_t *)"Invalid CRC", 12);
        return false;
 8000fde:	2300      	movs	r3, #0
 8000fe0:	e000      	b.n	8000fe4 <Check_valid_Frame+0x50>
    }
    return true;
 8000fe2:	2301      	movs	r3, #1
}
 8000fe4:	4618      	mov	r0, r3
 8000fe6:	3710      	adds	r7, #16
 8000fe8:	46bd      	mov	sp, r7
 8000fea:	bd80      	pop	{r7, pc}

08000fec <Payload_CRsF>:
    }
    frame->CRC_val = getCRC8(&frame->type, (frame->length)-1);
}

//X l payload vi 16 knh iu khin
void Payload_CRsF(uint8_t* data){
 8000fec:	b480      	push	{r7}
 8000fee:	b083      	sub	sp, #12
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	6078      	str	r0, [r7, #4]
    CRsFChannel[0] = ((data[0]    | data[1] <<8)                     & 0x07FF);
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	781b      	ldrb	r3, [r3, #0]
 8000ff8:	b21a      	sxth	r2, r3
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	3301      	adds	r3, #1
 8000ffe:	781b      	ldrb	r3, [r3, #0]
 8001000:	b21b      	sxth	r3, r3
 8001002:	021b      	lsls	r3, r3, #8
 8001004:	b21b      	sxth	r3, r3
 8001006:	4313      	orrs	r3, r2
 8001008:	b21b      	sxth	r3, r3
 800100a:	b29b      	uxth	r3, r3
 800100c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001010:	b29a      	uxth	r2, r3
 8001012:	4b9a      	ldr	r3, [pc, #616]	@ (800127c <Payload_CRsF+0x290>)
 8001014:	801a      	strh	r2, [r3, #0]
    CRsFChannel[1] = ((data[1] >>3 | data[2] <<5)                     & 0x07FF);
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	3301      	adds	r3, #1
 800101a:	781b      	ldrb	r3, [r3, #0]
 800101c:	08db      	lsrs	r3, r3, #3
 800101e:	b2db      	uxtb	r3, r3
 8001020:	b21a      	sxth	r2, r3
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	3302      	adds	r3, #2
 8001026:	781b      	ldrb	r3, [r3, #0]
 8001028:	b21b      	sxth	r3, r3
 800102a:	015b      	lsls	r3, r3, #5
 800102c:	b21b      	sxth	r3, r3
 800102e:	4313      	orrs	r3, r2
 8001030:	b21b      	sxth	r3, r3
 8001032:	b29b      	uxth	r3, r3
 8001034:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001038:	b29a      	uxth	r2, r3
 800103a:	4b90      	ldr	r3, [pc, #576]	@ (800127c <Payload_CRsF+0x290>)
 800103c:	805a      	strh	r2, [r3, #2]
    CRsFChannel[2] = ((data[2] >>6 | data[3] <<2 | data[4]<<10)      & 0x07FF);
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	3302      	adds	r3, #2
 8001042:	781b      	ldrb	r3, [r3, #0]
 8001044:	099b      	lsrs	r3, r3, #6
 8001046:	b2db      	uxtb	r3, r3
 8001048:	b21a      	sxth	r2, r3
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	3303      	adds	r3, #3
 800104e:	781b      	ldrb	r3, [r3, #0]
 8001050:	b21b      	sxth	r3, r3
 8001052:	009b      	lsls	r3, r3, #2
 8001054:	b21b      	sxth	r3, r3
 8001056:	4313      	orrs	r3, r2
 8001058:	b21a      	sxth	r2, r3
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	3304      	adds	r3, #4
 800105e:	781b      	ldrb	r3, [r3, #0]
 8001060:	b21b      	sxth	r3, r3
 8001062:	029b      	lsls	r3, r3, #10
 8001064:	b21b      	sxth	r3, r3
 8001066:	4313      	orrs	r3, r2
 8001068:	b21b      	sxth	r3, r3
 800106a:	b29b      	uxth	r3, r3
 800106c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001070:	b29a      	uxth	r2, r3
 8001072:	4b82      	ldr	r3, [pc, #520]	@ (800127c <Payload_CRsF+0x290>)
 8001074:	809a      	strh	r2, [r3, #4]
    CRsFChannel[3] = ((data[4] >>1 | data[5] <<7)                     & 0x07FF);
 8001076:	687b      	ldr	r3, [r7, #4]
 8001078:	3304      	adds	r3, #4
 800107a:	781b      	ldrb	r3, [r3, #0]
 800107c:	085b      	lsrs	r3, r3, #1
 800107e:	b2db      	uxtb	r3, r3
 8001080:	b21a      	sxth	r2, r3
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	3305      	adds	r3, #5
 8001086:	781b      	ldrb	r3, [r3, #0]
 8001088:	b21b      	sxth	r3, r3
 800108a:	01db      	lsls	r3, r3, #7
 800108c:	b21b      	sxth	r3, r3
 800108e:	4313      	orrs	r3, r2
 8001090:	b21b      	sxth	r3, r3
 8001092:	b29b      	uxth	r3, r3
 8001094:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001098:	b29a      	uxth	r2, r3
 800109a:	4b78      	ldr	r3, [pc, #480]	@ (800127c <Payload_CRsF+0x290>)
 800109c:	80da      	strh	r2, [r3, #6]
    CRsFChannel[4] = ((data[5] >>4 | data[6] <<4)                     & 0x07FF);
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	3305      	adds	r3, #5
 80010a2:	781b      	ldrb	r3, [r3, #0]
 80010a4:	091b      	lsrs	r3, r3, #4
 80010a6:	b2db      	uxtb	r3, r3
 80010a8:	b21a      	sxth	r2, r3
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	3306      	adds	r3, #6
 80010ae:	781b      	ldrb	r3, [r3, #0]
 80010b0:	b21b      	sxth	r3, r3
 80010b2:	011b      	lsls	r3, r3, #4
 80010b4:	b21b      	sxth	r3, r3
 80010b6:	4313      	orrs	r3, r2
 80010b8:	b21b      	sxth	r3, r3
 80010ba:	b29b      	uxth	r3, r3
 80010bc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80010c0:	b29a      	uxth	r2, r3
 80010c2:	4b6e      	ldr	r3, [pc, #440]	@ (800127c <Payload_CRsF+0x290>)
 80010c4:	811a      	strh	r2, [r3, #8]
    CRsFChannel[5] = ((data[6] >>7 | data[7] <<1 | data[8]<<9)       & 0x07FF);
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	3306      	adds	r3, #6
 80010ca:	781b      	ldrb	r3, [r3, #0]
 80010cc:	09db      	lsrs	r3, r3, #7
 80010ce:	b2db      	uxtb	r3, r3
 80010d0:	b21a      	sxth	r2, r3
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	3307      	adds	r3, #7
 80010d6:	781b      	ldrb	r3, [r3, #0]
 80010d8:	b21b      	sxth	r3, r3
 80010da:	005b      	lsls	r3, r3, #1
 80010dc:	b21b      	sxth	r3, r3
 80010de:	4313      	orrs	r3, r2
 80010e0:	b21a      	sxth	r2, r3
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	3308      	adds	r3, #8
 80010e6:	781b      	ldrb	r3, [r3, #0]
 80010e8:	b21b      	sxth	r3, r3
 80010ea:	025b      	lsls	r3, r3, #9
 80010ec:	b21b      	sxth	r3, r3
 80010ee:	4313      	orrs	r3, r2
 80010f0:	b21b      	sxth	r3, r3
 80010f2:	b29b      	uxth	r3, r3
 80010f4:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80010f8:	b29a      	uxth	r2, r3
 80010fa:	4b60      	ldr	r3, [pc, #384]	@ (800127c <Payload_CRsF+0x290>)
 80010fc:	815a      	strh	r2, [r3, #10]
    CRsFChannel[6] = ((data[8] >>2 | data[9] <<6)                    & 0x07FF);
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	3308      	adds	r3, #8
 8001102:	781b      	ldrb	r3, [r3, #0]
 8001104:	089b      	lsrs	r3, r3, #2
 8001106:	b2db      	uxtb	r3, r3
 8001108:	b21a      	sxth	r2, r3
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	3309      	adds	r3, #9
 800110e:	781b      	ldrb	r3, [r3, #0]
 8001110:	b21b      	sxth	r3, r3
 8001112:	019b      	lsls	r3, r3, #6
 8001114:	b21b      	sxth	r3, r3
 8001116:	4313      	orrs	r3, r2
 8001118:	b21b      	sxth	r3, r3
 800111a:	b29b      	uxth	r3, r3
 800111c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001120:	b29a      	uxth	r2, r3
 8001122:	4b56      	ldr	r3, [pc, #344]	@ (800127c <Payload_CRsF+0x290>)
 8001124:	819a      	strh	r2, [r3, #12]
    CRsFChannel[7] = ((data[9] >>5 | data[10] <<3)                   & 0x07FF);
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	3309      	adds	r3, #9
 800112a:	781b      	ldrb	r3, [r3, #0]
 800112c:	095b      	lsrs	r3, r3, #5
 800112e:	b2db      	uxtb	r3, r3
 8001130:	b21a      	sxth	r2, r3
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	330a      	adds	r3, #10
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	b21b      	sxth	r3, r3
 800113a:	00db      	lsls	r3, r3, #3
 800113c:	b21b      	sxth	r3, r3
 800113e:	4313      	orrs	r3, r2
 8001140:	b21b      	sxth	r3, r3
 8001142:	b29b      	uxth	r3, r3
 8001144:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001148:	b29a      	uxth	r2, r3
 800114a:	4b4c      	ldr	r3, [pc, #304]	@ (800127c <Payload_CRsF+0x290>)
 800114c:	81da      	strh	r2, [r3, #14]
    CRsFChannel[8] = ((data[11]   | data[12] <<8)                    & 0x07FF);
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	330b      	adds	r3, #11
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	b21a      	sxth	r2, r3
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	330c      	adds	r3, #12
 800115a:	781b      	ldrb	r3, [r3, #0]
 800115c:	b21b      	sxth	r3, r3
 800115e:	021b      	lsls	r3, r3, #8
 8001160:	b21b      	sxth	r3, r3
 8001162:	4313      	orrs	r3, r2
 8001164:	b21b      	sxth	r3, r3
 8001166:	b29b      	uxth	r3, r3
 8001168:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800116c:	b29a      	uxth	r2, r3
 800116e:	4b43      	ldr	r3, [pc, #268]	@ (800127c <Payload_CRsF+0x290>)
 8001170:	821a      	strh	r2, [r3, #16]
    CRsFChannel[9] = ((data[12] >>3 | data[13] <<5)                  & 0x07FF);
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	330c      	adds	r3, #12
 8001176:	781b      	ldrb	r3, [r3, #0]
 8001178:	08db      	lsrs	r3, r3, #3
 800117a:	b2db      	uxtb	r3, r3
 800117c:	b21a      	sxth	r2, r3
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	330d      	adds	r3, #13
 8001182:	781b      	ldrb	r3, [r3, #0]
 8001184:	b21b      	sxth	r3, r3
 8001186:	015b      	lsls	r3, r3, #5
 8001188:	b21b      	sxth	r3, r3
 800118a:	4313      	orrs	r3, r2
 800118c:	b21b      	sxth	r3, r3
 800118e:	b29b      	uxth	r3, r3
 8001190:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001194:	b29a      	uxth	r2, r3
 8001196:	4b39      	ldr	r3, [pc, #228]	@ (800127c <Payload_CRsF+0x290>)
 8001198:	825a      	strh	r2, [r3, #18]
    CRsFChannel[10] = ((data[13] >>6 | data[14] <<2 | data[15] <<10) & 0x07FF);
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	330d      	adds	r3, #13
 800119e:	781b      	ldrb	r3, [r3, #0]
 80011a0:	099b      	lsrs	r3, r3, #6
 80011a2:	b2db      	uxtb	r3, r3
 80011a4:	b21a      	sxth	r2, r3
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	330e      	adds	r3, #14
 80011aa:	781b      	ldrb	r3, [r3, #0]
 80011ac:	b21b      	sxth	r3, r3
 80011ae:	009b      	lsls	r3, r3, #2
 80011b0:	b21b      	sxth	r3, r3
 80011b2:	4313      	orrs	r3, r2
 80011b4:	b21a      	sxth	r2, r3
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	330f      	adds	r3, #15
 80011ba:	781b      	ldrb	r3, [r3, #0]
 80011bc:	b21b      	sxth	r3, r3
 80011be:	029b      	lsls	r3, r3, #10
 80011c0:	b21b      	sxth	r3, r3
 80011c2:	4313      	orrs	r3, r2
 80011c4:	b21b      	sxth	r3, r3
 80011c6:	b29b      	uxth	r3, r3
 80011c8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80011cc:	b29a      	uxth	r2, r3
 80011ce:	4b2b      	ldr	r3, [pc, #172]	@ (800127c <Payload_CRsF+0x290>)
 80011d0:	829a      	strh	r2, [r3, #20]
    CRsFChannel[11] = ((data[15] >>1 | data[16] <<7)                 & 0x07FF);
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	330f      	adds	r3, #15
 80011d6:	781b      	ldrb	r3, [r3, #0]
 80011d8:	085b      	lsrs	r3, r3, #1
 80011da:	b2db      	uxtb	r3, r3
 80011dc:	b21a      	sxth	r2, r3
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	3310      	adds	r3, #16
 80011e2:	781b      	ldrb	r3, [r3, #0]
 80011e4:	b21b      	sxth	r3, r3
 80011e6:	01db      	lsls	r3, r3, #7
 80011e8:	b21b      	sxth	r3, r3
 80011ea:	4313      	orrs	r3, r2
 80011ec:	b21b      	sxth	r3, r3
 80011ee:	b29b      	uxth	r3, r3
 80011f0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80011f4:	b29a      	uxth	r2, r3
 80011f6:	4b21      	ldr	r3, [pc, #132]	@ (800127c <Payload_CRsF+0x290>)
 80011f8:	82da      	strh	r2, [r3, #22]
    CRsFChannel[12] = ((data[16] >>4 | data[17] <<4)                 & 0x07FF);
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	3310      	adds	r3, #16
 80011fe:	781b      	ldrb	r3, [r3, #0]
 8001200:	091b      	lsrs	r3, r3, #4
 8001202:	b2db      	uxtb	r3, r3
 8001204:	b21a      	sxth	r2, r3
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	3311      	adds	r3, #17
 800120a:	781b      	ldrb	r3, [r3, #0]
 800120c:	b21b      	sxth	r3, r3
 800120e:	011b      	lsls	r3, r3, #4
 8001210:	b21b      	sxth	r3, r3
 8001212:	4313      	orrs	r3, r2
 8001214:	b21b      	sxth	r3, r3
 8001216:	b29b      	uxth	r3, r3
 8001218:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800121c:	b29a      	uxth	r2, r3
 800121e:	4b17      	ldr	r3, [pc, #92]	@ (800127c <Payload_CRsF+0x290>)
 8001220:	831a      	strh	r2, [r3, #24]
    CRsFChannel[13] = ((data[17] >>7 | data[18] <<1 | data[19] <<9)  & 0x07FF);
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	3311      	adds	r3, #17
 8001226:	781b      	ldrb	r3, [r3, #0]
 8001228:	09db      	lsrs	r3, r3, #7
 800122a:	b2db      	uxtb	r3, r3
 800122c:	b21a      	sxth	r2, r3
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	3312      	adds	r3, #18
 8001232:	781b      	ldrb	r3, [r3, #0]
 8001234:	b21b      	sxth	r3, r3
 8001236:	005b      	lsls	r3, r3, #1
 8001238:	b21b      	sxth	r3, r3
 800123a:	4313      	orrs	r3, r2
 800123c:	b21a      	sxth	r2, r3
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	3313      	adds	r3, #19
 8001242:	781b      	ldrb	r3, [r3, #0]
 8001244:	b21b      	sxth	r3, r3
 8001246:	025b      	lsls	r3, r3, #9
 8001248:	b21b      	sxth	r3, r3
 800124a:	4313      	orrs	r3, r2
 800124c:	b21b      	sxth	r3, r3
 800124e:	b29b      	uxth	r3, r3
 8001250:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001254:	b29a      	uxth	r2, r3
 8001256:	4b09      	ldr	r3, [pc, #36]	@ (800127c <Payload_CRsF+0x290>)
 8001258:	835a      	strh	r2, [r3, #26]
    CRsFChannel[14] = ((data[19] >>2 | data[20] <<6)                 & 0x07FF);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	3313      	adds	r3, #19
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	089b      	lsrs	r3, r3, #2
 8001262:	b2db      	uxtb	r3, r3
 8001264:	b21a      	sxth	r2, r3
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	3314      	adds	r3, #20
 800126a:	781b      	ldrb	r3, [r3, #0]
 800126c:	b21b      	sxth	r3, r3
 800126e:	019b      	lsls	r3, r3, #6
 8001270:	b21b      	sxth	r3, r3
 8001272:	4313      	orrs	r3, r2
 8001274:	b21b      	sxth	r3, r3
 8001276:	b29b      	uxth	r3, r3
 8001278:	e002      	b.n	8001280 <Payload_CRsF+0x294>
 800127a:	bf00      	nop
 800127c:	200002e8 	.word	0x200002e8
 8001280:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001284:	b29a      	uxth	r2, r3
 8001286:	4b0e      	ldr	r3, [pc, #56]	@ (80012c0 <Payload_CRsF+0x2d4>)
 8001288:	839a      	strh	r2, [r3, #28]
    CRsFChannel[15] = ((data[20] >>5 | data[21] <<3)                 & 0x07FF);
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	3314      	adds	r3, #20
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	095b      	lsrs	r3, r3, #5
 8001292:	b2db      	uxtb	r3, r3
 8001294:	b21a      	sxth	r2, r3
 8001296:	687b      	ldr	r3, [r7, #4]
 8001298:	3315      	adds	r3, #21
 800129a:	781b      	ldrb	r3, [r3, #0]
 800129c:	b21b      	sxth	r3, r3
 800129e:	00db      	lsls	r3, r3, #3
 80012a0:	b21b      	sxth	r3, r3
 80012a2:	4313      	orrs	r3, r2
 80012a4:	b21b      	sxth	r3, r3
 80012a6:	b29b      	uxth	r3, r3
 80012a8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80012ac:	b29a      	uxth	r2, r3
 80012ae:	4b04      	ldr	r3, [pc, #16]	@ (80012c0 <Payload_CRsF+0x2d4>)
 80012b0:	83da      	strh	r2, [r3, #30]
}
 80012b2:	bf00      	nop
 80012b4:	370c      	adds	r7, #12
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr
 80012be:	bf00      	nop
 80012c0:	200002e8 	.word	0x200002e8

080012c4 <getCRC8>:

//CRC8
 uint8_t getCRC8(uint8_t *buf, uint8_t size)
{
 80012c4:	b480      	push	{r7}
 80012c6:	b087      	sub	sp, #28
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
 80012cc:	460b      	mov	r3, r1
 80012ce:	70fb      	strb	r3, [r7, #3]
    uint8_t crc8 = 0x00;
 80012d0:	2300      	movs	r3, #0
 80012d2:	75fb      	strb	r3, [r7, #23]
    for (int i = 0; i < size; i++)
 80012d4:	2300      	movs	r3, #0
 80012d6:	613b      	str	r3, [r7, #16]
 80012d8:	e022      	b.n	8001320 <getCRC8+0x5c>
    {
        crc8 ^= buf[i];
 80012da:	693b      	ldr	r3, [r7, #16]
 80012dc:	687a      	ldr	r2, [r7, #4]
 80012de:	4413      	add	r3, r2
 80012e0:	781a      	ldrb	r2, [r3, #0]
 80012e2:	7dfb      	ldrb	r3, [r7, #23]
 80012e4:	4053      	eors	r3, r2
 80012e6:	75fb      	strb	r3, [r7, #23]

        for (int j = 0; j < 8; j++)
 80012e8:	2300      	movs	r3, #0
 80012ea:	60fb      	str	r3, [r7, #12]
 80012ec:	e012      	b.n	8001314 <getCRC8+0x50>
        {
            if (crc8 & 0x80)
 80012ee:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	da08      	bge.n	8001308 <getCRC8+0x44>
            {
                crc8 <<= 1;
 80012f6:	7dfb      	ldrb	r3, [r7, #23]
 80012f8:	005b      	lsls	r3, r3, #1
 80012fa:	75fb      	strb	r3, [r7, #23]
                crc8 ^= CRSF_CRC_POLY;
 80012fc:	7dfb      	ldrb	r3, [r7, #23]
 80012fe:	f083 032a 	eor.w	r3, r3, #42	@ 0x2a
 8001302:	43db      	mvns	r3, r3
 8001304:	75fb      	strb	r3, [r7, #23]
 8001306:	e002      	b.n	800130e <getCRC8+0x4a>
            }
            else
            {
                crc8 <<= 1;
 8001308:	7dfb      	ldrb	r3, [r7, #23]
 800130a:	005b      	lsls	r3, r3, #1
 800130c:	75fb      	strb	r3, [r7, #23]
        for (int j = 0; j < 8; j++)
 800130e:	68fb      	ldr	r3, [r7, #12]
 8001310:	3301      	adds	r3, #1
 8001312:	60fb      	str	r3, [r7, #12]
 8001314:	68fb      	ldr	r3, [r7, #12]
 8001316:	2b07      	cmp	r3, #7
 8001318:	dde9      	ble.n	80012ee <getCRC8+0x2a>
    for (int i = 0; i < size; i++)
 800131a:	693b      	ldr	r3, [r7, #16]
 800131c:	3301      	adds	r3, #1
 800131e:	613b      	str	r3, [r7, #16]
 8001320:	78fb      	ldrb	r3, [r7, #3]
 8001322:	693a      	ldr	r2, [r7, #16]
 8001324:	429a      	cmp	r2, r3
 8001326:	dbd8      	blt.n	80012da <getCRC8+0x16>
            }
        }
    }
    return crc8;
 8001328:	7dfb      	ldrb	r3, [r7, #23]
}
 800132a:	4618      	mov	r0, r3
 800132c:	371c      	adds	r7, #28
 800132e:	46bd      	mov	sp, r7
 8001330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001334:	4770      	bx	lr
	...

08001338 <Check_Status>:
//    Wait_CRC,
//}CRsF_Status;



bool Check_Status(uint8_t byte , CrsF_Frame* frame){
 8001338:	b580      	push	{r7, lr}
 800133a:	b082      	sub	sp, #8
 800133c:	af00      	add	r7, sp, #0
 800133e:	4603      	mov	r3, r0
 8001340:	6039      	str	r1, [r7, #0]
 8001342:	71fb      	strb	r3, [r7, #7]
    switch(status){
 8001344:	4b3c      	ldr	r3, [pc, #240]	@ (8001438 <Check_Status+0x100>)
 8001346:	781b      	ldrb	r3, [r3, #0]
 8001348:	2b04      	cmp	r3, #4
 800134a:	d86f      	bhi.n	800142c <Check_Status+0xf4>
 800134c:	a201      	add	r2, pc, #4	@ (adr r2, 8001354 <Check_Status+0x1c>)
 800134e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001352:	bf00      	nop
 8001354:	08001369 	.word	0x08001369
 8001358:	08001383 	.word	0x08001383
 800135c:	080013b1 	.word	0x080013b1
 8001360:	080013d5 	.word	0x080013d5
 8001364:	08001401 	.word	0x08001401
        case Wait_Header:
            if(byte == CRSF_HEADER){
 8001368:	79fb      	ldrb	r3, [r7, #7]
 800136a:	2bc8      	cmp	r3, #200	@ 0xc8
 800136c:	d15b      	bne.n	8001426 <Check_Status+0xee>
                frame_buff[0] = byte;
 800136e:	4a33      	ldr	r2, [pc, #204]	@ (800143c <Check_Status+0x104>)
 8001370:	79fb      	ldrb	r3, [r7, #7]
 8001372:	7013      	strb	r3, [r2, #0]
                frame_index = 1;
 8001374:	4b32      	ldr	r3, [pc, #200]	@ (8001440 <Check_Status+0x108>)
 8001376:	2201      	movs	r2, #1
 8001378:	701a      	strb	r2, [r3, #0]
                status = Wait_Length;
 800137a:	4b2f      	ldr	r3, [pc, #188]	@ (8001438 <Check_Status+0x100>)
 800137c:	2201      	movs	r2, #1
 800137e:	701a      	strb	r2, [r3, #0]
            }
            break;
 8001380:	e051      	b.n	8001426 <Check_Status+0xee>

        case Wait_Length:
            if(byte >=2 && byte <= (MAX_PAYLOAD+2)){
 8001382:	79fb      	ldrb	r3, [r7, #7]
 8001384:	2b01      	cmp	r3, #1
 8001386:	d90f      	bls.n	80013a8 <Check_Status+0x70>
 8001388:	79fb      	ldrb	r3, [r7, #7]
 800138a:	2b18      	cmp	r3, #24
 800138c:	d80c      	bhi.n	80013a8 <Check_Status+0x70>
                frame_buff[1] = byte;
 800138e:	4a2b      	ldr	r2, [pc, #172]	@ (800143c <Check_Status+0x104>)
 8001390:	79fb      	ldrb	r3, [r7, #7]
 8001392:	7053      	strb	r3, [r2, #1]
                expected_length = byte;
 8001394:	4a2b      	ldr	r2, [pc, #172]	@ (8001444 <Check_Status+0x10c>)
 8001396:	79fb      	ldrb	r3, [r7, #7]
 8001398:	7013      	strb	r3, [r2, #0]
                frame_index = 2;
 800139a:	4b29      	ldr	r3, [pc, #164]	@ (8001440 <Check_Status+0x108>)
 800139c:	2202      	movs	r2, #2
 800139e:	701a      	strb	r2, [r3, #0]
                status = Wait_Type;
 80013a0:	4b25      	ldr	r3, [pc, #148]	@ (8001438 <Check_Status+0x100>)
 80013a2:	2202      	movs	r2, #2
 80013a4:	701a      	strb	r2, [r3, #0]
            }else{
                status = Wait_Header;
            }
            break;
 80013a6:	e041      	b.n	800142c <Check_Status+0xf4>
                status = Wait_Header;
 80013a8:	4b23      	ldr	r3, [pc, #140]	@ (8001438 <Check_Status+0x100>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	701a      	strb	r2, [r3, #0]
            break;
 80013ae:	e03d      	b.n	800142c <Check_Status+0xf4>

        case Wait_Type:
            frame_buff[2] = byte;
 80013b0:	4a22      	ldr	r2, [pc, #136]	@ (800143c <Check_Status+0x104>)
 80013b2:	79fb      	ldrb	r3, [r7, #7]
 80013b4:	7093      	strb	r3, [r2, #2]
            frame_index = 3;
 80013b6:	4b22      	ldr	r3, [pc, #136]	@ (8001440 <Check_Status+0x108>)
 80013b8:	2203      	movs	r2, #3
 80013ba:	701a      	strb	r2, [r3, #0]
            if(expected_length ==2){
 80013bc:	4b21      	ldr	r3, [pc, #132]	@ (8001444 <Check_Status+0x10c>)
 80013be:	781b      	ldrb	r3, [r3, #0]
 80013c0:	2b02      	cmp	r3, #2
 80013c2:	d103      	bne.n	80013cc <Check_Status+0x94>
                status = Wait_CRC;
 80013c4:	4b1c      	ldr	r3, [pc, #112]	@ (8001438 <Check_Status+0x100>)
 80013c6:	2204      	movs	r2, #4
 80013c8:	701a      	strb	r2, [r3, #0]
            }else{
                status = Wait_PayLoad;
            }
            break;
 80013ca:	e02f      	b.n	800142c <Check_Status+0xf4>
                status = Wait_PayLoad;
 80013cc:	4b1a      	ldr	r3, [pc, #104]	@ (8001438 <Check_Status+0x100>)
 80013ce:	2203      	movs	r2, #3
 80013d0:	701a      	strb	r2, [r3, #0]
            break;
 80013d2:	e02b      	b.n	800142c <Check_Status+0xf4>

        case Wait_PayLoad:
            frame_buff[frame_index] = byte;
 80013d4:	4b1a      	ldr	r3, [pc, #104]	@ (8001440 <Check_Status+0x108>)
 80013d6:	781b      	ldrb	r3, [r3, #0]
 80013d8:	4619      	mov	r1, r3
 80013da:	4a18      	ldr	r2, [pc, #96]	@ (800143c <Check_Status+0x104>)
 80013dc:	79fb      	ldrb	r3, [r7, #7]
 80013de:	5453      	strb	r3, [r2, r1]
            frame_index++;
 80013e0:	4b17      	ldr	r3, [pc, #92]	@ (8001440 <Check_Status+0x108>)
 80013e2:	781b      	ldrb	r3, [r3, #0]
 80013e4:	3301      	adds	r3, #1
 80013e6:	b2da      	uxtb	r2, r3
 80013e8:	4b15      	ldr	r3, [pc, #84]	@ (8001440 <Check_Status+0x108>)
 80013ea:	701a      	strb	r2, [r3, #0]
            if(frame_index >= (expected_length + 1)){
 80013ec:	4b15      	ldr	r3, [pc, #84]	@ (8001444 <Check_Status+0x10c>)
 80013ee:	781a      	ldrb	r2, [r3, #0]
 80013f0:	4b13      	ldr	r3, [pc, #76]	@ (8001440 <Check_Status+0x108>)
 80013f2:	781b      	ldrb	r3, [r3, #0]
 80013f4:	429a      	cmp	r2, r3
 80013f6:	d218      	bcs.n	800142a <Check_Status+0xf2>
                status = Wait_CRC;
 80013f8:	4b0f      	ldr	r3, [pc, #60]	@ (8001438 <Check_Status+0x100>)
 80013fa:	2204      	movs	r2, #4
 80013fc:	701a      	strb	r2, [r3, #0]
            }
            break;
 80013fe:	e014      	b.n	800142a <Check_Status+0xf2>

        case Wait_CRC:
            frame_buff[frame_index] = byte;
 8001400:	4b0f      	ldr	r3, [pc, #60]	@ (8001440 <Check_Status+0x108>)
 8001402:	781b      	ldrb	r3, [r3, #0]
 8001404:	4619      	mov	r1, r3
 8001406:	4a0d      	ldr	r2, [pc, #52]	@ (800143c <Check_Status+0x104>)
 8001408:	79fb      	ldrb	r3, [r7, #7]
 800140a:	5453      	strb	r3, [r2, r1]
            memcpy(frame, frame_buff, (frame_index+1));
 800140c:	4b0c      	ldr	r3, [pc, #48]	@ (8001440 <Check_Status+0x108>)
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	3301      	adds	r3, #1
 8001412:	461a      	mov	r2, r3
 8001414:	4909      	ldr	r1, [pc, #36]	@ (800143c <Check_Status+0x104>)
 8001416:	6838      	ldr	r0, [r7, #0]
 8001418:	f00f f9b5 	bl	8010786 <memcpy>
            status = Wait_Header;
 800141c:	4b06      	ldr	r3, [pc, #24]	@ (8001438 <Check_Status+0x100>)
 800141e:	2200      	movs	r2, #0
 8001420:	701a      	strb	r2, [r3, #0]
            return true;
 8001422:	2301      	movs	r3, #1
 8001424:	e003      	b.n	800142e <Check_Status+0xf6>
            break;
 8001426:	bf00      	nop
 8001428:	e000      	b.n	800142c <Check_Status+0xf4>
            break;
 800142a:	bf00      	nop
            break;
    }
    return false;
 800142c:	2300      	movs	r3, #0
}
 800142e:	4618      	mov	r0, r3
 8001430:	3708      	adds	r7, #8
 8001432:	46bd      	mov	sp, r7
 8001434:	bd80      	pop	{r7, pc}
 8001436:	bf00      	nop
 8001438:	2000032e 	.word	0x2000032e
 800143c:	20000330 	.word	0x20000330
 8001440:	2000034a 	.word	0x2000034a
 8001444:	2000034b 	.word	0x2000034b

08001448 <map_float>:
float map_float(float x, float in_min, float in_max, float out_min, float out_max) {
 8001448:	b480      	push	{r7}
 800144a:	b087      	sub	sp, #28
 800144c:	af00      	add	r7, sp, #0
 800144e:	ed87 0a05 	vstr	s0, [r7, #20]
 8001452:	edc7 0a04 	vstr	s1, [r7, #16]
 8001456:	ed87 1a03 	vstr	s2, [r7, #12]
 800145a:	edc7 1a02 	vstr	s3, [r7, #8]
 800145e:	ed87 2a01 	vstr	s4, [r7, #4]
    return (x - in_min) * (out_max - out_min) / (in_max - in_min) + out_min;
 8001462:	ed97 7a05 	vldr	s14, [r7, #20]
 8001466:	edd7 7a04 	vldr	s15, [r7, #16]
 800146a:	ee37 7a67 	vsub.f32	s14, s14, s15
 800146e:	edd7 6a01 	vldr	s13, [r7, #4]
 8001472:	edd7 7a02 	vldr	s15, [r7, #8]
 8001476:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800147a:	ee67 6a27 	vmul.f32	s13, s14, s15
 800147e:	ed97 7a03 	vldr	s14, [r7, #12]
 8001482:	edd7 7a04 	vldr	s15, [r7, #16]
 8001486:	ee77 7a67 	vsub.f32	s15, s14, s15
 800148a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800148e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001492:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 8001496:	eeb0 0a67 	vmov.f32	s0, s15
 800149a:	371c      	adds	r7, #28
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr

080014a4 <CRsF_Process>:
void CRsF_Process(CrsF_Frame*frame){
 80014a4:	b580      	push	{r7, lr}
 80014a6:	b084      	sub	sp, #16
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
    if(frame == NULL){
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	f000 80ad 	beq.w	800160e <CRsF_Process+0x16a>
//        CDC_Transmit_FS((uint8_t*)"Frame NULL", 10);
        return;
    }

    if(!Check_valid_Frame(frame)){
 80014b4:	6878      	ldr	r0, [r7, #4]
 80014b6:	f7ff fd6d 	bl	8000f94 <Check_valid_Frame>
 80014ba:	4603      	mov	r3, r0
 80014bc:	f083 0301 	eor.w	r3, r3, #1
 80014c0:	b2db      	uxtb	r3, r3
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	f040 80a5 	bne.w	8001612 <CRsF_Process+0x16e>
//        CDC_Transmit_FS((uint8_t*)"Frame Invalid", 12);
        return;
    }

    uint8_t total_length = frame->length + 2;
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	785b      	ldrb	r3, [r3, #1]
 80014cc:	3302      	adds	r3, #2
 80014ce:	72fb      	strb	r3, [r7, #11]
    if(total_length > MAX_FRAME_SIZE){
 80014d0:	7afb      	ldrb	r3, [r7, #11]
 80014d2:	2b1a      	cmp	r3, #26
 80014d4:	f200 809f 	bhi.w	8001616 <CRsF_Process+0x172>
//        CDC_Transmit_FS((uint8_t*)"Frame too long", 14);
        return;
    }

    Data_Frame[0] = frame->header;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	781a      	ldrb	r2, [r3, #0]
 80014dc:	4b50      	ldr	r3, [pc, #320]	@ (8001620 <CRsF_Process+0x17c>)
 80014de:	701a      	strb	r2, [r3, #0]
    Data_Frame[1] = frame->length;
 80014e0:	687b      	ldr	r3, [r7, #4]
 80014e2:	785a      	ldrb	r2, [r3, #1]
 80014e4:	4b4e      	ldr	r3, [pc, #312]	@ (8001620 <CRsF_Process+0x17c>)
 80014e6:	705a      	strb	r2, [r3, #1]
    Data_Frame[2] = frame->type;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	789a      	ldrb	r2, [r3, #2]
 80014ec:	4b4c      	ldr	r3, [pc, #304]	@ (8001620 <CRsF_Process+0x17c>)
 80014ee:	709a      	strb	r2, [r3, #2]
    uint8_t payload_length = frame->length - 2;
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	785b      	ldrb	r3, [r3, #1]
 80014f4:	3b02      	subs	r3, #2
 80014f6:	72bb      	strb	r3, [r7, #10]
    for(int i = 0 ; i<payload_length ; i++){
 80014f8:	2300      	movs	r3, #0
 80014fa:	60fb      	str	r3, [r7, #12]
 80014fc:	e00b      	b.n	8001516 <CRsF_Process+0x72>
        Data_Frame[i+3] = frame->data[i];
 80014fe:	68fb      	ldr	r3, [r7, #12]
 8001500:	3303      	adds	r3, #3
 8001502:	6879      	ldr	r1, [r7, #4]
 8001504:	68fa      	ldr	r2, [r7, #12]
 8001506:	440a      	add	r2, r1
 8001508:	3203      	adds	r2, #3
 800150a:	7811      	ldrb	r1, [r2, #0]
 800150c:	4a44      	ldr	r2, [pc, #272]	@ (8001620 <CRsF_Process+0x17c>)
 800150e:	54d1      	strb	r1, [r2, r3]
    for(int i = 0 ; i<payload_length ; i++){
 8001510:	68fb      	ldr	r3, [r7, #12]
 8001512:	3301      	adds	r3, #1
 8001514:	60fb      	str	r3, [r7, #12]
 8001516:	7abb      	ldrb	r3, [r7, #10]
 8001518:	68fa      	ldr	r2, [r7, #12]
 800151a:	429a      	cmp	r2, r3
 800151c:	dbef      	blt.n	80014fe <CRsF_Process+0x5a>
    }
    Data_Frame[3+payload_length] = frame->CRC_val;
 800151e:	7abb      	ldrb	r3, [r7, #10]
 8001520:	3303      	adds	r3, #3
 8001522:	687a      	ldr	r2, [r7, #4]
 8001524:	7e51      	ldrb	r1, [r2, #25]
 8001526:	4a3e      	ldr	r2, [pc, #248]	@ (8001620 <CRsF_Process+0x17c>)
 8001528:	54d1      	strb	r1, [r2, r3]

    if(frame->type == RC_Channel && payload_length >= 22){
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	789b      	ldrb	r3, [r3, #2]
 800152e:	2b16      	cmp	r3, #22
 8001530:	d107      	bne.n	8001542 <CRsF_Process+0x9e>
 8001532:	7abb      	ldrb	r3, [r7, #10]
 8001534:	2b15      	cmp	r3, #21
 8001536:	d904      	bls.n	8001542 <CRsF_Process+0x9e>
        Payload_CRsF(frame->data);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	3303      	adds	r3, #3
 800153c:	4618      	mov	r0, r3
 800153e:	f7ff fd55 	bl	8000fec <Payload_CRsF>
//			CRsFChannel[CH_ROLL],
//			CRsFChannel[CH_PITCH],
//			CRsFChannel[CH_YAW],
//			CRsFChannel[CH_ARM]);
//    CDC_Transmit_FS((uint8_t*)logbuf, strlen(logbuf));
    ScaledControllerOutput[CH_THROTTLE] = map_float(CRsFChannel[CH_THROTTLE], 183, 1811, 0, 1600);
 8001542:	4b38      	ldr	r3, [pc, #224]	@ (8001624 <CRsF_Process+0x180>)
 8001544:	885b      	ldrh	r3, [r3, #2]
 8001546:	ee07 3a90 	vmov	s15, r3
 800154a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800154e:	ed9f 2a36 	vldr	s4, [pc, #216]	@ 8001628 <CRsF_Process+0x184>
 8001552:	eddf 1a36 	vldr	s3, [pc, #216]	@ 800162c <CRsF_Process+0x188>
 8001556:	ed9f 1a36 	vldr	s2, [pc, #216]	@ 8001630 <CRsF_Process+0x18c>
 800155a:	eddf 0a36 	vldr	s1, [pc, #216]	@ 8001634 <CRsF_Process+0x190>
 800155e:	eeb0 0a67 	vmov.f32	s0, s15
 8001562:	f7ff ff71 	bl	8001448 <map_float>
 8001566:	eef0 7a40 	vmov.f32	s15, s0
 800156a:	4b33      	ldr	r3, [pc, #204]	@ (8001638 <CRsF_Process+0x194>)
 800156c:	edc3 7a01 	vstr	s15, [r3, #4]
    ScaledControllerOutput[CH_ROLL] = map_float(CRsFChannel[CH_ROLL], 175, 1805, 1000, 2000);
 8001570:	4b2c      	ldr	r3, [pc, #176]	@ (8001624 <CRsF_Process+0x180>)
 8001572:	881b      	ldrh	r3, [r3, #0]
 8001574:	ee07 3a90 	vmov	s15, r3
 8001578:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800157c:	ed9f 2a2f 	vldr	s4, [pc, #188]	@ 800163c <CRsF_Process+0x198>
 8001580:	eddf 1a2f 	vldr	s3, [pc, #188]	@ 8001640 <CRsF_Process+0x19c>
 8001584:	ed9f 1a2f 	vldr	s2, [pc, #188]	@ 8001644 <CRsF_Process+0x1a0>
 8001588:	eddf 0a2f 	vldr	s1, [pc, #188]	@ 8001648 <CRsF_Process+0x1a4>
 800158c:	eeb0 0a67 	vmov.f32	s0, s15
 8001590:	f7ff ff5a 	bl	8001448 <map_float>
 8001594:	eef0 7a40 	vmov.f32	s15, s0
 8001598:	4b27      	ldr	r3, [pc, #156]	@ (8001638 <CRsF_Process+0x194>)
 800159a:	edc3 7a00 	vstr	s15, [r3]
    ScaledControllerOutput[CH_PITCH] = map_float(CRsFChannel[CH_PITCH], 174, 1811, 1000, 2000);
 800159e:	4b21      	ldr	r3, [pc, #132]	@ (8001624 <CRsF_Process+0x180>)
 80015a0:	889b      	ldrh	r3, [r3, #4]
 80015a2:	ee07 3a90 	vmov	s15, r3
 80015a6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015aa:	ed9f 2a24 	vldr	s4, [pc, #144]	@ 800163c <CRsF_Process+0x198>
 80015ae:	eddf 1a24 	vldr	s3, [pc, #144]	@ 8001640 <CRsF_Process+0x19c>
 80015b2:	ed9f 1a1f 	vldr	s2, [pc, #124]	@ 8001630 <CRsF_Process+0x18c>
 80015b6:	eddf 0a25 	vldr	s1, [pc, #148]	@ 800164c <CRsF_Process+0x1a8>
 80015ba:	eeb0 0a67 	vmov.f32	s0, s15
 80015be:	f7ff ff43 	bl	8001448 <map_float>
 80015c2:	eef0 7a40 	vmov.f32	s15, s0
 80015c6:	4b1c      	ldr	r3, [pc, #112]	@ (8001638 <CRsF_Process+0x194>)
 80015c8:	edc3 7a02 	vstr	s15, [r3, #8]
    ScaledControllerOutput[CH_YAW] = map_float(CRsFChannel[CH_YAW], 174, 1801, 1000, 2000);
 80015cc:	4b15      	ldr	r3, [pc, #84]	@ (8001624 <CRsF_Process+0x180>)
 80015ce:	88db      	ldrh	r3, [r3, #6]
 80015d0:	ee07 3a90 	vmov	s15, r3
 80015d4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015d8:	ed9f 2a18 	vldr	s4, [pc, #96]	@ 800163c <CRsF_Process+0x198>
 80015dc:	eddf 1a18 	vldr	s3, [pc, #96]	@ 8001640 <CRsF_Process+0x19c>
 80015e0:	ed9f 1a1b 	vldr	s2, [pc, #108]	@ 8001650 <CRsF_Process+0x1ac>
 80015e4:	eddf 0a19 	vldr	s1, [pc, #100]	@ 800164c <CRsF_Process+0x1a8>
 80015e8:	eeb0 0a67 	vmov.f32	s0, s15
 80015ec:	f7ff ff2c 	bl	8001448 <map_float>
 80015f0:	eef0 7a40 	vmov.f32	s15, s0
 80015f4:	4b10      	ldr	r3, [pc, #64]	@ (8001638 <CRsF_Process+0x194>)
 80015f6:	edc3 7a03 	vstr	s15, [r3, #12]
    ScaledControllerOutput[CH_ARM] = CRsFChannel[CH_ARM];
 80015fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001624 <CRsF_Process+0x180>)
 80015fc:	891b      	ldrh	r3, [r3, #8]
 80015fe:	ee07 3a90 	vmov	s15, r3
 8001602:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001606:	4b0c      	ldr	r3, [pc, #48]	@ (8001638 <CRsF_Process+0x194>)
 8001608:	edc3 7a04 	vstr	s15, [r3, #16]
 800160c:	e004      	b.n	8001618 <CRsF_Process+0x174>
        return;
 800160e:	bf00      	nop
 8001610:	e002      	b.n	8001618 <CRsF_Process+0x174>
        return;
 8001612:	bf00      	nop
 8001614:	e000      	b.n	8001618 <CRsF_Process+0x174>
        return;
 8001616:	bf00      	nop


}
 8001618:	3710      	adds	r7, #16
 800161a:	46bd      	mov	sp, r7
 800161c:	bd80      	pop	{r7, pc}
 800161e:	bf00      	nop
 8001620:	20000314 	.word	0x20000314
 8001624:	200002e8 	.word	0x200002e8
 8001628:	44c80000 	.word	0x44c80000
 800162c:	00000000 	.word	0x00000000
 8001630:	44e26000 	.word	0x44e26000
 8001634:	43370000 	.word	0x43370000
 8001638:	20000928 	.word	0x20000928
 800163c:	44fa0000 	.word	0x44fa0000
 8001640:	447a0000 	.word	0x447a0000
 8001644:	44e1a000 	.word	0x44e1a000
 8001648:	432f0000 	.word	0x432f0000
 800164c:	432e0000 	.word	0x432e0000
 8001650:	44e12000 	.word	0x44e12000

08001654 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001654:	b580      	push	{r7, lr}
 8001656:	b084      	sub	sp, #16
 8001658:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800165a:	463b      	mov	r3, r7
 800165c:	2200      	movs	r2, #0
 800165e:	601a      	str	r2, [r3, #0]
 8001660:	605a      	str	r2, [r3, #4]
 8001662:	609a      	str	r2, [r3, #8]
 8001664:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001666:	4b21      	ldr	r3, [pc, #132]	@ (80016ec <MX_ADC1_Init+0x98>)
 8001668:	4a21      	ldr	r2, [pc, #132]	@ (80016f0 <MX_ADC1_Init+0x9c>)
 800166a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800166c:	4b1f      	ldr	r3, [pc, #124]	@ (80016ec <MX_ADC1_Init+0x98>)
 800166e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001672:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001674:	4b1d      	ldr	r3, [pc, #116]	@ (80016ec <MX_ADC1_Init+0x98>)
 8001676:	2200      	movs	r2, #0
 8001678:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800167a:	4b1c      	ldr	r3, [pc, #112]	@ (80016ec <MX_ADC1_Init+0x98>)
 800167c:	2200      	movs	r2, #0
 800167e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001680:	4b1a      	ldr	r3, [pc, #104]	@ (80016ec <MX_ADC1_Init+0x98>)
 8001682:	2201      	movs	r2, #1
 8001684:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001686:	4b19      	ldr	r3, [pc, #100]	@ (80016ec <MX_ADC1_Init+0x98>)
 8001688:	2200      	movs	r2, #0
 800168a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800168e:	4b17      	ldr	r3, [pc, #92]	@ (80016ec <MX_ADC1_Init+0x98>)
 8001690:	2200      	movs	r2, #0
 8001692:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001694:	4b15      	ldr	r3, [pc, #84]	@ (80016ec <MX_ADC1_Init+0x98>)
 8001696:	4a17      	ldr	r2, [pc, #92]	@ (80016f4 <MX_ADC1_Init+0xa0>)
 8001698:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800169a:	4b14      	ldr	r3, [pc, #80]	@ (80016ec <MX_ADC1_Init+0x98>)
 800169c:	2200      	movs	r2, #0
 800169e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 80016a0:	4b12      	ldr	r3, [pc, #72]	@ (80016ec <MX_ADC1_Init+0x98>)
 80016a2:	2201      	movs	r2, #1
 80016a4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80016a6:	4b11      	ldr	r3, [pc, #68]	@ (80016ec <MX_ADC1_Init+0x98>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80016ae:	4b0f      	ldr	r3, [pc, #60]	@ (80016ec <MX_ADC1_Init+0x98>)
 80016b0:	2201      	movs	r2, #1
 80016b2:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80016b4:	480d      	ldr	r0, [pc, #52]	@ (80016ec <MX_ADC1_Init+0x98>)
 80016b6:	f003 fad7 	bl	8004c68 <HAL_ADC_Init>
 80016ba:	4603      	mov	r3, r0
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d001      	beq.n	80016c4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80016c0:	f001 fbb0 	bl	8002e24 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 80016c4:	230b      	movs	r3, #11
 80016c6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80016c8:	2301      	movs	r3, #1
 80016ca:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80016cc:	2300      	movs	r3, #0
 80016ce:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016d0:	463b      	mov	r3, r7
 80016d2:	4619      	mov	r1, r3
 80016d4:	4805      	ldr	r0, [pc, #20]	@ (80016ec <MX_ADC1_Init+0x98>)
 80016d6:	f003 fd4d 	bl	8005174 <HAL_ADC_ConfigChannel>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d001      	beq.n	80016e4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80016e0:	f001 fba0 	bl	8002e24 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80016e4:	bf00      	nop
 80016e6:	3710      	adds	r7, #16
 80016e8:	46bd      	mov	sp, r7
 80016ea:	bd80      	pop	{r7, pc}
 80016ec:	2000034c 	.word	0x2000034c
 80016f0:	40012000 	.word	0x40012000
 80016f4:	0f000001 	.word	0x0f000001

080016f8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80016f8:	b580      	push	{r7, lr}
 80016fa:	b08a      	sub	sp, #40	@ 0x28
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001700:	f107 0314 	add.w	r3, r7, #20
 8001704:	2200      	movs	r2, #0
 8001706:	601a      	str	r2, [r3, #0]
 8001708:	605a      	str	r2, [r3, #4]
 800170a:	609a      	str	r2, [r3, #8]
 800170c:	60da      	str	r2, [r3, #12]
 800170e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	681b      	ldr	r3, [r3, #0]
 8001714:	4a33      	ldr	r2, [pc, #204]	@ (80017e4 <HAL_ADC_MspInit+0xec>)
 8001716:	4293      	cmp	r3, r2
 8001718:	d15f      	bne.n	80017da <HAL_ADC_MspInit+0xe2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800171a:	2300      	movs	r3, #0
 800171c:	613b      	str	r3, [r7, #16]
 800171e:	4b32      	ldr	r3, [pc, #200]	@ (80017e8 <HAL_ADC_MspInit+0xf0>)
 8001720:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001722:	4a31      	ldr	r2, [pc, #196]	@ (80017e8 <HAL_ADC_MspInit+0xf0>)
 8001724:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001728:	6453      	str	r3, [r2, #68]	@ 0x44
 800172a:	4b2f      	ldr	r3, [pc, #188]	@ (80017e8 <HAL_ADC_MspInit+0xf0>)
 800172c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800172e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001732:	613b      	str	r3, [r7, #16]
 8001734:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001736:	2300      	movs	r3, #0
 8001738:	60fb      	str	r3, [r7, #12]
 800173a:	4b2b      	ldr	r3, [pc, #172]	@ (80017e8 <HAL_ADC_MspInit+0xf0>)
 800173c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800173e:	4a2a      	ldr	r2, [pc, #168]	@ (80017e8 <HAL_ADC_MspInit+0xf0>)
 8001740:	f043 0304 	orr.w	r3, r3, #4
 8001744:	6313      	str	r3, [r2, #48]	@ 0x30
 8001746:	4b28      	ldr	r3, [pc, #160]	@ (80017e8 <HAL_ADC_MspInit+0xf0>)
 8001748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800174a:	f003 0304 	and.w	r3, r3, #4
 800174e:	60fb      	str	r3, [r7, #12]
 8001750:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001752:	2302      	movs	r3, #2
 8001754:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001756:	2303      	movs	r3, #3
 8001758:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175a:	2300      	movs	r3, #0
 800175c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800175e:	f107 0314 	add.w	r3, r7, #20
 8001762:	4619      	mov	r1, r3
 8001764:	4821      	ldr	r0, [pc, #132]	@ (80017ec <HAL_ADC_MspInit+0xf4>)
 8001766:	f004 fcc3 	bl	80060f0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream4;
 800176a:	4b21      	ldr	r3, [pc, #132]	@ (80017f0 <HAL_ADC_MspInit+0xf8>)
 800176c:	4a21      	ldr	r2, [pc, #132]	@ (80017f4 <HAL_ADC_MspInit+0xfc>)
 800176e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001770:	4b1f      	ldr	r3, [pc, #124]	@ (80017f0 <HAL_ADC_MspInit+0xf8>)
 8001772:	2200      	movs	r2, #0
 8001774:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001776:	4b1e      	ldr	r3, [pc, #120]	@ (80017f0 <HAL_ADC_MspInit+0xf8>)
 8001778:	2200      	movs	r2, #0
 800177a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800177c:	4b1c      	ldr	r3, [pc, #112]	@ (80017f0 <HAL_ADC_MspInit+0xf8>)
 800177e:	2200      	movs	r2, #0
 8001780:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001782:	4b1b      	ldr	r3, [pc, #108]	@ (80017f0 <HAL_ADC_MspInit+0xf8>)
 8001784:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001788:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800178a:	4b19      	ldr	r3, [pc, #100]	@ (80017f0 <HAL_ADC_MspInit+0xf8>)
 800178c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001790:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001792:	4b17      	ldr	r3, [pc, #92]	@ (80017f0 <HAL_ADC_MspInit+0xf8>)
 8001794:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001798:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800179a:	4b15      	ldr	r3, [pc, #84]	@ (80017f0 <HAL_ADC_MspInit+0xf8>)
 800179c:	2200      	movs	r2, #0
 800179e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 80017a0:	4b13      	ldr	r3, [pc, #76]	@ (80017f0 <HAL_ADC_MspInit+0xf8>)
 80017a2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80017a6:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80017a8:	4b11      	ldr	r3, [pc, #68]	@ (80017f0 <HAL_ADC_MspInit+0xf8>)
 80017aa:	2200      	movs	r2, #0
 80017ac:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80017ae:	4810      	ldr	r0, [pc, #64]	@ (80017f0 <HAL_ADC_MspInit+0xf8>)
 80017b0:	f004 f89c 	bl	80058ec <HAL_DMA_Init>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d001      	beq.n	80017be <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 80017ba:	f001 fb33 	bl	8002e24 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	4a0b      	ldr	r2, [pc, #44]	@ (80017f0 <HAL_ADC_MspInit+0xf8>)
 80017c2:	639a      	str	r2, [r3, #56]	@ 0x38
 80017c4:	4a0a      	ldr	r2, [pc, #40]	@ (80017f0 <HAL_ADC_MspInit+0xf8>)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80017ca:	2200      	movs	r2, #0
 80017cc:	2100      	movs	r1, #0
 80017ce:	2012      	movs	r0, #18
 80017d0:	f004 f855 	bl	800587e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80017d4:	2012      	movs	r0, #18
 80017d6:	f004 f86e 	bl	80058b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80017da:	bf00      	nop
 80017dc:	3728      	adds	r7, #40	@ 0x28
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	40012000 	.word	0x40012000
 80017e8:	40023800 	.word	0x40023800
 80017ec:	40020800 	.word	0x40020800
 80017f0:	20000394 	.word	0x20000394
 80017f4:	40026470 	.word	0x40026470

080017f8 <Blackbox_EraseAll>:
 */


#include "blackbox.h"
void Blackbox_EraseAll(void)
{
 80017f8:	b580      	push	{r7, lr}
 80017fa:	b082      	sub	sp, #8
 80017fc:	af00      	add	r7, sp, #0
    uint32_t address;

    for (address = BLACKBOX_START_ADDR; address < BLACKBOX_END_ADDR; address += BLOCK_SIZE) {
 80017fe:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001802:	607b      	str	r3, [r7, #4]
 8001804:	e006      	b.n	8001814 <Blackbox_EraseAll+0x1c>
        W25Q_BlockErase(address);
 8001806:	6878      	ldr	r0, [r7, #4]
 8001808:	f003 f910 	bl	8004a2c <W25Q_BlockErase>
    for (address = BLACKBOX_START_ADDR; address < BLACKBOX_END_ADDR; address += BLOCK_SIZE) {
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8001812:	607b      	str	r3, [r7, #4]
 8001814:	687b      	ldr	r3, [r7, #4]
 8001816:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800181a:	d3f4      	bcc.n	8001806 <Blackbox_EraseAll+0xe>
    }
}
 800181c:	bf00      	nop
 800181e:	bf00      	nop
 8001820:	3708      	adds	r7, #8
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
	...

08001828 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001828:	b580      	push	{r7, lr}
 800182a:	b082      	sub	sp, #8
 800182c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 800182e:	2300      	movs	r3, #0
 8001830:	607b      	str	r3, [r7, #4]
 8001832:	4b33      	ldr	r3, [pc, #204]	@ (8001900 <MX_DMA_Init+0xd8>)
 8001834:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001836:	4a32      	ldr	r2, [pc, #200]	@ (8001900 <MX_DMA_Init+0xd8>)
 8001838:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800183c:	6313      	str	r3, [r2, #48]	@ 0x30
 800183e:	4b30      	ldr	r3, [pc, #192]	@ (8001900 <MX_DMA_Init+0xd8>)
 8001840:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001842:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001846:	607b      	str	r3, [r7, #4]
 8001848:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800184a:	2300      	movs	r3, #0
 800184c:	603b      	str	r3, [r7, #0]
 800184e:	4b2c      	ldr	r3, [pc, #176]	@ (8001900 <MX_DMA_Init+0xd8>)
 8001850:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001852:	4a2b      	ldr	r2, [pc, #172]	@ (8001900 <MX_DMA_Init+0xd8>)
 8001854:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001858:	6313      	str	r3, [r2, #48]	@ 0x30
 800185a:	4b29      	ldr	r3, [pc, #164]	@ (8001900 <MX_DMA_Init+0xd8>)
 800185c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800185e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001862:	603b      	str	r3, [r7, #0]
 8001864:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 1, 0);
 8001866:	2200      	movs	r2, #0
 8001868:	2101      	movs	r1, #1
 800186a:	200b      	movs	r0, #11
 800186c:	f004 f807 	bl	800587e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8001870:	200b      	movs	r0, #11
 8001872:	f004 f820 	bl	80058b6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 1, 0);
 8001876:	2200      	movs	r2, #0
 8001878:	2101      	movs	r1, #1
 800187a:	200c      	movs	r0, #12
 800187c:	f003 ffff 	bl	800587e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8001880:	200c      	movs	r0, #12
 8001882:	f004 f818 	bl	80058b6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 1, 0);
 8001886:	2200      	movs	r2, #0
 8001888:	2101      	movs	r1, #1
 800188a:	200d      	movs	r0, #13
 800188c:	f003 fff7 	bl	800587e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8001890:	200d      	movs	r0, #13
 8001892:	f004 f810 	bl	80058b6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8001896:	2200      	movs	r2, #0
 8001898:	2100      	movs	r1, #0
 800189a:	2010      	movs	r0, #16
 800189c:	f003 ffef 	bl	800587e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80018a0:	2010      	movs	r0, #16
 80018a2:	f004 f808 	bl	80058b6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream7_IRQn, 1, 0);
 80018a6:	2200      	movs	r2, #0
 80018a8:	2101      	movs	r1, #1
 80018aa:	202f      	movs	r0, #47	@ 0x2f
 80018ac:	f003 ffe7 	bl	800587e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream7_IRQn);
 80018b0:	202f      	movs	r0, #47	@ 0x2f
 80018b2:	f004 f800 	bl	80058b6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 1, 0);
 80018b6:	2200      	movs	r2, #0
 80018b8:	2101      	movs	r1, #1
 80018ba:	2038      	movs	r0, #56	@ 0x38
 80018bc:	f003 ffdf 	bl	800587e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80018c0:	2038      	movs	r0, #56	@ 0x38
 80018c2:	f003 fff8 	bl	80058b6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream1_IRQn, 0, 0);
 80018c6:	2200      	movs	r2, #0
 80018c8:	2100      	movs	r1, #0
 80018ca:	2039      	movs	r0, #57	@ 0x39
 80018cc:	f003 ffd7 	bl	800587e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream1_IRQn);
 80018d0:	2039      	movs	r0, #57	@ 0x39
 80018d2:	f003 fff0 	bl	80058b6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 1, 0);
 80018d6:	2200      	movs	r2, #0
 80018d8:	2101      	movs	r1, #1
 80018da:	203b      	movs	r0, #59	@ 0x3b
 80018dc:	f003 ffcf 	bl	800587e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80018e0:	203b      	movs	r0, #59	@ 0x3b
 80018e2:	f003 ffe8 	bl	80058b6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 0, 0);
 80018e6:	2200      	movs	r2, #0
 80018e8:	2100      	movs	r1, #0
 80018ea:	203c      	movs	r0, #60	@ 0x3c
 80018ec:	f003 ffc7 	bl	800587e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 80018f0:	203c      	movs	r0, #60	@ 0x3c
 80018f2:	f003 ffe0 	bl	80058b6 <HAL_NVIC_EnableIRQ>

}
 80018f6:	bf00      	nop
 80018f8:	3708      	adds	r7, #8
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bd80      	pop	{r7, pc}
 80018fe:	bf00      	nop
 8001900:	40023800 	.word	0x40023800

08001904 <Dshot_CalculateCRCandTelemtryBit>:
#include "dshot.h"



uint16_t Dshot_CalculateCRCandTelemtryBit(uint16_t value) {
 8001904:	b480      	push	{r7}
 8001906:	b083      	sub	sp, #12
 8001908:	af00      	add	r7, sp, #0
 800190a:	4603      	mov	r3, r0
 800190c:	80fb      	strh	r3, [r7, #6]
    value = value << 1;
 800190e:	88fb      	ldrh	r3, [r7, #6]
 8001910:	005b      	lsls	r3, r3, #1
 8001912:	80fb      	strh	r3, [r7, #6]
    return ((value ^ (value >> 4) ^ (value >> 8))) & 0x0F;
 8001914:	88fb      	ldrh	r3, [r7, #6]
 8001916:	091b      	lsrs	r3, r3, #4
 8001918:	b29a      	uxth	r2, r3
 800191a:	88fb      	ldrh	r3, [r7, #6]
 800191c:	4053      	eors	r3, r2
 800191e:	b29a      	uxth	r2, r3
 8001920:	88fb      	ldrh	r3, [r7, #6]
 8001922:	0a1b      	lsrs	r3, r3, #8
 8001924:	b29b      	uxth	r3, r3
 8001926:	4053      	eors	r3, r2
 8001928:	b29b      	uxth	r3, r3
 800192a:	f003 030f 	and.w	r3, r3, #15
 800192e:	b29b      	uxth	r3, r3
}
 8001930:	4618      	mov	r0, r3
 8001932:	370c      	adds	r7, #12
 8001934:	46bd      	mov	sp, r7
 8001936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193a:	4770      	bx	lr

0800193c <Dshot_GetDshotFrame>:

uint16_t Dshot_GetDshotFrame(uint16_t value) {
 800193c:	b590      	push	{r4, r7, lr}
 800193e:	b083      	sub	sp, #12
 8001940:	af00      	add	r7, sp, #0
 8001942:	4603      	mov	r3, r0
 8001944:	80fb      	strh	r3, [r7, #6]
    return ((value << 5) | Dshot_CalculateCRCandTelemtryBit(value));
 8001946:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800194a:	015b      	lsls	r3, r3, #5
 800194c:	b21c      	sxth	r4, r3
 800194e:	88fb      	ldrh	r3, [r7, #6]
 8001950:	4618      	mov	r0, r3
 8001952:	f7ff ffd7 	bl	8001904 <Dshot_CalculateCRCandTelemtryBit>
 8001956:	4603      	mov	r3, r0
 8001958:	b21b      	sxth	r3, r3
 800195a:	4323      	orrs	r3, r4
 800195c:	b21b      	sxth	r3, r3
 800195e:	b29b      	uxth	r3, r3
}
 8001960:	4618      	mov	r0, r3
 8001962:	370c      	adds	r7, #12
 8001964:	46bd      	mov	sp, r7
 8001966:	bd90      	pop	{r4, r7, pc}

08001968 <Dshot_DMABuffer_init>:

void Dshot_DMABuffer_init(uint32_t *MemoryBuffer){
 8001968:	b480      	push	{r7}
 800196a:	b085      	sub	sp, #20
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < MEM_BUFFER_LENGTH ; i++){
 8001970:	2300      	movs	r3, #0
 8001972:	60fb      	str	r3, [r7, #12]
 8001974:	e008      	b.n	8001988 <Dshot_DMABuffer_init+0x20>
		MemoryBuffer[i] = BIT_0_CCR_REG_VALUE;
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	009b      	lsls	r3, r3, #2
 800197a:	687a      	ldr	r2, [r7, #4]
 800197c:	4413      	add	r3, r2
 800197e:	2269      	movs	r2, #105	@ 0x69
 8001980:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < MEM_BUFFER_LENGTH ; i++){
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	3301      	adds	r3, #1
 8001986:	60fb      	str	r3, [r7, #12]
 8001988:	68fb      	ldr	r3, [r7, #12]
 800198a:	2b0f      	cmp	r3, #15
 800198c:	ddf3      	ble.n	8001976 <Dshot_DMABuffer_init+0xe>
	}

}
 800198e:	bf00      	nop
 8001990:	bf00      	nop
 8001992:	3714      	adds	r7, #20
 8001994:	46bd      	mov	sp, r7
 8001996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800199a:	4770      	bx	lr

0800199c <Dshot_MemoryBuffer_init>:
void Dshot_MemoryBuffer_init(uint32_t *dmaBuffer){
 800199c:	b480      	push	{r7}
 800199e:	b085      	sub	sp, #20
 80019a0:	af00      	add	r7, sp, #0
 80019a2:	6078      	str	r0, [r7, #4]
	for (int i = MEM_BUFFER_LENGTH; i < DMA_BUFFER_LENGTH; i++){
 80019a4:	2310      	movs	r3, #16
 80019a6:	60fb      	str	r3, [r7, #12]
 80019a8:	e008      	b.n	80019bc <Dshot_MemoryBuffer_init+0x20>
		dmaBuffer[i] = 0;
 80019aa:	68fb      	ldr	r3, [r7, #12]
 80019ac:	009b      	lsls	r3, r3, #2
 80019ae:	687a      	ldr	r2, [r7, #4]
 80019b0:	4413      	add	r3, r2
 80019b2:	2200      	movs	r2, #0
 80019b4:	601a      	str	r2, [r3, #0]
	for (int i = MEM_BUFFER_LENGTH; i < DMA_BUFFER_LENGTH; i++){
 80019b6:	68fb      	ldr	r3, [r7, #12]
 80019b8:	3301      	adds	r3, #1
 80019ba:	60fb      	str	r3, [r7, #12]
 80019bc:	68fb      	ldr	r3, [r7, #12]
 80019be:	2b1f      	cmp	r3, #31
 80019c0:	ddf3      	ble.n	80019aa <Dshot_MemoryBuffer_init+0xe>
	}

}
 80019c2:	bf00      	nop
 80019c4:	bf00      	nop
 80019c6:	3714      	adds	r7, #20
 80019c8:	46bd      	mov	sp, r7
 80019ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ce:	4770      	bx	lr

080019d0 <Dshot_Calibrate>:
            (DshotFrame & 0x01) ? BIT_1_CCR_REG_VALUE : BIT_0_CCR_REG_VALUE;
        DshotFrame >>= 1;
    }
}

void Dshot_Calibrate(uint32_t *mem_buffer) {
 80019d0:	b480      	push	{r7}
 80019d2:	b085      	sub	sp, #20
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < MEM_BUFFER_LENGTH; i++) {
 80019d8:	2300      	movs	r3, #0
 80019da:	60fb      	str	r3, [r7, #12]
 80019dc:	e008      	b.n	80019f0 <Dshot_Calibrate+0x20>
        mem_buffer[i] = BIT_0_CCR_REG_VALUE;
 80019de:	68fb      	ldr	r3, [r7, #12]
 80019e0:	009b      	lsls	r3, r3, #2
 80019e2:	687a      	ldr	r2, [r7, #4]
 80019e4:	4413      	add	r3, r2
 80019e6:	2269      	movs	r2, #105	@ 0x69
 80019e8:	601a      	str	r2, [r3, #0]
    for (int i = 0; i < MEM_BUFFER_LENGTH; i++) {
 80019ea:	68fb      	ldr	r3, [r7, #12]
 80019ec:	3301      	adds	r3, #1
 80019ee:	60fb      	str	r3, [r7, #12]
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	2b0f      	cmp	r3, #15
 80019f4:	ddf3      	ble.n	80019de <Dshot_Calibrate+0xe>
    }
}
 80019f6:	bf00      	nop
 80019f8:	bf00      	nop
 80019fa:	3714      	adds	r7, #20
 80019fc:	46bd      	mov	sp, r7
 80019fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a02:	4770      	bx	lr

08001a04 <Dshot_PrepareFrame>:

void Dshot_PrepareFrame(uint16_t throttleValue, uint32_t *mem_buffer) {
 8001a04:	b580      	push	{r7, lr}
 8001a06:	b084      	sub	sp, #16
 8001a08:	af00      	add	r7, sp, #0
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	6039      	str	r1, [r7, #0]
 8001a0e:	80fb      	strh	r3, [r7, #6]
	throttleValue += 48; //v Dshot i t 48 -> 2047
 8001a10:	88fb      	ldrh	r3, [r7, #6]
 8001a12:	3330      	adds	r3, #48	@ 0x30
 8001a14:	80fb      	strh	r3, [r7, #6]
    uint16_t frame = Dshot_GetDshotFrame(throttleValue);
 8001a16:	88fb      	ldrh	r3, [r7, #6]
 8001a18:	4618      	mov	r0, r3
 8001a1a:	f7ff ff8f 	bl	800193c <Dshot_GetDshotFrame>
 8001a1e:	4603      	mov	r3, r0
 8001a20:	81fb      	strh	r3, [r7, #14]

    for (int i = 0; i < MEM_BUFFER_LENGTH; i++) {
 8001a22:	2300      	movs	r3, #0
 8001a24:	60bb      	str	r3, [r7, #8]
 8001a26:	e014      	b.n	8001a52 <Dshot_PrepareFrame+0x4e>
        mem_buffer[MEM_BUFFER_LENGTH - 1 - i] =
            (frame & 0x01) ? BIT_1_CCR_REG_VALUE : BIT_0_CCR_REG_VALUE;
 8001a28:	89fb      	ldrh	r3, [r7, #14]
 8001a2a:	f003 0301 	and.w	r3, r3, #1
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d001      	beq.n	8001a36 <Dshot_PrepareFrame+0x32>
 8001a32:	22d2      	movs	r2, #210	@ 0xd2
 8001a34:	e000      	b.n	8001a38 <Dshot_PrepareFrame+0x34>
 8001a36:	2269      	movs	r2, #105	@ 0x69
        mem_buffer[MEM_BUFFER_LENGTH - 1 - i] =
 8001a38:	68bb      	ldr	r3, [r7, #8]
 8001a3a:	f1c3 030f 	rsb	r3, r3, #15
 8001a3e:	009b      	lsls	r3, r3, #2
 8001a40:	6839      	ldr	r1, [r7, #0]
 8001a42:	440b      	add	r3, r1
 8001a44:	601a      	str	r2, [r3, #0]
        frame >>= 1;
 8001a46:	89fb      	ldrh	r3, [r7, #14]
 8001a48:	085b      	lsrs	r3, r3, #1
 8001a4a:	81fb      	strh	r3, [r7, #14]
    for (int i = 0; i < MEM_BUFFER_LENGTH; i++) {
 8001a4c:	68bb      	ldr	r3, [r7, #8]
 8001a4e:	3301      	adds	r3, #1
 8001a50:	60bb      	str	r3, [r7, #8]
 8001a52:	68bb      	ldr	r3, [r7, #8]
 8001a54:	2b0f      	cmp	r3, #15
 8001a56:	dde7      	ble.n	8001a28 <Dshot_PrepareFrame+0x24>
    }
}
 8001a58:	bf00      	nop
 8001a5a:	bf00      	nop
 8001a5c:	3710      	adds	r7, #16
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bd80      	pop	{r7, pc}

08001a62 <IIR_Filter_1D_Init>:
#include "filter.h"

void IIR_Filter_1D_Init(IIR_Filter_1D *f, float alpha, float beta){
 8001a62:	b480      	push	{r7}
 8001a64:	b085      	sub	sp, #20
 8001a66:	af00      	add	r7, sp, #0
 8001a68:	60f8      	str	r0, [r7, #12]
 8001a6a:	ed87 0a02 	vstr	s0, [r7, #8]
 8001a6e:	edc7 0a01 	vstr	s1, [r7, #4]
    f->alpha = alpha;
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	68ba      	ldr	r2, [r7, #8]
 8001a76:	601a      	str	r2, [r3, #0]
    f->beta = beta;
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	687a      	ldr	r2, [r7, #4]
 8001a7c:	605a      	str	r2, [r3, #4]
    f->prev_input = 0.0f;
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	f04f 0200 	mov.w	r2, #0
 8001a84:	60da      	str	r2, [r3, #12]
    f->prev_output = 0.0f;
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	f04f 0200 	mov.w	r2, #0
 8001a8c:	609a      	str	r2, [r3, #8]
}
 8001a8e:	bf00      	nop
 8001a90:	3714      	adds	r7, #20
 8001a92:	46bd      	mov	sp, r7
 8001a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a98:	4770      	bx	lr

08001a9a <IIR_Filter_1D_Update>:
float IIR_Filter_1D_Update(IIR_Filter_1D *f, float input){
 8001a9a:	b480      	push	{r7}
 8001a9c:	b085      	sub	sp, #20
 8001a9e:	af00      	add	r7, sp, #0
 8001aa0:	6078      	str	r0, [r7, #4]
 8001aa2:	ed87 0a00 	vstr	s0, [r7]
    float output = f->alpha * f->prev_output + f->beta * input + f->beta * f->prev_input;
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	ed93 7a00 	vldr	s14, [r3]
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	edd3 7a02 	vldr	s15, [r3, #8]
 8001ab2:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	edd3 6a01 	vldr	s13, [r3, #4]
 8001abc:	edd7 7a00 	vldr	s15, [r7]
 8001ac0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ac4:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	edd3 6a01 	vldr	s13, [r3, #4]
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	edd3 7a03 	vldr	s15, [r3, #12]
 8001ad4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001ad8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001adc:	edc7 7a03 	vstr	s15, [r7, #12]
    f->prev_input = input;
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	683a      	ldr	r2, [r7, #0]
 8001ae4:	60da      	str	r2, [r3, #12]
    f->prev_output = output;
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	68fa      	ldr	r2, [r7, #12]
 8001aea:	609a      	str	r2, [r3, #8]
    return output;
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	ee07 3a90 	vmov	s15, r3
}
 8001af2:	eeb0 0a67 	vmov.f32	s0, s15
 8001af6:	3714      	adds	r7, #20
 8001af8:	46bd      	mov	sp, r7
 8001afa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afe:	4770      	bx	lr

08001b00 <IIR_Filter_3D_Init>:
void IIR_Filter_3D_Init(IIR_Filter_3D *f, float alpha, float beta){
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b084      	sub	sp, #16
 8001b04:	af00      	add	r7, sp, #0
 8001b06:	60f8      	str	r0, [r7, #12]
 8001b08:	ed87 0a02 	vstr	s0, [r7, #8]
 8001b0c:	edc7 0a01 	vstr	s1, [r7, #4]
	IIR_Filter_1D_Init(&f->x, alpha, beta);
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	edd7 0a01 	vldr	s1, [r7, #4]
 8001b16:	ed97 0a02 	vldr	s0, [r7, #8]
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f7ff ffa1 	bl	8001a62 <IIR_Filter_1D_Init>
	IIR_Filter_1D_Init(&f->y, alpha, beta);
 8001b20:	68fb      	ldr	r3, [r7, #12]
 8001b22:	3310      	adds	r3, #16
 8001b24:	edd7 0a01 	vldr	s1, [r7, #4]
 8001b28:	ed97 0a02 	vldr	s0, [r7, #8]
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	f7ff ff98 	bl	8001a62 <IIR_Filter_1D_Init>
	IIR_Filter_1D_Init(&f->z, alpha, beta);
 8001b32:	68fb      	ldr	r3, [r7, #12]
 8001b34:	3320      	adds	r3, #32
 8001b36:	edd7 0a01 	vldr	s1, [r7, #4]
 8001b3a:	ed97 0a02 	vldr	s0, [r7, #8]
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f7ff ff8f 	bl	8001a62 <IIR_Filter_1D_Init>
}
 8001b44:	bf00      	nop
 8001b46:	3710      	adds	r7, #16
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}

08001b4c <IIR_Filter_3D_Update>:
void IIR_Filter_3D_Update(IIR_Filter_3D *f, float x_in, float y_in, float z_in, float *x_out, float *y_out, float *z_out){
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b088      	sub	sp, #32
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	61f8      	str	r0, [r7, #28]
 8001b54:	ed87 0a06 	vstr	s0, [r7, #24]
 8001b58:	edc7 0a05 	vstr	s1, [r7, #20]
 8001b5c:	ed87 1a04 	vstr	s2, [r7, #16]
 8001b60:	60f9      	str	r1, [r7, #12]
 8001b62:	60ba      	str	r2, [r7, #8]
 8001b64:	607b      	str	r3, [r7, #4]
    *x_out = IIR_Filter_1D_Update(&f->x, x_in);
 8001b66:	69fb      	ldr	r3, [r7, #28]
 8001b68:	ed97 0a06 	vldr	s0, [r7, #24]
 8001b6c:	4618      	mov	r0, r3
 8001b6e:	f7ff ff94 	bl	8001a9a <IIR_Filter_1D_Update>
 8001b72:	eef0 7a40 	vmov.f32	s15, s0
 8001b76:	68fb      	ldr	r3, [r7, #12]
 8001b78:	edc3 7a00 	vstr	s15, [r3]
    *y_out = IIR_Filter_1D_Update(&f->y, y_in);
 8001b7c:	69fb      	ldr	r3, [r7, #28]
 8001b7e:	3310      	adds	r3, #16
 8001b80:	ed97 0a05 	vldr	s0, [r7, #20]
 8001b84:	4618      	mov	r0, r3
 8001b86:	f7ff ff88 	bl	8001a9a <IIR_Filter_1D_Update>
 8001b8a:	eef0 7a40 	vmov.f32	s15, s0
 8001b8e:	68bb      	ldr	r3, [r7, #8]
 8001b90:	edc3 7a00 	vstr	s15, [r3]
    *z_out = IIR_Filter_1D_Update(&f->z, z_in);
 8001b94:	69fb      	ldr	r3, [r7, #28]
 8001b96:	3320      	adds	r3, #32
 8001b98:	ed97 0a04 	vldr	s0, [r7, #16]
 8001b9c:	4618      	mov	r0, r3
 8001b9e:	f7ff ff7c 	bl	8001a9a <IIR_Filter_1D_Update>
 8001ba2:	eef0 7a40 	vmov.f32	s15, s0
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	edc3 7a00 	vstr	s15, [r3]
}
 8001bac:	bf00      	nop
 8001bae:	3720      	adds	r7, #32
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}

08001bb4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b08a      	sub	sp, #40	@ 0x28
 8001bb8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bba:	f107 0314 	add.w	r3, r7, #20
 8001bbe:	2200      	movs	r2, #0
 8001bc0:	601a      	str	r2, [r3, #0]
 8001bc2:	605a      	str	r2, [r3, #4]
 8001bc4:	609a      	str	r2, [r3, #8]
 8001bc6:	60da      	str	r2, [r3, #12]
 8001bc8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001bca:	2300      	movs	r3, #0
 8001bcc:	613b      	str	r3, [r7, #16]
 8001bce:	4b30      	ldr	r3, [pc, #192]	@ (8001c90 <MX_GPIO_Init+0xdc>)
 8001bd0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bd2:	4a2f      	ldr	r2, [pc, #188]	@ (8001c90 <MX_GPIO_Init+0xdc>)
 8001bd4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001bd8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bda:	4b2d      	ldr	r3, [pc, #180]	@ (8001c90 <MX_GPIO_Init+0xdc>)
 8001bdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bde:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001be2:	613b      	str	r3, [r7, #16]
 8001be4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001be6:	2300      	movs	r3, #0
 8001be8:	60fb      	str	r3, [r7, #12]
 8001bea:	4b29      	ldr	r3, [pc, #164]	@ (8001c90 <MX_GPIO_Init+0xdc>)
 8001bec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bee:	4a28      	ldr	r2, [pc, #160]	@ (8001c90 <MX_GPIO_Init+0xdc>)
 8001bf0:	f043 0304 	orr.w	r3, r3, #4
 8001bf4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001bf6:	4b26      	ldr	r3, [pc, #152]	@ (8001c90 <MX_GPIO_Init+0xdc>)
 8001bf8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001bfa:	f003 0304 	and.w	r3, r3, #4
 8001bfe:	60fb      	str	r3, [r7, #12]
 8001c00:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c02:	2300      	movs	r3, #0
 8001c04:	60bb      	str	r3, [r7, #8]
 8001c06:	4b22      	ldr	r3, [pc, #136]	@ (8001c90 <MX_GPIO_Init+0xdc>)
 8001c08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c0a:	4a21      	ldr	r2, [pc, #132]	@ (8001c90 <MX_GPIO_Init+0xdc>)
 8001c0c:	f043 0301 	orr.w	r3, r3, #1
 8001c10:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c12:	4b1f      	ldr	r3, [pc, #124]	@ (8001c90 <MX_GPIO_Init+0xdc>)
 8001c14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c16:	f003 0301 	and.w	r3, r3, #1
 8001c1a:	60bb      	str	r3, [r7, #8]
 8001c1c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c1e:	2300      	movs	r3, #0
 8001c20:	607b      	str	r3, [r7, #4]
 8001c22:	4b1b      	ldr	r3, [pc, #108]	@ (8001c90 <MX_GPIO_Init+0xdc>)
 8001c24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c26:	4a1a      	ldr	r2, [pc, #104]	@ (8001c90 <MX_GPIO_Init+0xdc>)
 8001c28:	f043 0302 	orr.w	r3, r3, #2
 8001c2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001c2e:	4b18      	ldr	r3, [pc, #96]	@ (8001c90 <MX_GPIO_Init+0xdc>)
 8001c30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c32:	f003 0302 	and.w	r3, r3, #2
 8001c36:	607b      	str	r3, [r7, #4]
 8001c38:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GYRO_CS_GPIO_Port, GYRO_CS_Pin, GPIO_PIN_SET);
 8001c3a:	2201      	movs	r2, #1
 8001c3c:	2110      	movs	r1, #16
 8001c3e:	4815      	ldr	r0, [pc, #84]	@ (8001c94 <MX_GPIO_Init+0xe0>)
 8001c40:	f004 fbf2 	bl	8006428 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FLASH_CS_GPIO_Port, FLASH_CS_Pin, GPIO_PIN_SET);
 8001c44:	2201      	movs	r2, #1
 8001c46:	2108      	movs	r1, #8
 8001c48:	4813      	ldr	r0, [pc, #76]	@ (8001c98 <MX_GPIO_Init+0xe4>)
 8001c4a:	f004 fbed 	bl	8006428 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : GYRO_CS_Pin */
  GPIO_InitStruct.Pin = GYRO_CS_Pin;
 8001c4e:	2310      	movs	r3, #16
 8001c50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c52:	2301      	movs	r3, #1
 8001c54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c56:	2300      	movs	r3, #0
 8001c58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c5a:	2302      	movs	r3, #2
 8001c5c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GYRO_CS_GPIO_Port, &GPIO_InitStruct);
 8001c5e:	f107 0314 	add.w	r3, r7, #20
 8001c62:	4619      	mov	r1, r3
 8001c64:	480b      	ldr	r0, [pc, #44]	@ (8001c94 <MX_GPIO_Init+0xe0>)
 8001c66:	f004 fa43 	bl	80060f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : FLASH_CS_Pin */
  GPIO_InitStruct.Pin = FLASH_CS_Pin;
 8001c6a:	2308      	movs	r3, #8
 8001c6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001c6e:	2301      	movs	r3, #1
 8001c70:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c72:	2300      	movs	r3, #0
 8001c74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001c76:	2302      	movs	r3, #2
 8001c78:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(FLASH_CS_GPIO_Port, &GPIO_InitStruct);
 8001c7a:	f107 0314 	add.w	r3, r7, #20
 8001c7e:	4619      	mov	r1, r3
 8001c80:	4805      	ldr	r0, [pc, #20]	@ (8001c98 <MX_GPIO_Init+0xe4>)
 8001c82:	f004 fa35 	bl	80060f0 <HAL_GPIO_Init>

}
 8001c86:	bf00      	nop
 8001c88:	3728      	adds	r7, #40	@ 0x28
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	40023800 	.word	0x40023800
 8001c94:	40020000 	.word	0x40020000
 8001c98:	40020400 	.word	0x40020400

08001c9c <HAL_TIM_PeriodElapsedCallback>:
void SystemClock_Config(void);
/* USER CODE BEGIN PFP */

// Hm call back gi MPU mi 1ms
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b082      	sub	sp, #8
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM2) {
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001cac:	d118      	bne.n	8001ce0 <HAL_TIM_PeriodElapsedCallback+0x44>
        if (mpu.state == 0) {
 8001cae:	4b0e      	ldr	r3, [pc, #56]	@ (8001ce8 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001cb0:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8001cb4:	b2db      	uxtb	r3, r3
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d106      	bne.n	8001cc8 <HAL_TIM_PeriodElapsedCallback+0x2c>
            mpu.state = 1; // request new transfer
 8001cba:	4b0b      	ldr	r3, [pc, #44]	@ (8001ce8 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
            MPU6000_Start_DMA(&mpu);
 8001cc2:	4809      	ldr	r0, [pc, #36]	@ (8001ce8 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8001cc4:	f001 f954 	bl	8002f70 <MPU6000_Start_DMA>
        }
        if (adc_battery_done_flag == true){
 8001cc8:	4b08      	ldr	r3, [pc, #32]	@ (8001cec <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001cca:	781b      	ldrb	r3, [r3, #0]
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d007      	beq.n	8001ce0 <HAL_TIM_PeriodElapsedCallback+0x44>
        	adc_battery_done_flag = false;
 8001cd0:	4b06      	ldr	r3, [pc, #24]	@ (8001cec <HAL_TIM_PeriodElapsedCallback+0x50>)
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	701a      	strb	r2, [r3, #0]
        	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&battery_voltage_raw, 1);
 8001cd6:	2201      	movs	r2, #1
 8001cd8:	4905      	ldr	r1, [pc, #20]	@ (8001cf0 <HAL_TIM_PeriodElapsedCallback+0x54>)
 8001cda:	4806      	ldr	r0, [pc, #24]	@ (8001cf4 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8001cdc:	f003 f918 	bl	8004f10 <HAL_ADC_Start_DMA>
        }
    }
}
 8001ce0:	bf00      	nop
 8001ce2:	3708      	adds	r7, #8
 8001ce4:	46bd      	mov	sp, r7
 8001ce6:	bd80      	pop	{r7, pc}
 8001ce8:	2000055c 	.word	0x2000055c
 8001cec:	20000005 	.word	0x20000005
 8001cf0:	20000bdc 	.word	0x20000bdc
 8001cf4:	2000034c 	.word	0x2000034c

08001cf8 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8001cf8:	b480      	push	{r7}
 8001cfa:	b087      	sub	sp, #28
 8001cfc:	af00      	add	r7, sp, #0
 8001cfe:	6078      	str	r0, [r7, #4]
    if (hadc->Instance == ADC1) {
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	681b      	ldr	r3, [r3, #0]
 8001d04:	4a16      	ldr	r2, [pc, #88]	@ (8001d60 <HAL_ADC_ConvCpltCallback+0x68>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d123      	bne.n	8001d52 <HAL_ADC_ConvCpltCallback+0x5a>
        adc_battery_done_flag = true;
 8001d0a:	4b16      	ldr	r3, [pc, #88]	@ (8001d64 <HAL_ADC_ConvCpltCallback+0x6c>)
 8001d0c:	2201      	movs	r2, #1
 8001d0e:	701a      	strb	r2, [r3, #0]

        float vref = 3.3f;
 8001d10:	4b15      	ldr	r3, [pc, #84]	@ (8001d68 <HAL_ADC_ConvCpltCallback+0x70>)
 8001d12:	617b      	str	r3, [r7, #20]
        float divider = (10.0f + 1.0f) / 1.0f; // 10k/1k
 8001d14:	4b15      	ldr	r3, [pc, #84]	@ (8001d6c <HAL_ADC_ConvCpltCallback+0x74>)
 8001d16:	613b      	str	r3, [r7, #16]
        float adc_raw = battery_voltage_raw;
 8001d18:	4b15      	ldr	r3, [pc, #84]	@ (8001d70 <HAL_ADC_ConvCpltCallback+0x78>)
 8001d1a:	881b      	ldrh	r3, [r3, #0]
 8001d1c:	ee07 3a90 	vmov	s15, r3
 8001d20:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001d24:	edc7 7a03 	vstr	s15, [r7, #12]
        battery_voltage = (adc_raw / 4095.0f) * vref * divider * 0.99386f;
 8001d28:	edd7 7a03 	vldr	s15, [r7, #12]
 8001d2c:	eddf 6a11 	vldr	s13, [pc, #68]	@ 8001d74 <HAL_ADC_ConvCpltCallback+0x7c>
 8001d30:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001d34:	edd7 7a05 	vldr	s15, [r7, #20]
 8001d38:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d3c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001d40:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d44:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 8001d78 <HAL_ADC_ConvCpltCallback+0x80>
 8001d48:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001d4c:	4b0b      	ldr	r3, [pc, #44]	@ (8001d7c <HAL_ADC_ConvCpltCallback+0x84>)
 8001d4e:	edc3 7a00 	vstr	s15, [r3]
    }
}
 8001d52:	bf00      	nop
 8001d54:	371c      	adds	r7, #28
 8001d56:	46bd      	mov	sp, r7
 8001d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5c:	4770      	bx	lr
 8001d5e:	bf00      	nop
 8001d60:	40012000 	.word	0x40012000
 8001d64:	20000005 	.word	0x20000005
 8001d68:	40533333 	.word	0x40533333
 8001d6c:	41300000 	.word	0x41300000
 8001d70:	20000bdc 	.word	0x20000bdc
 8001d74:	457ff000 	.word	0x457ff000
 8001d78:	3f7e6d9c 	.word	0x3f7e6d9c
 8001d7c:	20000bd8 	.word	0x20000bd8

08001d80 <HAL_SPI_TxRxCpltCallback>:
void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b082      	sub	sp, #8
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
    if (hspi->Instance == SPI1) {
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	4a09      	ldr	r2, [pc, #36]	@ (8001db4 <HAL_SPI_TxRxCpltCallback+0x34>)
 8001d8e:	4293      	cmp	r3, r2
 8001d90:	d10c      	bne.n	8001dac <HAL_SPI_TxRxCpltCallback+0x2c>
        HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_SET);
 8001d92:	2201      	movs	r2, #1
 8001d94:	2110      	movs	r1, #16
 8001d96:	4808      	ldr	r0, [pc, #32]	@ (8001db8 <HAL_SPI_TxRxCpltCallback+0x38>)
 8001d98:	f004 fb46 	bl	8006428 <HAL_GPIO_WritePin>
        mpu.state = 2; // DMA finished
 8001d9c:	4b07      	ldr	r3, [pc, #28]	@ (8001dbc <HAL_SPI_TxRxCpltCallback+0x3c>)
 8001d9e:	2202      	movs	r2, #2
 8001da0:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
        mpu.spi_transfer_done = true;
 8001da4:	4b05      	ldr	r3, [pc, #20]	@ (8001dbc <HAL_SPI_TxRxCpltCallback+0x3c>)
 8001da6:	2201      	movs	r2, #1
 8001da8:	f883 205b 	strb.w	r2, [r3, #91]	@ 0x5b
    }
}
 8001dac:	bf00      	nop
 8001dae:	3708      	adds	r7, #8
 8001db0:	46bd      	mov	sp, r7
 8001db2:	bd80      	pop	{r7, pc}
 8001db4:	40013000 	.word	0x40013000
 8001db8:	40020000 	.word	0x40020000
 8001dbc:	2000055c 	.word	0x2000055c

08001dc0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
    }
}

//Hm call back gi DSHOT cho ng c
void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8001dc0:	b4b0      	push	{r4, r5, r7}
 8001dc2:	b083      	sub	sp, #12
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
    if (htim->Instance == TIM5)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	681b      	ldr	r3, [r3, #0]
 8001dcc:	4a2b      	ldr	r2, [pc, #172]	@ (8001e7c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xbc>)
 8001dce:	4293      	cmp	r3, r2
 8001dd0:	d125      	bne.n	8001e1e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x5e>
    {
        if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	7f1b      	ldrb	r3, [r3, #28]
 8001dd6:	2b04      	cmp	r3, #4
 8001dd8:	d10e      	bne.n	8001df8 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x38>
        {
            memcpy(DShot_DMABufferMotor2, DShot_MemoryBufferMotor2,
 8001dda:	4a29      	ldr	r2, [pc, #164]	@ (8001e80 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xc0>)
 8001ddc:	4b29      	ldr	r3, [pc, #164]	@ (8001e84 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xc4>)
 8001dde:	4614      	mov	r4, r2
 8001de0:	461d      	mov	r5, r3
 8001de2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001de4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001de6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001de8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001dea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001dec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001dee:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001df2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        {
            memcpy(DShot_DMABufferMotor4, DShot_MemoryBufferMotor4,
                   MEM_BUFFER_LENGTH * sizeof(DShot_DMABufferMotor4[0]));
        }
    }
}
 8001df6:	e03c      	b.n	8001e72 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xb2>
        else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4)
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	7f1b      	ldrb	r3, [r3, #28]
 8001dfc:	2b08      	cmp	r3, #8
 8001dfe:	d138      	bne.n	8001e72 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xb2>
            memcpy(DShot_DMABufferMotor3, DShot_MemoryBufferMotor3,
 8001e00:	4a21      	ldr	r2, [pc, #132]	@ (8001e88 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xc8>)
 8001e02:	4b22      	ldr	r3, [pc, #136]	@ (8001e8c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xcc>)
 8001e04:	4614      	mov	r4, r2
 8001e06:	461d      	mov	r5, r3
 8001e08:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e0a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e0c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e0e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e14:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001e18:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8001e1c:	e029      	b.n	8001e72 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xb2>
    else if (htim->Instance == TIM3){
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4a1b      	ldr	r2, [pc, #108]	@ (8001e90 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xd0>)
 8001e24:	4293      	cmp	r3, r2
 8001e26:	d124      	bne.n	8001e72 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xb2>
        if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_4)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	7f1b      	ldrb	r3, [r3, #28]
 8001e2c:	2b08      	cmp	r3, #8
 8001e2e:	d10e      	bne.n	8001e4e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0x8e>
            memcpy(DShot_DMABufferMotor1, DShot_MemoryBufferMotor1,
 8001e30:	4a18      	ldr	r2, [pc, #96]	@ (8001e94 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xd4>)
 8001e32:	4b19      	ldr	r3, [pc, #100]	@ (8001e98 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xd8>)
 8001e34:	4614      	mov	r4, r2
 8001e36:	461d      	mov	r5, r3
 8001e38:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e3a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e3c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e3e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e40:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e42:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e44:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001e48:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8001e4c:	e011      	b.n	8001e72 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xb2>
        else if (htim->Channel == HAL_TIM_ACTIVE_CHANNEL_3)
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	7f1b      	ldrb	r3, [r3, #28]
 8001e52:	2b04      	cmp	r3, #4
 8001e54:	d10d      	bne.n	8001e72 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xb2>
            memcpy(DShot_DMABufferMotor4, DShot_MemoryBufferMotor4,
 8001e56:	4a11      	ldr	r2, [pc, #68]	@ (8001e9c <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xdc>)
 8001e58:	4b11      	ldr	r3, [pc, #68]	@ (8001ea0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback+0xe0>)
 8001e5a:	4614      	mov	r4, r2
 8001e5c:	461d      	mov	r5, r3
 8001e5e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e60:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e62:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e64:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e66:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e68:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e6a:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8001e6e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
}
 8001e72:	bf00      	nop
 8001e74:	370c      	adds	r7, #12
 8001e76:	46bd      	mov	sp, r7
 8001e78:	bcb0      	pop	{r4, r5, r7}
 8001e7a:	4770      	bx	lr
 8001e7c:	40000c00 	.word	0x40000c00
 8001e80:	200006f0 	.word	0x200006f0
 8001e84:	200006b0 	.word	0x200006b0
 8001e88:	200007b0 	.word	0x200007b0
 8001e8c:	20000770 	.word	0x20000770
 8001e90:	40000400 	.word	0x40000400
 8001e94:	20000630 	.word	0x20000630
 8001e98:	200005f0 	.word	0x200005f0
 8001e9c:	20000870 	.word	0x20000870
 8001ea0:	20000830 	.word	0x20000830

08001ea4 <constrain>:

static inline float constrain(float value, float min_val, float max_val)
{
 8001ea4:	b480      	push	{r7}
 8001ea6:	b085      	sub	sp, #20
 8001ea8:	af00      	add	r7, sp, #0
 8001eaa:	ed87 0a03 	vstr	s0, [r7, #12]
 8001eae:	edc7 0a02 	vstr	s1, [r7, #8]
 8001eb2:	ed87 1a01 	vstr	s2, [r7, #4]
    if (value < min_val) return min_val;
 8001eb6:	ed97 7a03 	vldr	s14, [r7, #12]
 8001eba:	edd7 7a02 	vldr	s15, [r7, #8]
 8001ebe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ec2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001ec6:	d501      	bpl.n	8001ecc <constrain+0x28>
 8001ec8:	68bb      	ldr	r3, [r7, #8]
 8001eca:	e00b      	b.n	8001ee4 <constrain+0x40>
    else if (value > max_val) return max_val;
 8001ecc:	ed97 7a03 	vldr	s14, [r7, #12]
 8001ed0:	edd7 7a01 	vldr	s15, [r7, #4]
 8001ed4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001ed8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001edc:	dd01      	ble.n	8001ee2 <constrain+0x3e>
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	e000      	b.n	8001ee4 <constrain+0x40>
    else return value;
 8001ee2:	68fb      	ldr	r3, [r7, #12]
}
 8001ee4:	ee07 3a90 	vmov	s15, r3
 8001ee8:	eeb0 0a67 	vmov.f32	s0, s15
 8001eec:	3714      	adds	r7, #20
 8001eee:	46bd      	mov	sp, r7
 8001ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef4:	4770      	bx	lr
	...

08001ef8 <init_PIDs>:
float get_roll(float Ax, float Az) {
    return atan2f(-Ax, Az) * 180.0f / M_PI;
}

void init_PIDs(void)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	af00      	add	r7, sp, #0
//    PID_Init(&pid_roll,  1.5f, 0.0f, 0.05f, 400.0f, 100.0f);
//    PID_Init(&pid_pitch, 1.5f, 0.0f, 0.05f, 400.0f, 100.0f);
//    PID_Init(&pid_yaw,   2.0f, 0.0f, 0.10f, 400.0f, 100.0f);
	PID_Init(&PID_Controller_Pitch.inner_loop, PID_KP_PITCH_INNER, PID_KI_PITCH_INNER, PID_KD_PITCH_INNER, 200.0f, 100.0f);
 8001efc:	ed9f 2a27 	vldr	s4, [pc, #156]	@ 8001f9c <init_PIDs+0xa4>
 8001f00:	eddf 1a27 	vldr	s3, [pc, #156]	@ 8001fa0 <init_PIDs+0xa8>
 8001f04:	ed9f 1a27 	vldr	s2, [pc, #156]	@ 8001fa4 <init_PIDs+0xac>
 8001f08:	eddf 0a27 	vldr	s1, [pc, #156]	@ 8001fa8 <init_PIDs+0xb0>
 8001f0c:	ed9f 0a27 	vldr	s0, [pc, #156]	@ 8001fac <init_PIDs+0xb4>
 8001f10:	4827      	ldr	r0, [pc, #156]	@ (8001fb0 <init_PIDs+0xb8>)
 8001f12:	f001 fb2e 	bl	8003572 <PID_Init>
	PID_Init(&PID_Controller_Roll.inner_loop, PID_KP_ROLL_INNER, PID_KI_ROLL_INNER, PID_KD_ROLL_INNER, 200.0f, 100.0f);
 8001f16:	ed9f 2a21 	vldr	s4, [pc, #132]	@ 8001f9c <init_PIDs+0xa4>
 8001f1a:	eddf 1a21 	vldr	s3, [pc, #132]	@ 8001fa0 <init_PIDs+0xa8>
 8001f1e:	ed9f 1a21 	vldr	s2, [pc, #132]	@ 8001fa4 <init_PIDs+0xac>
 8001f22:	eddf 0a21 	vldr	s1, [pc, #132]	@ 8001fa8 <init_PIDs+0xb0>
 8001f26:	ed9f 0a21 	vldr	s0, [pc, #132]	@ 8001fac <init_PIDs+0xb4>
 8001f2a:	4822      	ldr	r0, [pc, #136]	@ (8001fb4 <init_PIDs+0xbc>)
 8001f2c:	f001 fb21 	bl	8003572 <PID_Init>
	PID_Init(&PID_Controller_Yaw, PID_KP_YAW, PID_KI_YAW, PID_KD_YAW, 400.0f, 100.0f);
 8001f30:	ed9f 2a1a 	vldr	s4, [pc, #104]	@ 8001f9c <init_PIDs+0xa4>
 8001f34:	eddf 1a20 	vldr	s3, [pc, #128]	@ 8001fb8 <init_PIDs+0xc0>
 8001f38:	ed9f 1a20 	vldr	s2, [pc, #128]	@ 8001fbc <init_PIDs+0xc4>
 8001f3c:	eddf 0a1f 	vldr	s1, [pc, #124]	@ 8001fbc <init_PIDs+0xc4>
 8001f40:	eeb0 0a0c 	vmov.f32	s0, #12	@ 0x40600000  3.5
 8001f44:	481e      	ldr	r0, [pc, #120]	@ (8001fc0 <init_PIDs+0xc8>)
 8001f46:	f001 fb14 	bl	8003572 <PID_Init>

	PID_Init(&PID_Controller_Pitch.outer_loop, PID_KP_PITCH_OUTER, PID_KI_PITCH_OUTER, PID_KD_PITCH_OUTER, 200.0f, 50.0f);
 8001f4a:	ed9f 2a1e 	vldr	s4, [pc, #120]	@ 8001fc4 <init_PIDs+0xcc>
 8001f4e:	eddf 1a14 	vldr	s3, [pc, #80]	@ 8001fa0 <init_PIDs+0xa8>
 8001f52:	ed9f 1a1a 	vldr	s2, [pc, #104]	@ 8001fbc <init_PIDs+0xc4>
 8001f56:	eddf 0a19 	vldr	s1, [pc, #100]	@ 8001fbc <init_PIDs+0xc4>
 8001f5a:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 8001f5e:	481a      	ldr	r0, [pc, #104]	@ (8001fc8 <init_PIDs+0xd0>)
 8001f60:	f001 fb07 	bl	8003572 <PID_Init>
	PID_Init(&PID_Controller_Roll.outer_loop, PID_KP_ROLL_OUTER, PID_KI_ROLL_OUTER, PID_KD_ROLL_OUTER, 200.0f, 50.0f);
 8001f64:	ed9f 2a17 	vldr	s4, [pc, #92]	@ 8001fc4 <init_PIDs+0xcc>
 8001f68:	eddf 1a0d 	vldr	s3, [pc, #52]	@ 8001fa0 <init_PIDs+0xa8>
 8001f6c:	ed9f 1a13 	vldr	s2, [pc, #76]	@ 8001fbc <init_PIDs+0xc4>
 8001f70:	eddf 0a12 	vldr	s1, [pc, #72]	@ 8001fbc <init_PIDs+0xc4>
 8001f74:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 8001f78:	4814      	ldr	r0, [pc, #80]	@ (8001fcc <init_PIDs+0xd4>)
 8001f7a:	f001 fafa 	bl	8003572 <PID_Init>
	PID_Init(&PID_Controller_Yaw_Rate, PID_KP_YAW_RATE, PID_KI_YAW_RATE, PID_KD_YAW_RATE, 200.0f, 50.0f);
 8001f7e:	ed9f 2a11 	vldr	s4, [pc, #68]	@ 8001fc4 <init_PIDs+0xcc>
 8001f82:	eddf 1a07 	vldr	s3, [pc, #28]	@ 8001fa0 <init_PIDs+0xa8>
 8001f86:	ed9f 1a0d 	vldr	s2, [pc, #52]	@ 8001fbc <init_PIDs+0xc4>
 8001f8a:	eddf 0a0c 	vldr	s1, [pc, #48]	@ 8001fbc <init_PIDs+0xc4>
 8001f8e:	eeb0 0a0c 	vmov.f32	s0, #12	@ 0x40600000  3.5
 8001f92:	480f      	ldr	r0, [pc, #60]	@ (8001fd0 <init_PIDs+0xd8>)
 8001f94:	f001 faed 	bl	8003572 <PID_Init>

}
 8001f98:	bf00      	nop
 8001f9a:	bd80      	pop	{r7, pc}
 8001f9c:	42c80000 	.word	0x42c80000
 8001fa0:	43480000 	.word	0x43480000
 8001fa4:	3ba3d70a 	.word	0x3ba3d70a
 8001fa8:	3e4ccccd 	.word	0x3e4ccccd
 8001fac:	3f4ccccd 	.word	0x3f4ccccd
 8001fb0:	200004c0 	.word	0x200004c0
 8001fb4:	20000458 	.word	0x20000458
 8001fb8:	43c80000 	.word	0x43c80000
 8001fbc:	00000000 	.word	0x00000000
 8001fc0:	200004f4 	.word	0x200004f4
 8001fc4:	42480000 	.word	0x42480000
 8001fc8:	2000048c 	.word	0x2000048c
 8001fcc:	20000424 	.word	0x20000424
 8001fd0:	20000528 	.word	0x20000528

08001fd4 <CRSF_IdleHandler>:

void CRSF_IdleHandler(void) {
 8001fd4:	b580      	push	{r7, lr}
 8001fd6:	b084      	sub	sp, #16
 8001fd8:	af00      	add	r7, sp, #0
    uint16_t dma_remaining = __HAL_DMA_GET_COUNTER(&hdma_usart6_rx);
 8001fda:	4b2d      	ldr	r3, [pc, #180]	@ (8002090 <CRSF_IdleHandler+0xbc>)
 8001fdc:	681b      	ldr	r3, [r3, #0]
 8001fde:	685b      	ldr	r3, [r3, #4]
 8001fe0:	813b      	strh	r3, [r7, #8]
    uint16_t new_pos = CRSF_DMA_BUF_SIZE - dma_remaining;
 8001fe2:	893b      	ldrh	r3, [r7, #8]
 8001fe4:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8001fe8:	80fb      	strh	r3, [r7, #6]

    if(new_pos >= old_pos) {
 8001fea:	4b2a      	ldr	r3, [pc, #168]	@ (8002094 <CRSF_IdleHandler+0xc0>)
 8001fec:	881b      	ldrh	r3, [r3, #0]
 8001fee:	88fa      	ldrh	r2, [r7, #6]
 8001ff0:	429a      	cmp	r2, r3
 8001ff2:	d318      	bcc.n	8002026 <CRSF_IdleHandler+0x52>
        for(uint16_t i = old_pos; i < new_pos; i++) {
 8001ff4:	4b27      	ldr	r3, [pc, #156]	@ (8002094 <CRSF_IdleHandler+0xc0>)
 8001ff6:	881b      	ldrh	r3, [r3, #0]
 8001ff8:	81fb      	strh	r3, [r7, #14]
 8001ffa:	e00f      	b.n	800201c <CRSF_IdleHandler+0x48>
            if(Check_Status(crsf_dma_buf[i], &receive_frame)) {
 8001ffc:	89fb      	ldrh	r3, [r7, #14]
 8001ffe:	4a26      	ldr	r2, [pc, #152]	@ (8002098 <CRSF_IdleHandler+0xc4>)
 8002000:	5cd3      	ldrb	r3, [r2, r3]
 8002002:	4926      	ldr	r1, [pc, #152]	@ (800209c <CRSF_IdleHandler+0xc8>)
 8002004:	4618      	mov	r0, r3
 8002006:	f7ff f997 	bl	8001338 <Check_Status>
 800200a:	4603      	mov	r3, r0
 800200c:	2b00      	cmp	r3, #0
 800200e:	d002      	beq.n	8002016 <CRSF_IdleHandler+0x42>
                CRsF_Process(&receive_frame);
 8002010:	4822      	ldr	r0, [pc, #136]	@ (800209c <CRSF_IdleHandler+0xc8>)
 8002012:	f7ff fa47 	bl	80014a4 <CRsF_Process>
        for(uint16_t i = old_pos; i < new_pos; i++) {
 8002016:	89fb      	ldrh	r3, [r7, #14]
 8002018:	3301      	adds	r3, #1
 800201a:	81fb      	strh	r3, [r7, #14]
 800201c:	89fa      	ldrh	r2, [r7, #14]
 800201e:	88fb      	ldrh	r3, [r7, #6]
 8002020:	429a      	cmp	r2, r3
 8002022:	d3eb      	bcc.n	8001ffc <CRSF_IdleHandler+0x28>
 8002024:	e02d      	b.n	8002082 <CRSF_IdleHandler+0xae>
            }
        }
    } else {
        for(uint16_t i = old_pos; i < CRSF_DMA_BUF_SIZE; i++) {
 8002026:	4b1b      	ldr	r3, [pc, #108]	@ (8002094 <CRSF_IdleHandler+0xc0>)
 8002028:	881b      	ldrh	r3, [r3, #0]
 800202a:	81bb      	strh	r3, [r7, #12]
 800202c:	e00f      	b.n	800204e <CRSF_IdleHandler+0x7a>
            if(Check_Status(crsf_dma_buf[i], &receive_frame)) {
 800202e:	89bb      	ldrh	r3, [r7, #12]
 8002030:	4a19      	ldr	r2, [pc, #100]	@ (8002098 <CRSF_IdleHandler+0xc4>)
 8002032:	5cd3      	ldrb	r3, [r2, r3]
 8002034:	4919      	ldr	r1, [pc, #100]	@ (800209c <CRSF_IdleHandler+0xc8>)
 8002036:	4618      	mov	r0, r3
 8002038:	f7ff f97e 	bl	8001338 <Check_Status>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d002      	beq.n	8002048 <CRSF_IdleHandler+0x74>
                CRsF_Process(&receive_frame);
 8002042:	4816      	ldr	r0, [pc, #88]	@ (800209c <CRSF_IdleHandler+0xc8>)
 8002044:	f7ff fa2e 	bl	80014a4 <CRsF_Process>
        for(uint16_t i = old_pos; i < CRSF_DMA_BUF_SIZE; i++) {
 8002048:	89bb      	ldrh	r3, [r7, #12]
 800204a:	3301      	adds	r3, #1
 800204c:	81bb      	strh	r3, [r7, #12]
 800204e:	89bb      	ldrh	r3, [r7, #12]
 8002050:	2b7f      	cmp	r3, #127	@ 0x7f
 8002052:	d9ec      	bls.n	800202e <CRSF_IdleHandler+0x5a>
            }
        }
        for(uint16_t i = 0; i < new_pos; i++) {
 8002054:	2300      	movs	r3, #0
 8002056:	817b      	strh	r3, [r7, #10]
 8002058:	e00f      	b.n	800207a <CRSF_IdleHandler+0xa6>
            if(Check_Status(crsf_dma_buf[i], &receive_frame)) {
 800205a:	897b      	ldrh	r3, [r7, #10]
 800205c:	4a0e      	ldr	r2, [pc, #56]	@ (8002098 <CRSF_IdleHandler+0xc4>)
 800205e:	5cd3      	ldrb	r3, [r2, r3]
 8002060:	490e      	ldr	r1, [pc, #56]	@ (800209c <CRSF_IdleHandler+0xc8>)
 8002062:	4618      	mov	r0, r3
 8002064:	f7ff f968 	bl	8001338 <Check_Status>
 8002068:	4603      	mov	r3, r0
 800206a:	2b00      	cmp	r3, #0
 800206c:	d002      	beq.n	8002074 <CRSF_IdleHandler+0xa0>
                CRsF_Process(&receive_frame);
 800206e:	480b      	ldr	r0, [pc, #44]	@ (800209c <CRSF_IdleHandler+0xc8>)
 8002070:	f7ff fa18 	bl	80014a4 <CRsF_Process>
        for(uint16_t i = 0; i < new_pos; i++) {
 8002074:	897b      	ldrh	r3, [r7, #10]
 8002076:	3301      	adds	r3, #1
 8002078:	817b      	strh	r3, [r7, #10]
 800207a:	897a      	ldrh	r2, [r7, #10]
 800207c:	88fb      	ldrh	r3, [r7, #6]
 800207e:	429a      	cmp	r2, r3
 8002080:	d3eb      	bcc.n	800205a <CRSF_IdleHandler+0x86>
            }
        }
    }

    old_pos = new_pos;
 8002082:	4a04      	ldr	r2, [pc, #16]	@ (8002094 <CRSF_IdleHandler+0xc0>)
 8002084:	88fb      	ldrh	r3, [r7, #6]
 8002086:	8013      	strh	r3, [r2, #0]
}
 8002088:	bf00      	nop
 800208a:	3710      	adds	r7, #16
 800208c:	46bd      	mov	sp, r7
 800208e:	bd80      	pop	{r7, pc}
 8002090:	2000105c 	.word	0x2000105c
 8002094:	200009bc 	.word	0x200009bc
 8002098:	2000093c 	.word	0x2000093c
 800209c:	2000090c 	.word	0x2000090c

080020a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80020a0:	b5b0      	push	{r4, r5, r7, lr}
 80020a2:	ed2d 8b02 	vpush	{d8}
 80020a6:	b08c      	sub	sp, #48	@ 0x30
 80020a8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80020aa:	f002 fd47 	bl	8004b3c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80020ae:	f000 fe4f 	bl	8002d50 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80020b2:	f7ff fd7f 	bl	8001bb4 <MX_GPIO_Init>
  MX_DMA_Init();
 80020b6:	f7ff fbb7 	bl	8001828 <MX_DMA_Init>
  MX_SPI1_Init();
 80020ba:	f001 fcbb 	bl	8003a34 <MX_SPI1_Init>
  MX_TIM2_Init();
 80020be:	f002 f829 	bl	8004114 <MX_TIM2_Init>
  MX_TIM3_Init();
 80020c2:	f002 f873 	bl	80041ac <MX_TIM3_Init>
  MX_TIM5_Init();
 80020c6:	f002 f8f5 	bl	80042b4 <MX_TIM5_Init>
  MX_USART6_UART_Init();
 80020ca:	f002 fb3b 	bl	8004744 <MX_USART6_UART_Init>
  MX_USB_DEVICE_Init();
 80020ce:	f00d f801 	bl	800f0d4 <MX_USB_DEVICE_Init>
  MX_SPI3_Init();
 80020d2:	f001 fce5 	bl	8003aa0 <MX_SPI3_Init>
  MX_ADC1_Init();
 80020d6:	f7ff fabd 	bl	8001654 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  //IIR_Filter_3D_Init(&acc_filtered, IIR_ACC_ALPHA, IIR_ACC_BETA);
  IIR_Filter_3D_Init(&gyro_filtered, IIR_GYR_ALPHA, IIR_GYR_BETA);
 80020da:	eddf 0a85 	vldr	s1, [pc, #532]	@ 80022f0 <main+0x250>
 80020de:	ed9f 0a85 	vldr	s0, [pc, #532]	@ 80022f4 <main+0x254>
 80020e2:	4885      	ldr	r0, [pc, #532]	@ (80022f8 <main+0x258>)
 80020e4:	f7ff fd0c 	bl	8001b00 <IIR_Filter_3D_Init>
  MPU6000_Init(&mpu, &hspi1);
 80020e8:	4984      	ldr	r1, [pc, #528]	@ (80022fc <main+0x25c>)
 80020ea:	4885      	ldr	r0, [pc, #532]	@ (8002300 <main+0x260>)
 80020ec:	f000 fef4 	bl	8002ed8 <MPU6000_Init>

  mpu.state=0;
 80020f0:	4b83      	ldr	r3, [pc, #524]	@ (8002300 <main+0x260>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
  for(int i=0;i<=14;i++) mpu.tx_buffer[i]=0xFF;
 80020f8:	2300      	movs	r3, #0
 80020fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80020fc:	e008      	b.n	8002110 <main+0x70>
 80020fe:	4a80      	ldr	r2, [pc, #512]	@ (8002300 <main+0x260>)
 8002100:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002102:	4413      	add	r3, r2
 8002104:	3338      	adds	r3, #56	@ 0x38
 8002106:	22ff      	movs	r2, #255	@ 0xff
 8002108:	701a      	strb	r2, [r3, #0]
 800210a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800210c:	3301      	adds	r3, #1
 800210e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002110:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002112:	2b0e      	cmp	r3, #14
 8002114:	ddf3      	ble.n	80020fe <main+0x5e>
  init_PIDs();
 8002116:	f7ff feef 	bl	8001ef8 <init_PIDs>
  MPU6000_Calibrate(&mpu);
 800211a:	4879      	ldr	r0, [pc, #484]	@ (8002300 <main+0x260>)
 800211c:	f001 f966 	bl	80033ec <MPU6000_Calibrate>

  //Fills arrays in
  Dshot_DMABuffer_init(DShot_DMABufferMotor1);
 8002120:	4878      	ldr	r0, [pc, #480]	@ (8002304 <main+0x264>)
 8002122:	f7ff fc21 	bl	8001968 <Dshot_DMABuffer_init>
  Dshot_DMABuffer_init(DShot_DMABufferMotor2);
 8002126:	4878      	ldr	r0, [pc, #480]	@ (8002308 <main+0x268>)
 8002128:	f7ff fc1e 	bl	8001968 <Dshot_DMABuffer_init>
  Dshot_DMABuffer_init(DShot_DMABufferMotor3);
 800212c:	4877      	ldr	r0, [pc, #476]	@ (800230c <main+0x26c>)
 800212e:	f7ff fc1b 	bl	8001968 <Dshot_DMABuffer_init>
  Dshot_DMABuffer_init(DShot_DMABufferMotor4);
 8002132:	4877      	ldr	r0, [pc, #476]	@ (8002310 <main+0x270>)
 8002134:	f7ff fc18 	bl	8001968 <Dshot_DMABuffer_init>
  Dshot_MemoryBuffer_init(DShot_MemoryBufferMotor1);
 8002138:	4876      	ldr	r0, [pc, #472]	@ (8002314 <main+0x274>)
 800213a:	f7ff fc2f 	bl	800199c <Dshot_MemoryBuffer_init>
  Dshot_MemoryBuffer_init(DShot_MemoryBufferMotor2);
 800213e:	4876      	ldr	r0, [pc, #472]	@ (8002318 <main+0x278>)
 8002140:	f7ff fc2c 	bl	800199c <Dshot_MemoryBuffer_init>
  Dshot_MemoryBuffer_init(DShot_MemoryBufferMotor3);
 8002144:	4875      	ldr	r0, [pc, #468]	@ (800231c <main+0x27c>)
 8002146:	f7ff fc29 	bl	800199c <Dshot_MemoryBuffer_init>
  Dshot_MemoryBuffer_init(DShot_MemoryBufferMotor4);
 800214a:	4875      	ldr	r0, [pc, #468]	@ (8002320 <main+0x280>)
 800214c:	f7ff fc26 	bl	800199c <Dshot_MemoryBuffer_init>
  Dshot_Calibrate(DShot_DMABufferMotor1);
 8002150:	486c      	ldr	r0, [pc, #432]	@ (8002304 <main+0x264>)
 8002152:	f7ff fc3d 	bl	80019d0 <Dshot_Calibrate>
  Dshot_Calibrate(DShot_DMABufferMotor2);
 8002156:	486c      	ldr	r0, [pc, #432]	@ (8002308 <main+0x268>)
 8002158:	f7ff fc3a 	bl	80019d0 <Dshot_Calibrate>
  Dshot_Calibrate(DShot_DMABufferMotor3);
 800215c:	486b      	ldr	r0, [pc, #428]	@ (800230c <main+0x26c>)
 800215e:	f7ff fc37 	bl	80019d0 <Dshot_Calibrate>
  Dshot_Calibrate(DShot_DMABufferMotor4);
 8002162:	486b      	ldr	r0, [pc, #428]	@ (8002310 <main+0x270>)
 8002164:	f7ff fc34 	bl	80019d0 <Dshot_Calibrate>

  //HAL_TIM_PWM_Start_DMA(&htim5, TIM_CHANNEL_1, DShot_DMABufferMotor1, DMA_BUFFER_LENGTH);
  HAL_TIM_PWM_Start_DMA(&htim5, TIM_CHANNEL_4, DShot_DMABufferMotor1, DMA_BUFFER_LENGTH);
 8002168:	2320      	movs	r3, #32
 800216a:	4a66      	ldr	r2, [pc, #408]	@ (8002304 <main+0x264>)
 800216c:	210c      	movs	r1, #12
 800216e:	486d      	ldr	r0, [pc, #436]	@ (8002324 <main+0x284>)
 8002170:	f007 fa5a 	bl	8009628 <HAL_TIM_PWM_Start_DMA>
  HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_3, DShot_DMABufferMotor2, DMA_BUFFER_LENGTH);
 8002174:	2320      	movs	r3, #32
 8002176:	4a64      	ldr	r2, [pc, #400]	@ (8002308 <main+0x268>)
 8002178:	2108      	movs	r1, #8
 800217a:	486b      	ldr	r0, [pc, #428]	@ (8002328 <main+0x288>)
 800217c:	f007 fa54 	bl	8009628 <HAL_TIM_PWM_Start_DMA>
  HAL_TIM_PWM_Start_DMA(&htim3, TIM_CHANNEL_4, DShot_DMABufferMotor3, DMA_BUFFER_LENGTH);
 8002180:	2320      	movs	r3, #32
 8002182:	4a62      	ldr	r2, [pc, #392]	@ (800230c <main+0x26c>)
 8002184:	210c      	movs	r1, #12
 8002186:	4868      	ldr	r0, [pc, #416]	@ (8002328 <main+0x288>)
 8002188:	f007 fa4e 	bl	8009628 <HAL_TIM_PWM_Start_DMA>
  HAL_TIM_PWM_Start_DMA(&htim5, TIM_CHANNEL_3, DShot_DMABufferMotor4, DMA_BUFFER_LENGTH);
 800218c:	2320      	movs	r3, #32
 800218e:	4a60      	ldr	r2, [pc, #384]	@ (8002310 <main+0x270>)
 8002190:	2108      	movs	r1, #8
 8002192:	4864      	ldr	r0, [pc, #400]	@ (8002324 <main+0x284>)
 8002194:	f007 fa48 	bl	8009628 <HAL_TIM_PWM_Start_DMA>

  Dshot_PrepareFrame(0, DShot_MemoryBufferMotor1);
 8002198:	495e      	ldr	r1, [pc, #376]	@ (8002314 <main+0x274>)
 800219a:	2000      	movs	r0, #0
 800219c:	f7ff fc32 	bl	8001a04 <Dshot_PrepareFrame>
  Dshot_PrepareFrame(0, DShot_MemoryBufferMotor2);
 80021a0:	495d      	ldr	r1, [pc, #372]	@ (8002318 <main+0x278>)
 80021a2:	2000      	movs	r0, #0
 80021a4:	f7ff fc2e 	bl	8001a04 <Dshot_PrepareFrame>
  Dshot_PrepareFrame(0, DShot_MemoryBufferMotor3);
 80021a8:	495c      	ldr	r1, [pc, #368]	@ (800231c <main+0x27c>)
 80021aa:	2000      	movs	r0, #0
 80021ac:	f7ff fc2a 	bl	8001a04 <Dshot_PrepareFrame>
  Dshot_PrepareFrame(0, DShot_MemoryBufferMotor4);
 80021b0:	495b      	ldr	r1, [pc, #364]	@ (8002320 <main+0x280>)
 80021b2:	2000      	movs	r0, #0
 80021b4:	f7ff fc26 	bl	8001a04 <Dshot_PrepareFrame>

  HAL_Delay(3000);
 80021b8:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80021bc:	f002 fd30 	bl	8004c20 <HAL_Delay>

  HAL_UART_Receive_DMA(&huart6, crsf_dma_buf, CRSF_DMA_BUF_SIZE);
 80021c0:	2280      	movs	r2, #128	@ 0x80
 80021c2:	495a      	ldr	r1, [pc, #360]	@ (800232c <main+0x28c>)
 80021c4:	485a      	ldr	r0, [pc, #360]	@ (8002330 <main+0x290>)
 80021c6:	f008 fb69 	bl	800a89c <HAL_UART_Receive_DMA>
  __HAL_UART_ENABLE_IT(&huart6, UART_IT_IDLE);  // enable IDLE interrupt
 80021ca:	4b59      	ldr	r3, [pc, #356]	@ (8002330 <main+0x290>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	68da      	ldr	r2, [r3, #12]
 80021d0:	4b57      	ldr	r3, [pc, #348]	@ (8002330 <main+0x290>)
 80021d2:	681b      	ldr	r3, [r3, #0]
 80021d4:	f042 0210 	orr.w	r2, r2, #16
 80021d8:	60da      	str	r2, [r3, #12]
  HAL_TIM_Base_Start_IT(&htim2);
 80021da:	4856      	ldr	r0, [pc, #344]	@ (8002334 <main+0x294>)
 80021dc:	f007 f95a 	bl	8009494 <HAL_TIM_Base_Start_IT>

  HAL_GPIO_WritePin(FLASH_CS_PORT, FLASH_CS_PIN, GPIO_PIN_SET);
 80021e0:	2201      	movs	r2, #1
 80021e2:	2108      	movs	r1, #8
 80021e4:	4854      	ldr	r0, [pc, #336]	@ (8002338 <main+0x298>)
 80021e6:	f004 f91f 	bl	8006428 <HAL_GPIO_WritePin>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&battery_voltage_raw, 1);
 80021ea:	2201      	movs	r2, #1
 80021ec:	4953      	ldr	r1, [pc, #332]	@ (800233c <main+0x29c>)
 80021ee:	4854      	ldr	r0, [pc, #336]	@ (8002340 <main+0x2a0>)
 80021f0:	f002 fe8e 	bl	8004f10 <HAL_ADC_Start_DMA>
  W25Q_Reset();
 80021f4:	f002 fb6e 	bl	80048d4 <W25Q_Reset>
  flash_write_done_flag = false;
 80021f8:	4b52      	ldr	r3, [pc, #328]	@ (8002344 <main+0x2a4>)
 80021fa:	2200      	movs	r2, #0
 80021fc:	701a      	strb	r2, [r3, #0]

  Blackbox_EraseAll();
 80021fe:	f7ff fafb 	bl	80017f8 <Blackbox_EraseAll>
  W25Q_Read(BLACKBOX_START_ADDR, 256, flash_buffer_rx);
 8002202:	4a51      	ldr	r2, [pc, #324]	@ (8002348 <main+0x2a8>)
 8002204:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002208:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 800220c:	f002 fba4 	bl	8004958 <W25Q_Read>
  for (int i = blackbox_packet_index; i < 8; i++) {
 8002210:	4b4e      	ldr	r3, [pc, #312]	@ (800234c <main+0x2ac>)
 8002212:	781b      	ldrb	r3, [r3, #0]
 8002214:	b2db      	uxtb	r3, r3
 8002216:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002218:	e040      	b.n	800229c <main+0x1fc>
      blackbox_packet[i].timestamp = 0;
 800221a:	4a4d      	ldr	r2, [pc, #308]	@ (8002350 <main+0x2b0>)
 800221c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800221e:	015b      	lsls	r3, r3, #5
 8002220:	4413      	add	r3, r2
 8002222:	2200      	movs	r2, #0
 8002224:	601a      	str	r2, [r3, #0]
      blackbox_packet[i].battery_voltage = 0;
 8002226:	4a4a      	ldr	r2, [pc, #296]	@ (8002350 <main+0x2b0>)
 8002228:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800222a:	015b      	lsls	r3, r3, #5
 800222c:	4413      	add	r3, r2
 800222e:	3304      	adds	r3, #4
 8002230:	f04f 0200 	mov.w	r2, #0
 8002234:	601a      	str	r2, [r3, #0]
      blackbox_packet[i].roll_target = 0;
 8002236:	4a46      	ldr	r2, [pc, #280]	@ (8002350 <main+0x2b0>)
 8002238:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800223a:	015b      	lsls	r3, r3, #5
 800223c:	4413      	add	r3, r2
 800223e:	3308      	adds	r3, #8
 8002240:	f04f 0200 	mov.w	r2, #0
 8002244:	601a      	str	r2, [r3, #0]
      blackbox_packet[i].pitch_target = 0;
 8002246:	4a42      	ldr	r2, [pc, #264]	@ (8002350 <main+0x2b0>)
 8002248:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800224a:	015b      	lsls	r3, r3, #5
 800224c:	4413      	add	r3, r2
 800224e:	330c      	adds	r3, #12
 8002250:	f04f 0200 	mov.w	r2, #0
 8002254:	601a      	str	r2, [r3, #0]
      blackbox_packet[i].yaw_target = 0;
 8002256:	4a3e      	ldr	r2, [pc, #248]	@ (8002350 <main+0x2b0>)
 8002258:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800225a:	015b      	lsls	r3, r3, #5
 800225c:	4413      	add	r3, r2
 800225e:	3310      	adds	r3, #16
 8002260:	f04f 0200 	mov.w	r2, #0
 8002264:	601a      	str	r2, [r3, #0]
      blackbox_packet[i].roll = 0;
 8002266:	4a3a      	ldr	r2, [pc, #232]	@ (8002350 <main+0x2b0>)
 8002268:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800226a:	015b      	lsls	r3, r3, #5
 800226c:	4413      	add	r3, r2
 800226e:	3314      	adds	r3, #20
 8002270:	f04f 0200 	mov.w	r2, #0
 8002274:	601a      	str	r2, [r3, #0]
      blackbox_packet[i].pitch = 0;
 8002276:	4a36      	ldr	r2, [pc, #216]	@ (8002350 <main+0x2b0>)
 8002278:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800227a:	015b      	lsls	r3, r3, #5
 800227c:	4413      	add	r3, r2
 800227e:	3318      	adds	r3, #24
 8002280:	f04f 0200 	mov.w	r2, #0
 8002284:	601a      	str	r2, [r3, #0]
      blackbox_packet[i].yaw = 0;
 8002286:	4a32      	ldr	r2, [pc, #200]	@ (8002350 <main+0x2b0>)
 8002288:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800228a:	015b      	lsls	r3, r3, #5
 800228c:	4413      	add	r3, r2
 800228e:	331c      	adds	r3, #28
 8002290:	f04f 0200 	mov.w	r2, #0
 8002294:	601a      	str	r2, [r3, #0]
  for (int i = blackbox_packet_index; i < 8; i++) {
 8002296:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002298:	3301      	adds	r3, #1
 800229a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800229c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800229e:	2b07      	cmp	r3, #7
 80022a0:	ddbb      	ble.n	800221a <main+0x17a>
  }
  id = W25Q_ReadID();
 80022a2:	f002 fb33 	bl	800490c <W25Q_ReadID>
 80022a6:	4603      	mov	r3, r0
 80022a8:	4a2a      	ldr	r2, [pc, #168]	@ (8002354 <main+0x2b4>)
 80022aa:	6013      	str	r3, [r2, #0]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (drone_system_state == SYSTEM_STATE_FLY_MODE){
 80022ac:	4b2a      	ldr	r3, [pc, #168]	@ (8002358 <main+0x2b8>)
 80022ae:	781b      	ldrb	r3, [r3, #0]
 80022b0:	b2db      	uxtb	r3, r3
 80022b2:	2b00      	cmp	r3, #0
 80022b4:	f040 84d0 	bne.w	8002c58 <main+0xbb8>
		  if (ScaledControllerOutput[CH_ARM] < 1500){
 80022b8:	4b28      	ldr	r3, [pc, #160]	@ (800235c <main+0x2bc>)
 80022ba:	edd3 7a04 	vldr	s15, [r3, #16]
 80022be:	ed9f 7a28 	vldr	s14, [pc, #160]	@ 8002360 <main+0x2c0>
 80022c2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80022c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80022ca:	d54b      	bpl.n	8002364 <main+0x2c4>
			  Dshot_PrepareFrame(0, DShot_MemoryBufferMotor1);
 80022cc:	4911      	ldr	r1, [pc, #68]	@ (8002314 <main+0x274>)
 80022ce:	2000      	movs	r0, #0
 80022d0:	f7ff fb98 	bl	8001a04 <Dshot_PrepareFrame>
			  Dshot_PrepareFrame(0, DShot_MemoryBufferMotor2);
 80022d4:	4910      	ldr	r1, [pc, #64]	@ (8002318 <main+0x278>)
 80022d6:	2000      	movs	r0, #0
 80022d8:	f7ff fb94 	bl	8001a04 <Dshot_PrepareFrame>
			  Dshot_PrepareFrame(0, DShot_MemoryBufferMotor3);
 80022dc:	490f      	ldr	r1, [pc, #60]	@ (800231c <main+0x27c>)
 80022de:	2000      	movs	r0, #0
 80022e0:	f7ff fb90 	bl	8001a04 <Dshot_PrepareFrame>
			  Dshot_PrepareFrame(0, DShot_MemoryBufferMotor4);
 80022e4:	490e      	ldr	r1, [pc, #56]	@ (8002320 <main+0x280>)
 80022e6:	2000      	movs	r0, #0
 80022e8:	f7ff fb8c 	bl	8001a04 <Dshot_PrepareFrame>
 80022ec:	e06a      	b.n	80023c4 <main+0x324>
 80022ee:	bf00      	nop
 80022f0:	3e3b15b5 	.word	0x3e3b15b5
 80022f4:	3f227525 	.word	0x3f227525
 80022f8:	200005c0 	.word	0x200005c0
 80022fc:	20000be8 	.word	0x20000be8
 8002300:	2000055c 	.word	0x2000055c
 8002304:	20000630 	.word	0x20000630
 8002308:	200006f0 	.word	0x200006f0
 800230c:	200007b0 	.word	0x200007b0
 8002310:	20000870 	.word	0x20000870
 8002314:	200005f0 	.word	0x200005f0
 8002318:	200006b0 	.word	0x200006b0
 800231c:	20000770 	.word	0x20000770
 8002320:	20000830 	.word	0x20000830
 8002324:	20000e4c 	.word	0x20000e4c
 8002328:	20000e04 	.word	0x20000e04
 800232c:	2000093c 	.word	0x2000093c
 8002330:	20001014 	.word	0x20001014
 8002334:	20000dbc 	.word	0x20000dbc
 8002338:	40020400 	.word	0x40020400
 800233c:	20000bdc 	.word	0x20000bdc
 8002340:	2000034c 	.word	0x2000034c
 8002344:	20000004 	.word	0x20000004
 8002348:	20000ad4 	.word	0x20000ad4
 800234c:	20000ad0 	.word	0x20000ad0
 8002350:	200009d0 	.word	0x200009d0
 8002354:	200009cc 	.word	0x200009cc
 8002358:	200009c9 	.word	0x200009c9
 800235c:	20000928 	.word	0x20000928
 8002360:	44bb8000 	.word	0x44bb8000

		  }
		  else{
			  //0 <= m1, m2, m3, m4 <= 1999
			  Dshot_PrepareFrame(m1, DShot_MemoryBufferMotor1);
 8002364:	4bd4      	ldr	r3, [pc, #848]	@ (80026b8 <main+0x618>)
 8002366:	edd3 7a00 	vldr	s15, [r3]
 800236a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800236e:	ee17 3a90 	vmov	r3, s15
 8002372:	b29b      	uxth	r3, r3
 8002374:	49d1      	ldr	r1, [pc, #836]	@ (80026bc <main+0x61c>)
 8002376:	4618      	mov	r0, r3
 8002378:	f7ff fb44 	bl	8001a04 <Dshot_PrepareFrame>
			  Dshot_PrepareFrame(m2, DShot_MemoryBufferMotor2);
 800237c:	4bd0      	ldr	r3, [pc, #832]	@ (80026c0 <main+0x620>)
 800237e:	edd3 7a00 	vldr	s15, [r3]
 8002382:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002386:	ee17 3a90 	vmov	r3, s15
 800238a:	b29b      	uxth	r3, r3
 800238c:	49cd      	ldr	r1, [pc, #820]	@ (80026c4 <main+0x624>)
 800238e:	4618      	mov	r0, r3
 8002390:	f7ff fb38 	bl	8001a04 <Dshot_PrepareFrame>
			  Dshot_PrepareFrame(m3, DShot_MemoryBufferMotor3);
 8002394:	4bcc      	ldr	r3, [pc, #816]	@ (80026c8 <main+0x628>)
 8002396:	edd3 7a00 	vldr	s15, [r3]
 800239a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800239e:	ee17 3a90 	vmov	r3, s15
 80023a2:	b29b      	uxth	r3, r3
 80023a4:	49c9      	ldr	r1, [pc, #804]	@ (80026cc <main+0x62c>)
 80023a6:	4618      	mov	r0, r3
 80023a8:	f7ff fb2c 	bl	8001a04 <Dshot_PrepareFrame>
			  Dshot_PrepareFrame(m4, DShot_MemoryBufferMotor4);
 80023ac:	4bc8      	ldr	r3, [pc, #800]	@ (80026d0 <main+0x630>)
 80023ae:	edd3 7a00 	vldr	s15, [r3]
 80023b2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80023b6:	ee17 3a90 	vmov	r3, s15
 80023ba:	b29b      	uxth	r3, r3
 80023bc:	49c5      	ldr	r1, [pc, #788]	@ (80026d4 <main+0x634>)
 80023be:	4618      	mov	r0, r3
 80023c0:	f7ff fb20 	bl	8001a04 <Dshot_PrepareFrame>
		  }

		  if (mpu.state==2){
 80023c4:	4bc4      	ldr	r3, [pc, #784]	@ (80026d8 <main+0x638>)
 80023c6:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 80023ca:	b2db      	uxtb	r3, r3
 80023cc:	2b02      	cmp	r3, #2
 80023ce:	f040 8418 	bne.w	8002c02 <main+0xb62>
			  MPU6000_Process_DMA(&mpu);
 80023d2:	48c1      	ldr	r0, [pc, #772]	@ (80026d8 <main+0x638>)
 80023d4:	f000 fe36 	bl	8003044 <MPU6000_Process_DMA>
			  mpu.state = 0;
 80023d8:	4bbf      	ldr	r3, [pc, #764]	@ (80026d8 <main+0x638>)
 80023da:	2200      	movs	r2, #0
 80023dc:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59

			  /*low-pass filter*/
		//		  IIR_Filter_3D_Update(&acc_filtered, mpu.acc[0], mpu.acc[1], mpu.acc[2], &acc_x, &acc_y, &acc_z);
			  acc_x = mpu.acc[0];
 80023e0:	4bbd      	ldr	r3, [pc, #756]	@ (80026d8 <main+0x638>)
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	4abd      	ldr	r2, [pc, #756]	@ (80026dc <main+0x63c>)
 80023e6:	6013      	str	r3, [r2, #0]
			  acc_y = mpu.acc[1];
 80023e8:	4bbb      	ldr	r3, [pc, #748]	@ (80026d8 <main+0x638>)
 80023ea:	689b      	ldr	r3, [r3, #8]
 80023ec:	4abc      	ldr	r2, [pc, #752]	@ (80026e0 <main+0x640>)
 80023ee:	6013      	str	r3, [r2, #0]
			  acc_z = mpu.acc[2];
 80023f0:	4bb9      	ldr	r3, [pc, #740]	@ (80026d8 <main+0x638>)
 80023f2:	68db      	ldr	r3, [r3, #12]
 80023f4:	4abb      	ldr	r2, [pc, #748]	@ (80026e4 <main+0x644>)
 80023f6:	6013      	str	r3, [r2, #0]
			  IIR_Filter_3D_Update(&gyro_filtered, mpu.gyro[0], mpu.gyro[1], mpu.gyro[2], &gyro_p, &gyro_q, &gyro_r);
 80023f8:	4bb7      	ldr	r3, [pc, #732]	@ (80026d8 <main+0x638>)
 80023fa:	edd3 7a04 	vldr	s15, [r3, #16]
 80023fe:	4bb6      	ldr	r3, [pc, #728]	@ (80026d8 <main+0x638>)
 8002400:	ed93 7a05 	vldr	s14, [r3, #20]
 8002404:	4bb4      	ldr	r3, [pc, #720]	@ (80026d8 <main+0x638>)
 8002406:	edd3 6a06 	vldr	s13, [r3, #24]
 800240a:	4bb7      	ldr	r3, [pc, #732]	@ (80026e8 <main+0x648>)
 800240c:	4ab7      	ldr	r2, [pc, #732]	@ (80026ec <main+0x64c>)
 800240e:	49b8      	ldr	r1, [pc, #736]	@ (80026f0 <main+0x650>)
 8002410:	eeb0 1a66 	vmov.f32	s2, s13
 8002414:	eef0 0a47 	vmov.f32	s1, s14
 8002418:	eeb0 0a67 	vmov.f32	s0, s15
 800241c:	48b5      	ldr	r0, [pc, #724]	@ (80026f4 <main+0x654>)
 800241e:	f7ff fb95 	bl	8001b4c <IIR_Filter_3D_Update>

			  /*Estimate pitch and roll*/
			  rollHat_acc_rad = atan2f(acc_y, acc_z);
 8002422:	4baf      	ldr	r3, [pc, #700]	@ (80026e0 <main+0x640>)
 8002424:	edd3 7a00 	vldr	s15, [r3]
 8002428:	4bae      	ldr	r3, [pc, #696]	@ (80026e4 <main+0x644>)
 800242a:	ed93 7a00 	vldr	s14, [r3]
 800242e:	eef0 0a47 	vmov.f32	s1, s14
 8002432:	eeb0 0a67 	vmov.f32	s0, s15
 8002436:	f010 f84d 	bl	80124d4 <atan2f>
 800243a:	eef0 7a40 	vmov.f32	s15, s0
 800243e:	4bae      	ldr	r3, [pc, #696]	@ (80026f8 <main+0x658>)
 8002440:	edc3 7a00 	vstr	s15, [r3]
			  pitchHat_acc_rad = atan2f(-acc_x, sqrtf(acc_y * acc_y + acc_z * acc_z));
 8002444:	4ba5      	ldr	r3, [pc, #660]	@ (80026dc <main+0x63c>)
 8002446:	edd3 7a00 	vldr	s15, [r3]
 800244a:	eeb1 8a67 	vneg.f32	s16, s15
 800244e:	4ba4      	ldr	r3, [pc, #656]	@ (80026e0 <main+0x640>)
 8002450:	ed93 7a00 	vldr	s14, [r3]
 8002454:	4ba2      	ldr	r3, [pc, #648]	@ (80026e0 <main+0x640>)
 8002456:	edd3 7a00 	vldr	s15, [r3]
 800245a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800245e:	4ba1      	ldr	r3, [pc, #644]	@ (80026e4 <main+0x644>)
 8002460:	edd3 6a00 	vldr	s13, [r3]
 8002464:	4b9f      	ldr	r3, [pc, #636]	@ (80026e4 <main+0x644>)
 8002466:	edd3 7a00 	vldr	s15, [r3]
 800246a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800246e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002472:	eeb0 0a67 	vmov.f32	s0, s15
 8002476:	f010 f82f 	bl	80124d8 <sqrtf>
 800247a:	eef0 7a40 	vmov.f32	s15, s0
 800247e:	eef0 0a67 	vmov.f32	s1, s15
 8002482:	eeb0 0a48 	vmov.f32	s0, s16
 8002486:	f010 f825 	bl	80124d4 <atan2f>
 800248a:	eef0 7a40 	vmov.f32	s15, s0
 800248e:	4b9b      	ldr	r3, [pc, #620]	@ (80026fc <main+0x65c>)
 8002490:	edc3 7a00 	vstr	s15, [r3]
			  float rollDot_rad = (gyro_p * (M_PI / 180.0f) + tanf(pitchHat_acc_rad) * sinf(rollHat_acc_rad) * gyro_q * (M_PI / 180.0f) + tanf(pitchHat_acc_rad) * cosf(rollHat_acc_rad) * gyro_r * (M_PI / 180.0f));
 8002494:	4b96      	ldr	r3, [pc, #600]	@ (80026f0 <main+0x650>)
 8002496:	681b      	ldr	r3, [r3, #0]
 8002498:	4618      	mov	r0, r3
 800249a:	f7fe f865 	bl	8000568 <__aeabi_f2d>
 800249e:	a380      	add	r3, pc, #512	@ (adr r3, 80026a0 <main+0x600>)
 80024a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024a4:	f7fe f8b8 	bl	8000618 <__aeabi_dmul>
 80024a8:	4602      	mov	r2, r0
 80024aa:	460b      	mov	r3, r1
 80024ac:	4614      	mov	r4, r2
 80024ae:	461d      	mov	r5, r3
 80024b0:	4b92      	ldr	r3, [pc, #584]	@ (80026fc <main+0x65c>)
 80024b2:	edd3 7a00 	vldr	s15, [r3]
 80024b6:	eeb0 0a67 	vmov.f32	s0, s15
 80024ba:	f010 f8b5 	bl	8012628 <tanf>
 80024be:	eeb0 8a40 	vmov.f32	s16, s0
 80024c2:	4b8d      	ldr	r3, [pc, #564]	@ (80026f8 <main+0x658>)
 80024c4:	edd3 7a00 	vldr	s15, [r3]
 80024c8:	eeb0 0a67 	vmov.f32	s0, s15
 80024cc:	f010 f866 	bl	801259c <sinf>
 80024d0:	eef0 7a40 	vmov.f32	s15, s0
 80024d4:	ee28 7a27 	vmul.f32	s14, s16, s15
 80024d8:	4b84      	ldr	r3, [pc, #528]	@ (80026ec <main+0x64c>)
 80024da:	edd3 7a00 	vldr	s15, [r3]
 80024de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80024e2:	ee17 0a90 	vmov	r0, s15
 80024e6:	f7fe f83f 	bl	8000568 <__aeabi_f2d>
 80024ea:	a36d      	add	r3, pc, #436	@ (adr r3, 80026a0 <main+0x600>)
 80024ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024f0:	f7fe f892 	bl	8000618 <__aeabi_dmul>
 80024f4:	4602      	mov	r2, r0
 80024f6:	460b      	mov	r3, r1
 80024f8:	4620      	mov	r0, r4
 80024fa:	4629      	mov	r1, r5
 80024fc:	f7fd fed6 	bl	80002ac <__adddf3>
 8002500:	4602      	mov	r2, r0
 8002502:	460b      	mov	r3, r1
 8002504:	4614      	mov	r4, r2
 8002506:	461d      	mov	r5, r3
 8002508:	4b7c      	ldr	r3, [pc, #496]	@ (80026fc <main+0x65c>)
 800250a:	edd3 7a00 	vldr	s15, [r3]
 800250e:	eeb0 0a67 	vmov.f32	s0, s15
 8002512:	f010 f889 	bl	8012628 <tanf>
 8002516:	eeb0 8a40 	vmov.f32	s16, s0
 800251a:	4b77      	ldr	r3, [pc, #476]	@ (80026f8 <main+0x658>)
 800251c:	edd3 7a00 	vldr	s15, [r3]
 8002520:	eeb0 0a67 	vmov.f32	s0, s15
 8002524:	f00f fff6 	bl	8012514 <cosf>
 8002528:	eef0 7a40 	vmov.f32	s15, s0
 800252c:	ee28 7a27 	vmul.f32	s14, s16, s15
 8002530:	4b6d      	ldr	r3, [pc, #436]	@ (80026e8 <main+0x648>)
 8002532:	edd3 7a00 	vldr	s15, [r3]
 8002536:	ee67 7a27 	vmul.f32	s15, s14, s15
 800253a:	ee17 0a90 	vmov	r0, s15
 800253e:	f7fe f813 	bl	8000568 <__aeabi_f2d>
 8002542:	a357      	add	r3, pc, #348	@ (adr r3, 80026a0 <main+0x600>)
 8002544:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002548:	f7fe f866 	bl	8000618 <__aeabi_dmul>
 800254c:	4602      	mov	r2, r0
 800254e:	460b      	mov	r3, r1
 8002550:	4620      	mov	r0, r4
 8002552:	4629      	mov	r1, r5
 8002554:	f7fd feaa 	bl	80002ac <__adddf3>
 8002558:	4602      	mov	r2, r0
 800255a:	460b      	mov	r3, r1
 800255c:	4610      	mov	r0, r2
 800255e:	4619      	mov	r1, r3
 8002560:	f7fe fb32 	bl	8000bc8 <__aeabi_d2f>
 8002564:	4603      	mov	r3, r0
 8002566:	617b      	str	r3, [r7, #20]
			  float pitchDot_rad = (cosf(rollHat_acc_rad) * gyro_q * (M_PI / 180.0f) - sinf(rollHat_acc_rad) * gyro_r * (M_PI / 180.0f));
 8002568:	4b63      	ldr	r3, [pc, #396]	@ (80026f8 <main+0x658>)
 800256a:	edd3 7a00 	vldr	s15, [r3]
 800256e:	eeb0 0a67 	vmov.f32	s0, s15
 8002572:	f00f ffcf 	bl	8012514 <cosf>
 8002576:	eeb0 7a40 	vmov.f32	s14, s0
 800257a:	4b5c      	ldr	r3, [pc, #368]	@ (80026ec <main+0x64c>)
 800257c:	edd3 7a00 	vldr	s15, [r3]
 8002580:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002584:	ee17 0a90 	vmov	r0, s15
 8002588:	f7fd ffee 	bl	8000568 <__aeabi_f2d>
 800258c:	a344      	add	r3, pc, #272	@ (adr r3, 80026a0 <main+0x600>)
 800258e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002592:	f7fe f841 	bl	8000618 <__aeabi_dmul>
 8002596:	4602      	mov	r2, r0
 8002598:	460b      	mov	r3, r1
 800259a:	4614      	mov	r4, r2
 800259c:	461d      	mov	r5, r3
 800259e:	4b56      	ldr	r3, [pc, #344]	@ (80026f8 <main+0x658>)
 80025a0:	edd3 7a00 	vldr	s15, [r3]
 80025a4:	eeb0 0a67 	vmov.f32	s0, s15
 80025a8:	f00f fff8 	bl	801259c <sinf>
 80025ac:	eeb0 7a40 	vmov.f32	s14, s0
 80025b0:	4b4d      	ldr	r3, [pc, #308]	@ (80026e8 <main+0x648>)
 80025b2:	edd3 7a00 	vldr	s15, [r3]
 80025b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025ba:	ee17 0a90 	vmov	r0, s15
 80025be:	f7fd ffd3 	bl	8000568 <__aeabi_f2d>
 80025c2:	a337      	add	r3, pc, #220	@ (adr r3, 80026a0 <main+0x600>)
 80025c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025c8:	f7fe f826 	bl	8000618 <__aeabi_dmul>
 80025cc:	4602      	mov	r2, r0
 80025ce:	460b      	mov	r3, r1
 80025d0:	4620      	mov	r0, r4
 80025d2:	4629      	mov	r1, r5
 80025d4:	f7fd fe68 	bl	80002a8 <__aeabi_dsub>
 80025d8:	4602      	mov	r2, r0
 80025da:	460b      	mov	r3, r1
 80025dc:	4610      	mov	r0, r2
 80025de:	4619      	mov	r1, r3
 80025e0:	f7fe faf2 	bl	8000bc8 <__aeabi_d2f>
 80025e4:	4603      	mov	r3, r0
 80025e6:	613b      	str	r3, [r7, #16]

			  //Complementary filter
			  roll_rad = (1.0f - COMP_ALPHA) * rollHat_acc_rad + COMP_ALPHA * (roll_rad + rollDot_rad * dt );
 80025e8:	4b43      	ldr	r3, [pc, #268]	@ (80026f8 <main+0x658>)
 80025ea:	681b      	ldr	r3, [r3, #0]
 80025ec:	4618      	mov	r0, r3
 80025ee:	f7fd ffbb 	bl	8000568 <__aeabi_f2d>
 80025f2:	a32d      	add	r3, pc, #180	@ (adr r3, 80026a8 <main+0x608>)
 80025f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025f8:	f7fe f80e 	bl	8000618 <__aeabi_dmul>
 80025fc:	4602      	mov	r2, r0
 80025fe:	460b      	mov	r3, r1
 8002600:	4614      	mov	r4, r2
 8002602:	461d      	mov	r5, r3
 8002604:	4b3e      	ldr	r3, [pc, #248]	@ (8002700 <main+0x660>)
 8002606:	ed93 7a00 	vldr	s14, [r3]
 800260a:	edd7 7a05 	vldr	s15, [r7, #20]
 800260e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002612:	4b3c      	ldr	r3, [pc, #240]	@ (8002704 <main+0x664>)
 8002614:	edd3 7a00 	vldr	s15, [r3]
 8002618:	ee77 7a27 	vadd.f32	s15, s14, s15
 800261c:	ee17 0a90 	vmov	r0, s15
 8002620:	f7fd ffa2 	bl	8000568 <__aeabi_f2d>
 8002624:	a322      	add	r3, pc, #136	@ (adr r3, 80026b0 <main+0x610>)
 8002626:	e9d3 2300 	ldrd	r2, r3, [r3]
 800262a:	f7fd fff5 	bl	8000618 <__aeabi_dmul>
 800262e:	4602      	mov	r2, r0
 8002630:	460b      	mov	r3, r1
 8002632:	4620      	mov	r0, r4
 8002634:	4629      	mov	r1, r5
 8002636:	f7fd fe39 	bl	80002ac <__adddf3>
 800263a:	4602      	mov	r2, r0
 800263c:	460b      	mov	r3, r1
 800263e:	4610      	mov	r0, r2
 8002640:	4619      	mov	r1, r3
 8002642:	f7fe fac1 	bl	8000bc8 <__aeabi_d2f>
 8002646:	4603      	mov	r3, r0
 8002648:	4a2e      	ldr	r2, [pc, #184]	@ (8002704 <main+0x664>)
 800264a:	6013      	str	r3, [r2, #0]
			  pitch_rad = (1.0f - COMP_ALPHA) * pitchHat_acc_rad + COMP_ALPHA * (pitch_rad + pitchDot_rad * dt );
 800264c:	4b2b      	ldr	r3, [pc, #172]	@ (80026fc <main+0x65c>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4618      	mov	r0, r3
 8002652:	f7fd ff89 	bl	8000568 <__aeabi_f2d>
 8002656:	a314      	add	r3, pc, #80	@ (adr r3, 80026a8 <main+0x608>)
 8002658:	e9d3 2300 	ldrd	r2, r3, [r3]
 800265c:	f7fd ffdc 	bl	8000618 <__aeabi_dmul>
 8002660:	4602      	mov	r2, r0
 8002662:	460b      	mov	r3, r1
 8002664:	4614      	mov	r4, r2
 8002666:	461d      	mov	r5, r3
 8002668:	4b25      	ldr	r3, [pc, #148]	@ (8002700 <main+0x660>)
 800266a:	ed93 7a00 	vldr	s14, [r3]
 800266e:	edd7 7a04 	vldr	s15, [r7, #16]
 8002672:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002676:	4b24      	ldr	r3, [pc, #144]	@ (8002708 <main+0x668>)
 8002678:	edd3 7a00 	vldr	s15, [r3]
 800267c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002680:	ee17 0a90 	vmov	r0, s15
 8002684:	f7fd ff70 	bl	8000568 <__aeabi_f2d>
 8002688:	a309      	add	r3, pc, #36	@ (adr r3, 80026b0 <main+0x610>)
 800268a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800268e:	f7fd ffc3 	bl	8000618 <__aeabi_dmul>
 8002692:	4602      	mov	r2, r0
 8002694:	460b      	mov	r3, r1
 8002696:	4620      	mov	r0, r4
 8002698:	e038      	b.n	800270c <main+0x66c>
 800269a:	bf00      	nop
 800269c:	f3af 8000 	nop.w
 80026a0:	a2529d39 	.word	0xa2529d39
 80026a4:	3f91df46 	.word	0x3f91df46
 80026a8:	999999a0 	.word	0x999999a0
 80026ac:	3fa99999 	.word	0x3fa99999
 80026b0:	66666666 	.word	0x66666666
 80026b4:	3fee6666 	.word	0x3fee6666
 80026b8:	200008fc 	.word	0x200008fc
 80026bc:	200005f0 	.word	0x200005f0
 80026c0:	20000900 	.word	0x20000900
 80026c4:	200006b0 	.word	0x200006b0
 80026c8:	20000904 	.word	0x20000904
 80026cc:	20000770 	.word	0x20000770
 80026d0:	20000908 	.word	0x20000908
 80026d4:	20000830 	.word	0x20000830
 80026d8:	2000055c 	.word	0x2000055c
 80026dc:	200003f4 	.word	0x200003f4
 80026e0:	200003f8 	.word	0x200003f8
 80026e4:	200003fc 	.word	0x200003fc
 80026e8:	20000408 	.word	0x20000408
 80026ec:	20000404 	.word	0x20000404
 80026f0:	20000400 	.word	0x20000400
 80026f4:	200005c0 	.word	0x200005c0
 80026f8:	200005b8 	.word	0x200005b8
 80026fc:	200005bc 	.word	0x200005bc
 8002700:	20000000 	.word	0x20000000
 8002704:	2000041c 	.word	0x2000041c
 8002708:	20000420 	.word	0x20000420
 800270c:	4629      	mov	r1, r5
 800270e:	f7fd fdcd 	bl	80002ac <__adddf3>
 8002712:	4602      	mov	r2, r0
 8002714:	460b      	mov	r3, r1
 8002716:	4610      	mov	r0, r2
 8002718:	4619      	mov	r1, r3
 800271a:	f7fe fa55 	bl	8000bc8 <__aeabi_d2f>
 800271e:	4603      	mov	r3, r0
 8002720:	4a8d      	ldr	r2, [pc, #564]	@ (8002958 <main+0x8b8>)
 8002722:	6013      	str	r3, [r2, #0]
			  float yawDot = gyro_r;
 8002724:	4b8d      	ldr	r3, [pc, #564]	@ (800295c <main+0x8bc>)
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	60fb      	str	r3, [r7, #12]

			  rollDot = rollDot_rad * (180.0f / M_PI);
 800272a:	6978      	ldr	r0, [r7, #20]
 800272c:	f7fd ff1c 	bl	8000568 <__aeabi_f2d>
 8002730:	a387      	add	r3, pc, #540	@ (adr r3, 8002950 <main+0x8b0>)
 8002732:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002736:	f7fd ff6f 	bl	8000618 <__aeabi_dmul>
 800273a:	4602      	mov	r2, r0
 800273c:	460b      	mov	r3, r1
 800273e:	4610      	mov	r0, r2
 8002740:	4619      	mov	r1, r3
 8002742:	f7fe fa41 	bl	8000bc8 <__aeabi_d2f>
 8002746:	4603      	mov	r3, r0
 8002748:	4a85      	ldr	r2, [pc, #532]	@ (8002960 <main+0x8c0>)
 800274a:	6013      	str	r3, [r2, #0]
			  pitchDot = pitchDot_rad * (180.0f / M_PI);
 800274c:	6938      	ldr	r0, [r7, #16]
 800274e:	f7fd ff0b 	bl	8000568 <__aeabi_f2d>
 8002752:	a37f      	add	r3, pc, #508	@ (adr r3, 8002950 <main+0x8b0>)
 8002754:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002758:	f7fd ff5e 	bl	8000618 <__aeabi_dmul>
 800275c:	4602      	mov	r2, r0
 800275e:	460b      	mov	r3, r1
 8002760:	4610      	mov	r0, r2
 8002762:	4619      	mov	r1, r3
 8002764:	f7fe fa30 	bl	8000bc8 <__aeabi_d2f>
 8002768:	4603      	mov	r3, r0
 800276a:	4a7e      	ldr	r2, [pc, #504]	@ (8002964 <main+0x8c4>)
 800276c:	6013      	str	r3, [r2, #0]
			  roll = roll_rad * (180.0f / M_PI);
 800276e:	4b7e      	ldr	r3, [pc, #504]	@ (8002968 <main+0x8c8>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	4618      	mov	r0, r3
 8002774:	f7fd fef8 	bl	8000568 <__aeabi_f2d>
 8002778:	a375      	add	r3, pc, #468	@ (adr r3, 8002950 <main+0x8b0>)
 800277a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800277e:	f7fd ff4b 	bl	8000618 <__aeabi_dmul>
 8002782:	4602      	mov	r2, r0
 8002784:	460b      	mov	r3, r1
 8002786:	4610      	mov	r0, r2
 8002788:	4619      	mov	r1, r3
 800278a:	f7fe fa1d 	bl	8000bc8 <__aeabi_d2f>
 800278e:	4603      	mov	r3, r0
 8002790:	4a76      	ldr	r2, [pc, #472]	@ (800296c <main+0x8cc>)
 8002792:	6013      	str	r3, [r2, #0]
			  pitch = pitch_rad * (180.0f / M_PI);
 8002794:	4b70      	ldr	r3, [pc, #448]	@ (8002958 <main+0x8b8>)
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4618      	mov	r0, r3
 800279a:	f7fd fee5 	bl	8000568 <__aeabi_f2d>
 800279e:	a36c      	add	r3, pc, #432	@ (adr r3, 8002950 <main+0x8b0>)
 80027a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027a4:	f7fd ff38 	bl	8000618 <__aeabi_dmul>
 80027a8:	4602      	mov	r2, r0
 80027aa:	460b      	mov	r3, r1
 80027ac:	4610      	mov	r0, r2
 80027ae:	4619      	mov	r1, r3
 80027b0:	f7fe fa0a 	bl	8000bc8 <__aeabi_d2f>
 80027b4:	4603      	mov	r3, r0
 80027b6:	4a6e      	ldr	r2, [pc, #440]	@ (8002970 <main+0x8d0>)
 80027b8:	6013      	str	r3, [r2, #0]
			  yaw = yaw + yawDot * dt;
 80027ba:	4b6e      	ldr	r3, [pc, #440]	@ (8002974 <main+0x8d4>)
 80027bc:	ed93 7a00 	vldr	s14, [r3]
 80027c0:	edd7 7a03 	vldr	s15, [r7, #12]
 80027c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80027c8:	4b6b      	ldr	r3, [pc, #428]	@ (8002978 <main+0x8d8>)
 80027ca:	edd3 7a00 	vldr	s15, [r3]
 80027ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027d2:	4b69      	ldr	r3, [pc, #420]	@ (8002978 <main+0x8d8>)
 80027d4:	edc3 7a00 	vstr	s15, [r3]
			  while (yaw>= 360.0f) yaw -= 360.0f;
 80027d8:	e009      	b.n	80027ee <main+0x74e>
 80027da:	4b67      	ldr	r3, [pc, #412]	@ (8002978 <main+0x8d8>)
 80027dc:	edd3 7a00 	vldr	s15, [r3]
 80027e0:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 800297c <main+0x8dc>
 80027e4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80027e8:	4b63      	ldr	r3, [pc, #396]	@ (8002978 <main+0x8d8>)
 80027ea:	edc3 7a00 	vstr	s15, [r3]
 80027ee:	4b62      	ldr	r3, [pc, #392]	@ (8002978 <main+0x8d8>)
 80027f0:	edd3 7a00 	vldr	s15, [r3]
 80027f4:	ed9f 7a61 	vldr	s14, [pc, #388]	@ 800297c <main+0x8dc>
 80027f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80027fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002800:	daeb      	bge.n	80027da <main+0x73a>
			  while (yaw < 0.0f)         yaw += 360.0f;
 8002802:	e009      	b.n	8002818 <main+0x778>
 8002804:	4b5c      	ldr	r3, [pc, #368]	@ (8002978 <main+0x8d8>)
 8002806:	edd3 7a00 	vldr	s15, [r3]
 800280a:	ed9f 7a5c 	vldr	s14, [pc, #368]	@ 800297c <main+0x8dc>
 800280e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002812:	4b59      	ldr	r3, [pc, #356]	@ (8002978 <main+0x8d8>)
 8002814:	edc3 7a00 	vstr	s15, [r3]
 8002818:	4b57      	ldr	r3, [pc, #348]	@ (8002978 <main+0x8d8>)
 800281a:	edd3 7a00 	vldr	s15, [r3]
 800281e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002822:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002826:	d4ed      	bmi.n	8002804 <main+0x764>


			  global_counter++;
 8002828:	4b55      	ldr	r3, [pc, #340]	@ (8002980 <main+0x8e0>)
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	3301      	adds	r3, #1
 800282e:	4a54      	ldr	r2, [pc, #336]	@ (8002980 <main+0x8e0>)
 8002830:	6013      	str	r3, [r2, #0]
			  PID_outer_loop_activation_flag = (global_counter % 4 == 0);
 8002832:	4b53      	ldr	r3, [pc, #332]	@ (8002980 <main+0x8e0>)
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f003 0303 	and.w	r3, r3, #3
 800283a:	2b00      	cmp	r3, #0
 800283c:	bf0c      	ite	eq
 800283e:	2301      	moveq	r3, #1
 8002840:	2300      	movne	r3, #0
 8002842:	b2da      	uxtb	r2, r3
 8002844:	4b4f      	ldr	r3, [pc, #316]	@ (8002984 <main+0x8e4>)
 8002846:	701a      	strb	r2, [r3, #0]

			  float roll_target = (ScaledControllerOutput[CH_ROLL]- 1500.0f) * 0.08f;
 8002848:	4b4f      	ldr	r3, [pc, #316]	@ (8002988 <main+0x8e8>)
 800284a:	edd3 7a00 	vldr	s15, [r3]
 800284e:	ed9f 7a4f 	vldr	s14, [pc, #316]	@ 800298c <main+0x8ec>
 8002852:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002856:	ed9f 7a4e 	vldr	s14, [pc, #312]	@ 8002990 <main+0x8f0>
 800285a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800285e:	edc7 7a02 	vstr	s15, [r7, #8]
			  float pitch_target = (ScaledControllerOutput[CH_PITCH]- 1500.0f) * -0.08f;
 8002862:	4b49      	ldr	r3, [pc, #292]	@ (8002988 <main+0x8e8>)
 8002864:	edd3 7a02 	vldr	s15, [r3, #8]
 8002868:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 800298c <main+0x8ec>
 800286c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8002870:	ed9f 7a48 	vldr	s14, [pc, #288]	@ 8002994 <main+0x8f4>
 8002874:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002878:	edc7 7a01 	vstr	s15, [r7, #4]
			  roll_out = PID_Double_Calculation(&PID_Controller_Roll, roll_target, roll, rollDot, dt);
 800287c:	4b3b      	ldr	r3, [pc, #236]	@ (800296c <main+0x8cc>)
 800287e:	edd3 7a00 	vldr	s15, [r3]
 8002882:	4b37      	ldr	r3, [pc, #220]	@ (8002960 <main+0x8c0>)
 8002884:	ed93 7a00 	vldr	s14, [r3]
 8002888:	4b3a      	ldr	r3, [pc, #232]	@ (8002974 <main+0x8d4>)
 800288a:	edd3 6a00 	vldr	s13, [r3]
 800288e:	eef0 1a66 	vmov.f32	s3, s13
 8002892:	eeb0 1a47 	vmov.f32	s2, s14
 8002896:	eef0 0a67 	vmov.f32	s1, s15
 800289a:	ed97 0a02 	vldr	s0, [r7, #8]
 800289e:	483e      	ldr	r0, [pc, #248]	@ (8002998 <main+0x8f8>)
 80028a0:	f000 feaa 	bl	80035f8 <PID_Double_Calculation>
 80028a4:	eef0 7a40 	vmov.f32	s15, s0
 80028a8:	4b3c      	ldr	r3, [pc, #240]	@ (800299c <main+0x8fc>)
 80028aa:	edc3 7a00 	vstr	s15, [r3]
			  pitch_out = PID_Double_Calculation(&PID_Controller_Pitch, pitch_target, pitch, pitchDot, dt);
 80028ae:	4b30      	ldr	r3, [pc, #192]	@ (8002970 <main+0x8d0>)
 80028b0:	edd3 7a00 	vldr	s15, [r3]
 80028b4:	4b2b      	ldr	r3, [pc, #172]	@ (8002964 <main+0x8c4>)
 80028b6:	ed93 7a00 	vldr	s14, [r3]
 80028ba:	4b2e      	ldr	r3, [pc, #184]	@ (8002974 <main+0x8d4>)
 80028bc:	edd3 6a00 	vldr	s13, [r3]
 80028c0:	eef0 1a66 	vmov.f32	s3, s13
 80028c4:	eeb0 1a47 	vmov.f32	s2, s14
 80028c8:	eef0 0a67 	vmov.f32	s1, s15
 80028cc:	ed97 0a01 	vldr	s0, [r7, #4]
 80028d0:	4833      	ldr	r0, [pc, #204]	@ (80029a0 <main+0x900>)
 80028d2:	f000 fe91 	bl	80035f8 <PID_Double_Calculation>
 80028d6:	eef0 7a40 	vmov.f32	s15, s0
 80028da:	4b32      	ldr	r3, [pc, #200]	@ (80029a4 <main+0x904>)
 80028dc:	edc3 7a00 	vstr	s15, [r3]

			  if (ScaledControllerOutput[CH_YAW] < 1485 || ScaledControllerOutput[CH_YAW] > 1515){
 80028e0:	4b29      	ldr	r3, [pc, #164]	@ (8002988 <main+0x8e8>)
 80028e2:	edd3 7a03 	vldr	s15, [r3, #12]
 80028e6:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 80029a8 <main+0x908>
 80028ea:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028f2:	d409      	bmi.n	8002908 <main+0x868>
 80028f4:	4b24      	ldr	r3, [pc, #144]	@ (8002988 <main+0x8e8>)
 80028f6:	edd3 7a03 	vldr	s15, [r3, #12]
 80028fa:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 80029ac <main+0x90c>
 80028fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002902:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002906:	dd59      	ble.n	80029bc <main+0x91c>
				  yaw_heading_reference = yaw;
 8002908:	4b1b      	ldr	r3, [pc, #108]	@ (8002978 <main+0x8d8>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	4a28      	ldr	r2, [pc, #160]	@ (80029b0 <main+0x910>)
 800290e:	6013      	str	r3, [r2, #0]
				  yaw_out = PID_Yaw_Rate_Calculation(&PID_Controller_Yaw_Rate, (ScaledControllerOutput[CH_YAW] - 1500.0f) * 0.08f , yawDot, dt);
 8002910:	4b1d      	ldr	r3, [pc, #116]	@ (8002988 <main+0x8e8>)
 8002912:	edd3 7a03 	vldr	s15, [r3, #12]
 8002916:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 800298c <main+0x8ec>
 800291a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800291e:	ed9f 7a1c 	vldr	s14, [pc, #112]	@ 8002990 <main+0x8f0>
 8002922:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002926:	4b13      	ldr	r3, [pc, #76]	@ (8002974 <main+0x8d4>)
 8002928:	ed93 7a00 	vldr	s14, [r3]
 800292c:	eeb0 1a47 	vmov.f32	s2, s14
 8002930:	edd7 0a03 	vldr	s1, [r7, #12]
 8002934:	eeb0 0a67 	vmov.f32	s0, s15
 8002938:	481e      	ldr	r0, [pc, #120]	@ (80029b4 <main+0x914>)
 800293a:	f001 f811 	bl	8003960 <PID_Yaw_Rate_Calculation>
 800293e:	eef0 7a40 	vmov.f32	s15, s0
 8002942:	4b1d      	ldr	r3, [pc, #116]	@ (80029b8 <main+0x918>)
 8002944:	edc3 7a00 	vstr	s15, [r3]
 8002948:	e051      	b.n	80029ee <main+0x94e>
 800294a:	bf00      	nop
 800294c:	f3af 8000 	nop.w
 8002950:	1a63c1f8 	.word	0x1a63c1f8
 8002954:	404ca5dc 	.word	0x404ca5dc
 8002958:	20000420 	.word	0x20000420
 800295c:	20000408 	.word	0x20000408
 8002960:	20000be0 	.word	0x20000be0
 8002964:	20000be4 	.word	0x20000be4
 8002968:	2000041c 	.word	0x2000041c
 800296c:	20000414 	.word	0x20000414
 8002970:	20000410 	.word	0x20000410
 8002974:	20000000 	.word	0x20000000
 8002978:	20000418 	.word	0x20000418
 800297c:	43b40000 	.word	0x43b40000
 8002980:	200009c4 	.word	0x200009c4
 8002984:	200009c8 	.word	0x200009c8
 8002988:	20000928 	.word	0x20000928
 800298c:	44bb8000 	.word	0x44bb8000
 8002990:	3da3d70a 	.word	0x3da3d70a
 8002994:	bda3d70a 	.word	0xbda3d70a
 8002998:	20000424 	.word	0x20000424
 800299c:	200008f0 	.word	0x200008f0
 80029a0:	2000048c 	.word	0x2000048c
 80029a4:	200008f4 	.word	0x200008f4
 80029a8:	44b9a000 	.word	0x44b9a000
 80029ac:	44bd6000 	.word	0x44bd6000
 80029b0:	200009c0 	.word	0x200009c0
 80029b4:	20000528 	.word	0x20000528
 80029b8:	200008f8 	.word	0x200008f8
			  }
			  else{
				  yaw_out = PID_Yaw_Angle_Calculation(&PID_Controller_Yaw, yaw_heading_reference , yaw, yawDot, dt);
 80029bc:	4bb8      	ldr	r3, [pc, #736]	@ (8002ca0 <main+0xc00>)
 80029be:	edd3 7a00 	vldr	s15, [r3]
 80029c2:	4bb8      	ldr	r3, [pc, #736]	@ (8002ca4 <main+0xc04>)
 80029c4:	ed93 7a00 	vldr	s14, [r3]
 80029c8:	4bb7      	ldr	r3, [pc, #732]	@ (8002ca8 <main+0xc08>)
 80029ca:	edd3 6a00 	vldr	s13, [r3]
 80029ce:	eef0 1a66 	vmov.f32	s3, s13
 80029d2:	ed97 1a03 	vldr	s2, [r7, #12]
 80029d6:	eef0 0a47 	vmov.f32	s1, s14
 80029da:	eeb0 0a67 	vmov.f32	s0, s15
 80029de:	48b3      	ldr	r0, [pc, #716]	@ (8002cac <main+0xc0c>)
 80029e0:	f000 ff32 	bl	8003848 <PID_Yaw_Angle_Calculation>
 80029e4:	eef0 7a40 	vmov.f32	s15, s0
 80029e8:	4bb1      	ldr	r3, [pc, #708]	@ (8002cb0 <main+0xc10>)
 80029ea:	edc3 7a00 	vstr	s15, [r3]
		//		  roll_out  = constrain(roll_out,  -max_correction, max_correction);
		//		  pitch_out = constrain(pitch_out, -max_correction, max_correction);
		//		  yaw_out   = constrain(yaw_out,   -max_correction, max_correction);

			  // Motor mix
			  m1 = 100 + ScaledControllerOutput[CH_THROTTLE] - pitch_out - roll_out + yaw_out;
 80029ee:	4bb1      	ldr	r3, [pc, #708]	@ (8002cb4 <main+0xc14>)
 80029f0:	edd3 7a01 	vldr	s15, [r3, #4]
 80029f4:	ed9f 7ab0 	vldr	s14, [pc, #704]	@ 8002cb8 <main+0xc18>
 80029f8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80029fc:	4baf      	ldr	r3, [pc, #700]	@ (8002cbc <main+0xc1c>)
 80029fe:	edd3 7a00 	vldr	s15, [r3]
 8002a02:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002a06:	4bae      	ldr	r3, [pc, #696]	@ (8002cc0 <main+0xc20>)
 8002a08:	edd3 7a00 	vldr	s15, [r3]
 8002a0c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002a10:	4ba7      	ldr	r3, [pc, #668]	@ (8002cb0 <main+0xc10>)
 8002a12:	edd3 7a00 	vldr	s15, [r3]
 8002a16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a1a:	4baa      	ldr	r3, [pc, #680]	@ (8002cc4 <main+0xc24>)
 8002a1c:	edc3 7a00 	vstr	s15, [r3]
			  m2 = 100 + ScaledControllerOutput[CH_THROTTLE] + pitch_out - roll_out - yaw_out;
 8002a20:	4ba4      	ldr	r3, [pc, #656]	@ (8002cb4 <main+0xc14>)
 8002a22:	edd3 7a01 	vldr	s15, [r3, #4]
 8002a26:	ed9f 7aa4 	vldr	s14, [pc, #656]	@ 8002cb8 <main+0xc18>
 8002a2a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002a2e:	4ba3      	ldr	r3, [pc, #652]	@ (8002cbc <main+0xc1c>)
 8002a30:	edd3 7a00 	vldr	s15, [r3]
 8002a34:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a38:	4ba1      	ldr	r3, [pc, #644]	@ (8002cc0 <main+0xc20>)
 8002a3a:	edd3 7a00 	vldr	s15, [r3]
 8002a3e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002a42:	4b9b      	ldr	r3, [pc, #620]	@ (8002cb0 <main+0xc10>)
 8002a44:	edd3 7a00 	vldr	s15, [r3]
 8002a48:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a4c:	4b9e      	ldr	r3, [pc, #632]	@ (8002cc8 <main+0xc28>)
 8002a4e:	edc3 7a00 	vstr	s15, [r3]
			  m3 = 100 + ScaledControllerOutput[CH_THROTTLE] - pitch_out + roll_out - yaw_out;
 8002a52:	4b98      	ldr	r3, [pc, #608]	@ (8002cb4 <main+0xc14>)
 8002a54:	edd3 7a01 	vldr	s15, [r3, #4]
 8002a58:	ed9f 7a97 	vldr	s14, [pc, #604]	@ 8002cb8 <main+0xc18>
 8002a5c:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002a60:	4b96      	ldr	r3, [pc, #600]	@ (8002cbc <main+0xc1c>)
 8002a62:	edd3 7a00 	vldr	s15, [r3]
 8002a66:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002a6a:	4b95      	ldr	r3, [pc, #596]	@ (8002cc0 <main+0xc20>)
 8002a6c:	edd3 7a00 	vldr	s15, [r3]
 8002a70:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a74:	4b8e      	ldr	r3, [pc, #568]	@ (8002cb0 <main+0xc10>)
 8002a76:	edd3 7a00 	vldr	s15, [r3]
 8002a7a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a7e:	4b93      	ldr	r3, [pc, #588]	@ (8002ccc <main+0xc2c>)
 8002a80:	edc3 7a00 	vstr	s15, [r3]
			  m4 = 100 + ScaledControllerOutput[CH_THROTTLE] + pitch_out + roll_out + yaw_out;
 8002a84:	4b8b      	ldr	r3, [pc, #556]	@ (8002cb4 <main+0xc14>)
 8002a86:	edd3 7a01 	vldr	s15, [r3, #4]
 8002a8a:	ed9f 7a8b 	vldr	s14, [pc, #556]	@ 8002cb8 <main+0xc18>
 8002a8e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8002a92:	4b8a      	ldr	r3, [pc, #552]	@ (8002cbc <main+0xc1c>)
 8002a94:	edd3 7a00 	vldr	s15, [r3]
 8002a98:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002a9c:	4b88      	ldr	r3, [pc, #544]	@ (8002cc0 <main+0xc20>)
 8002a9e:	edd3 7a00 	vldr	s15, [r3]
 8002aa2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002aa6:	4b82      	ldr	r3, [pc, #520]	@ (8002cb0 <main+0xc10>)
 8002aa8:	edd3 7a00 	vldr	s15, [r3]
 8002aac:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002ab0:	4b87      	ldr	r3, [pc, #540]	@ (8002cd0 <main+0xc30>)
 8002ab2:	edc3 7a00 	vstr	s15, [r3]

			  // Clamp final motor values
			  m1 = constrain(m1, 0, 1999);
 8002ab6:	4b83      	ldr	r3, [pc, #524]	@ (8002cc4 <main+0xc24>)
 8002ab8:	edd3 7a00 	vldr	s15, [r3]
 8002abc:	ed9f 1a85 	vldr	s2, [pc, #532]	@ 8002cd4 <main+0xc34>
 8002ac0:	eddf 0a85 	vldr	s1, [pc, #532]	@ 8002cd8 <main+0xc38>
 8002ac4:	eeb0 0a67 	vmov.f32	s0, s15
 8002ac8:	f7ff f9ec 	bl	8001ea4 <constrain>
 8002acc:	eef0 7a40 	vmov.f32	s15, s0
 8002ad0:	4b7c      	ldr	r3, [pc, #496]	@ (8002cc4 <main+0xc24>)
 8002ad2:	edc3 7a00 	vstr	s15, [r3]
			  m2 = constrain(m2, 0, 1999);
 8002ad6:	4b7c      	ldr	r3, [pc, #496]	@ (8002cc8 <main+0xc28>)
 8002ad8:	edd3 7a00 	vldr	s15, [r3]
 8002adc:	ed9f 1a7d 	vldr	s2, [pc, #500]	@ 8002cd4 <main+0xc34>
 8002ae0:	eddf 0a7d 	vldr	s1, [pc, #500]	@ 8002cd8 <main+0xc38>
 8002ae4:	eeb0 0a67 	vmov.f32	s0, s15
 8002ae8:	f7ff f9dc 	bl	8001ea4 <constrain>
 8002aec:	eef0 7a40 	vmov.f32	s15, s0
 8002af0:	4b75      	ldr	r3, [pc, #468]	@ (8002cc8 <main+0xc28>)
 8002af2:	edc3 7a00 	vstr	s15, [r3]
			  m3 = constrain(m3, 0, 1999);
 8002af6:	4b75      	ldr	r3, [pc, #468]	@ (8002ccc <main+0xc2c>)
 8002af8:	edd3 7a00 	vldr	s15, [r3]
 8002afc:	ed9f 1a75 	vldr	s2, [pc, #468]	@ 8002cd4 <main+0xc34>
 8002b00:	eddf 0a75 	vldr	s1, [pc, #468]	@ 8002cd8 <main+0xc38>
 8002b04:	eeb0 0a67 	vmov.f32	s0, s15
 8002b08:	f7ff f9cc 	bl	8001ea4 <constrain>
 8002b0c:	eef0 7a40 	vmov.f32	s15, s0
 8002b10:	4b6e      	ldr	r3, [pc, #440]	@ (8002ccc <main+0xc2c>)
 8002b12:	edc3 7a00 	vstr	s15, [r3]
			  m4 = constrain(m4, 0, 1999);
 8002b16:	4b6e      	ldr	r3, [pc, #440]	@ (8002cd0 <main+0xc30>)
 8002b18:	edd3 7a00 	vldr	s15, [r3]
 8002b1c:	ed9f 1a6d 	vldr	s2, [pc, #436]	@ 8002cd4 <main+0xc34>
 8002b20:	eddf 0a6d 	vldr	s1, [pc, #436]	@ 8002cd8 <main+0xc38>
 8002b24:	eeb0 0a67 	vmov.f32	s0, s15
 8002b28:	f7ff f9bc 	bl	8001ea4 <constrain>
 8002b2c:	eef0 7a40 	vmov.f32	s15, s0
 8002b30:	4b67      	ldr	r3, [pc, #412]	@ (8002cd0 <main+0xc30>)
 8002b32:	edc3 7a00 	vstr	s15, [r3]


			  blackbox_packet[blackbox_packet_index].battery_voltage = battery_voltage;
 8002b36:	4b69      	ldr	r3, [pc, #420]	@ (8002cdc <main+0xc3c>)
 8002b38:	781b      	ldrb	r3, [r3, #0]
 8002b3a:	b2db      	uxtb	r3, r3
 8002b3c:	4618      	mov	r0, r3
 8002b3e:	4b68      	ldr	r3, [pc, #416]	@ (8002ce0 <main+0xc40>)
 8002b40:	681a      	ldr	r2, [r3, #0]
 8002b42:	4968      	ldr	r1, [pc, #416]	@ (8002ce4 <main+0xc44>)
 8002b44:	0143      	lsls	r3, r0, #5
 8002b46:	440b      	add	r3, r1
 8002b48:	3304      	adds	r3, #4
 8002b4a:	601a      	str	r2, [r3, #0]
			  blackbox_packet[blackbox_packet_index].pitch = pitch;
 8002b4c:	4b63      	ldr	r3, [pc, #396]	@ (8002cdc <main+0xc3c>)
 8002b4e:	781b      	ldrb	r3, [r3, #0]
 8002b50:	b2db      	uxtb	r3, r3
 8002b52:	4618      	mov	r0, r3
 8002b54:	4b64      	ldr	r3, [pc, #400]	@ (8002ce8 <main+0xc48>)
 8002b56:	681a      	ldr	r2, [r3, #0]
 8002b58:	4962      	ldr	r1, [pc, #392]	@ (8002ce4 <main+0xc44>)
 8002b5a:	0143      	lsls	r3, r0, #5
 8002b5c:	440b      	add	r3, r1
 8002b5e:	3318      	adds	r3, #24
 8002b60:	601a      	str	r2, [r3, #0]
			  blackbox_packet[blackbox_packet_index].pitch_target = pitch_target;
 8002b62:	4b5e      	ldr	r3, [pc, #376]	@ (8002cdc <main+0xc3c>)
 8002b64:	781b      	ldrb	r3, [r3, #0]
 8002b66:	b2db      	uxtb	r3, r3
 8002b68:	4a5e      	ldr	r2, [pc, #376]	@ (8002ce4 <main+0xc44>)
 8002b6a:	015b      	lsls	r3, r3, #5
 8002b6c:	4413      	add	r3, r2
 8002b6e:	330c      	adds	r3, #12
 8002b70:	687a      	ldr	r2, [r7, #4]
 8002b72:	601a      	str	r2, [r3, #0]
			  blackbox_packet[blackbox_packet_index].roll = roll;
 8002b74:	4b59      	ldr	r3, [pc, #356]	@ (8002cdc <main+0xc3c>)
 8002b76:	781b      	ldrb	r3, [r3, #0]
 8002b78:	b2db      	uxtb	r3, r3
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	4b5b      	ldr	r3, [pc, #364]	@ (8002cec <main+0xc4c>)
 8002b7e:	681a      	ldr	r2, [r3, #0]
 8002b80:	4958      	ldr	r1, [pc, #352]	@ (8002ce4 <main+0xc44>)
 8002b82:	0143      	lsls	r3, r0, #5
 8002b84:	440b      	add	r3, r1
 8002b86:	3314      	adds	r3, #20
 8002b88:	601a      	str	r2, [r3, #0]
			  blackbox_packet[blackbox_packet_index].roll_target = roll_target;
 8002b8a:	4b54      	ldr	r3, [pc, #336]	@ (8002cdc <main+0xc3c>)
 8002b8c:	781b      	ldrb	r3, [r3, #0]
 8002b8e:	b2db      	uxtb	r3, r3
 8002b90:	4a54      	ldr	r2, [pc, #336]	@ (8002ce4 <main+0xc44>)
 8002b92:	015b      	lsls	r3, r3, #5
 8002b94:	4413      	add	r3, r2
 8002b96:	3308      	adds	r3, #8
 8002b98:	68ba      	ldr	r2, [r7, #8]
 8002b9a:	601a      	str	r2, [r3, #0]
			  blackbox_packet[blackbox_packet_index].timestamp = HAL_GetTick();
 8002b9c:	4b4f      	ldr	r3, [pc, #316]	@ (8002cdc <main+0xc3c>)
 8002b9e:	781b      	ldrb	r3, [r3, #0]
 8002ba0:	b2db      	uxtb	r3, r3
 8002ba2:	461c      	mov	r4, r3
 8002ba4:	f002 f830 	bl	8004c08 <HAL_GetTick>
 8002ba8:	4602      	mov	r2, r0
 8002baa:	494e      	ldr	r1, [pc, #312]	@ (8002ce4 <main+0xc44>)
 8002bac:	0163      	lsls	r3, r4, #5
 8002bae:	440b      	add	r3, r1
 8002bb0:	601a      	str	r2, [r3, #0]
			  blackbox_packet[blackbox_packet_index].yaw = yaw;
 8002bb2:	4b4a      	ldr	r3, [pc, #296]	@ (8002cdc <main+0xc3c>)
 8002bb4:	781b      	ldrb	r3, [r3, #0]
 8002bb6:	b2db      	uxtb	r3, r3
 8002bb8:	4618      	mov	r0, r3
 8002bba:	4b3a      	ldr	r3, [pc, #232]	@ (8002ca4 <main+0xc04>)
 8002bbc:	681a      	ldr	r2, [r3, #0]
 8002bbe:	4949      	ldr	r1, [pc, #292]	@ (8002ce4 <main+0xc44>)
 8002bc0:	0143      	lsls	r3, r0, #5
 8002bc2:	440b      	add	r3, r1
 8002bc4:	331c      	adds	r3, #28
 8002bc6:	601a      	str	r2, [r3, #0]
			  blackbox_packet[blackbox_packet_index].yaw_target = yaw_target;
 8002bc8:	4b44      	ldr	r3, [pc, #272]	@ (8002cdc <main+0xc3c>)
 8002bca:	781b      	ldrb	r3, [r3, #0]
 8002bcc:	b2db      	uxtb	r3, r3
 8002bce:	4618      	mov	r0, r3
 8002bd0:	4b47      	ldr	r3, [pc, #284]	@ (8002cf0 <main+0xc50>)
 8002bd2:	681a      	ldr	r2, [r3, #0]
 8002bd4:	4943      	ldr	r1, [pc, #268]	@ (8002ce4 <main+0xc44>)
 8002bd6:	0143      	lsls	r3, r0, #5
 8002bd8:	440b      	add	r3, r1
 8002bda:	3310      	adds	r3, #16
 8002bdc:	601a      	str	r2, [r3, #0]

			  blackbox_packet_index++;
 8002bde:	4b3f      	ldr	r3, [pc, #252]	@ (8002cdc <main+0xc3c>)
 8002be0:	781b      	ldrb	r3, [r3, #0]
 8002be2:	b2db      	uxtb	r3, r3
 8002be4:	3301      	adds	r3, #1
 8002be6:	b2da      	uxtb	r2, r3
 8002be8:	4b3c      	ldr	r3, [pc, #240]	@ (8002cdc <main+0xc3c>)
 8002bea:	701a      	strb	r2, [r3, #0]
			  if (blackbox_packet_index >= 8) {
 8002bec:	4b3b      	ldr	r3, [pc, #236]	@ (8002cdc <main+0xc3c>)
 8002bee:	781b      	ldrb	r3, [r3, #0]
 8002bf0:	b2db      	uxtb	r3, r3
 8002bf2:	2b07      	cmp	r3, #7
 8002bf4:	d905      	bls.n	8002c02 <main+0xb62>
				  blackbox_packet_ready_flag = true;
 8002bf6:	4b3f      	ldr	r3, [pc, #252]	@ (8002cf4 <main+0xc54>)
 8002bf8:	2201      	movs	r2, #1
 8002bfa:	701a      	strb	r2, [r3, #0]
				  blackbox_packet_index = 0;
 8002bfc:	4b37      	ldr	r3, [pc, #220]	@ (8002cdc <main+0xc3c>)
 8002bfe:	2200      	movs	r2, #0
 8002c00:	701a      	strb	r2, [r3, #0]
//				  sprintf(USB_TX_Buffer, "%.3f,%.3f,%.3f,%.3f,%.3f,%.3f\r\n",
//						  roll_target, roll, 0.0f,
//						  pitch_target, pitch, 0.0f);
//				  CDC_Transmit_FS((uint8_t*)USB_TX_Buffer, strlen(USB_TX_Buffer));
			  }
		  if (blackbox_packet_ready_flag && page_number < 8192){
 8002c02:	4b3c      	ldr	r3, [pc, #240]	@ (8002cf4 <main+0xc54>)
 8002c04:	781b      	ldrb	r3, [r3, #0]
 8002c06:	b2db      	uxtb	r3, r3
 8002c08:	2b00      	cmp	r3, #0
 8002c0a:	f43f ab4f 	beq.w	80022ac <main+0x20c>
 8002c0e:	4b3a      	ldr	r3, [pc, #232]	@ (8002cf8 <main+0xc58>)
 8002c10:	881b      	ldrh	r3, [r3, #0]
 8002c12:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002c16:	f4bf ab49 	bcs.w	80022ac <main+0x20c>
//			  flash_write_done_flag = false;
			  blackbox_packet_ready_flag = false;
 8002c1a:	4b36      	ldr	r3, [pc, #216]	@ (8002cf4 <main+0xc54>)
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	701a      	strb	r2, [r3, #0]
			  W25Q_PageProgram(BLACKBOX_START_ADDR + page_number*256, (uint8_t *)blackbox_packet);
 8002c20:	4b35      	ldr	r3, [pc, #212]	@ (8002cf8 <main+0xc58>)
 8002c22:	881b      	ldrh	r3, [r3, #0]
 8002c24:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8002c28:	021b      	lsls	r3, r3, #8
 8002c2a:	492e      	ldr	r1, [pc, #184]	@ (8002ce4 <main+0xc44>)
 8002c2c:	4618      	mov	r0, r3
 8002c2e:	f001 ff27 	bl	8004a80 <W25Q_PageProgram>
			    W25Q_Read(BLACKBOX_START_ADDR + page_number*256, 256, flash_buffer_rx);
 8002c32:	4b31      	ldr	r3, [pc, #196]	@ (8002cf8 <main+0xc58>)
 8002c34:	881b      	ldrh	r3, [r3, #0]
 8002c36:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8002c3a:	021b      	lsls	r3, r3, #8
 8002c3c:	4a2f      	ldr	r2, [pc, #188]	@ (8002cfc <main+0xc5c>)
 8002c3e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002c42:	4618      	mov	r0, r3
 8002c44:	f001 fe88 	bl	8004958 <W25Q_Read>
			  page_number ++;
 8002c48:	4b2b      	ldr	r3, [pc, #172]	@ (8002cf8 <main+0xc58>)
 8002c4a:	881b      	ldrh	r3, [r3, #0]
 8002c4c:	3301      	adds	r3, #1
 8002c4e:	b29a      	uxth	r2, r3
 8002c50:	4b29      	ldr	r3, [pc, #164]	@ (8002cf8 <main+0xc58>)
 8002c52:	801a      	strh	r2, [r3, #0]
 8002c54:	f7ff bb2a 	b.w	80022ac <main+0x20c>

		  }


	  }
	  else if (drone_system_state == SYSTEM_STATE_DUMP_DATA_MODE) {
 8002c58:	4b29      	ldr	r3, [pc, #164]	@ (8002d00 <main+0xc60>)
 8002c5a:	781b      	ldrb	r3, [r3, #0]
 8002c5c:	b2db      	uxtb	r3, r3
 8002c5e:	2b01      	cmp	r3, #1
 8002c60:	f47f ab24 	bne.w	80022ac <main+0x20c>
	      for (int i = 0; i < 8192; i++) {
 8002c64:	2300      	movs	r3, #0
 8002c66:	627b      	str	r3, [r7, #36]	@ 0x24
 8002c68:	e069      	b.n	8002d3e <main+0xc9e>
	          uint32_t addr = BLACKBOX_START_ADDR + i*256;
 8002c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002c6c:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8002c70:	021b      	lsls	r3, r3, #8
 8002c72:	61bb      	str	r3, [r7, #24]
	          W25Q_Read(addr, 256, flash_buffer_rx);
 8002c74:	4a21      	ldr	r2, [pc, #132]	@ (8002cfc <main+0xc5c>)
 8002c76:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002c7a:	69b8      	ldr	r0, [r7, #24]
 8002c7c:	f001 fe6c 	bl	8004958 <W25Q_Read>
	          // Check if this page is all 0xFF (erased)
	          bool empty = true;
 8002c80:	2301      	movs	r3, #1
 8002c82:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	          for (int j = 0; j < 256; j++) {
 8002c86:	2300      	movs	r3, #0
 8002c88:	61fb      	str	r3, [r7, #28]
 8002c8a:	e03e      	b.n	8002d0a <main+0xc6a>
	              if (flash_buffer_rx[j] != 0xFF) {
 8002c8c:	4a1b      	ldr	r2, [pc, #108]	@ (8002cfc <main+0xc5c>)
 8002c8e:	69fb      	ldr	r3, [r7, #28]
 8002c90:	4413      	add	r3, r2
 8002c92:	781b      	ldrb	r3, [r3, #0]
 8002c94:	2bff      	cmp	r3, #255	@ 0xff
 8002c96:	d035      	beq.n	8002d04 <main+0xc64>
	                  empty = false;
 8002c98:	2300      	movs	r3, #0
 8002c9a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	                  break;
 8002c9e:	e037      	b.n	8002d10 <main+0xc70>
 8002ca0:	200009c0 	.word	0x200009c0
 8002ca4:	20000418 	.word	0x20000418
 8002ca8:	20000000 	.word	0x20000000
 8002cac:	200004f4 	.word	0x200004f4
 8002cb0:	200008f8 	.word	0x200008f8
 8002cb4:	20000928 	.word	0x20000928
 8002cb8:	42c80000 	.word	0x42c80000
 8002cbc:	200008f4 	.word	0x200008f4
 8002cc0:	200008f0 	.word	0x200008f0
 8002cc4:	200008fc 	.word	0x200008fc
 8002cc8:	20000900 	.word	0x20000900
 8002ccc:	20000904 	.word	0x20000904
 8002cd0:	20000908 	.word	0x20000908
 8002cd4:	44f9e000 	.word	0x44f9e000
 8002cd8:	00000000 	.word	0x00000000
 8002cdc:	20000ad0 	.word	0x20000ad0
 8002ce0:	20000bd8 	.word	0x20000bd8
 8002ce4:	200009d0 	.word	0x200009d0
 8002ce8:	20000410 	.word	0x20000410
 8002cec:	20000414 	.word	0x20000414
 8002cf0:	2000040c 	.word	0x2000040c
 8002cf4:	20000ad1 	.word	0x20000ad1
 8002cf8:	20000bd4 	.word	0x20000bd4
 8002cfc:	20000ad4 	.word	0x20000ad4
 8002d00:	200009c9 	.word	0x200009c9
	          for (int j = 0; j < 256; j++) {
 8002d04:	69fb      	ldr	r3, [r7, #28]
 8002d06:	3301      	adds	r3, #1
 8002d08:	61fb      	str	r3, [r7, #28]
 8002d0a:	69fb      	ldr	r3, [r7, #28]
 8002d0c:	2bff      	cmp	r3, #255	@ 0xff
 8002d0e:	ddbd      	ble.n	8002c8c <main+0xbec>
	              }
	          }

	          if (empty) {
 8002d10:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d001      	beq.n	8002d1c <main+0xc7c>
	              break; // stop printing, reached unwritten region
 8002d18:	bf00      	nop
 8002d1a:	e015      	b.n	8002d48 <main+0xca8>
	          }

	          CDC_Transmit_FS(flash_buffer_rx, sizeof(flash_buffer_rx));
 8002d1c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002d20:	480a      	ldr	r0, [pc, #40]	@ (8002d4c <main+0xcac>)
 8002d22:	f00c faf9 	bl	800f318 <CDC_Transmit_FS>
	          while (CDC_Transmit_FS(flash_buffer_rx, 256) == USBD_BUSY);
 8002d26:	bf00      	nop
 8002d28:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002d2c:	4807      	ldr	r0, [pc, #28]	@ (8002d4c <main+0xcac>)
 8002d2e:	f00c faf3 	bl	800f318 <CDC_Transmit_FS>
 8002d32:	4603      	mov	r3, r0
 8002d34:	2b01      	cmp	r3, #1
 8002d36:	d0f7      	beq.n	8002d28 <main+0xc88>
	      for (int i = 0; i < 8192; i++) {
 8002d38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d3a:	3301      	adds	r3, #1
 8002d3c:	627b      	str	r3, [r7, #36]	@ 0x24
 8002d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002d40:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002d44:	db91      	blt.n	8002c6a <main+0xbca>
 8002d46:	e7e8      	b.n	8002d1a <main+0xc7a>
	      }
	      while (1);
 8002d48:	e7fe      	b.n	8002d48 <main+0xca8>
 8002d4a:	bf00      	nop
 8002d4c:	20000ad4 	.word	0x20000ad4

08002d50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002d50:	b580      	push	{r7, lr}
 8002d52:	b094      	sub	sp, #80	@ 0x50
 8002d54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002d56:	f107 0320 	add.w	r3, r7, #32
 8002d5a:	2230      	movs	r2, #48	@ 0x30
 8002d5c:	2100      	movs	r1, #0
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f00d fc91 	bl	8010686 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002d64:	f107 030c 	add.w	r3, r7, #12
 8002d68:	2200      	movs	r2, #0
 8002d6a:	601a      	str	r2, [r3, #0]
 8002d6c:	605a      	str	r2, [r3, #4]
 8002d6e:	609a      	str	r2, [r3, #8]
 8002d70:	60da      	str	r2, [r3, #12]
 8002d72:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002d74:	2300      	movs	r3, #0
 8002d76:	60bb      	str	r3, [r7, #8]
 8002d78:	4b28      	ldr	r3, [pc, #160]	@ (8002e1c <SystemClock_Config+0xcc>)
 8002d7a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d7c:	4a27      	ldr	r2, [pc, #156]	@ (8002e1c <SystemClock_Config+0xcc>)
 8002d7e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d82:	6413      	str	r3, [r2, #64]	@ 0x40
 8002d84:	4b25      	ldr	r3, [pc, #148]	@ (8002e1c <SystemClock_Config+0xcc>)
 8002d86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d88:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d8c:	60bb      	str	r3, [r7, #8]
 8002d8e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002d90:	2300      	movs	r3, #0
 8002d92:	607b      	str	r3, [r7, #4]
 8002d94:	4b22      	ldr	r3, [pc, #136]	@ (8002e20 <SystemClock_Config+0xd0>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a21      	ldr	r2, [pc, #132]	@ (8002e20 <SystemClock_Config+0xd0>)
 8002d9a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002d9e:	6013      	str	r3, [r2, #0]
 8002da0:	4b1f      	ldr	r3, [pc, #124]	@ (8002e20 <SystemClock_Config+0xd0>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002da8:	607b      	str	r3, [r7, #4]
 8002daa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002dac:	2301      	movs	r3, #1
 8002dae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002db0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002db4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002db6:	2302      	movs	r3, #2
 8002db8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002dba:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002dbe:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002dc0:	2304      	movs	r3, #4
 8002dc2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002dc4:	23a8      	movs	r3, #168	@ 0xa8
 8002dc6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002dc8:	2302      	movs	r3, #2
 8002dca:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002dcc:	2307      	movs	r3, #7
 8002dce:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002dd0:	f107 0320 	add.w	r3, r7, #32
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	f004 fd93 	bl	8007900 <HAL_RCC_OscConfig>
 8002dda:	4603      	mov	r3, r0
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d001      	beq.n	8002de4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002de0:	f000 f820 	bl	8002e24 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002de4:	230f      	movs	r3, #15
 8002de6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002de8:	2302      	movs	r3, #2
 8002dea:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002dec:	2300      	movs	r3, #0
 8002dee:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002df0:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002df4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002df6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002dfa:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002dfc:	f107 030c 	add.w	r3, r7, #12
 8002e00:	2105      	movs	r1, #5
 8002e02:	4618      	mov	r0, r3
 8002e04:	f004 fff4 	bl	8007df0 <HAL_RCC_ClockConfig>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	2b00      	cmp	r3, #0
 8002e0c:	d001      	beq.n	8002e12 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002e0e:	f000 f809 	bl	8002e24 <Error_Handler>
  }
}
 8002e12:	bf00      	nop
 8002e14:	3750      	adds	r7, #80	@ 0x50
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}
 8002e1a:	bf00      	nop
 8002e1c:	40023800 	.word	0x40023800
 8002e20:	40007000 	.word	0x40007000

08002e24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002e24:	b480      	push	{r7}
 8002e26:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002e28:	b672      	cpsid	i
}
 8002e2a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002e2c:	bf00      	nop
 8002e2e:	e7fd      	b.n	8002e2c <Error_Handler+0x8>

08002e30 <MPU6000_Read>:
#include "mpu6000.h"
uint16_t MPU6000_Read(MPU6000 *dev, uint8_t reg) {
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b086      	sub	sp, #24
 8002e34:	af02      	add	r7, sp, #8
 8002e36:	6078      	str	r0, [r7, #4]
 8002e38:	460b      	mov	r3, r1
 8002e3a:	70fb      	strb	r3, [r7, #3]
    uint8_t tx[2] = {reg | 0x80, 0x00}; // reg addr + dummy
 8002e3c:	78fb      	ldrb	r3, [r7, #3]
 8002e3e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8002e42:	b2db      	uxtb	r3, r3
 8002e44:	733b      	strb	r3, [r7, #12]
 8002e46:	2300      	movs	r3, #0
 8002e48:	737b      	strb	r3, [r7, #13]
    uint8_t rx[2] = {0};
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	813b      	strh	r3, [r7, #8]

    HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_RESET);
 8002e4e:	2200      	movs	r2, #0
 8002e50:	2110      	movs	r1, #16
 8002e52:	480c      	ldr	r0, [pc, #48]	@ (8002e84 <MPU6000_Read+0x54>)
 8002e54:	f003 fae8 	bl	8006428 <HAL_GPIO_WritePin>

    HAL_SPI_TransmitReceive(dev->hspi, tx, rx, 2, HAL_MAX_DELAY);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6818      	ldr	r0, [r3, #0]
 8002e5c:	f107 0208 	add.w	r2, r7, #8
 8002e60:	f107 010c 	add.w	r1, r7, #12
 8002e64:	f04f 33ff 	mov.w	r3, #4294967295
 8002e68:	9300      	str	r3, [sp, #0]
 8002e6a:	2302      	movs	r3, #2
 8002e6c:	f005 fcc6 	bl	80087fc <HAL_SPI_TransmitReceive>

    HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_SET);
 8002e70:	2201      	movs	r2, #1
 8002e72:	2110      	movs	r1, #16
 8002e74:	4803      	ldr	r0, [pc, #12]	@ (8002e84 <MPU6000_Read+0x54>)
 8002e76:	f003 fad7 	bl	8006428 <HAL_GPIO_WritePin>

    return rx[1]; // the second byte is the register value
 8002e7a:	7a7b      	ldrb	r3, [r7, #9]
}
 8002e7c:	4618      	mov	r0, r3
 8002e7e:	3710      	adds	r7, #16
 8002e80:	46bd      	mov	sp, r7
 8002e82:	bd80      	pop	{r7, pc}
 8002e84:	40020000 	.word	0x40020000

08002e88 <MPU6000_Write>:

void MPU6000_Write(MPU6000 *dev, uint8_t reg, uint8_t data) {
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	b084      	sub	sp, #16
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
 8002e90:	460b      	mov	r3, r1
 8002e92:	70fb      	strb	r3, [r7, #3]
 8002e94:	4613      	mov	r3, r2
 8002e96:	70bb      	strb	r3, [r7, #2]
    uint8_t tx[2] = {reg & 0x7F, data};
 8002e98:	78fb      	ldrb	r3, [r7, #3]
 8002e9a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002e9e:	b2db      	uxtb	r3, r3
 8002ea0:	733b      	strb	r3, [r7, #12]
 8002ea2:	78bb      	ldrb	r3, [r7, #2]
 8002ea4:	737b      	strb	r3, [r7, #13]

    HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_RESET);
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	2110      	movs	r1, #16
 8002eaa:	480a      	ldr	r0, [pc, #40]	@ (8002ed4 <MPU6000_Write+0x4c>)
 8002eac:	f003 fabc 	bl	8006428 <HAL_GPIO_WritePin>

    HAL_SPI_Transmit(dev->hspi, tx, 2, HAL_MAX_DELAY);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6818      	ldr	r0, [r3, #0]
 8002eb4:	f107 010c 	add.w	r1, r7, #12
 8002eb8:	f04f 33ff 	mov.w	r3, #4294967295
 8002ebc:	2202      	movs	r2, #2
 8002ebe:	f005 fa40 	bl	8008342 <HAL_SPI_Transmit>

    HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_SET);
 8002ec2:	2201      	movs	r2, #1
 8002ec4:	2110      	movs	r1, #16
 8002ec6:	4803      	ldr	r0, [pc, #12]	@ (8002ed4 <MPU6000_Write+0x4c>)
 8002ec8:	f003 faae 	bl	8006428 <HAL_GPIO_WritePin>
}
 8002ecc:	bf00      	nop
 8002ece:	3710      	adds	r7, #16
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}
 8002ed4:	40020000 	.word	0x40020000

08002ed8 <MPU6000_Init>:

void MPU6000_Init(MPU6000 *dev, SPI_HandleTypeDef *hspi) {
 8002ed8:	b580      	push	{r7, lr}
 8002eda:	b084      	sub	sp, #16
 8002edc:	af00      	add	r7, sp, #0
 8002ede:	6078      	str	r0, [r7, #4]
 8002ee0:	6039      	str	r1, [r7, #0]
    dev->hspi = hspi;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	683a      	ldr	r2, [r7, #0]
 8002ee6:	601a      	str	r2, [r3, #0]

    HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_SET);
 8002ee8:	2201      	movs	r2, #1
 8002eea:	2110      	movs	r1, #16
 8002eec:	481f      	ldr	r0, [pc, #124]	@ (8002f6c <MPU6000_Init+0x94>)
 8002eee:	f003 fa9b 	bl	8006428 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 8002ef2:	2064      	movs	r0, #100	@ 0x64
 8002ef4:	f001 fe94 	bl	8004c20 <HAL_Delay>

    // Reset device
    MPU6000_Write(dev, MPU6000_PWR_MGMT_1, 0x80);
 8002ef8:	2280      	movs	r2, #128	@ 0x80
 8002efa:	216b      	movs	r1, #107	@ 0x6b
 8002efc:	6878      	ldr	r0, [r7, #4]
 8002efe:	f7ff ffc3 	bl	8002e88 <MPU6000_Write>
    HAL_Delay(100);
 8002f02:	2064      	movs	r0, #100	@ 0x64
 8002f04:	f001 fe8c 	bl	8004c20 <HAL_Delay>

    // Wake up with PLL
    MPU6000_Write(dev, MPU6000_PWR_MGMT_1, 0x01);
 8002f08:	2201      	movs	r2, #1
 8002f0a:	216b      	movs	r1, #107	@ 0x6b
 8002f0c:	6878      	ldr	r0, [r7, #4]
 8002f0e:	f7ff ffbb 	bl	8002e88 <MPU6000_Write>
    HAL_Delay(10);
 8002f12:	200a      	movs	r0, #10
 8002f14:	f001 fe84 	bl	8004c20 <HAL_Delay>

    uint8_t reg = MPU6000_Read(dev, MPU6000_GYRO_CONFIG);
 8002f18:	211b      	movs	r1, #27
 8002f1a:	6878      	ldr	r0, [r7, #4]
 8002f1c:	f7ff ff88 	bl	8002e30 <MPU6000_Read>
 8002f20:	4603      	mov	r3, r0
 8002f22:	73fb      	strb	r3, [r7, #15]
    reg &= ~0x18; // clear FS_SEL
 8002f24:	7bfb      	ldrb	r3, [r7, #15]
 8002f26:	f023 0318 	bic.w	r3, r3, #24
 8002f2a:	73fb      	strb	r3, [r7, #15]
    reg |= (0 << 3);
    MPU6000_Write(dev, MPU6000_GYRO_CONFIG, reg);
 8002f2c:	7bfb      	ldrb	r3, [r7, #15]
 8002f2e:	461a      	mov	r2, r3
 8002f30:	211b      	movs	r1, #27
 8002f32:	6878      	ldr	r0, [r7, #4]
 8002f34:	f7ff ffa8 	bl	8002e88 <MPU6000_Write>

    reg = MPU6000_Read(dev, MPU6000_ACCEL_CONFIG);
 8002f38:	211c      	movs	r1, #28
 8002f3a:	6878      	ldr	r0, [r7, #4]
 8002f3c:	f7ff ff78 	bl	8002e30 <MPU6000_Read>
 8002f40:	4603      	mov	r3, r0
 8002f42:	73fb      	strb	r3, [r7, #15]
    reg &= ~0x18; // clear AFS_SEL
 8002f44:	7bfb      	ldrb	r3, [r7, #15]
 8002f46:	f023 0318 	bic.w	r3, r3, #24
 8002f4a:	73fb      	strb	r3, [r7, #15]
    reg |= (0 << 3);
    MPU6000_Write(dev, MPU6000_ACCEL_CONFIG, reg);
 8002f4c:	7bfb      	ldrb	r3, [r7, #15]
 8002f4e:	461a      	mov	r2, r3
 8002f50:	211c      	movs	r1, #28
 8002f52:	6878      	ldr	r0, [r7, #4]
 8002f54:	f7ff ff98 	bl	8002e88 <MPU6000_Write>

    // Verify WHO_AM_I
    uint8_t whoami = MPU6000_Read(dev, MPU6000_WHO_AM_I);
 8002f58:	2175      	movs	r1, #117	@ 0x75
 8002f5a:	6878      	ldr	r0, [r7, #4]
 8002f5c:	f7ff ff68 	bl	8002e30 <MPU6000_Read>
 8002f60:	4603      	mov	r3, r0
 8002f62:	73bb      	strb	r3, [r7, #14]
    if (whoami != 0x68) {
        // handle error
    }
}
 8002f64:	bf00      	nop
 8002f66:	3710      	adds	r7, #16
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bd80      	pop	{r7, pc}
 8002f6c:	40020000 	.word	0x40020000

08002f70 <MPU6000_Start_DMA>:



void MPU6000_Start_DMA(MPU6000 *dev) {
 8002f70:	b580      	push	{r7, lr}
 8002f72:	b084      	sub	sp, #16
 8002f74:	af00      	add	r7, sp, #0
 8002f76:	6078      	str	r0, [r7, #4]
    // Prepare TX buffer: [reg|0x80, dummy...]
    dev->tx_buffer[0] = 0x3B | 0x80; // ACCEL_XOUT_H
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	22bb      	movs	r2, #187	@ 0xbb
 8002f7c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    for (int i = 1; i < 15; i++) {
 8002f80:	2301      	movs	r3, #1
 8002f82:	60fb      	str	r3, [r7, #12]
 8002f84:	e008      	b.n	8002f98 <MPU6000_Start_DMA+0x28>
        dev->tx_buffer[i] = 0xFF; // dummy bytes
 8002f86:	687a      	ldr	r2, [r7, #4]
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	4413      	add	r3, r2
 8002f8c:	3338      	adds	r3, #56	@ 0x38
 8002f8e:	22ff      	movs	r2, #255	@ 0xff
 8002f90:	701a      	strb	r2, [r3, #0]
    for (int i = 1; i < 15; i++) {
 8002f92:	68fb      	ldr	r3, [r7, #12]
 8002f94:	3301      	adds	r3, #1
 8002f96:	60fb      	str	r3, [r7, #12]
 8002f98:	68fb      	ldr	r3, [r7, #12]
 8002f9a:	2b0e      	cmp	r3, #14
 8002f9c:	ddf3      	ble.n	8002f86 <MPU6000_Start_DMA+0x16>
    }

    // Pull CS low before starting transfer
    HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_RESET);
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	2110      	movs	r1, #16
 8002fa2:	480d      	ldr	r0, [pc, #52]	@ (8002fd8 <MPU6000_Start_DMA+0x68>)
 8002fa4:	f003 fa40 	bl	8006428 <HAL_GPIO_WritePin>

    // Start DMA (15 bytes total: 1 addr + 14 data)
    if (HAL_SPI_TransmitReceive_DMA(dev->hspi, dev->tx_buffer, dev->dma_buffer, 15) != HAL_OK) {
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	6818      	ldr	r0, [r3, #0]
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	f103 0138 	add.w	r1, r3, #56	@ 0x38
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	f103 0248 	add.w	r2, r3, #72	@ 0x48
 8002fb8:	230f      	movs	r3, #15
 8002fba:	f005 fdc9 	bl	8008b50 <HAL_SPI_TransmitReceive_DMA>
 8002fbe:	4603      	mov	r3, r0
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d004      	beq.n	8002fce <MPU6000_Start_DMA+0x5e>
        // Handle error if needed
        HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_SET);
 8002fc4:	2201      	movs	r2, #1
 8002fc6:	2110      	movs	r1, #16
 8002fc8:	4803      	ldr	r0, [pc, #12]	@ (8002fd8 <MPU6000_Start_DMA+0x68>)
 8002fca:	f003 fa2d 	bl	8006428 <HAL_GPIO_WritePin>
    }
}
 8002fce:	bf00      	nop
 8002fd0:	3710      	adds	r7, #16
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}
 8002fd6:	bf00      	nop
 8002fd8:	40020000 	.word	0x40020000

08002fdc <MPU6000_Read_Blocking>:

void MPU6000_Read_Blocking(MPU6000 *dev, uint8_t *spi_rx_buffer) {
 8002fdc:	b580      	push	{r7, lr}
 8002fde:	b086      	sub	sp, #24
 8002fe0:	af02      	add	r7, sp, #8
 8002fe2:	6078      	str	r0, [r7, #4]
 8002fe4:	6039      	str	r1, [r7, #0]
    // 1. Prepare TX buffer: [register address, dummy bytes...]
    dev->tx_buffer[0] = 0x3B | 0x80; // ACCEL_XOUT_H | Read bit (0x80)
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	22bb      	movs	r2, #187	@ 0xbb
 8002fea:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    for (int i = 1; i < 15; i++) {
 8002fee:	2301      	movs	r3, #1
 8002ff0:	60fb      	str	r3, [r7, #12]
 8002ff2:	e008      	b.n	8003006 <MPU6000_Read_Blocking+0x2a>
        dev->tx_buffer[i] = 0xFF; // dummy bytes for clocking out data
 8002ff4:	687a      	ldr	r2, [r7, #4]
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	4413      	add	r3, r2
 8002ffa:	3338      	adds	r3, #56	@ 0x38
 8002ffc:	22ff      	movs	r2, #255	@ 0xff
 8002ffe:	701a      	strb	r2, [r3, #0]
    for (int i = 1; i < 15; i++) {
 8003000:	68fb      	ldr	r3, [r7, #12]
 8003002:	3301      	adds	r3, #1
 8003004:	60fb      	str	r3, [r7, #12]
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	2b0e      	cmp	r3, #14
 800300a:	ddf3      	ble.n	8002ff4 <MPU6000_Read_Blocking+0x18>
    }

    // 2. Pull CS low before starting transfer
    HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_RESET);
 800300c:	2200      	movs	r2, #0
 800300e:	2110      	movs	r1, #16
 8003010:	480b      	ldr	r0, [pc, #44]	@ (8003040 <MPU6000_Read_Blocking+0x64>)
 8003012:	f003 fa09 	bl	8006428 <HAL_GPIO_WritePin>

    // 3. Blocking SPI Transfer (Replaces DMA)
    // The task will block (halt) here until the transfer of 15 bytes is complete.
    if (HAL_SPI_TransmitReceive(dev->hspi,
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6818      	ldr	r0, [r3, #0]
                                dev->tx_buffer,
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	f103 0138 	add.w	r1, r3, #56	@ 0x38
    if (HAL_SPI_TransmitReceive(dev->hspi,
 8003020:	f04f 33ff 	mov.w	r3, #4294967295
 8003024:	9300      	str	r3, [sp, #0]
 8003026:	230f      	movs	r3, #15
 8003028:	683a      	ldr	r2, [r7, #0]
 800302a:	f005 fbe7 	bl	80087fc <HAL_SPI_TransmitReceive>
    {
        // Handle SPI error here (e.g., logging, infinite loop, or return)
    }

    // 4. Pull CS high after transfer is complete
    HAL_GPIO_WritePin(MPU6000_CS_PORT, MPU6000_CS_PIN, GPIO_PIN_SET);
 800302e:	2201      	movs	r2, #1
 8003030:	2110      	movs	r1, #16
 8003032:	4803      	ldr	r0, [pc, #12]	@ (8003040 <MPU6000_Read_Blocking+0x64>)
 8003034:	f003 f9f8 	bl	8006428 <HAL_GPIO_WritePin>
}
 8003038:	bf00      	nop
 800303a:	3710      	adds	r7, #16
 800303c:	46bd      	mov	sp, r7
 800303e:	bd80      	pop	{r7, pc}
 8003040:	40020000 	.word	0x40020000

08003044 <MPU6000_Process_DMA>:


void MPU6000_Process_DMA(MPU6000 *dev) {
 8003044:	b480      	push	{r7}
 8003046:	b087      	sub	sp, #28
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
    int16_t raw_acc_x = (dev->dma_buffer[1] << 8) | dev->dma_buffer[2];
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8003052:	b21b      	sxth	r3, r3
 8003054:	021b      	lsls	r3, r3, #8
 8003056:	b21a      	sxth	r2, r3
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	f893 304a 	ldrb.w	r3, [r3, #74]	@ 0x4a
 800305e:	b21b      	sxth	r3, r3
 8003060:	4313      	orrs	r3, r2
 8003062:	82bb      	strh	r3, [r7, #20]
    int16_t raw_acc_y = (dev->dma_buffer[3] << 8) | dev->dma_buffer[4];
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	f893 304b 	ldrb.w	r3, [r3, #75]	@ 0x4b
 800306a:	b21b      	sxth	r3, r3
 800306c:	021b      	lsls	r3, r3, #8
 800306e:	b21a      	sxth	r2, r3
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	f893 304c 	ldrb.w	r3, [r3, #76]	@ 0x4c
 8003076:	b21b      	sxth	r3, r3
 8003078:	4313      	orrs	r3, r2
 800307a:	827b      	strh	r3, [r7, #18]
    int16_t raw_acc_z = (dev->dma_buffer[5] << 8) | dev->dma_buffer[6];
 800307c:	687b      	ldr	r3, [r7, #4]
 800307e:	f893 304d 	ldrb.w	r3, [r3, #77]	@ 0x4d
 8003082:	b21b      	sxth	r3, r3
 8003084:	021b      	lsls	r3, r3, #8
 8003086:	b21a      	sxth	r2, r3
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	f893 304e 	ldrb.w	r3, [r3, #78]	@ 0x4e
 800308e:	b21b      	sxth	r3, r3
 8003090:	4313      	orrs	r3, r2
 8003092:	823b      	strh	r3, [r7, #16]

    int16_t raw_temp  = (dev->dma_buffer[7] << 8) | dev->dma_buffer[8];
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	f893 304f 	ldrb.w	r3, [r3, #79]	@ 0x4f
 800309a:	b21b      	sxth	r3, r3
 800309c:	021b      	lsls	r3, r3, #8
 800309e:	b21a      	sxth	r2, r3
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80030a6:	b21b      	sxth	r3, r3
 80030a8:	4313      	orrs	r3, r2
 80030aa:	81fb      	strh	r3, [r7, #14]

    int16_t raw_gyro_x = (dev->dma_buffer[9] << 8) | dev->dma_buffer[10];
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80030b2:	b21b      	sxth	r3, r3
 80030b4:	021b      	lsls	r3, r3, #8
 80030b6:	b21a      	sxth	r2, r3
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	f893 3052 	ldrb.w	r3, [r3, #82]	@ 0x52
 80030be:	b21b      	sxth	r3, r3
 80030c0:	4313      	orrs	r3, r2
 80030c2:	81bb      	strh	r3, [r7, #12]
    int16_t raw_gyro_y = (dev->dma_buffer[11] << 8) | dev->dma_buffer[12];
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	f893 3053 	ldrb.w	r3, [r3, #83]	@ 0x53
 80030ca:	b21b      	sxth	r3, r3
 80030cc:	021b      	lsls	r3, r3, #8
 80030ce:	b21a      	sxth	r2, r3
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 80030d6:	b21b      	sxth	r3, r3
 80030d8:	4313      	orrs	r3, r2
 80030da:	817b      	strh	r3, [r7, #10]
    int16_t raw_gyro_z = (dev->dma_buffer[13] << 8) | dev->dma_buffer[14];
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	f893 3055 	ldrb.w	r3, [r3, #85]	@ 0x55
 80030e2:	b21b      	sxth	r3, r3
 80030e4:	021b      	lsls	r3, r3, #8
 80030e6:	b21a      	sxth	r2, r3
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	f893 3056 	ldrb.w	r3, [r3, #86]	@ 0x56
 80030ee:	b21b      	sxth	r3, r3
 80030f0:	4313      	orrs	r3, r2
 80030f2:	813b      	strh	r3, [r7, #8]

    dev->acc[0] = (float)raw_acc_x / ACCEL_SCALE;
 80030f4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80030f8:	ee07 3a90 	vmov	s15, r3
 80030fc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003100:	eddf 6a50 	vldr	s13, [pc, #320]	@ 8003244 <MPU6000_Process_DMA+0x200>
 8003104:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	edc3 7a01 	vstr	s15, [r3, #4]
    dev->acc[1] = -(float)raw_acc_y / ACCEL_SCALE;
 800310e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003112:	ee07 3a90 	vmov	s15, r3
 8003116:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800311a:	eeb1 7a67 	vneg.f32	s14, s15
 800311e:	eddf 6a49 	vldr	s13, [pc, #292]	@ 8003244 <MPU6000_Process_DMA+0x200>
 8003122:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	edc3 7a02 	vstr	s15, [r3, #8]
    dev->acc[2] = (float)raw_acc_z / ACCEL_SCALE;
 800312c:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003130:	ee07 3a90 	vmov	s15, r3
 8003134:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003138:	eddf 6a42 	vldr	s13, [pc, #264]	@ 8003244 <MPU6000_Process_DMA+0x200>
 800313c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	edc3 7a03 	vstr	s15, [r3, #12]

    dev->temp = ((float)raw_temp) / 340.0f + 36.53f;
 8003146:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800314a:	ee07 3a90 	vmov	s15, r3
 800314e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003152:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8003248 <MPU6000_Process_DMA+0x204>
 8003156:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800315a:	ed9f 7a3c 	vldr	s14, [pc, #240]	@ 800324c <MPU6000_Process_DMA+0x208>
 800315e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34

    dev->gyro[0] = -(float)raw_gyro_x / GYRO_SCALE;
 8003168:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800316c:	ee07 3a90 	vmov	s15, r3
 8003170:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003174:	eeb1 7a67 	vneg.f32	s14, s15
 8003178:	eddf 6a35 	vldr	s13, [pc, #212]	@ 8003250 <MPU6000_Process_DMA+0x20c>
 800317c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	edc3 7a04 	vstr	s15, [r3, #16]
    dev->gyro[1] = (float)raw_gyro_y / GYRO_SCALE;
 8003186:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800318a:	ee07 3a90 	vmov	s15, r3
 800318e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003192:	eddf 6a2f 	vldr	s13, [pc, #188]	@ 8003250 <MPU6000_Process_DMA+0x20c>
 8003196:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	edc3 7a05 	vstr	s15, [r3, #20]
    dev->gyro[2] = -(float)raw_gyro_z / GYRO_SCALE;
 80031a0:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80031a4:	ee07 3a90 	vmov	s15, r3
 80031a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80031ac:	eeb1 7a67 	vneg.f32	s14, s15
 80031b0:	eddf 6a27 	vldr	s13, [pc, #156]	@ 8003250 <MPU6000_Process_DMA+0x20c>
 80031b4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	edc3 7a06 	vstr	s15, [r3, #24]

    if (dev->calibrated){
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d037      	beq.n	8003238 <MPU6000_Process_DMA+0x1f4>
        for (uint8_t i = 0; i < 3; i++){
 80031c8:	2300      	movs	r3, #0
 80031ca:	75fb      	strb	r3, [r7, #23]
 80031cc:	e031      	b.n	8003232 <MPU6000_Process_DMA+0x1ee>
        	dev->acc[i] -= dev->acc_offset[i];
 80031ce:	7dfb      	ldrb	r3, [r7, #23]
 80031d0:	687a      	ldr	r2, [r7, #4]
 80031d2:	009b      	lsls	r3, r3, #2
 80031d4:	4413      	add	r3, r2
 80031d6:	3304      	adds	r3, #4
 80031d8:	ed93 7a00 	vldr	s14, [r3]
 80031dc:	7dfb      	ldrb	r3, [r7, #23]
 80031de:	687a      	ldr	r2, [r7, #4]
 80031e0:	3306      	adds	r3, #6
 80031e2:	009b      	lsls	r3, r3, #2
 80031e4:	4413      	add	r3, r2
 80031e6:	3304      	adds	r3, #4
 80031e8:	edd3 7a00 	vldr	s15, [r3]
 80031ec:	7dfb      	ldrb	r3, [r7, #23]
 80031ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80031f2:	687a      	ldr	r2, [r7, #4]
 80031f4:	009b      	lsls	r3, r3, #2
 80031f6:	4413      	add	r3, r2
 80031f8:	3304      	adds	r3, #4
 80031fa:	edc3 7a00 	vstr	s15, [r3]
        	dev->gyro[i] -= dev->gyro_offset[i];
 80031fe:	7dfb      	ldrb	r3, [r7, #23]
 8003200:	687a      	ldr	r2, [r7, #4]
 8003202:	3304      	adds	r3, #4
 8003204:	009b      	lsls	r3, r3, #2
 8003206:	4413      	add	r3, r2
 8003208:	ed93 7a00 	vldr	s14, [r3]
 800320c:	7dfb      	ldrb	r3, [r7, #23]
 800320e:	687a      	ldr	r2, [r7, #4]
 8003210:	330a      	adds	r3, #10
 8003212:	009b      	lsls	r3, r3, #2
 8003214:	4413      	add	r3, r2
 8003216:	edd3 7a00 	vldr	s15, [r3]
 800321a:	7dfb      	ldrb	r3, [r7, #23]
 800321c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003220:	687a      	ldr	r2, [r7, #4]
 8003222:	3304      	adds	r3, #4
 8003224:	009b      	lsls	r3, r3, #2
 8003226:	4413      	add	r3, r2
 8003228:	edc3 7a00 	vstr	s15, [r3]
        for (uint8_t i = 0; i < 3; i++){
 800322c:	7dfb      	ldrb	r3, [r7, #23]
 800322e:	3301      	adds	r3, #1
 8003230:	75fb      	strb	r3, [r7, #23]
 8003232:	7dfb      	ldrb	r3, [r7, #23]
 8003234:	2b02      	cmp	r3, #2
 8003236:	d9ca      	bls.n	80031ce <MPU6000_Process_DMA+0x18a>
        }
    }
}
 8003238:	bf00      	nop
 800323a:	371c      	adds	r7, #28
 800323c:	46bd      	mov	sp, r7
 800323e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003242:	4770      	bx	lr
 8003244:	46800000 	.word	0x46800000
 8003248:	43aa0000 	.word	0x43aa0000
 800324c:	42121eb8 	.word	0x42121eb8
 8003250:	43030000 	.word	0x43030000

08003254 <MPU6000_Process>:

void MPU6000_Process(MPU6000 *dev, uint8_t* spi_rx_buffer) {
 8003254:	b480      	push	{r7}
 8003256:	b087      	sub	sp, #28
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
 800325c:	6039      	str	r1, [r7, #0]
    int16_t raw_acc_x = (spi_rx_buffer[1] << 8) | spi_rx_buffer[2];
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	3301      	adds	r3, #1
 8003262:	781b      	ldrb	r3, [r3, #0]
 8003264:	b21b      	sxth	r3, r3
 8003266:	021b      	lsls	r3, r3, #8
 8003268:	b21a      	sxth	r2, r3
 800326a:	683b      	ldr	r3, [r7, #0]
 800326c:	3302      	adds	r3, #2
 800326e:	781b      	ldrb	r3, [r3, #0]
 8003270:	b21b      	sxth	r3, r3
 8003272:	4313      	orrs	r3, r2
 8003274:	82fb      	strh	r3, [r7, #22]
    int16_t raw_acc_y = (spi_rx_buffer[3] << 8) | spi_rx_buffer[4];
 8003276:	683b      	ldr	r3, [r7, #0]
 8003278:	3303      	adds	r3, #3
 800327a:	781b      	ldrb	r3, [r3, #0]
 800327c:	b21b      	sxth	r3, r3
 800327e:	021b      	lsls	r3, r3, #8
 8003280:	b21a      	sxth	r2, r3
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	3304      	adds	r3, #4
 8003286:	781b      	ldrb	r3, [r3, #0]
 8003288:	b21b      	sxth	r3, r3
 800328a:	4313      	orrs	r3, r2
 800328c:	82bb      	strh	r3, [r7, #20]
    int16_t raw_acc_z = (spi_rx_buffer[5] << 8) | spi_rx_buffer[6];
 800328e:	683b      	ldr	r3, [r7, #0]
 8003290:	3305      	adds	r3, #5
 8003292:	781b      	ldrb	r3, [r3, #0]
 8003294:	b21b      	sxth	r3, r3
 8003296:	021b      	lsls	r3, r3, #8
 8003298:	b21a      	sxth	r2, r3
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	3306      	adds	r3, #6
 800329e:	781b      	ldrb	r3, [r3, #0]
 80032a0:	b21b      	sxth	r3, r3
 80032a2:	4313      	orrs	r3, r2
 80032a4:	827b      	strh	r3, [r7, #18]

    int16_t raw_temp  = (spi_rx_buffer[7] << 8) | spi_rx_buffer[8];
 80032a6:	683b      	ldr	r3, [r7, #0]
 80032a8:	3307      	adds	r3, #7
 80032aa:	781b      	ldrb	r3, [r3, #0]
 80032ac:	b21b      	sxth	r3, r3
 80032ae:	021b      	lsls	r3, r3, #8
 80032b0:	b21a      	sxth	r2, r3
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	3308      	adds	r3, #8
 80032b6:	781b      	ldrb	r3, [r3, #0]
 80032b8:	b21b      	sxth	r3, r3
 80032ba:	4313      	orrs	r3, r2
 80032bc:	823b      	strh	r3, [r7, #16]

    int16_t raw_gyro_x = (spi_rx_buffer[9] << 8) | spi_rx_buffer[10];
 80032be:	683b      	ldr	r3, [r7, #0]
 80032c0:	3309      	adds	r3, #9
 80032c2:	781b      	ldrb	r3, [r3, #0]
 80032c4:	b21b      	sxth	r3, r3
 80032c6:	021b      	lsls	r3, r3, #8
 80032c8:	b21a      	sxth	r2, r3
 80032ca:	683b      	ldr	r3, [r7, #0]
 80032cc:	330a      	adds	r3, #10
 80032ce:	781b      	ldrb	r3, [r3, #0]
 80032d0:	b21b      	sxth	r3, r3
 80032d2:	4313      	orrs	r3, r2
 80032d4:	81fb      	strh	r3, [r7, #14]
    int16_t raw_gyro_y = (spi_rx_buffer[11] << 8) | spi_rx_buffer[12];
 80032d6:	683b      	ldr	r3, [r7, #0]
 80032d8:	330b      	adds	r3, #11
 80032da:	781b      	ldrb	r3, [r3, #0]
 80032dc:	b21b      	sxth	r3, r3
 80032de:	021b      	lsls	r3, r3, #8
 80032e0:	b21a      	sxth	r2, r3
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	330c      	adds	r3, #12
 80032e6:	781b      	ldrb	r3, [r3, #0]
 80032e8:	b21b      	sxth	r3, r3
 80032ea:	4313      	orrs	r3, r2
 80032ec:	81bb      	strh	r3, [r7, #12]
    int16_t raw_gyro_z = (spi_rx_buffer[13] << 8) | spi_rx_buffer[14];
 80032ee:	683b      	ldr	r3, [r7, #0]
 80032f0:	330d      	adds	r3, #13
 80032f2:	781b      	ldrb	r3, [r3, #0]
 80032f4:	b21b      	sxth	r3, r3
 80032f6:	021b      	lsls	r3, r3, #8
 80032f8:	b21a      	sxth	r2, r3
 80032fa:	683b      	ldr	r3, [r7, #0]
 80032fc:	330e      	adds	r3, #14
 80032fe:	781b      	ldrb	r3, [r3, #0]
 8003300:	b21b      	sxth	r3, r3
 8003302:	4313      	orrs	r3, r2
 8003304:	817b      	strh	r3, [r7, #10]

    dev->acc[0] = (float)raw_acc_x / ACCEL_SCALE;
 8003306:	f9b7 3016 	ldrsh.w	r3, [r7, #22]
 800330a:	ee07 3a90 	vmov	s15, r3
 800330e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003312:	eddf 6a32 	vldr	s13, [pc, #200]	@ 80033dc <MPU6000_Process+0x188>
 8003316:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	edc3 7a01 	vstr	s15, [r3, #4]
    dev->acc[1] = -(float)raw_acc_y / ACCEL_SCALE;
 8003320:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003324:	ee07 3a90 	vmov	s15, r3
 8003328:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800332c:	eeb1 7a67 	vneg.f32	s14, s15
 8003330:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 80033dc <MPU6000_Process+0x188>
 8003334:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	edc3 7a02 	vstr	s15, [r3, #8]
    dev->acc[2] = (float)raw_acc_z / ACCEL_SCALE;
 800333e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003342:	ee07 3a90 	vmov	s15, r3
 8003346:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800334a:	eddf 6a24 	vldr	s13, [pc, #144]	@ 80033dc <MPU6000_Process+0x188>
 800334e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	edc3 7a03 	vstr	s15, [r3, #12]

    dev->temp = ((float)raw_temp) / 340.0f + 36.53f;
 8003358:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800335c:	ee07 3a90 	vmov	s15, r3
 8003360:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003364:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 80033e0 <MPU6000_Process+0x18c>
 8003368:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800336c:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 80033e4 <MPU6000_Process+0x190>
 8003370:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	edc3 7a0d 	vstr	s15, [r3, #52]	@ 0x34

    dev->gyro[0] = -(float)raw_gyro_x / GYRO_SCALE;
 800337a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800337e:	ee07 3a90 	vmov	s15, r3
 8003382:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003386:	eeb1 7a67 	vneg.f32	s14, s15
 800338a:	eddf 6a17 	vldr	s13, [pc, #92]	@ 80033e8 <MPU6000_Process+0x194>
 800338e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	edc3 7a04 	vstr	s15, [r3, #16]
    dev->gyro[1] = (float)raw_gyro_y / GYRO_SCALE;
 8003398:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800339c:	ee07 3a90 	vmov	s15, r3
 80033a0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80033a4:	eddf 6a10 	vldr	s13, [pc, #64]	@ 80033e8 <MPU6000_Process+0x194>
 80033a8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	edc3 7a05 	vstr	s15, [r3, #20]
    dev->gyro[2] = -(float)raw_gyro_z / GYRO_SCALE;
 80033b2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80033b6:	ee07 3a90 	vmov	s15, r3
 80033ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80033be:	eeb1 7a67 	vneg.f32	s14, s15
 80033c2:	eddf 6a09 	vldr	s13, [pc, #36]	@ 80033e8 <MPU6000_Process+0x194>
 80033c6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	edc3 7a06 	vstr	s15, [r3, #24]

}
 80033d0:	bf00      	nop
 80033d2:	371c      	adds	r7, #28
 80033d4:	46bd      	mov	sp, r7
 80033d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033da:	4770      	bx	lr
 80033dc:	46800000 	.word	0x46800000
 80033e0:	43aa0000 	.word	0x43aa0000
 80033e4:	42121eb8 	.word	0x42121eb8
 80033e8:	43030000 	.word	0x43030000

080033ec <MPU6000_Calibrate>:

void MPU6000_Calibrate(MPU6000 *dev) {
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b08c      	sub	sp, #48	@ 0x30
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
    const uint16_t samples = 1000;
 80033f4:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80033f8:	857b      	strh	r3, [r7, #42]	@ 0x2a
    float acc_sum[3] = {0}, gyro_sum[3] = {0};
 80033fa:	f107 031c 	add.w	r3, r7, #28
 80033fe:	2200      	movs	r2, #0
 8003400:	601a      	str	r2, [r3, #0]
 8003402:	605a      	str	r2, [r3, #4]
 8003404:	609a      	str	r2, [r3, #8]
 8003406:	f107 0310 	add.w	r3, r7, #16
 800340a:	2200      	movs	r2, #0
 800340c:	601a      	str	r2, [r3, #0]
 800340e:	605a      	str	r2, [r3, #4]
 8003410:	609a      	str	r2, [r3, #8]

    dev->calibrated = false;
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	2200      	movs	r2, #0
 8003416:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    uint8_t spi_rx_buffer[8];

    for (uint16_t i = 0; i < samples; i++) {
 800341a:	2300      	movs	r3, #0
 800341c:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800341e:	e052      	b.n	80034c6 <MPU6000_Calibrate+0xda>
        // Start a DMA read
        MPU6000_Read_Blocking(dev, spi_rx_buffer);
 8003420:	f107 0308 	add.w	r3, r7, #8
 8003424:	4619      	mov	r1, r3
 8003426:	6878      	ldr	r0, [r7, #4]
 8003428:	f7ff fdd8 	bl	8002fdc <MPU6000_Read_Blocking>
        // Process latest sample
        MPU6000_Process(dev, spi_rx_buffer);
 800342c:	f107 0308 	add.w	r3, r7, #8
 8003430:	4619      	mov	r1, r3
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	f7ff ff0e 	bl	8003254 <MPU6000_Process>

        for (uint8_t axis = 0; axis < 3; axis++) {
 8003438:	2300      	movs	r3, #0
 800343a:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 800343e:	e038      	b.n	80034b2 <MPU6000_Calibrate+0xc6>
            acc_sum[axis]  += dev->acc[axis];
 8003440:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8003444:	009b      	lsls	r3, r3, #2
 8003446:	3330      	adds	r3, #48	@ 0x30
 8003448:	443b      	add	r3, r7
 800344a:	3b14      	subs	r3, #20
 800344c:	ed93 7a00 	vldr	s14, [r3]
 8003450:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8003454:	687a      	ldr	r2, [r7, #4]
 8003456:	009b      	lsls	r3, r3, #2
 8003458:	4413      	add	r3, r2
 800345a:	3304      	adds	r3, #4
 800345c:	edd3 7a00 	vldr	s15, [r3]
 8003460:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8003464:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003468:	009b      	lsls	r3, r3, #2
 800346a:	3330      	adds	r3, #48	@ 0x30
 800346c:	443b      	add	r3, r7
 800346e:	3b14      	subs	r3, #20
 8003470:	edc3 7a00 	vstr	s15, [r3]
            gyro_sum[axis] += dev->gyro[axis];
 8003474:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8003478:	009b      	lsls	r3, r3, #2
 800347a:	3330      	adds	r3, #48	@ 0x30
 800347c:	443b      	add	r3, r7
 800347e:	3b20      	subs	r3, #32
 8003480:	ed93 7a00 	vldr	s14, [r3]
 8003484:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8003488:	687a      	ldr	r2, [r7, #4]
 800348a:	3304      	adds	r3, #4
 800348c:	009b      	lsls	r3, r3, #2
 800348e:	4413      	add	r3, r2
 8003490:	edd3 7a00 	vldr	s15, [r3]
 8003494:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8003498:	ee77 7a27 	vadd.f32	s15, s14, s15
 800349c:	009b      	lsls	r3, r3, #2
 800349e:	3330      	adds	r3, #48	@ 0x30
 80034a0:	443b      	add	r3, r7
 80034a2:	3b20      	subs	r3, #32
 80034a4:	edc3 7a00 	vstr	s15, [r3]
        for (uint8_t axis = 0; axis < 3; axis++) {
 80034a8:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80034ac:	3301      	adds	r3, #1
 80034ae:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
 80034b2:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 80034b6:	2b02      	cmp	r3, #2
 80034b8:	d9c2      	bls.n	8003440 <MPU6000_Calibrate+0x54>

        }

        HAL_Delay(1); // ~1 kHz sample rate
 80034ba:	2001      	movs	r0, #1
 80034bc:	f001 fbb0 	bl	8004c20 <HAL_Delay>
    for (uint16_t i = 0; i < samples; i++) {
 80034c0:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 80034c2:	3301      	adds	r3, #1
 80034c4:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80034c6:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 80034c8:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80034ca:	429a      	cmp	r2, r3
 80034cc:	d3a8      	bcc.n	8003420 <MPU6000_Calibrate+0x34>
    }

    for (uint8_t axis = 0; axis < 3; axis++) {
 80034ce:	2300      	movs	r3, #0
 80034d0:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 80034d4:	e033      	b.n	800353e <MPU6000_Calibrate+0x152>
        dev->acc_offset[axis]  = acc_sum[axis] / samples;
 80034d6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80034da:	009b      	lsls	r3, r3, #2
 80034dc:	3330      	adds	r3, #48	@ 0x30
 80034de:	443b      	add	r3, r7
 80034e0:	3b14      	subs	r3, #20
 80034e2:	edd3 6a00 	vldr	s13, [r3]
 80034e6:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 80034e8:	ee07 3a90 	vmov	s15, r3
 80034ec:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80034f0:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 80034f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80034f8:	687a      	ldr	r2, [r7, #4]
 80034fa:	3306      	adds	r3, #6
 80034fc:	009b      	lsls	r3, r3, #2
 80034fe:	4413      	add	r3, r2
 8003500:	3304      	adds	r3, #4
 8003502:	edc3 7a00 	vstr	s15, [r3]
        dev->gyro_offset[axis] = gyro_sum[axis] / samples;
 8003506:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 800350a:	009b      	lsls	r3, r3, #2
 800350c:	3330      	adds	r3, #48	@ 0x30
 800350e:	443b      	add	r3, r7
 8003510:	3b20      	subs	r3, #32
 8003512:	edd3 6a00 	vldr	s13, [r3]
 8003516:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8003518:	ee07 3a90 	vmov	s15, r3
 800351c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003520:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003524:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003528:	687a      	ldr	r2, [r7, #4]
 800352a:	330a      	adds	r3, #10
 800352c:	009b      	lsls	r3, r3, #2
 800352e:	4413      	add	r3, r2
 8003530:	edc3 7a00 	vstr	s15, [r3]
    for (uint8_t axis = 0; axis < 3; axis++) {
 8003534:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003538:	3301      	adds	r3, #1
 800353a:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
 800353e:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8003542:	2b02      	cmp	r3, #2
 8003544:	d9c7      	bls.n	80034d6 <MPU6000_Calibrate+0xea>
    }

    // Subtract gravity on Z axis
    dev->acc_offset[2] -= 1;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 800354c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003550:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
    dev->state = 0;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2200      	movs	r2, #0
 800355e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
    dev->calibrated = true;
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2201      	movs	r2, #1
 8003566:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
}
 800356a:	bf00      	nop
 800356c:	3730      	adds	r7, #48	@ 0x30
 800356e:	46bd      	mov	sp, r7
 8003570:	bd80      	pop	{r7, pc}

08003572 <PID_Init>:
#include "pid.h"

void PID_Init(PID_Controller *pid, float Kp, float Ki, float Kd, float output_limit, float integral_limit)
{
 8003572:	b480      	push	{r7}
 8003574:	b087      	sub	sp, #28
 8003576:	af00      	add	r7, sp, #0
 8003578:	6178      	str	r0, [r7, #20]
 800357a:	ed87 0a04 	vstr	s0, [r7, #16]
 800357e:	edc7 0a03 	vstr	s1, [r7, #12]
 8003582:	ed87 1a02 	vstr	s2, [r7, #8]
 8003586:	edc7 1a01 	vstr	s3, [r7, #4]
 800358a:	ed87 2a00 	vstr	s4, [r7]
    pid->Kp = Kp;
 800358e:	697b      	ldr	r3, [r7, #20]
 8003590:	693a      	ldr	r2, [r7, #16]
 8003592:	601a      	str	r2, [r3, #0]
    pid->Ki = Ki;
 8003594:	697b      	ldr	r3, [r7, #20]
 8003596:	68fa      	ldr	r2, [r7, #12]
 8003598:	605a      	str	r2, [r3, #4]
    pid->Kd = Kd;
 800359a:	697b      	ldr	r3, [r7, #20]
 800359c:	68ba      	ldr	r2, [r7, #8]
 800359e:	609a      	str	r2, [r3, #8]

    pid->target_value = 0.0f;
 80035a0:	697b      	ldr	r3, [r7, #20]
 80035a2:	f04f 0200 	mov.w	r2, #0
 80035a6:	60da      	str	r2, [r3, #12]
    pid->measured_value = 0.0f;
 80035a8:	697b      	ldr	r3, [r7, #20]
 80035aa:	f04f 0200 	mov.w	r2, #0
 80035ae:	611a      	str	r2, [r3, #16]
    pid->measured_value_prev = 0.0f;
 80035b0:	697b      	ldr	r3, [r7, #20]
 80035b2:	f04f 0200 	mov.w	r2, #0
 80035b6:	615a      	str	r2, [r3, #20]

    pid->error = 0.0f;
 80035b8:	697b      	ldr	r3, [r7, #20]
 80035ba:	f04f 0200 	mov.w	r2, #0
 80035be:	619a      	str	r2, [r3, #24]
    pid->error_sum = 0.0f;
 80035c0:	697b      	ldr	r3, [r7, #20]
 80035c2:	f04f 0200 	mov.w	r2, #0
 80035c6:	61da      	str	r2, [r3, #28]
    pid->error_deriv = 0.0f;
 80035c8:	697b      	ldr	r3, [r7, #20]
 80035ca:	f04f 0200 	mov.w	r2, #0
 80035ce:	621a      	str	r2, [r3, #32]
    pid->error_deriv_filtered = 0.0f;
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	f04f 0200 	mov.w	r2, #0
 80035d6:	625a      	str	r2, [r3, #36]	@ 0x24

    pid->output = 0.0f;
 80035d8:	697b      	ldr	r3, [r7, #20]
 80035da:	f04f 0200 	mov.w	r2, #0
 80035de:	631a      	str	r2, [r3, #48]	@ 0x30

    pid->output_limit = output_limit;
 80035e0:	697b      	ldr	r3, [r7, #20]
 80035e2:	687a      	ldr	r2, [r7, #4]
 80035e4:	629a      	str	r2, [r3, #40]	@ 0x28
    pid->integral_limit = integral_limit;
 80035e6:	697b      	ldr	r3, [r7, #20]
 80035e8:	683a      	ldr	r2, [r7, #0]
 80035ea:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 80035ec:	bf00      	nop
 80035ee:	371c      	adds	r7, #28
 80035f0:	46bd      	mov	sp, r7
 80035f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f6:	4770      	bx	lr

080035f8 <PID_Double_Calculation>:
        pid->output = -pid->output_limit;

    return pid->output;
}

float PID_Double_Calculation(Double_PID_Controller *axis, float target_angle, float measured_angle, float measured_rate, float dt){
 80035f8:	b480      	push	{r7}
 80035fa:	b087      	sub	sp, #28
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6178      	str	r0, [r7, #20]
 8003600:	ed87 0a04 	vstr	s0, [r7, #16]
 8003604:	edc7 0a03 	vstr	s1, [r7, #12]
 8003608:	ed87 1a02 	vstr	s2, [r7, #8]
 800360c:	edc7 1a01 	vstr	s3, [r7, #4]
	/*Double PID outer loop calculation */
	if (PID_outer_loop_activation_flag){
 8003610:	4b8c      	ldr	r3, [pc, #560]	@ (8003844 <PID_Double_Calculation+0x24c>)
 8003612:	781b      	ldrb	r3, [r3, #0]
 8003614:	2b00      	cmp	r3, #0
 8003616:	f000 8090 	beq.w	800373a <PID_Double_Calculation+0x142>
		axis->outer_loop.target_value = target_angle;
 800361a:	697b      	ldr	r3, [r7, #20]
 800361c:	693a      	ldr	r2, [r7, #16]
 800361e:	60da      	str	r2, [r3, #12]
		axis->outer_loop.measured_value = measured_angle;
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	68fa      	ldr	r2, [r7, #12]
 8003624:	611a      	str	r2, [r3, #16]

		axis->outer_loop.error = axis->outer_loop.target_value - axis->outer_loop.measured_value;
 8003626:	697b      	ldr	r3, [r7, #20]
 8003628:	ed93 7a03 	vldr	s14, [r3, #12]
 800362c:	697b      	ldr	r3, [r7, #20]
 800362e:	edd3 7a04 	vldr	s15, [r3, #16]
 8003632:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003636:	697b      	ldr	r3, [r7, #20]
 8003638:	edc3 7a06 	vstr	s15, [r3, #24]
		axis->outer_loop.error_sum += axis->outer_loop.error * dt;
 800363c:	697b      	ldr	r3, [r7, #20]
 800363e:	ed93 7a07 	vldr	s14, [r3, #28]
 8003642:	697b      	ldr	r3, [r7, #20]
 8003644:	edd3 6a06 	vldr	s13, [r3, #24]
 8003648:	edd7 7a01 	vldr	s15, [r7, #4]
 800364c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003650:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003654:	697b      	ldr	r3, [r7, #20]
 8003656:	edc3 7a07 	vstr	s15, [r3, #28]

		if (axis->outer_loop.error_sum > axis->outer_loop.integral_limit) axis->outer_loop.error_sum = axis->outer_loop.integral_limit;
 800365a:	697b      	ldr	r3, [r7, #20]
 800365c:	ed93 7a07 	vldr	s14, [r3, #28]
 8003660:	697b      	ldr	r3, [r7, #20]
 8003662:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8003666:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800366a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800366e:	dd04      	ble.n	800367a <PID_Double_Calculation+0x82>
 8003670:	697b      	ldr	r3, [r7, #20]
 8003672:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003674:	697b      	ldr	r3, [r7, #20]
 8003676:	61da      	str	r2, [r3, #28]
 8003678:	e014      	b.n	80036a4 <PID_Double_Calculation+0xac>
		else if (axis->outer_loop.error_sum < -axis->outer_loop.integral_limit) axis->outer_loop.error_sum = -axis->outer_loop.integral_limit;
 800367a:	697b      	ldr	r3, [r7, #20]
 800367c:	ed93 7a07 	vldr	s14, [r3, #28]
 8003680:	697b      	ldr	r3, [r7, #20]
 8003682:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 8003686:	eef1 7a67 	vneg.f32	s15, s15
 800368a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800368e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003692:	d507      	bpl.n	80036a4 <PID_Double_Calculation+0xac>
 8003694:	697b      	ldr	r3, [r7, #20]
 8003696:	edd3 7a0b 	vldr	s15, [r3, #44]	@ 0x2c
 800369a:	eef1 7a67 	vneg.f32	s15, s15
 800369e:	697b      	ldr	r3, [r7, #20]
 80036a0:	edc3 7a07 	vstr	s15, [r3, #28]

		axis->outer_loop.error_deriv = -measured_rate;
 80036a4:	edd7 7a02 	vldr	s15, [r7, #8]
 80036a8:	eef1 7a67 	vneg.f32	s15, s15
 80036ac:	697b      	ldr	r3, [r7, #20]
 80036ae:	edc3 7a08 	vstr	s15, [r3, #32]

		axis->outer_loop.output = axis->outer_loop.Kp * axis->outer_loop.error +
 80036b2:	697b      	ldr	r3, [r7, #20]
 80036b4:	ed93 7a00 	vldr	s14, [r3]
 80036b8:	697b      	ldr	r3, [r7, #20]
 80036ba:	edd3 7a06 	vldr	s15, [r3, #24]
 80036be:	ee27 7a27 	vmul.f32	s14, s14, s15
								  axis->outer_loop.Ki * axis->outer_loop.error_sum +
 80036c2:	697b      	ldr	r3, [r7, #20]
 80036c4:	edd3 6a01 	vldr	s13, [r3, #4]
 80036c8:	697b      	ldr	r3, [r7, #20]
 80036ca:	edd3 7a07 	vldr	s15, [r3, #28]
 80036ce:	ee66 7aa7 	vmul.f32	s15, s13, s15
		axis->outer_loop.output = axis->outer_loop.Kp * axis->outer_loop.error +
 80036d2:	ee37 7a27 	vadd.f32	s14, s14, s15
								  axis->outer_loop.Kd * axis->outer_loop.error_deriv;
 80036d6:	697b      	ldr	r3, [r7, #20]
 80036d8:	edd3 6a02 	vldr	s13, [r3, #8]
 80036dc:	697b      	ldr	r3, [r7, #20]
 80036de:	edd3 7a08 	vldr	s15, [r3, #32]
 80036e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
								  axis->outer_loop.Ki * axis->outer_loop.error_sum +
 80036e6:	ee77 7a27 	vadd.f32	s15, s14, s15
		axis->outer_loop.output = axis->outer_loop.Kp * axis->outer_loop.error +
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
//		axis->outer_loop.output = axis->outer_loop.Kp * axis->outer_loop.error +
//								  axis->outer_loop.Ki * axis->outer_loop.error_sum +
//								  axis->outer_loop.Kd * axis->outer_loop.error_deriv_filtered;


	if (axis->outer_loop.output > axis->outer_loop.output_limit) axis->outer_loop.output = axis->outer_loop.output_limit;
 80036f0:	697b      	ldr	r3, [r7, #20]
 80036f2:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 80036f6:	697b      	ldr	r3, [r7, #20]
 80036f8:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 80036fc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003700:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003704:	dd04      	ble.n	8003710 <PID_Double_Calculation+0x118>
 8003706:	697b      	ldr	r3, [r7, #20]
 8003708:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800370a:	697b      	ldr	r3, [r7, #20]
 800370c:	631a      	str	r2, [r3, #48]	@ 0x30
 800370e:	e014      	b.n	800373a <PID_Double_Calculation+0x142>
	else if (axis->outer_loop.output < -axis->outer_loop.output_limit) axis->outer_loop.output = -axis->outer_loop.output_limit;
 8003710:	697b      	ldr	r3, [r7, #20]
 8003712:	ed93 7a0c 	vldr	s14, [r3, #48]	@ 0x30
 8003716:	697b      	ldr	r3, [r7, #20]
 8003718:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 800371c:	eef1 7a67 	vneg.f32	s15, s15
 8003720:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003724:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003728:	d507      	bpl.n	800373a <PID_Double_Calculation+0x142>
 800372a:	697b      	ldr	r3, [r7, #20]
 800372c:	edd3 7a0a 	vldr	s15, [r3, #40]	@ 0x28
 8003730:	eef1 7a67 	vneg.f32	s15, s15
 8003734:	697b      	ldr	r3, [r7, #20]
 8003736:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	}

	/*Double PID inner loop calculation*/
	axis->inner_loop.target_value = axis->outer_loop.output;
 800373a:	697b      	ldr	r3, [r7, #20]
 800373c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800373e:	697b      	ldr	r3, [r7, #20]
 8003740:	641a      	str	r2, [r3, #64]	@ 0x40
	axis->inner_loop.measured_value = measured_rate;
 8003742:	697b      	ldr	r3, [r7, #20]
 8003744:	68ba      	ldr	r2, [r7, #8]
 8003746:	645a      	str	r2, [r3, #68]	@ 0x44

	axis->inner_loop.error = axis->inner_loop.target_value - axis->inner_loop.measured_value;
 8003748:	697b      	ldr	r3, [r7, #20]
 800374a:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 800374e:	697b      	ldr	r3, [r7, #20]
 8003750:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8003754:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003758:	697b      	ldr	r3, [r7, #20]
 800375a:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c
	axis->inner_loop.error_sum += axis->inner_loop.error * dt;
 800375e:	697b      	ldr	r3, [r7, #20]
 8003760:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 8003764:	697b      	ldr	r3, [r7, #20]
 8003766:	edd3 6a13 	vldr	s13, [r3, #76]	@ 0x4c
 800376a:	edd7 7a01 	vldr	s15, [r7, #4]
 800376e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003772:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003776:	697b      	ldr	r3, [r7, #20]
 8003778:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
	if (axis->inner_loop.error_sum > axis->inner_loop.integral_limit) axis->inner_loop.error_sum = axis->inner_loop.integral_limit;
 800377c:	697b      	ldr	r3, [r7, #20]
 800377e:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 8003782:	697b      	ldr	r3, [r7, #20]
 8003784:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 8003788:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800378c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003790:	dd04      	ble.n	800379c <PID_Double_Calculation+0x1a4>
 8003792:	697b      	ldr	r3, [r7, #20]
 8003794:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8003796:	697b      	ldr	r3, [r7, #20]
 8003798:	651a      	str	r2, [r3, #80]	@ 0x50
 800379a:	e014      	b.n	80037c6 <PID_Double_Calculation+0x1ce>
	else if (axis->inner_loop.error_sum < -axis->inner_loop.integral_limit) axis->inner_loop.error_sum = -axis->inner_loop.integral_limit;
 800379c:	697b      	ldr	r3, [r7, #20]
 800379e:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 80037a2:	697b      	ldr	r3, [r7, #20]
 80037a4:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 80037a8:	eef1 7a67 	vneg.f32	s15, s15
 80037ac:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80037b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80037b4:	d507      	bpl.n	80037c6 <PID_Double_Calculation+0x1ce>
 80037b6:	697b      	ldr	r3, [r7, #20]
 80037b8:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 80037bc:	eef1 7a67 	vneg.f32	s15, s15
 80037c0:	697b      	ldr	r3, [r7, #20]
 80037c2:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50

	axis->inner_loop.error_deriv = -(axis->inner_loop.measured_value - axis->inner_loop.measured_value_prev) / dt;
 80037c6:	697b      	ldr	r3, [r7, #20]
 80037c8:	ed93 7a11 	vldr	s14, [r3, #68]	@ 0x44
 80037cc:	697b      	ldr	r3, [r7, #20]
 80037ce:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 80037d2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80037d6:	eef1 6a67 	vneg.f32	s13, s15
 80037da:	ed97 7a01 	vldr	s14, [r7, #4]
 80037de:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80037e2:	697b      	ldr	r3, [r7, #20]
 80037e4:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54

	axis->inner_loop.measured_value_prev = axis->inner_loop.measured_value;
 80037e8:	697b      	ldr	r3, [r7, #20]
 80037ea:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80037ec:	697b      	ldr	r3, [r7, #20]
 80037ee:	649a      	str	r2, [r3, #72]	@ 0x48
	axis->inner_loop.output = axis->inner_loop.Kp * axis->inner_loop.error +
 80037f0:	697b      	ldr	r3, [r7, #20]
 80037f2:	ed93 7a0d 	vldr	s14, [r3, #52]	@ 0x34
 80037f6:	697b      	ldr	r3, [r7, #20]
 80037f8:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 80037fc:	ee27 7a27 	vmul.f32	s14, s14, s15
			  	  	  	  	  axis->inner_loop.Ki * axis->inner_loop.error_sum +
 8003800:	697b      	ldr	r3, [r7, #20]
 8003802:	edd3 6a0e 	vldr	s13, [r3, #56]	@ 0x38
 8003806:	697b      	ldr	r3, [r7, #20]
 8003808:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 800380c:	ee66 7aa7 	vmul.f32	s15, s13, s15
	axis->inner_loop.output = axis->inner_loop.Kp * axis->inner_loop.error +
 8003810:	ee37 7a27 	vadd.f32	s14, s14, s15
							  axis->inner_loop.Kd * axis->inner_loop.error_deriv;
 8003814:	697b      	ldr	r3, [r7, #20]
 8003816:	edd3 6a0f 	vldr	s13, [r3, #60]	@ 0x3c
 800381a:	697b      	ldr	r3, [r7, #20]
 800381c:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 8003820:	ee66 7aa7 	vmul.f32	s15, s13, s15
			  	  	  	  	  axis->inner_loop.Ki * axis->inner_loop.error_sum +
 8003824:	ee77 7a27 	vadd.f32	s15, s14, s15
	axis->inner_loop.output = axis->inner_loop.Kp * axis->inner_loop.error +
 8003828:	697b      	ldr	r3, [r7, #20]
 800382a:	edc3 7a19 	vstr	s15, [r3, #100]	@ 0x64
//	axis->inner_loop.error_deriv_filtered = (1 - INNER_DERIVATIVE_FILTER_ALPHA)*axis->inner_loop.error_deriv_filtered + INNER_DERIVATIVE_FILTER_ALPHA*axis->inner_loop.error_deriv;
//	axis->inner_loop.output = axis->inner_loop.Kp * axis->inner_loop.error +
//							  axis->inner_loop.Ki * axis->inner_loop.error_sum +
//							  axis->inner_loop.Kd * axis->inner_loop.error_deriv_filtered;

	return axis->inner_loop.output;
 800382e:	697b      	ldr	r3, [r7, #20]
 8003830:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003832:	ee07 3a90 	vmov	s15, r3
}
 8003836:	eeb0 0a67 	vmov.f32	s0, s15
 800383a:	371c      	adds	r7, #28
 800383c:	46bd      	mov	sp, r7
 800383e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003842:	4770      	bx	lr
 8003844:	200009c8 	.word	0x200009c8

08003848 <PID_Yaw_Angle_Calculation>:

/*
 * Yaw angle duoc dung khi throttle chinh yaw duoc giu nguyen -> giu cho heading khong thay doi
 * Yaw rate duoc dung khi throttle di chuyen -> dung pid dieu chinh toc do
 */
float PID_Yaw_Angle_Calculation(PID_Controller *axis, float target_angle, float measured_angle, float measured_rate, float dt){
 8003848:	b480      	push	{r7}
 800384a:	b087      	sub	sp, #28
 800384c:	af00      	add	r7, sp, #0
 800384e:	6178      	str	r0, [r7, #20]
 8003850:	ed87 0a04 	vstr	s0, [r7, #16]
 8003854:	edc7 0a03 	vstr	s1, [r7, #12]
 8003858:	ed87 1a02 	vstr	s2, [r7, #8]
 800385c:	edc7 1a01 	vstr	s3, [r7, #4]
	axis->target_value = target_angle;
 8003860:	697b      	ldr	r3, [r7, #20]
 8003862:	693a      	ldr	r2, [r7, #16]
 8003864:	60da      	str	r2, [r3, #12]
	axis->measured_value = measured_angle;
 8003866:	697b      	ldr	r3, [r7, #20]
 8003868:	68fa      	ldr	r2, [r7, #12]
 800386a:	611a      	str	r2, [r3, #16]

	axis->error = axis->target_value - axis->measured_value;
 800386c:	697b      	ldr	r3, [r7, #20]
 800386e:	ed93 7a03 	vldr	s14, [r3, #12]
 8003872:	697b      	ldr	r3, [r7, #20]
 8003874:	edd3 7a04 	vldr	s15, [r3, #16]
 8003878:	ee77 7a67 	vsub.f32	s15, s14, s15
 800387c:	697b      	ldr	r3, [r7, #20]
 800387e:	edc3 7a06 	vstr	s15, [r3, #24]
	//Deal voi truong hop di tu 10 do quay sang 350 do chang han
	if (axis->error > 180.f) axis->error -= 360.f;
 8003882:	697b      	ldr	r3, [r7, #20]
 8003884:	edd3 7a06 	vldr	s15, [r3, #24]
 8003888:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8003954 <PID_Yaw_Angle_Calculation+0x10c>
 800388c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003890:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003894:	dd0a      	ble.n	80038ac <PID_Yaw_Angle_Calculation+0x64>
 8003896:	697b      	ldr	r3, [r7, #20]
 8003898:	edd3 7a06 	vldr	s15, [r3, #24]
 800389c:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 8003958 <PID_Yaw_Angle_Calculation+0x110>
 80038a0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80038a4:	697b      	ldr	r3, [r7, #20]
 80038a6:	edc3 7a06 	vstr	s15, [r3, #24]
 80038aa:	e013      	b.n	80038d4 <PID_Yaw_Angle_Calculation+0x8c>
	else if (axis->error < -180.f) axis->error += 360.f;
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	edd3 7a06 	vldr	s15, [r3, #24]
 80038b2:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 800395c <PID_Yaw_Angle_Calculation+0x114>
 80038b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80038ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80038be:	d509      	bpl.n	80038d4 <PID_Yaw_Angle_Calculation+0x8c>
 80038c0:	697b      	ldr	r3, [r7, #20]
 80038c2:	edd3 7a06 	vldr	s15, [r3, #24]
 80038c6:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 8003958 <PID_Yaw_Angle_Calculation+0x110>
 80038ca:	ee77 7a87 	vadd.f32	s15, s15, s14
 80038ce:	697b      	ldr	r3, [r7, #20]
 80038d0:	edc3 7a06 	vstr	s15, [r3, #24]

	axis->error_sum += axis->error * dt;
 80038d4:	697b      	ldr	r3, [r7, #20]
 80038d6:	ed93 7a07 	vldr	s14, [r3, #28]
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	edd3 6a06 	vldr	s13, [r3, #24]
 80038e0:	edd7 7a01 	vldr	s15, [r7, #4]
 80038e4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80038e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80038ec:	697b      	ldr	r3, [r7, #20]
 80038ee:	edc3 7a07 	vstr	s15, [r3, #28]

	axis->error_deriv = -measured_rate;
 80038f2:	edd7 7a02 	vldr	s15, [r7, #8]
 80038f6:	eef1 7a67 	vneg.f32	s15, s15
 80038fa:	697b      	ldr	r3, [r7, #20]
 80038fc:	edc3 7a08 	vstr	s15, [r3, #32]

	axis->output = axis->Kp * axis->error +
 8003900:	697b      	ldr	r3, [r7, #20]
 8003902:	ed93 7a00 	vldr	s14, [r3]
 8003906:	697b      	ldr	r3, [r7, #20]
 8003908:	edd3 7a06 	vldr	s15, [r3, #24]
 800390c:	ee27 7a27 	vmul.f32	s14, s14, s15
  	  	  	  	   axis->Ki * axis->error_sum +
 8003910:	697b      	ldr	r3, [r7, #20]
 8003912:	edd3 6a01 	vldr	s13, [r3, #4]
 8003916:	697b      	ldr	r3, [r7, #20]
 8003918:	edd3 7a07 	vldr	s15, [r3, #28]
 800391c:	ee66 7aa7 	vmul.f32	s15, s13, s15
	axis->output = axis->Kp * axis->error +
 8003920:	ee37 7a27 	vadd.f32	s14, s14, s15
				   axis->Kd * axis->error_deriv;
 8003924:	697b      	ldr	r3, [r7, #20]
 8003926:	edd3 6a02 	vldr	s13, [r3, #8]
 800392a:	697b      	ldr	r3, [r7, #20]
 800392c:	edd3 7a08 	vldr	s15, [r3, #32]
 8003930:	ee66 7aa7 	vmul.f32	s15, s13, s15
  	  	  	  	   axis->Ki * axis->error_sum +
 8003934:	ee77 7a27 	vadd.f32	s15, s14, s15
	axis->output = axis->Kp * axis->error +
 8003938:	697b      	ldr	r3, [r7, #20]
 800393a:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

	return axis->output;
 800393e:	697b      	ldr	r3, [r7, #20]
 8003940:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003942:	ee07 3a90 	vmov	s15, r3
}
 8003946:	eeb0 0a67 	vmov.f32	s0, s15
 800394a:	371c      	adds	r7, #28
 800394c:	46bd      	mov	sp, r7
 800394e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003952:	4770      	bx	lr
 8003954:	43340000 	.word	0x43340000
 8003958:	43b40000 	.word	0x43b40000
 800395c:	c3340000 	.word	0xc3340000

08003960 <PID_Yaw_Rate_Calculation>:

float PID_Yaw_Rate_Calculation(PID_Controller *axis, float target_rate, float measured_rate, float dt){
 8003960:	b480      	push	{r7}
 8003962:	b085      	sub	sp, #20
 8003964:	af00      	add	r7, sp, #0
 8003966:	60f8      	str	r0, [r7, #12]
 8003968:	ed87 0a02 	vstr	s0, [r7, #8]
 800396c:	edc7 0a01 	vstr	s1, [r7, #4]
 8003970:	ed87 1a00 	vstr	s2, [r7]
	axis->target_value = target_rate;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	68ba      	ldr	r2, [r7, #8]
 8003978:	60da      	str	r2, [r3, #12]
	axis->measured_value = measured_rate;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	687a      	ldr	r2, [r7, #4]
 800397e:	611a      	str	r2, [r3, #16]

	axis->error = axis->target_value - axis->measured_value;
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	ed93 7a03 	vldr	s14, [r3, #12]
 8003986:	68fb      	ldr	r3, [r7, #12]
 8003988:	edd3 7a04 	vldr	s15, [r3, #16]
 800398c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	edc3 7a06 	vstr	s15, [r3, #24]

	axis->error_sum += axis->error * dt;
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	ed93 7a07 	vldr	s14, [r3, #28]
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	edd3 6a06 	vldr	s13, [r3, #24]
 80039a2:	edd7 7a00 	vldr	s15, [r7]
 80039a6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80039aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	edc3 7a07 	vstr	s15, [r3, #28]

	axis->error_deriv = -(axis->measured_value - axis->measured_value_prev) / dt;
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	ed93 7a04 	vldr	s14, [r3, #16]
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	edd3 7a05 	vldr	s15, [r3, #20]
 80039c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80039c4:	eef1 6a67 	vneg.f32	s13, s15
 80039c8:	ed97 7a00 	vldr	s14, [r7]
 80039cc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	edc3 7a08 	vstr	s15, [r3, #32]
	axis->measured_value_prev = axis->measured_value;
 80039d6:	68fb      	ldr	r3, [r7, #12]
 80039d8:	691a      	ldr	r2, [r3, #16]
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	615a      	str	r2, [r3, #20]

	axis->output = axis->Kp * axis->error +
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	ed93 7a00 	vldr	s14, [r3]
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	edd3 7a06 	vldr	s15, [r3, #24]
 80039ea:	ee27 7a27 	vmul.f32	s14, s14, s15
  	  	  	  	   axis->Ki * axis->error_sum +
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	edd3 6a01 	vldr	s13, [r3, #4]
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	edd3 7a07 	vldr	s15, [r3, #28]
 80039fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
	axis->output = axis->Kp * axis->error +
 80039fe:	ee37 7a27 	vadd.f32	s14, s14, s15
				   axis->Kd * axis->error_deriv;
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	edd3 6a02 	vldr	s13, [r3, #8]
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	edd3 7a08 	vldr	s15, [r3, #32]
 8003a0e:	ee66 7aa7 	vmul.f32	s15, s13, s15
  	  	  	  	   axis->Ki * axis->error_sum +
 8003a12:	ee77 7a27 	vadd.f32	s15, s14, s15
	axis->output = axis->Kp * axis->error +
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	return axis->output;
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a20:	ee07 3a90 	vmov	s15, r3
}
 8003a24:	eeb0 0a67 	vmov.f32	s0, s15
 8003a28:	3714      	adds	r7, #20
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a30:	4770      	bx	lr
	...

08003a34 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi1_tx;
DMA_HandleTypeDef hdma_spi3_tx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003a34:	b580      	push	{r7, lr}
 8003a36:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8003a38:	4b17      	ldr	r3, [pc, #92]	@ (8003a98 <MX_SPI1_Init+0x64>)
 8003a3a:	4a18      	ldr	r2, [pc, #96]	@ (8003a9c <MX_SPI1_Init+0x68>)
 8003a3c:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8003a3e:	4b16      	ldr	r3, [pc, #88]	@ (8003a98 <MX_SPI1_Init+0x64>)
 8003a40:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003a44:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8003a46:	4b14      	ldr	r3, [pc, #80]	@ (8003a98 <MX_SPI1_Init+0x64>)
 8003a48:	2200      	movs	r2, #0
 8003a4a:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8003a4c:	4b12      	ldr	r3, [pc, #72]	@ (8003a98 <MX_SPI1_Init+0x64>)
 8003a4e:	2200      	movs	r2, #0
 8003a50:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003a52:	4b11      	ldr	r3, [pc, #68]	@ (8003a98 <MX_SPI1_Init+0x64>)
 8003a54:	2200      	movs	r2, #0
 8003a56:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003a58:	4b0f      	ldr	r3, [pc, #60]	@ (8003a98 <MX_SPI1_Init+0x64>)
 8003a5a:	2200      	movs	r2, #0
 8003a5c:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8003a5e:	4b0e      	ldr	r3, [pc, #56]	@ (8003a98 <MX_SPI1_Init+0x64>)
 8003a60:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a64:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8003a66:	4b0c      	ldr	r3, [pc, #48]	@ (8003a98 <MX_SPI1_Init+0x64>)
 8003a68:	2210      	movs	r2, #16
 8003a6a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003a6c:	4b0a      	ldr	r3, [pc, #40]	@ (8003a98 <MX_SPI1_Init+0x64>)
 8003a6e:	2200      	movs	r2, #0
 8003a70:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8003a72:	4b09      	ldr	r3, [pc, #36]	@ (8003a98 <MX_SPI1_Init+0x64>)
 8003a74:	2200      	movs	r2, #0
 8003a76:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003a78:	4b07      	ldr	r3, [pc, #28]	@ (8003a98 <MX_SPI1_Init+0x64>)
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8003a7e:	4b06      	ldr	r3, [pc, #24]	@ (8003a98 <MX_SPI1_Init+0x64>)
 8003a80:	220a      	movs	r2, #10
 8003a82:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8003a84:	4804      	ldr	r0, [pc, #16]	@ (8003a98 <MX_SPI1_Init+0x64>)
 8003a86:	f004 fbd3 	bl	8008230 <HAL_SPI_Init>
 8003a8a:	4603      	mov	r3, r0
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d001      	beq.n	8003a94 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003a90:	f7ff f9c8 	bl	8002e24 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8003a94:	bf00      	nop
 8003a96:	bd80      	pop	{r7, pc}
 8003a98:	20000be8 	.word	0x20000be8
 8003a9c:	40013000 	.word	0x40013000

08003aa0 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8003aa0:	b580      	push	{r7, lr}
 8003aa2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8003aa4:	4b17      	ldr	r3, [pc, #92]	@ (8003b04 <MX_SPI3_Init+0x64>)
 8003aa6:	4a18      	ldr	r2, [pc, #96]	@ (8003b08 <MX_SPI3_Init+0x68>)
 8003aa8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8003aaa:	4b16      	ldr	r3, [pc, #88]	@ (8003b04 <MX_SPI3_Init+0x64>)
 8003aac:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003ab0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8003ab2:	4b14      	ldr	r3, [pc, #80]	@ (8003b04 <MX_SPI3_Init+0x64>)
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8003ab8:	4b12      	ldr	r3, [pc, #72]	@ (8003b04 <MX_SPI3_Init+0x64>)
 8003aba:	2200      	movs	r2, #0
 8003abc:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8003abe:	4b11      	ldr	r3, [pc, #68]	@ (8003b04 <MX_SPI3_Init+0x64>)
 8003ac0:	2200      	movs	r2, #0
 8003ac2:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8003ac4:	4b0f      	ldr	r3, [pc, #60]	@ (8003b04 <MX_SPI3_Init+0x64>)
 8003ac6:	2200      	movs	r2, #0
 8003ac8:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8003aca:	4b0e      	ldr	r3, [pc, #56]	@ (8003b04 <MX_SPI3_Init+0x64>)
 8003acc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ad0:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8003ad2:	4b0c      	ldr	r3, [pc, #48]	@ (8003b04 <MX_SPI3_Init+0x64>)
 8003ad4:	2210      	movs	r2, #16
 8003ad6:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8003ad8:	4b0a      	ldr	r3, [pc, #40]	@ (8003b04 <MX_SPI3_Init+0x64>)
 8003ada:	2200      	movs	r2, #0
 8003adc:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8003ade:	4b09      	ldr	r3, [pc, #36]	@ (8003b04 <MX_SPI3_Init+0x64>)
 8003ae0:	2200      	movs	r2, #0
 8003ae2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003ae4:	4b07      	ldr	r3, [pc, #28]	@ (8003b04 <MX_SPI3_Init+0x64>)
 8003ae6:	2200      	movs	r2, #0
 8003ae8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi3.Init.CRCPolynomial = 10;
 8003aea:	4b06      	ldr	r3, [pc, #24]	@ (8003b04 <MX_SPI3_Init+0x64>)
 8003aec:	220a      	movs	r2, #10
 8003aee:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8003af0:	4804      	ldr	r0, [pc, #16]	@ (8003b04 <MX_SPI3_Init+0x64>)
 8003af2:	f004 fb9d 	bl	8008230 <HAL_SPI_Init>
 8003af6:	4603      	mov	r3, r0
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	d001      	beq.n	8003b00 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8003afc:	f7ff f992 	bl	8002e24 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8003b00:	bf00      	nop
 8003b02:	bd80      	pop	{r7, pc}
 8003b04:	20000c40 	.word	0x20000c40
 8003b08:	40003c00 	.word	0x40003c00

08003b0c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b08c      	sub	sp, #48	@ 0x30
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003b14:	f107 031c 	add.w	r3, r7, #28
 8003b18:	2200      	movs	r2, #0
 8003b1a:	601a      	str	r2, [r3, #0]
 8003b1c:	605a      	str	r2, [r3, #4]
 8003b1e:	609a      	str	r2, [r3, #8]
 8003b20:	60da      	str	r2, [r3, #12]
 8003b22:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	681b      	ldr	r3, [r3, #0]
 8003b28:	4a81      	ldr	r2, [pc, #516]	@ (8003d30 <HAL_SPI_MspInit+0x224>)
 8003b2a:	4293      	cmp	r3, r2
 8003b2c:	f040 8093 	bne.w	8003c56 <HAL_SPI_MspInit+0x14a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003b30:	2300      	movs	r3, #0
 8003b32:	61bb      	str	r3, [r7, #24]
 8003b34:	4b7f      	ldr	r3, [pc, #508]	@ (8003d34 <HAL_SPI_MspInit+0x228>)
 8003b36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b38:	4a7e      	ldr	r2, [pc, #504]	@ (8003d34 <HAL_SPI_MspInit+0x228>)
 8003b3a:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003b3e:	6453      	str	r3, [r2, #68]	@ 0x44
 8003b40:	4b7c      	ldr	r3, [pc, #496]	@ (8003d34 <HAL_SPI_MspInit+0x228>)
 8003b42:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b44:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003b48:	61bb      	str	r3, [r7, #24]
 8003b4a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	617b      	str	r3, [r7, #20]
 8003b50:	4b78      	ldr	r3, [pc, #480]	@ (8003d34 <HAL_SPI_MspInit+0x228>)
 8003b52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b54:	4a77      	ldr	r2, [pc, #476]	@ (8003d34 <HAL_SPI_MspInit+0x228>)
 8003b56:	f043 0301 	orr.w	r3, r3, #1
 8003b5a:	6313      	str	r3, [r2, #48]	@ 0x30
 8003b5c:	4b75      	ldr	r3, [pc, #468]	@ (8003d34 <HAL_SPI_MspInit+0x228>)
 8003b5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003b60:	f003 0301 	and.w	r3, r3, #1
 8003b64:	617b      	str	r3, [r7, #20]
 8003b66:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8003b68:	23e0      	movs	r3, #224	@ 0xe0
 8003b6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003b6c:	2302      	movs	r3, #2
 8003b6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003b70:	2300      	movs	r3, #0
 8003b72:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003b74:	2303      	movs	r3, #3
 8003b76:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003b78:	2305      	movs	r3, #5
 8003b7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003b7c:	f107 031c 	add.w	r3, r7, #28
 8003b80:	4619      	mov	r1, r3
 8003b82:	486d      	ldr	r0, [pc, #436]	@ (8003d38 <HAL_SPI_MspInit+0x22c>)
 8003b84:	f002 fab4 	bl	80060f0 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream0;
 8003b88:	4b6c      	ldr	r3, [pc, #432]	@ (8003d3c <HAL_SPI_MspInit+0x230>)
 8003b8a:	4a6d      	ldr	r2, [pc, #436]	@ (8003d40 <HAL_SPI_MspInit+0x234>)
 8003b8c:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8003b8e:	4b6b      	ldr	r3, [pc, #428]	@ (8003d3c <HAL_SPI_MspInit+0x230>)
 8003b90:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8003b94:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003b96:	4b69      	ldr	r3, [pc, #420]	@ (8003d3c <HAL_SPI_MspInit+0x230>)
 8003b98:	2200      	movs	r2, #0
 8003b9a:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b9c:	4b67      	ldr	r3, [pc, #412]	@ (8003d3c <HAL_SPI_MspInit+0x230>)
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003ba2:	4b66      	ldr	r3, [pc, #408]	@ (8003d3c <HAL_SPI_MspInit+0x230>)
 8003ba4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003ba8:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003baa:	4b64      	ldr	r3, [pc, #400]	@ (8003d3c <HAL_SPI_MspInit+0x230>)
 8003bac:	2200      	movs	r2, #0
 8003bae:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003bb0:	4b62      	ldr	r3, [pc, #392]	@ (8003d3c <HAL_SPI_MspInit+0x230>)
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8003bb6:	4b61      	ldr	r3, [pc, #388]	@ (8003d3c <HAL_SPI_MspInit+0x230>)
 8003bb8:	2200      	movs	r2, #0
 8003bba:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8003bbc:	4b5f      	ldr	r3, [pc, #380]	@ (8003d3c <HAL_SPI_MspInit+0x230>)
 8003bbe:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003bc2:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003bc4:	4b5d      	ldr	r3, [pc, #372]	@ (8003d3c <HAL_SPI_MspInit+0x230>)
 8003bc6:	2200      	movs	r2, #0
 8003bc8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8003bca:	485c      	ldr	r0, [pc, #368]	@ (8003d3c <HAL_SPI_MspInit+0x230>)
 8003bcc:	f001 fe8e 	bl	80058ec <HAL_DMA_Init>
 8003bd0:	4603      	mov	r3, r0
 8003bd2:	2b00      	cmp	r3, #0
 8003bd4:	d001      	beq.n	8003bda <HAL_SPI_MspInit+0xce>
    {
      Error_Handler();
 8003bd6:	f7ff f925 	bl	8002e24 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	4a57      	ldr	r2, [pc, #348]	@ (8003d3c <HAL_SPI_MspInit+0x230>)
 8003bde:	64da      	str	r2, [r3, #76]	@ 0x4c
 8003be0:	4a56      	ldr	r2, [pc, #344]	@ (8003d3c <HAL_SPI_MspInit+0x230>)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8003be6:	4b57      	ldr	r3, [pc, #348]	@ (8003d44 <HAL_SPI_MspInit+0x238>)
 8003be8:	4a57      	ldr	r2, [pc, #348]	@ (8003d48 <HAL_SPI_MspInit+0x23c>)
 8003bea:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8003bec:	4b55      	ldr	r3, [pc, #340]	@ (8003d44 <HAL_SPI_MspInit+0x238>)
 8003bee:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8003bf2:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003bf4:	4b53      	ldr	r3, [pc, #332]	@ (8003d44 <HAL_SPI_MspInit+0x238>)
 8003bf6:	2240      	movs	r2, #64	@ 0x40
 8003bf8:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003bfa:	4b52      	ldr	r3, [pc, #328]	@ (8003d44 <HAL_SPI_MspInit+0x238>)
 8003bfc:	2200      	movs	r2, #0
 8003bfe:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003c00:	4b50      	ldr	r3, [pc, #320]	@ (8003d44 <HAL_SPI_MspInit+0x238>)
 8003c02:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003c06:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003c08:	4b4e      	ldr	r3, [pc, #312]	@ (8003d44 <HAL_SPI_MspInit+0x238>)
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003c0e:	4b4d      	ldr	r3, [pc, #308]	@ (8003d44 <HAL_SPI_MspInit+0x238>)
 8003c10:	2200      	movs	r2, #0
 8003c12:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8003c14:	4b4b      	ldr	r3, [pc, #300]	@ (8003d44 <HAL_SPI_MspInit+0x238>)
 8003c16:	2200      	movs	r2, #0
 8003c18:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_HIGH;
 8003c1a:	4b4a      	ldr	r3, [pc, #296]	@ (8003d44 <HAL_SPI_MspInit+0x238>)
 8003c1c:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003c20:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003c22:	4b48      	ldr	r3, [pc, #288]	@ (8003d44 <HAL_SPI_MspInit+0x238>)
 8003c24:	2200      	movs	r2, #0
 8003c26:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8003c28:	4846      	ldr	r0, [pc, #280]	@ (8003d44 <HAL_SPI_MspInit+0x238>)
 8003c2a:	f001 fe5f 	bl	80058ec <HAL_DMA_Init>
 8003c2e:	4603      	mov	r3, r0
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d001      	beq.n	8003c38 <HAL_SPI_MspInit+0x12c>
    {
      Error_Handler();
 8003c34:	f7ff f8f6 	bl	8002e24 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	4a42      	ldr	r2, [pc, #264]	@ (8003d44 <HAL_SPI_MspInit+0x238>)
 8003c3c:	649a      	str	r2, [r3, #72]	@ 0x48
 8003c3e:	4a41      	ldr	r2, [pc, #260]	@ (8003d44 <HAL_SPI_MspInit+0x238>)
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 1, 0);
 8003c44:	2200      	movs	r2, #0
 8003c46:	2101      	movs	r1, #1
 8003c48:	2023      	movs	r0, #35	@ 0x23
 8003c4a:	f001 fe18 	bl	800587e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8003c4e:	2023      	movs	r0, #35	@ 0x23
 8003c50:	f001 fe31 	bl	80058b6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8003c54:	e067      	b.n	8003d26 <HAL_SPI_MspInit+0x21a>
  else if(spiHandle->Instance==SPI3)
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	4a3c      	ldr	r2, [pc, #240]	@ (8003d4c <HAL_SPI_MspInit+0x240>)
 8003c5c:	4293      	cmp	r3, r2
 8003c5e:	d162      	bne.n	8003d26 <HAL_SPI_MspInit+0x21a>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8003c60:	2300      	movs	r3, #0
 8003c62:	613b      	str	r3, [r7, #16]
 8003c64:	4b33      	ldr	r3, [pc, #204]	@ (8003d34 <HAL_SPI_MspInit+0x228>)
 8003c66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c68:	4a32      	ldr	r2, [pc, #200]	@ (8003d34 <HAL_SPI_MspInit+0x228>)
 8003c6a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003c6e:	6413      	str	r3, [r2, #64]	@ 0x40
 8003c70:	4b30      	ldr	r3, [pc, #192]	@ (8003d34 <HAL_SPI_MspInit+0x228>)
 8003c72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c74:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003c78:	613b      	str	r3, [r7, #16]
 8003c7a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	60fb      	str	r3, [r7, #12]
 8003c80:	4b2c      	ldr	r3, [pc, #176]	@ (8003d34 <HAL_SPI_MspInit+0x228>)
 8003c82:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c84:	4a2b      	ldr	r2, [pc, #172]	@ (8003d34 <HAL_SPI_MspInit+0x228>)
 8003c86:	f043 0304 	orr.w	r3, r3, #4
 8003c8a:	6313      	str	r3, [r2, #48]	@ 0x30
 8003c8c:	4b29      	ldr	r3, [pc, #164]	@ (8003d34 <HAL_SPI_MspInit+0x228>)
 8003c8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c90:	f003 0304 	and.w	r3, r3, #4
 8003c94:	60fb      	str	r3, [r7, #12]
 8003c96:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8003c98:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8003c9c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c9e:	2302      	movs	r3, #2
 8003ca0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003ca2:	2300      	movs	r3, #0
 8003ca4:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ca6:	2303      	movs	r3, #3
 8003ca8:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8003caa:	2306      	movs	r3, #6
 8003cac:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003cae:	f107 031c 	add.w	r3, r7, #28
 8003cb2:	4619      	mov	r1, r3
 8003cb4:	4826      	ldr	r0, [pc, #152]	@ (8003d50 <HAL_SPI_MspInit+0x244>)
 8003cb6:	f002 fa1b 	bl	80060f0 <HAL_GPIO_Init>
    hdma_spi3_tx.Instance = DMA1_Stream5;
 8003cba:	4b26      	ldr	r3, [pc, #152]	@ (8003d54 <HAL_SPI_MspInit+0x248>)
 8003cbc:	4a26      	ldr	r2, [pc, #152]	@ (8003d58 <HAL_SPI_MspInit+0x24c>)
 8003cbe:	601a      	str	r2, [r3, #0]
    hdma_spi3_tx.Init.Channel = DMA_CHANNEL_0;
 8003cc0:	4b24      	ldr	r3, [pc, #144]	@ (8003d54 <HAL_SPI_MspInit+0x248>)
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	605a      	str	r2, [r3, #4]
    hdma_spi3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003cc6:	4b23      	ldr	r3, [pc, #140]	@ (8003d54 <HAL_SPI_MspInit+0x248>)
 8003cc8:	2240      	movs	r2, #64	@ 0x40
 8003cca:	609a      	str	r2, [r3, #8]
    hdma_spi3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ccc:	4b21      	ldr	r3, [pc, #132]	@ (8003d54 <HAL_SPI_MspInit+0x248>)
 8003cce:	2200      	movs	r2, #0
 8003cd0:	60da      	str	r2, [r3, #12]
    hdma_spi3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003cd2:	4b20      	ldr	r3, [pc, #128]	@ (8003d54 <HAL_SPI_MspInit+0x248>)
 8003cd4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003cd8:	611a      	str	r2, [r3, #16]
    hdma_spi3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003cda:	4b1e      	ldr	r3, [pc, #120]	@ (8003d54 <HAL_SPI_MspInit+0x248>)
 8003cdc:	2200      	movs	r2, #0
 8003cde:	615a      	str	r2, [r3, #20]
    hdma_spi3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003ce0:	4b1c      	ldr	r3, [pc, #112]	@ (8003d54 <HAL_SPI_MspInit+0x248>)
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	619a      	str	r2, [r3, #24]
    hdma_spi3_tx.Init.Mode = DMA_NORMAL;
 8003ce6:	4b1b      	ldr	r3, [pc, #108]	@ (8003d54 <HAL_SPI_MspInit+0x248>)
 8003ce8:	2200      	movs	r2, #0
 8003cea:	61da      	str	r2, [r3, #28]
    hdma_spi3_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8003cec:	4b19      	ldr	r3, [pc, #100]	@ (8003d54 <HAL_SPI_MspInit+0x248>)
 8003cee:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003cf2:	621a      	str	r2, [r3, #32]
    hdma_spi3_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003cf4:	4b17      	ldr	r3, [pc, #92]	@ (8003d54 <HAL_SPI_MspInit+0x248>)
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi3_tx) != HAL_OK)
 8003cfa:	4816      	ldr	r0, [pc, #88]	@ (8003d54 <HAL_SPI_MspInit+0x248>)
 8003cfc:	f001 fdf6 	bl	80058ec <HAL_DMA_Init>
 8003d00:	4603      	mov	r3, r0
 8003d02:	2b00      	cmp	r3, #0
 8003d04:	d001      	beq.n	8003d0a <HAL_SPI_MspInit+0x1fe>
      Error_Handler();
 8003d06:	f7ff f88d 	bl	8002e24 <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi3_tx);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	4a11      	ldr	r2, [pc, #68]	@ (8003d54 <HAL_SPI_MspInit+0x248>)
 8003d0e:	649a      	str	r2, [r3, #72]	@ 0x48
 8003d10:	4a10      	ldr	r2, [pc, #64]	@ (8003d54 <HAL_SPI_MspInit+0x248>)
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI3_IRQn, 3, 0);
 8003d16:	2200      	movs	r2, #0
 8003d18:	2103      	movs	r1, #3
 8003d1a:	2033      	movs	r0, #51	@ 0x33
 8003d1c:	f001 fdaf 	bl	800587e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8003d20:	2033      	movs	r0, #51	@ 0x33
 8003d22:	f001 fdc8 	bl	80058b6 <HAL_NVIC_EnableIRQ>
}
 8003d26:	bf00      	nop
 8003d28:	3730      	adds	r7, #48	@ 0x30
 8003d2a:	46bd      	mov	sp, r7
 8003d2c:	bd80      	pop	{r7, pc}
 8003d2e:	bf00      	nop
 8003d30:	40013000 	.word	0x40013000
 8003d34:	40023800 	.word	0x40023800
 8003d38:	40020000 	.word	0x40020000
 8003d3c:	20000c98 	.word	0x20000c98
 8003d40:	40026410 	.word	0x40026410
 8003d44:	20000cf8 	.word	0x20000cf8
 8003d48:	40026458 	.word	0x40026458
 8003d4c:	40003c00 	.word	0x40003c00
 8003d50:	40020800 	.word	0x40020800
 8003d54:	20000d58 	.word	0x20000d58
 8003d58:	40026088 	.word	0x40026088

08003d5c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003d5c:	b480      	push	{r7}
 8003d5e:	b083      	sub	sp, #12
 8003d60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003d62:	2300      	movs	r3, #0
 8003d64:	607b      	str	r3, [r7, #4]
 8003d66:	4b10      	ldr	r3, [pc, #64]	@ (8003da8 <HAL_MspInit+0x4c>)
 8003d68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d6a:	4a0f      	ldr	r2, [pc, #60]	@ (8003da8 <HAL_MspInit+0x4c>)
 8003d6c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003d70:	6453      	str	r3, [r2, #68]	@ 0x44
 8003d72:	4b0d      	ldr	r3, [pc, #52]	@ (8003da8 <HAL_MspInit+0x4c>)
 8003d74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d76:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d7a:	607b      	str	r3, [r7, #4]
 8003d7c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003d7e:	2300      	movs	r3, #0
 8003d80:	603b      	str	r3, [r7, #0]
 8003d82:	4b09      	ldr	r3, [pc, #36]	@ (8003da8 <HAL_MspInit+0x4c>)
 8003d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d86:	4a08      	ldr	r2, [pc, #32]	@ (8003da8 <HAL_MspInit+0x4c>)
 8003d88:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003d8c:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d8e:	4b06      	ldr	r3, [pc, #24]	@ (8003da8 <HAL_MspInit+0x4c>)
 8003d90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d92:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003d96:	603b      	str	r3, [r7, #0]
 8003d98:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003d9a:	bf00      	nop
 8003d9c:	370c      	adds	r7, #12
 8003d9e:	46bd      	mov	sp, r7
 8003da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003da4:	4770      	bx	lr
 8003da6:	bf00      	nop
 8003da8:	40023800 	.word	0x40023800

08003dac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003dac:	b480      	push	{r7}
 8003dae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003db0:	bf00      	nop
 8003db2:	e7fd      	b.n	8003db0 <NMI_Handler+0x4>

08003db4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003db4:	b480      	push	{r7}
 8003db6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003db8:	bf00      	nop
 8003dba:	e7fd      	b.n	8003db8 <HardFault_Handler+0x4>

08003dbc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003dbc:	b480      	push	{r7}
 8003dbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003dc0:	bf00      	nop
 8003dc2:	e7fd      	b.n	8003dc0 <MemManage_Handler+0x4>

08003dc4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003dc4:	b480      	push	{r7}
 8003dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003dc8:	bf00      	nop
 8003dca:	e7fd      	b.n	8003dc8 <BusFault_Handler+0x4>

08003dcc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003dcc:	b480      	push	{r7}
 8003dce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003dd0:	bf00      	nop
 8003dd2:	e7fd      	b.n	8003dd0 <UsageFault_Handler+0x4>

08003dd4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003dd4:	b480      	push	{r7}
 8003dd6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003dd8:	bf00      	nop
 8003dda:	46bd      	mov	sp, r7
 8003ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003de0:	4770      	bx	lr

08003de2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003de2:	b480      	push	{r7}
 8003de4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003de6:	bf00      	nop
 8003de8:	46bd      	mov	sp, r7
 8003dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dee:	4770      	bx	lr

08003df0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003df0:	b480      	push	{r7}
 8003df2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003df4:	bf00      	nop
 8003df6:	46bd      	mov	sp, r7
 8003df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dfc:	4770      	bx	lr

08003dfe <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003dfe:	b580      	push	{r7, lr}
 8003e00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003e02:	f000 feed 	bl	8004be0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003e06:	bf00      	nop
 8003e08:	bd80      	pop	{r7, pc}
	...

08003e0c <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8003e0c:	b580      	push	{r7, lr}
 8003e0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch3_up);
 8003e10:	4802      	ldr	r0, [pc, #8]	@ (8003e1c <DMA1_Stream0_IRQHandler+0x10>)
 8003e12:	f001 ff03 	bl	8005c1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8003e16:	bf00      	nop
 8003e18:	bd80      	pop	{r7, pc}
 8003e1a:	bf00      	nop
 8003e1c:	20000f54 	.word	0x20000f54

08003e20 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003e20:	b580      	push	{r7, lr}
 8003e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim5_ch4_trig);
 8003e24:	4802      	ldr	r0, [pc, #8]	@ (8003e30 <DMA1_Stream1_IRQHandler+0x10>)
 8003e26:	f001 fef9 	bl	8005c1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8003e2a:	bf00      	nop
 8003e2c:	bd80      	pop	{r7, pc}
 8003e2e:	bf00      	nop
 8003e30:	20000fb4 	.word	0x20000fb4

08003e34 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8003e34:	b580      	push	{r7, lr}
 8003e36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch4_up);
 8003e38:	4802      	ldr	r0, [pc, #8]	@ (8003e44 <DMA1_Stream2_IRQHandler+0x10>)
 8003e3a:	f001 feef 	bl	8005c1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8003e3e:	bf00      	nop
 8003e40:	bd80      	pop	{r7, pc}
 8003e42:	bf00      	nop
 8003e44:	20000ef4 	.word	0x20000ef4

08003e48 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003e48:	b580      	push	{r7, lr}
 8003e4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi3_tx);
 8003e4c:	4802      	ldr	r0, [pc, #8]	@ (8003e58 <DMA1_Stream5_IRQHandler+0x10>)
 8003e4e:	f001 fee5 	bl	8005c1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8003e52:	bf00      	nop
 8003e54:	bd80      	pop	{r7, pc}
 8003e56:	bf00      	nop
 8003e58:	20000d58 	.word	0x20000d58

08003e5c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1, ADC2 and ADC3 global interrupts.
  */
void ADC_IRQHandler(void)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8003e60:	4802      	ldr	r0, [pc, #8]	@ (8003e6c <ADC_IRQHandler+0x10>)
 8003e62:	f000 ff44 	bl	8004cee <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8003e66:	bf00      	nop
 8003e68:	bd80      	pop	{r7, pc}
 8003e6a:	bf00      	nop
 8003e6c:	2000034c 	.word	0x2000034c

08003e70 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003e70:	b580      	push	{r7, lr}
 8003e72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003e74:	4802      	ldr	r0, [pc, #8]	@ (8003e80 <TIM2_IRQHandler+0x10>)
 8003e76:	f005 fd9f 	bl	80099b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003e7a:	bf00      	nop
 8003e7c:	bd80      	pop	{r7, pc}
 8003e7e:	bf00      	nop
 8003e80:	20000dbc 	.word	0x20000dbc

08003e84 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8003e88:	4802      	ldr	r0, [pc, #8]	@ (8003e94 <SPI1_IRQHandler+0x10>)
 8003e8a:	f004 ff5d 	bl	8008d48 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8003e8e:	bf00      	nop
 8003e90:	bd80      	pop	{r7, pc}
 8003e92:	bf00      	nop
 8003e94:	20000be8 	.word	0x20000be8

08003e98 <DMA1_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA1 stream7 global interrupt.
  */
void DMA1_Stream7_IRQHandler(void)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream7_IRQn 0 */

  /* USER CODE END DMA1_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim3_ch3);
 8003e9c:	4802      	ldr	r0, [pc, #8]	@ (8003ea8 <DMA1_Stream7_IRQHandler+0x10>)
 8003e9e:	f001 febd 	bl	8005c1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream7_IRQn 1 */

  /* USER CODE END DMA1_Stream7_IRQn 1 */
}
 8003ea2:	bf00      	nop
 8003ea4:	bd80      	pop	{r7, pc}
 8003ea6:	bf00      	nop
 8003ea8:	20000e94 	.word	0x20000e94

08003eac <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8003eac:	b580      	push	{r7, lr}
 8003eae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8003eb0:	4802      	ldr	r0, [pc, #8]	@ (8003ebc <SPI3_IRQHandler+0x10>)
 8003eb2:	f004 ff49 	bl	8008d48 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 8003eb6:	bf00      	nop
 8003eb8:	bd80      	pop	{r7, pc}
 8003eba:	bf00      	nop
 8003ebc:	20000c40 	.word	0x20000c40

08003ec0 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8003ec0:	b580      	push	{r7, lr}
 8003ec2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8003ec4:	4802      	ldr	r0, [pc, #8]	@ (8003ed0 <DMA2_Stream0_IRQHandler+0x10>)
 8003ec6:	f001 fea9 	bl	8005c1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8003eca:	bf00      	nop
 8003ecc:	bd80      	pop	{r7, pc}
 8003ece:	bf00      	nop
 8003ed0:	20000c98 	.word	0x20000c98

08003ed4 <DMA2_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA2 stream1 global interrupt.
  */
void DMA2_Stream1_IRQHandler(void)
{
 8003ed4:	b580      	push	{r7, lr}
 8003ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream1_IRQn 0 */

  /* USER CODE END DMA2_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart6_rx);
 8003ed8:	4802      	ldr	r0, [pc, #8]	@ (8003ee4 <DMA2_Stream1_IRQHandler+0x10>)
 8003eda:	f001 fe9f 	bl	8005c1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream1_IRQn 1 */

  /* USER CODE END DMA2_Stream1_IRQn 1 */
}
 8003ede:	bf00      	nop
 8003ee0:	bd80      	pop	{r7, pc}
 8003ee2:	bf00      	nop
 8003ee4:	2000105c 	.word	0x2000105c

08003ee8 <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8003eec:	4802      	ldr	r0, [pc, #8]	@ (8003ef8 <DMA2_Stream3_IRQHandler+0x10>)
 8003eee:	f001 fe95 	bl	8005c1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8003ef2:	bf00      	nop
 8003ef4:	bd80      	pop	{r7, pc}
 8003ef6:	bf00      	nop
 8003ef8:	20000cf8 	.word	0x20000cf8

08003efc <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8003f00:	4802      	ldr	r0, [pc, #8]	@ (8003f0c <DMA2_Stream4_IRQHandler+0x10>)
 8003f02:	f001 fe8b 	bl	8005c1c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 8003f06:	bf00      	nop
 8003f08:	bd80      	pop	{r7, pc}
 8003f0a:	bf00      	nop
 8003f0c:	20000394 	.word	0x20000394

08003f10 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8003f10:	b580      	push	{r7, lr}
 8003f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003f14:	4802      	ldr	r0, [pc, #8]	@ (8003f20 <OTG_FS_IRQHandler+0x10>)
 8003f16:	f002 fbe4 	bl	80066e2 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8003f1a:	bf00      	nop
 8003f1c:	bd80      	pop	{r7, pc}
 8003f1e:	bf00      	nop
 8003f20:	200025e4 	.word	0x200025e4

08003f24 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b082      	sub	sp, #8
 8003f28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */
    if(__HAL_UART_GET_FLAG(&huart6, UART_FLAG_IDLE)) {
 8003f2a:	4b0d      	ldr	r3, [pc, #52]	@ (8003f60 <USART6_IRQHandler+0x3c>)
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	f003 0310 	and.w	r3, r3, #16
 8003f34:	2b10      	cmp	r3, #16
 8003f36:	d10c      	bne.n	8003f52 <USART6_IRQHandler+0x2e>
        __HAL_UART_CLEAR_IDLEFLAG(&huart6);
 8003f38:	2300      	movs	r3, #0
 8003f3a:	607b      	str	r3, [r7, #4]
 8003f3c:	4b08      	ldr	r3, [pc, #32]	@ (8003f60 <USART6_IRQHandler+0x3c>)
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	607b      	str	r3, [r7, #4]
 8003f44:	4b06      	ldr	r3, [pc, #24]	@ (8003f60 <USART6_IRQHandler+0x3c>)
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	685b      	ldr	r3, [r3, #4]
 8003f4a:	607b      	str	r3, [r7, #4]
 8003f4c:	687b      	ldr	r3, [r7, #4]
        CRSF_IdleHandler();   // calls your parser
 8003f4e:	f7fe f841 	bl	8001fd4 <CRSF_IdleHandler>
    }
  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8003f52:	4803      	ldr	r0, [pc, #12]	@ (8003f60 <USART6_IRQHandler+0x3c>)
 8003f54:	f006 fcc8 	bl	800a8e8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8003f58:	bf00      	nop
 8003f5a:	3708      	adds	r7, #8
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bd80      	pop	{r7, pc}
 8003f60:	20001014 	.word	0x20001014

08003f64 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003f64:	b480      	push	{r7}
 8003f66:	af00      	add	r7, sp, #0
  return 1;
 8003f68:	2301      	movs	r3, #1
}
 8003f6a:	4618      	mov	r0, r3
 8003f6c:	46bd      	mov	sp, r7
 8003f6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f72:	4770      	bx	lr

08003f74 <_kill>:

int _kill(int pid, int sig)
{
 8003f74:	b580      	push	{r7, lr}
 8003f76:	b082      	sub	sp, #8
 8003f78:	af00      	add	r7, sp, #0
 8003f7a:	6078      	str	r0, [r7, #4]
 8003f7c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003f7e:	f00c fbd5 	bl	801072c <__errno>
 8003f82:	4603      	mov	r3, r0
 8003f84:	2216      	movs	r2, #22
 8003f86:	601a      	str	r2, [r3, #0]
  return -1;
 8003f88:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	3708      	adds	r7, #8
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bd80      	pop	{r7, pc}

08003f94 <_exit>:

void _exit (int status)
{
 8003f94:	b580      	push	{r7, lr}
 8003f96:	b082      	sub	sp, #8
 8003f98:	af00      	add	r7, sp, #0
 8003f9a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003f9c:	f04f 31ff 	mov.w	r1, #4294967295
 8003fa0:	6878      	ldr	r0, [r7, #4]
 8003fa2:	f7ff ffe7 	bl	8003f74 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003fa6:	bf00      	nop
 8003fa8:	e7fd      	b.n	8003fa6 <_exit+0x12>

08003faa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003faa:	b580      	push	{r7, lr}
 8003fac:	b086      	sub	sp, #24
 8003fae:	af00      	add	r7, sp, #0
 8003fb0:	60f8      	str	r0, [r7, #12]
 8003fb2:	60b9      	str	r1, [r7, #8]
 8003fb4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003fb6:	2300      	movs	r3, #0
 8003fb8:	617b      	str	r3, [r7, #20]
 8003fba:	e00a      	b.n	8003fd2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003fbc:	f3af 8000 	nop.w
 8003fc0:	4601      	mov	r1, r0
 8003fc2:	68bb      	ldr	r3, [r7, #8]
 8003fc4:	1c5a      	adds	r2, r3, #1
 8003fc6:	60ba      	str	r2, [r7, #8]
 8003fc8:	b2ca      	uxtb	r2, r1
 8003fca:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003fcc:	697b      	ldr	r3, [r7, #20]
 8003fce:	3301      	adds	r3, #1
 8003fd0:	617b      	str	r3, [r7, #20]
 8003fd2:	697a      	ldr	r2, [r7, #20]
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	429a      	cmp	r2, r3
 8003fd8:	dbf0      	blt.n	8003fbc <_read+0x12>
  }

  return len;
 8003fda:	687b      	ldr	r3, [r7, #4]
}
 8003fdc:	4618      	mov	r0, r3
 8003fde:	3718      	adds	r7, #24
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	bd80      	pop	{r7, pc}

08003fe4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b086      	sub	sp, #24
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	60f8      	str	r0, [r7, #12]
 8003fec:	60b9      	str	r1, [r7, #8]
 8003fee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	617b      	str	r3, [r7, #20]
 8003ff4:	e009      	b.n	800400a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003ff6:	68bb      	ldr	r3, [r7, #8]
 8003ff8:	1c5a      	adds	r2, r3, #1
 8003ffa:	60ba      	str	r2, [r7, #8]
 8003ffc:	781b      	ldrb	r3, [r3, #0]
 8003ffe:	4618      	mov	r0, r3
 8004000:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004004:	697b      	ldr	r3, [r7, #20]
 8004006:	3301      	adds	r3, #1
 8004008:	617b      	str	r3, [r7, #20]
 800400a:	697a      	ldr	r2, [r7, #20]
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	429a      	cmp	r2, r3
 8004010:	dbf1      	blt.n	8003ff6 <_write+0x12>
  }
  return len;
 8004012:	687b      	ldr	r3, [r7, #4]
}
 8004014:	4618      	mov	r0, r3
 8004016:	3718      	adds	r7, #24
 8004018:	46bd      	mov	sp, r7
 800401a:	bd80      	pop	{r7, pc}

0800401c <_close>:

int _close(int file)
{
 800401c:	b480      	push	{r7}
 800401e:	b083      	sub	sp, #12
 8004020:	af00      	add	r7, sp, #0
 8004022:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004024:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004028:	4618      	mov	r0, r3
 800402a:	370c      	adds	r7, #12
 800402c:	46bd      	mov	sp, r7
 800402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004032:	4770      	bx	lr

08004034 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004034:	b480      	push	{r7}
 8004036:	b083      	sub	sp, #12
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
 800403c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800403e:	683b      	ldr	r3, [r7, #0]
 8004040:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004044:	605a      	str	r2, [r3, #4]
  return 0;
 8004046:	2300      	movs	r3, #0
}
 8004048:	4618      	mov	r0, r3
 800404a:	370c      	adds	r7, #12
 800404c:	46bd      	mov	sp, r7
 800404e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004052:	4770      	bx	lr

08004054 <_isatty>:

int _isatty(int file)
{
 8004054:	b480      	push	{r7}
 8004056:	b083      	sub	sp, #12
 8004058:	af00      	add	r7, sp, #0
 800405a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800405c:	2301      	movs	r3, #1
}
 800405e:	4618      	mov	r0, r3
 8004060:	370c      	adds	r7, #12
 8004062:	46bd      	mov	sp, r7
 8004064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004068:	4770      	bx	lr

0800406a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800406a:	b480      	push	{r7}
 800406c:	b085      	sub	sp, #20
 800406e:	af00      	add	r7, sp, #0
 8004070:	60f8      	str	r0, [r7, #12]
 8004072:	60b9      	str	r1, [r7, #8]
 8004074:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004076:	2300      	movs	r3, #0
}
 8004078:	4618      	mov	r0, r3
 800407a:	3714      	adds	r7, #20
 800407c:	46bd      	mov	sp, r7
 800407e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004082:	4770      	bx	lr

08004084 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b086      	sub	sp, #24
 8004088:	af00      	add	r7, sp, #0
 800408a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800408c:	4a14      	ldr	r2, [pc, #80]	@ (80040e0 <_sbrk+0x5c>)
 800408e:	4b15      	ldr	r3, [pc, #84]	@ (80040e4 <_sbrk+0x60>)
 8004090:	1ad3      	subs	r3, r2, r3
 8004092:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004094:	697b      	ldr	r3, [r7, #20]
 8004096:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004098:	4b13      	ldr	r3, [pc, #76]	@ (80040e8 <_sbrk+0x64>)
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d102      	bne.n	80040a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80040a0:	4b11      	ldr	r3, [pc, #68]	@ (80040e8 <_sbrk+0x64>)
 80040a2:	4a12      	ldr	r2, [pc, #72]	@ (80040ec <_sbrk+0x68>)
 80040a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80040a6:	4b10      	ldr	r3, [pc, #64]	@ (80040e8 <_sbrk+0x64>)
 80040a8:	681a      	ldr	r2, [r3, #0]
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	4413      	add	r3, r2
 80040ae:	693a      	ldr	r2, [r7, #16]
 80040b0:	429a      	cmp	r2, r3
 80040b2:	d207      	bcs.n	80040c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80040b4:	f00c fb3a 	bl	801072c <__errno>
 80040b8:	4603      	mov	r3, r0
 80040ba:	220c      	movs	r2, #12
 80040bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80040be:	f04f 33ff 	mov.w	r3, #4294967295
 80040c2:	e009      	b.n	80040d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80040c4:	4b08      	ldr	r3, [pc, #32]	@ (80040e8 <_sbrk+0x64>)
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80040ca:	4b07      	ldr	r3, [pc, #28]	@ (80040e8 <_sbrk+0x64>)
 80040cc:	681a      	ldr	r2, [r3, #0]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	4413      	add	r3, r2
 80040d2:	4a05      	ldr	r2, [pc, #20]	@ (80040e8 <_sbrk+0x64>)
 80040d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80040d6:	68fb      	ldr	r3, [r7, #12]
}
 80040d8:	4618      	mov	r0, r3
 80040da:	3718      	adds	r7, #24
 80040dc:	46bd      	mov	sp, r7
 80040de:	bd80      	pop	{r7, pc}
 80040e0:	20020000 	.word	0x20020000
 80040e4:	00000400 	.word	0x00000400
 80040e8:	20000db8 	.word	0x20000db8
 80040ec:	20002e38 	.word	0x20002e38

080040f0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80040f0:	b480      	push	{r7}
 80040f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80040f4:	4b06      	ldr	r3, [pc, #24]	@ (8004110 <SystemInit+0x20>)
 80040f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040fa:	4a05      	ldr	r2, [pc, #20]	@ (8004110 <SystemInit+0x20>)
 80040fc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004100:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004104:	bf00      	nop
 8004106:	46bd      	mov	sp, r7
 8004108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800410c:	4770      	bx	lr
 800410e:	bf00      	nop
 8004110:	e000ed00 	.word	0xe000ed00

08004114 <MX_TIM2_Init>:
DMA_HandleTypeDef hdma_tim5_ch3_up;
DMA_HandleTypeDef hdma_tim5_ch4_trig;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b086      	sub	sp, #24
 8004118:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800411a:	f107 0308 	add.w	r3, r7, #8
 800411e:	2200      	movs	r2, #0
 8004120:	601a      	str	r2, [r3, #0]
 8004122:	605a      	str	r2, [r3, #4]
 8004124:	609a      	str	r2, [r3, #8]
 8004126:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004128:	463b      	mov	r3, r7
 800412a:	2200      	movs	r2, #0
 800412c:	601a      	str	r2, [r3, #0]
 800412e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004130:	4b1d      	ldr	r3, [pc, #116]	@ (80041a8 <MX_TIM2_Init+0x94>)
 8004132:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8004136:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 84-1;
 8004138:	4b1b      	ldr	r3, [pc, #108]	@ (80041a8 <MX_TIM2_Init+0x94>)
 800413a:	2253      	movs	r2, #83	@ 0x53
 800413c:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800413e:	4b1a      	ldr	r3, [pc, #104]	@ (80041a8 <MX_TIM2_Init+0x94>)
 8004140:	2200      	movs	r2, #0
 8004142:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8004144:	4b18      	ldr	r3, [pc, #96]	@ (80041a8 <MX_TIM2_Init+0x94>)
 8004146:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800414a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800414c:	4b16      	ldr	r3, [pc, #88]	@ (80041a8 <MX_TIM2_Init+0x94>)
 800414e:	2200      	movs	r2, #0
 8004150:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004152:	4b15      	ldr	r3, [pc, #84]	@ (80041a8 <MX_TIM2_Init+0x94>)
 8004154:	2200      	movs	r2, #0
 8004156:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004158:	4813      	ldr	r0, [pc, #76]	@ (80041a8 <MX_TIM2_Init+0x94>)
 800415a:	f005 f94b 	bl	80093f4 <HAL_TIM_Base_Init>
 800415e:	4603      	mov	r3, r0
 8004160:	2b00      	cmp	r3, #0
 8004162:	d001      	beq.n	8004168 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8004164:	f7fe fe5e 	bl	8002e24 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004168:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800416c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800416e:	f107 0308 	add.w	r3, r7, #8
 8004172:	4619      	mov	r1, r3
 8004174:	480c      	ldr	r0, [pc, #48]	@ (80041a8 <MX_TIM2_Init+0x94>)
 8004176:	f005 fdd1 	bl	8009d1c <HAL_TIM_ConfigClockSource>
 800417a:	4603      	mov	r3, r0
 800417c:	2b00      	cmp	r3, #0
 800417e:	d001      	beq.n	8004184 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8004180:	f7fe fe50 	bl	8002e24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004184:	2300      	movs	r3, #0
 8004186:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004188:	2300      	movs	r3, #0
 800418a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800418c:	463b      	mov	r3, r7
 800418e:	4619      	mov	r1, r3
 8004190:	4805      	ldr	r0, [pc, #20]	@ (80041a8 <MX_TIM2_Init+0x94>)
 8004192:	f006 faa3 	bl	800a6dc <HAL_TIMEx_MasterConfigSynchronization>
 8004196:	4603      	mov	r3, r0
 8004198:	2b00      	cmp	r3, #0
 800419a:	d001      	beq.n	80041a0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800419c:	f7fe fe42 	bl	8002e24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80041a0:	bf00      	nop
 80041a2:	3718      	adds	r7, #24
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bd80      	pop	{r7, pc}
 80041a8:	20000dbc 	.word	0x20000dbc

080041ac <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b08e      	sub	sp, #56	@ 0x38
 80041b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80041b2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80041b6:	2200      	movs	r2, #0
 80041b8:	601a      	str	r2, [r3, #0]
 80041ba:	605a      	str	r2, [r3, #4]
 80041bc:	609a      	str	r2, [r3, #8]
 80041be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80041c0:	f107 0320 	add.w	r3, r7, #32
 80041c4:	2200      	movs	r2, #0
 80041c6:	601a      	str	r2, [r3, #0]
 80041c8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80041ca:	1d3b      	adds	r3, r7, #4
 80041cc:	2200      	movs	r2, #0
 80041ce:	601a      	str	r2, [r3, #0]
 80041d0:	605a      	str	r2, [r3, #4]
 80041d2:	609a      	str	r2, [r3, #8]
 80041d4:	60da      	str	r2, [r3, #12]
 80041d6:	611a      	str	r2, [r3, #16]
 80041d8:	615a      	str	r2, [r3, #20]
 80041da:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80041dc:	4b33      	ldr	r3, [pc, #204]	@ (80042ac <MX_TIM3_Init+0x100>)
 80041de:	4a34      	ldr	r2, [pc, #208]	@ (80042b0 <MX_TIM3_Init+0x104>)
 80041e0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80041e2:	4b32      	ldr	r3, [pc, #200]	@ (80042ac <MX_TIM3_Init+0x100>)
 80041e4:	2200      	movs	r2, #0
 80041e6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80041e8:	4b30      	ldr	r3, [pc, #192]	@ (80042ac <MX_TIM3_Init+0x100>)
 80041ea:	2200      	movs	r2, #0
 80041ec:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 280-1;
 80041ee:	4b2f      	ldr	r3, [pc, #188]	@ (80042ac <MX_TIM3_Init+0x100>)
 80041f0:	f240 1217 	movw	r2, #279	@ 0x117
 80041f4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80041f6:	4b2d      	ldr	r3, [pc, #180]	@ (80042ac <MX_TIM3_Init+0x100>)
 80041f8:	2200      	movs	r2, #0
 80041fa:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80041fc:	4b2b      	ldr	r3, [pc, #172]	@ (80042ac <MX_TIM3_Init+0x100>)
 80041fe:	2200      	movs	r2, #0
 8004200:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004202:	482a      	ldr	r0, [pc, #168]	@ (80042ac <MX_TIM3_Init+0x100>)
 8004204:	f005 f8f6 	bl	80093f4 <HAL_TIM_Base_Init>
 8004208:	4603      	mov	r3, r0
 800420a:	2b00      	cmp	r3, #0
 800420c:	d001      	beq.n	8004212 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800420e:	f7fe fe09 	bl	8002e24 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004212:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004216:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004218:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800421c:	4619      	mov	r1, r3
 800421e:	4823      	ldr	r0, [pc, #140]	@ (80042ac <MX_TIM3_Init+0x100>)
 8004220:	f005 fd7c 	bl	8009d1c <HAL_TIM_ConfigClockSource>
 8004224:	4603      	mov	r3, r0
 8004226:	2b00      	cmp	r3, #0
 8004228:	d001      	beq.n	800422e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800422a:	f7fe fdfb 	bl	8002e24 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800422e:	481f      	ldr	r0, [pc, #124]	@ (80042ac <MX_TIM3_Init+0x100>)
 8004230:	f005 f9a0 	bl	8009574 <HAL_TIM_PWM_Init>
 8004234:	4603      	mov	r3, r0
 8004236:	2b00      	cmp	r3, #0
 8004238:	d001      	beq.n	800423e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800423a:	f7fe fdf3 	bl	8002e24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800423e:	2300      	movs	r3, #0
 8004240:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004242:	2300      	movs	r3, #0
 8004244:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004246:	f107 0320 	add.w	r3, r7, #32
 800424a:	4619      	mov	r1, r3
 800424c:	4817      	ldr	r0, [pc, #92]	@ (80042ac <MX_TIM3_Init+0x100>)
 800424e:	f006 fa45 	bl	800a6dc <HAL_TIMEx_MasterConfigSynchronization>
 8004252:	4603      	mov	r3, r0
 8004254:	2b00      	cmp	r3, #0
 8004256:	d001      	beq.n	800425c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8004258:	f7fe fde4 	bl	8002e24 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800425c:	2360      	movs	r3, #96	@ 0x60
 800425e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 105;
 8004260:	2369      	movs	r3, #105	@ 0x69
 8004262:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004264:	2300      	movs	r3, #0
 8004266:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8004268:	2304      	movs	r3, #4
 800426a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800426c:	1d3b      	adds	r3, r7, #4
 800426e:	2208      	movs	r2, #8
 8004270:	4619      	mov	r1, r3
 8004272:	480e      	ldr	r0, [pc, #56]	@ (80042ac <MX_TIM3_Init+0x100>)
 8004274:	f005 fc90 	bl	8009b98 <HAL_TIM_PWM_ConfigChannel>
 8004278:	4603      	mov	r3, r0
 800427a:	2b00      	cmp	r3, #0
 800427c:	d001      	beq.n	8004282 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800427e:	f7fe fdd1 	bl	8002e24 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8004282:	2300      	movs	r3, #0
 8004284:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004286:	1d3b      	adds	r3, r7, #4
 8004288:	220c      	movs	r2, #12
 800428a:	4619      	mov	r1, r3
 800428c:	4807      	ldr	r0, [pc, #28]	@ (80042ac <MX_TIM3_Init+0x100>)
 800428e:	f005 fc83 	bl	8009b98 <HAL_TIM_PWM_ConfigChannel>
 8004292:	4603      	mov	r3, r0
 8004294:	2b00      	cmp	r3, #0
 8004296:	d001      	beq.n	800429c <MX_TIM3_Init+0xf0>
  {
    Error_Handler();
 8004298:	f7fe fdc4 	bl	8002e24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800429c:	4803      	ldr	r0, [pc, #12]	@ (80042ac <MX_TIM3_Init+0x100>)
 800429e:	f000 f9ef 	bl	8004680 <HAL_TIM_MspPostInit>

}
 80042a2:	bf00      	nop
 80042a4:	3738      	adds	r7, #56	@ 0x38
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}
 80042aa:	bf00      	nop
 80042ac:	20000e04 	.word	0x20000e04
 80042b0:	40000400 	.word	0x40000400

080042b4 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b08e      	sub	sp, #56	@ 0x38
 80042b8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80042ba:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80042be:	2200      	movs	r2, #0
 80042c0:	601a      	str	r2, [r3, #0]
 80042c2:	605a      	str	r2, [r3, #4]
 80042c4:	609a      	str	r2, [r3, #8]
 80042c6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80042c8:	f107 0320 	add.w	r3, r7, #32
 80042cc:	2200      	movs	r2, #0
 80042ce:	601a      	str	r2, [r3, #0]
 80042d0:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80042d2:	1d3b      	adds	r3, r7, #4
 80042d4:	2200      	movs	r2, #0
 80042d6:	601a      	str	r2, [r3, #0]
 80042d8:	605a      	str	r2, [r3, #4]
 80042da:	609a      	str	r2, [r3, #8]
 80042dc:	60da      	str	r2, [r3, #12]
 80042de:	611a      	str	r2, [r3, #16]
 80042e0:	615a      	str	r2, [r3, #20]
 80042e2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 80042e4:	4b32      	ldr	r3, [pc, #200]	@ (80043b0 <MX_TIM5_Init+0xfc>)
 80042e6:	4a33      	ldr	r2, [pc, #204]	@ (80043b4 <MX_TIM5_Init+0x100>)
 80042e8:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 0;
 80042ea:	4b31      	ldr	r3, [pc, #196]	@ (80043b0 <MX_TIM5_Init+0xfc>)
 80042ec:	2200      	movs	r2, #0
 80042ee:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 80042f0:	4b2f      	ldr	r3, [pc, #188]	@ (80043b0 <MX_TIM5_Init+0xfc>)
 80042f2:	2200      	movs	r2, #0
 80042f4:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 280-1;
 80042f6:	4b2e      	ldr	r3, [pc, #184]	@ (80043b0 <MX_TIM5_Init+0xfc>)
 80042f8:	f240 1217 	movw	r2, #279	@ 0x117
 80042fc:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80042fe:	4b2c      	ldr	r3, [pc, #176]	@ (80043b0 <MX_TIM5_Init+0xfc>)
 8004300:	2200      	movs	r2, #0
 8004302:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004304:	4b2a      	ldr	r3, [pc, #168]	@ (80043b0 <MX_TIM5_Init+0xfc>)
 8004306:	2200      	movs	r2, #0
 8004308:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 800430a:	4829      	ldr	r0, [pc, #164]	@ (80043b0 <MX_TIM5_Init+0xfc>)
 800430c:	f005 f872 	bl	80093f4 <HAL_TIM_Base_Init>
 8004310:	4603      	mov	r3, r0
 8004312:	2b00      	cmp	r3, #0
 8004314:	d001      	beq.n	800431a <MX_TIM5_Init+0x66>
  {
    Error_Handler();
 8004316:	f7fe fd85 	bl	8002e24 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800431a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800431e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8004320:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004324:	4619      	mov	r1, r3
 8004326:	4822      	ldr	r0, [pc, #136]	@ (80043b0 <MX_TIM5_Init+0xfc>)
 8004328:	f005 fcf8 	bl	8009d1c <HAL_TIM_ConfigClockSource>
 800432c:	4603      	mov	r3, r0
 800432e:	2b00      	cmp	r3, #0
 8004330:	d001      	beq.n	8004336 <MX_TIM5_Init+0x82>
  {
    Error_Handler();
 8004332:	f7fe fd77 	bl	8002e24 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8004336:	481e      	ldr	r0, [pc, #120]	@ (80043b0 <MX_TIM5_Init+0xfc>)
 8004338:	f005 f91c 	bl	8009574 <HAL_TIM_PWM_Init>
 800433c:	4603      	mov	r3, r0
 800433e:	2b00      	cmp	r3, #0
 8004340:	d001      	beq.n	8004346 <MX_TIM5_Init+0x92>
  {
    Error_Handler();
 8004342:	f7fe fd6f 	bl	8002e24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004346:	2300      	movs	r3, #0
 8004348:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800434a:	2300      	movs	r3, #0
 800434c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 800434e:	f107 0320 	add.w	r3, r7, #32
 8004352:	4619      	mov	r1, r3
 8004354:	4816      	ldr	r0, [pc, #88]	@ (80043b0 <MX_TIM5_Init+0xfc>)
 8004356:	f006 f9c1 	bl	800a6dc <HAL_TIMEx_MasterConfigSynchronization>
 800435a:	4603      	mov	r3, r0
 800435c:	2b00      	cmp	r3, #0
 800435e:	d001      	beq.n	8004364 <MX_TIM5_Init+0xb0>
  {
    Error_Handler();
 8004360:	f7fe fd60 	bl	8002e24 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004364:	2360      	movs	r3, #96	@ 0x60
 8004366:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 105;
 8004368:	2369      	movs	r3, #105	@ 0x69
 800436a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800436c:	2300      	movs	r3, #0
 800436e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8004370:	2304      	movs	r3, #4
 8004372:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004374:	1d3b      	adds	r3, r7, #4
 8004376:	2208      	movs	r2, #8
 8004378:	4619      	mov	r1, r3
 800437a:	480d      	ldr	r0, [pc, #52]	@ (80043b0 <MX_TIM5_Init+0xfc>)
 800437c:	f005 fc0c 	bl	8009b98 <HAL_TIM_PWM_ConfigChannel>
 8004380:	4603      	mov	r3, r0
 8004382:	2b00      	cmp	r3, #0
 8004384:	d001      	beq.n	800438a <MX_TIM5_Init+0xd6>
  {
    Error_Handler();
 8004386:	f7fe fd4d 	bl	8002e24 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800438a:	1d3b      	adds	r3, r7, #4
 800438c:	220c      	movs	r2, #12
 800438e:	4619      	mov	r1, r3
 8004390:	4807      	ldr	r0, [pc, #28]	@ (80043b0 <MX_TIM5_Init+0xfc>)
 8004392:	f005 fc01 	bl	8009b98 <HAL_TIM_PWM_ConfigChannel>
 8004396:	4603      	mov	r3, r0
 8004398:	2b00      	cmp	r3, #0
 800439a:	d001      	beq.n	80043a0 <MX_TIM5_Init+0xec>
  {
    Error_Handler();
 800439c:	f7fe fd42 	bl	8002e24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 80043a0:	4803      	ldr	r0, [pc, #12]	@ (80043b0 <MX_TIM5_Init+0xfc>)
 80043a2:	f000 f96d 	bl	8004680 <HAL_TIM_MspPostInit>

}
 80043a6:	bf00      	nop
 80043a8:	3738      	adds	r7, #56	@ 0x38
 80043aa:	46bd      	mov	sp, r7
 80043ac:	bd80      	pop	{r7, pc}
 80043ae:	bf00      	nop
 80043b0:	20000e4c 	.word	0x20000e4c
 80043b4:	40000c00 	.word	0x40000c00

080043b8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b086      	sub	sp, #24
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80043c8:	d116      	bne.n	80043f8 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80043ca:	2300      	movs	r3, #0
 80043cc:	617b      	str	r3, [r7, #20]
 80043ce:	4b53      	ldr	r3, [pc, #332]	@ (800451c <HAL_TIM_Base_MspInit+0x164>)
 80043d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043d2:	4a52      	ldr	r2, [pc, #328]	@ (800451c <HAL_TIM_Base_MspInit+0x164>)
 80043d4:	f043 0301 	orr.w	r3, r3, #1
 80043d8:	6413      	str	r3, [r2, #64]	@ 0x40
 80043da:	4b50      	ldr	r3, [pc, #320]	@ (800451c <HAL_TIM_Base_MspInit+0x164>)
 80043dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80043de:	f003 0301 	and.w	r3, r3, #1
 80043e2:	617b      	str	r3, [r7, #20]
 80043e4:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80043e6:	2200      	movs	r2, #0
 80043e8:	2105      	movs	r1, #5
 80043ea:	201c      	movs	r0, #28
 80043ec:	f001 fa47 	bl	800587e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80043f0:	201c      	movs	r0, #28
 80043f2:	f001 fa60 	bl	80058b6 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 80043f6:	e133      	b.n	8004660 <HAL_TIM_Base_MspInit+0x2a8>
  else if(tim_baseHandle->Instance==TIM3)
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	4a48      	ldr	r2, [pc, #288]	@ (8004520 <HAL_TIM_Base_MspInit+0x168>)
 80043fe:	4293      	cmp	r3, r2
 8004400:	f040 8098 	bne.w	8004534 <HAL_TIM_Base_MspInit+0x17c>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004404:	2300      	movs	r3, #0
 8004406:	613b      	str	r3, [r7, #16]
 8004408:	4b44      	ldr	r3, [pc, #272]	@ (800451c <HAL_TIM_Base_MspInit+0x164>)
 800440a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800440c:	4a43      	ldr	r2, [pc, #268]	@ (800451c <HAL_TIM_Base_MspInit+0x164>)
 800440e:	f043 0302 	orr.w	r3, r3, #2
 8004412:	6413      	str	r3, [r2, #64]	@ 0x40
 8004414:	4b41      	ldr	r3, [pc, #260]	@ (800451c <HAL_TIM_Base_MspInit+0x164>)
 8004416:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004418:	f003 0302 	and.w	r3, r3, #2
 800441c:	613b      	str	r3, [r7, #16]
 800441e:	693b      	ldr	r3, [r7, #16]
    hdma_tim3_ch3.Instance = DMA1_Stream7;
 8004420:	4b40      	ldr	r3, [pc, #256]	@ (8004524 <HAL_TIM_Base_MspInit+0x16c>)
 8004422:	4a41      	ldr	r2, [pc, #260]	@ (8004528 <HAL_TIM_Base_MspInit+0x170>)
 8004424:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch3.Init.Channel = DMA_CHANNEL_5;
 8004426:	4b3f      	ldr	r3, [pc, #252]	@ (8004524 <HAL_TIM_Base_MspInit+0x16c>)
 8004428:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 800442c:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800442e:	4b3d      	ldr	r3, [pc, #244]	@ (8004524 <HAL_TIM_Base_MspInit+0x16c>)
 8004430:	2240      	movs	r2, #64	@ 0x40
 8004432:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 8004434:	4b3b      	ldr	r3, [pc, #236]	@ (8004524 <HAL_TIM_Base_MspInit+0x16c>)
 8004436:	2200      	movs	r2, #0
 8004438:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch3.Init.MemInc = DMA_MINC_ENABLE;
 800443a:	4b3a      	ldr	r3, [pc, #232]	@ (8004524 <HAL_TIM_Base_MspInit+0x16c>)
 800443c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004440:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004442:	4b38      	ldr	r3, [pc, #224]	@ (8004524 <HAL_TIM_Base_MspInit+0x16c>)
 8004444:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004448:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800444a:	4b36      	ldr	r3, [pc, #216]	@ (8004524 <HAL_TIM_Base_MspInit+0x16c>)
 800444c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8004450:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch3.Init.Mode = DMA_CIRCULAR;
 8004452:	4b34      	ldr	r3, [pc, #208]	@ (8004524 <HAL_TIM_Base_MspInit+0x16c>)
 8004454:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004458:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch3.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800445a:	4b32      	ldr	r3, [pc, #200]	@ (8004524 <HAL_TIM_Base_MspInit+0x16c>)
 800445c:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004460:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch3.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8004462:	4b30      	ldr	r3, [pc, #192]	@ (8004524 <HAL_TIM_Base_MspInit+0x16c>)
 8004464:	2204      	movs	r2, #4
 8004466:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_tim3_ch3.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8004468:	4b2e      	ldr	r3, [pc, #184]	@ (8004524 <HAL_TIM_Base_MspInit+0x16c>)
 800446a:	2203      	movs	r2, #3
 800446c:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_tim3_ch3.Init.MemBurst = DMA_MBURST_SINGLE;
 800446e:	4b2d      	ldr	r3, [pc, #180]	@ (8004524 <HAL_TIM_Base_MspInit+0x16c>)
 8004470:	2200      	movs	r2, #0
 8004472:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_tim3_ch3.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8004474:	4b2b      	ldr	r3, [pc, #172]	@ (8004524 <HAL_TIM_Base_MspInit+0x16c>)
 8004476:	2200      	movs	r2, #0
 8004478:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_tim3_ch3) != HAL_OK)
 800447a:	482a      	ldr	r0, [pc, #168]	@ (8004524 <HAL_TIM_Base_MspInit+0x16c>)
 800447c:	f001 fa36 	bl	80058ec <HAL_DMA_Init>
 8004480:	4603      	mov	r3, r0
 8004482:	2b00      	cmp	r3, #0
 8004484:	d001      	beq.n	800448a <HAL_TIM_Base_MspInit+0xd2>
      Error_Handler();
 8004486:	f7fe fccd 	bl	8002e24 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC3],hdma_tim3_ch3);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	4a25      	ldr	r2, [pc, #148]	@ (8004524 <HAL_TIM_Base_MspInit+0x16c>)
 800448e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8004490:	4a24      	ldr	r2, [pc, #144]	@ (8004524 <HAL_TIM_Base_MspInit+0x16c>)
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_tim3_ch4_up.Instance = DMA1_Stream2;
 8004496:	4b25      	ldr	r3, [pc, #148]	@ (800452c <HAL_TIM_Base_MspInit+0x174>)
 8004498:	4a25      	ldr	r2, [pc, #148]	@ (8004530 <HAL_TIM_Base_MspInit+0x178>)
 800449a:	601a      	str	r2, [r3, #0]
    hdma_tim3_ch4_up.Init.Channel = DMA_CHANNEL_5;
 800449c:	4b23      	ldr	r3, [pc, #140]	@ (800452c <HAL_TIM_Base_MspInit+0x174>)
 800449e:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 80044a2:	605a      	str	r2, [r3, #4]
    hdma_tim3_ch4_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80044a4:	4b21      	ldr	r3, [pc, #132]	@ (800452c <HAL_TIM_Base_MspInit+0x174>)
 80044a6:	2240      	movs	r2, #64	@ 0x40
 80044a8:	609a      	str	r2, [r3, #8]
    hdma_tim3_ch4_up.Init.PeriphInc = DMA_PINC_DISABLE;
 80044aa:	4b20      	ldr	r3, [pc, #128]	@ (800452c <HAL_TIM_Base_MspInit+0x174>)
 80044ac:	2200      	movs	r2, #0
 80044ae:	60da      	str	r2, [r3, #12]
    hdma_tim3_ch4_up.Init.MemInc = DMA_MINC_ENABLE;
 80044b0:	4b1e      	ldr	r3, [pc, #120]	@ (800452c <HAL_TIM_Base_MspInit+0x174>)
 80044b2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80044b6:	611a      	str	r2, [r3, #16]
    hdma_tim3_ch4_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 80044b8:	4b1c      	ldr	r3, [pc, #112]	@ (800452c <HAL_TIM_Base_MspInit+0x174>)
 80044ba:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80044be:	615a      	str	r2, [r3, #20]
    hdma_tim3_ch4_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 80044c0:	4b1a      	ldr	r3, [pc, #104]	@ (800452c <HAL_TIM_Base_MspInit+0x174>)
 80044c2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 80044c6:	619a      	str	r2, [r3, #24]
    hdma_tim3_ch4_up.Init.Mode = DMA_CIRCULAR;
 80044c8:	4b18      	ldr	r3, [pc, #96]	@ (800452c <HAL_TIM_Base_MspInit+0x174>)
 80044ca:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80044ce:	61da      	str	r2, [r3, #28]
    hdma_tim3_ch4_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80044d0:	4b16      	ldr	r3, [pc, #88]	@ (800452c <HAL_TIM_Base_MspInit+0x174>)
 80044d2:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 80044d6:	621a      	str	r2, [r3, #32]
    hdma_tim3_ch4_up.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 80044d8:	4b14      	ldr	r3, [pc, #80]	@ (800452c <HAL_TIM_Base_MspInit+0x174>)
 80044da:	2204      	movs	r2, #4
 80044dc:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_tim3_ch4_up.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80044de:	4b13      	ldr	r3, [pc, #76]	@ (800452c <HAL_TIM_Base_MspInit+0x174>)
 80044e0:	2203      	movs	r2, #3
 80044e2:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_tim3_ch4_up.Init.MemBurst = DMA_MBURST_SINGLE;
 80044e4:	4b11      	ldr	r3, [pc, #68]	@ (800452c <HAL_TIM_Base_MspInit+0x174>)
 80044e6:	2200      	movs	r2, #0
 80044e8:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_tim3_ch4_up.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80044ea:	4b10      	ldr	r3, [pc, #64]	@ (800452c <HAL_TIM_Base_MspInit+0x174>)
 80044ec:	2200      	movs	r2, #0
 80044ee:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_tim3_ch4_up) != HAL_OK)
 80044f0:	480e      	ldr	r0, [pc, #56]	@ (800452c <HAL_TIM_Base_MspInit+0x174>)
 80044f2:	f001 f9fb 	bl	80058ec <HAL_DMA_Init>
 80044f6:	4603      	mov	r3, r0
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d001      	beq.n	8004500 <HAL_TIM_Base_MspInit+0x148>
      Error_Handler();
 80044fc:	f7fe fc92 	bl	8002e24 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC4],hdma_tim3_ch4_up);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	4a0a      	ldr	r2, [pc, #40]	@ (800452c <HAL_TIM_Base_MspInit+0x174>)
 8004504:	631a      	str	r2, [r3, #48]	@ 0x30
 8004506:	4a09      	ldr	r2, [pc, #36]	@ (800452c <HAL_TIM_Base_MspInit+0x174>)
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim3_ch4_up);
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	4a07      	ldr	r2, [pc, #28]	@ (800452c <HAL_TIM_Base_MspInit+0x174>)
 8004510:	621a      	str	r2, [r3, #32]
 8004512:	4a06      	ldr	r2, [pc, #24]	@ (800452c <HAL_TIM_Base_MspInit+0x174>)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8004518:	e0a2      	b.n	8004660 <HAL_TIM_Base_MspInit+0x2a8>
 800451a:	bf00      	nop
 800451c:	40023800 	.word	0x40023800
 8004520:	40000400 	.word	0x40000400
 8004524:	20000e94 	.word	0x20000e94
 8004528:	400260b8 	.word	0x400260b8
 800452c:	20000ef4 	.word	0x20000ef4
 8004530:	40026040 	.word	0x40026040
  else if(tim_baseHandle->Instance==TIM5)
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	4a4b      	ldr	r2, [pc, #300]	@ (8004668 <HAL_TIM_Base_MspInit+0x2b0>)
 800453a:	4293      	cmp	r3, r2
 800453c:	f040 8090 	bne.w	8004660 <HAL_TIM_Base_MspInit+0x2a8>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004540:	2300      	movs	r3, #0
 8004542:	60fb      	str	r3, [r7, #12]
 8004544:	4b49      	ldr	r3, [pc, #292]	@ (800466c <HAL_TIM_Base_MspInit+0x2b4>)
 8004546:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004548:	4a48      	ldr	r2, [pc, #288]	@ (800466c <HAL_TIM_Base_MspInit+0x2b4>)
 800454a:	f043 0308 	orr.w	r3, r3, #8
 800454e:	6413      	str	r3, [r2, #64]	@ 0x40
 8004550:	4b46      	ldr	r3, [pc, #280]	@ (800466c <HAL_TIM_Base_MspInit+0x2b4>)
 8004552:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004554:	f003 0308 	and.w	r3, r3, #8
 8004558:	60fb      	str	r3, [r7, #12]
 800455a:	68fb      	ldr	r3, [r7, #12]
    hdma_tim5_ch3_up.Instance = DMA1_Stream0;
 800455c:	4b44      	ldr	r3, [pc, #272]	@ (8004670 <HAL_TIM_Base_MspInit+0x2b8>)
 800455e:	4a45      	ldr	r2, [pc, #276]	@ (8004674 <HAL_TIM_Base_MspInit+0x2bc>)
 8004560:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch3_up.Init.Channel = DMA_CHANNEL_6;
 8004562:	4b43      	ldr	r3, [pc, #268]	@ (8004670 <HAL_TIM_Base_MspInit+0x2b8>)
 8004564:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 8004568:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch3_up.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800456a:	4b41      	ldr	r3, [pc, #260]	@ (8004670 <HAL_TIM_Base_MspInit+0x2b8>)
 800456c:	2240      	movs	r2, #64	@ 0x40
 800456e:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch3_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8004570:	4b3f      	ldr	r3, [pc, #252]	@ (8004670 <HAL_TIM_Base_MspInit+0x2b8>)
 8004572:	2200      	movs	r2, #0
 8004574:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch3_up.Init.MemInc = DMA_MINC_ENABLE;
 8004576:	4b3e      	ldr	r3, [pc, #248]	@ (8004670 <HAL_TIM_Base_MspInit+0x2b8>)
 8004578:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800457c:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch3_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800457e:	4b3c      	ldr	r3, [pc, #240]	@ (8004670 <HAL_TIM_Base_MspInit+0x2b8>)
 8004580:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004584:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch3_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004586:	4b3a      	ldr	r3, [pc, #232]	@ (8004670 <HAL_TIM_Base_MspInit+0x2b8>)
 8004588:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800458c:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch3_up.Init.Mode = DMA_CIRCULAR;
 800458e:	4b38      	ldr	r3, [pc, #224]	@ (8004670 <HAL_TIM_Base_MspInit+0x2b8>)
 8004590:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004594:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch3_up.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004596:	4b36      	ldr	r3, [pc, #216]	@ (8004670 <HAL_TIM_Base_MspInit+0x2b8>)
 8004598:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800459c:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch3_up.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 800459e:	4b34      	ldr	r3, [pc, #208]	@ (8004670 <HAL_TIM_Base_MspInit+0x2b8>)
 80045a0:	2204      	movs	r2, #4
 80045a2:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_tim5_ch3_up.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 80045a4:	4b32      	ldr	r3, [pc, #200]	@ (8004670 <HAL_TIM_Base_MspInit+0x2b8>)
 80045a6:	2203      	movs	r2, #3
 80045a8:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_tim5_ch3_up.Init.MemBurst = DMA_MBURST_SINGLE;
 80045aa:	4b31      	ldr	r3, [pc, #196]	@ (8004670 <HAL_TIM_Base_MspInit+0x2b8>)
 80045ac:	2200      	movs	r2, #0
 80045ae:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_tim5_ch3_up.Init.PeriphBurst = DMA_PBURST_SINGLE;
 80045b0:	4b2f      	ldr	r3, [pc, #188]	@ (8004670 <HAL_TIM_Base_MspInit+0x2b8>)
 80045b2:	2200      	movs	r2, #0
 80045b4:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_tim5_ch3_up) != HAL_OK)
 80045b6:	482e      	ldr	r0, [pc, #184]	@ (8004670 <HAL_TIM_Base_MspInit+0x2b8>)
 80045b8:	f001 f998 	bl	80058ec <HAL_DMA_Init>
 80045bc:	4603      	mov	r3, r0
 80045be:	2b00      	cmp	r3, #0
 80045c0:	d001      	beq.n	80045c6 <HAL_TIM_Base_MspInit+0x20e>
      Error_Handler();
 80045c2:	f7fe fc2f 	bl	8002e24 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC3],hdma_tim5_ch3_up);
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	4a29      	ldr	r2, [pc, #164]	@ (8004670 <HAL_TIM_Base_MspInit+0x2b8>)
 80045ca:	62da      	str	r2, [r3, #44]	@ 0x2c
 80045cc:	4a28      	ldr	r2, [pc, #160]	@ (8004670 <HAL_TIM_Base_MspInit+0x2b8>)
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim5_ch3_up);
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	4a26      	ldr	r2, [pc, #152]	@ (8004670 <HAL_TIM_Base_MspInit+0x2b8>)
 80045d6:	621a      	str	r2, [r3, #32]
 80045d8:	4a25      	ldr	r2, [pc, #148]	@ (8004670 <HAL_TIM_Base_MspInit+0x2b8>)
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_tim5_ch4_trig.Instance = DMA1_Stream1;
 80045de:	4b26      	ldr	r3, [pc, #152]	@ (8004678 <HAL_TIM_Base_MspInit+0x2c0>)
 80045e0:	4a26      	ldr	r2, [pc, #152]	@ (800467c <HAL_TIM_Base_MspInit+0x2c4>)
 80045e2:	601a      	str	r2, [r3, #0]
    hdma_tim5_ch4_trig.Init.Channel = DMA_CHANNEL_6;
 80045e4:	4b24      	ldr	r3, [pc, #144]	@ (8004678 <HAL_TIM_Base_MspInit+0x2c0>)
 80045e6:	f04f 6240 	mov.w	r2, #201326592	@ 0xc000000
 80045ea:	605a      	str	r2, [r3, #4]
    hdma_tim5_ch4_trig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80045ec:	4b22      	ldr	r3, [pc, #136]	@ (8004678 <HAL_TIM_Base_MspInit+0x2c0>)
 80045ee:	2240      	movs	r2, #64	@ 0x40
 80045f0:	609a      	str	r2, [r3, #8]
    hdma_tim5_ch4_trig.Init.PeriphInc = DMA_PINC_DISABLE;
 80045f2:	4b21      	ldr	r3, [pc, #132]	@ (8004678 <HAL_TIM_Base_MspInit+0x2c0>)
 80045f4:	2200      	movs	r2, #0
 80045f6:	60da      	str	r2, [r3, #12]
    hdma_tim5_ch4_trig.Init.MemInc = DMA_MINC_ENABLE;
 80045f8:	4b1f      	ldr	r3, [pc, #124]	@ (8004678 <HAL_TIM_Base_MspInit+0x2c0>)
 80045fa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80045fe:	611a      	str	r2, [r3, #16]
    hdma_tim5_ch4_trig.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004600:	4b1d      	ldr	r3, [pc, #116]	@ (8004678 <HAL_TIM_Base_MspInit+0x2c0>)
 8004602:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8004606:	615a      	str	r2, [r3, #20]
    hdma_tim5_ch4_trig.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004608:	4b1b      	ldr	r3, [pc, #108]	@ (8004678 <HAL_TIM_Base_MspInit+0x2c0>)
 800460a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800460e:	619a      	str	r2, [r3, #24]
    hdma_tim5_ch4_trig.Init.Mode = DMA_CIRCULAR;
 8004610:	4b19      	ldr	r3, [pc, #100]	@ (8004678 <HAL_TIM_Base_MspInit+0x2c0>)
 8004612:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004616:	61da      	str	r2, [r3, #28]
    hdma_tim5_ch4_trig.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8004618:	4b17      	ldr	r3, [pc, #92]	@ (8004678 <HAL_TIM_Base_MspInit+0x2c0>)
 800461a:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800461e:	621a      	str	r2, [r3, #32]
    hdma_tim5_ch4_trig.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8004620:	4b15      	ldr	r3, [pc, #84]	@ (8004678 <HAL_TIM_Base_MspInit+0x2c0>)
 8004622:	2204      	movs	r2, #4
 8004624:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_tim5_ch4_trig.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8004626:	4b14      	ldr	r3, [pc, #80]	@ (8004678 <HAL_TIM_Base_MspInit+0x2c0>)
 8004628:	2203      	movs	r2, #3
 800462a:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_tim5_ch4_trig.Init.MemBurst = DMA_MBURST_SINGLE;
 800462c:	4b12      	ldr	r3, [pc, #72]	@ (8004678 <HAL_TIM_Base_MspInit+0x2c0>)
 800462e:	2200      	movs	r2, #0
 8004630:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_tim5_ch4_trig.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8004632:	4b11      	ldr	r3, [pc, #68]	@ (8004678 <HAL_TIM_Base_MspInit+0x2c0>)
 8004634:	2200      	movs	r2, #0
 8004636:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_tim5_ch4_trig) != HAL_OK)
 8004638:	480f      	ldr	r0, [pc, #60]	@ (8004678 <HAL_TIM_Base_MspInit+0x2c0>)
 800463a:	f001 f957 	bl	80058ec <HAL_DMA_Init>
 800463e:	4603      	mov	r3, r0
 8004640:	2b00      	cmp	r3, #0
 8004642:	d001      	beq.n	8004648 <HAL_TIM_Base_MspInit+0x290>
      Error_Handler();
 8004644:	f7fe fbee 	bl	8002e24 <Error_Handler>
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC4],hdma_tim5_ch4_trig);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	4a0b      	ldr	r2, [pc, #44]	@ (8004678 <HAL_TIM_Base_MspInit+0x2c0>)
 800464c:	631a      	str	r2, [r3, #48]	@ 0x30
 800464e:	4a0a      	ldr	r2, [pc, #40]	@ (8004678 <HAL_TIM_Base_MspInit+0x2c0>)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	6393      	str	r3, [r2, #56]	@ 0x38
    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_TRIGGER],hdma_tim5_ch4_trig);
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	4a08      	ldr	r2, [pc, #32]	@ (8004678 <HAL_TIM_Base_MspInit+0x2c0>)
 8004658:	639a      	str	r2, [r3, #56]	@ 0x38
 800465a:	4a07      	ldr	r2, [pc, #28]	@ (8004678 <HAL_TIM_Base_MspInit+0x2c0>)
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8004660:	bf00      	nop
 8004662:	3718      	adds	r7, #24
 8004664:	46bd      	mov	sp, r7
 8004666:	bd80      	pop	{r7, pc}
 8004668:	40000c00 	.word	0x40000c00
 800466c:	40023800 	.word	0x40023800
 8004670:	20000f54 	.word	0x20000f54
 8004674:	40026010 	.word	0x40026010
 8004678:	20000fb4 	.word	0x20000fb4
 800467c:	40026028 	.word	0x40026028

08004680 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004680:	b580      	push	{r7, lr}
 8004682:	b08a      	sub	sp, #40	@ 0x28
 8004684:	af00      	add	r7, sp, #0
 8004686:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004688:	f107 0314 	add.w	r3, r7, #20
 800468c:	2200      	movs	r2, #0
 800468e:	601a      	str	r2, [r3, #0]
 8004690:	605a      	str	r2, [r3, #4]
 8004692:	609a      	str	r2, [r3, #8]
 8004694:	60da      	str	r2, [r3, #12]
 8004696:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	4a24      	ldr	r2, [pc, #144]	@ (8004730 <HAL_TIM_MspPostInit+0xb0>)
 800469e:	4293      	cmp	r3, r2
 80046a0:	d11e      	bne.n	80046e0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80046a2:	2300      	movs	r3, #0
 80046a4:	613b      	str	r3, [r7, #16]
 80046a6:	4b23      	ldr	r3, [pc, #140]	@ (8004734 <HAL_TIM_MspPostInit+0xb4>)
 80046a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046aa:	4a22      	ldr	r2, [pc, #136]	@ (8004734 <HAL_TIM_MspPostInit+0xb4>)
 80046ac:	f043 0302 	orr.w	r3, r3, #2
 80046b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80046b2:	4b20      	ldr	r3, [pc, #128]	@ (8004734 <HAL_TIM_MspPostInit+0xb4>)
 80046b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046b6:	f003 0302 	and.w	r3, r3, #2
 80046ba:	613b      	str	r3, [r7, #16]
 80046bc:	693b      	ldr	r3, [r7, #16]
    /**TIM3 GPIO Configuration
    PB0     ------> TIM3_CH3
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80046be:	2303      	movs	r3, #3
 80046c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80046c2:	2302      	movs	r3, #2
 80046c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046c6:	2300      	movs	r3, #0
 80046c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80046ca:	2300      	movs	r3, #0
 80046cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80046ce:	2302      	movs	r3, #2
 80046d0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80046d2:	f107 0314 	add.w	r3, r7, #20
 80046d6:	4619      	mov	r1, r3
 80046d8:	4817      	ldr	r0, [pc, #92]	@ (8004738 <HAL_TIM_MspPostInit+0xb8>)
 80046da:	f001 fd09 	bl	80060f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM5_MspPostInit 1 */

  /* USER CODE END TIM5_MspPostInit 1 */
  }

}
 80046de:	e022      	b.n	8004726 <HAL_TIM_MspPostInit+0xa6>
  else if(timHandle->Instance==TIM5)
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	4a15      	ldr	r2, [pc, #84]	@ (800473c <HAL_TIM_MspPostInit+0xbc>)
 80046e6:	4293      	cmp	r3, r2
 80046e8:	d11d      	bne.n	8004726 <HAL_TIM_MspPostInit+0xa6>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80046ea:	2300      	movs	r3, #0
 80046ec:	60fb      	str	r3, [r7, #12]
 80046ee:	4b11      	ldr	r3, [pc, #68]	@ (8004734 <HAL_TIM_MspPostInit+0xb4>)
 80046f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046f2:	4a10      	ldr	r2, [pc, #64]	@ (8004734 <HAL_TIM_MspPostInit+0xb4>)
 80046f4:	f043 0301 	orr.w	r3, r3, #1
 80046f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80046fa:	4b0e      	ldr	r3, [pc, #56]	@ (8004734 <HAL_TIM_MspPostInit+0xb4>)
 80046fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046fe:	f003 0301 	and.w	r3, r3, #1
 8004702:	60fb      	str	r3, [r7, #12]
 8004704:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8004706:	230c      	movs	r3, #12
 8004708:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800470a:	2302      	movs	r3, #2
 800470c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800470e:	2300      	movs	r3, #0
 8004710:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004712:	2300      	movs	r3, #0
 8004714:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8004716:	2302      	movs	r3, #2
 8004718:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800471a:	f107 0314 	add.w	r3, r7, #20
 800471e:	4619      	mov	r1, r3
 8004720:	4807      	ldr	r0, [pc, #28]	@ (8004740 <HAL_TIM_MspPostInit+0xc0>)
 8004722:	f001 fce5 	bl	80060f0 <HAL_GPIO_Init>
}
 8004726:	bf00      	nop
 8004728:	3728      	adds	r7, #40	@ 0x28
 800472a:	46bd      	mov	sp, r7
 800472c:	bd80      	pop	{r7, pc}
 800472e:	bf00      	nop
 8004730:	40000400 	.word	0x40000400
 8004734:	40023800 	.word	0x40023800
 8004738:	40020400 	.word	0x40020400
 800473c:	40000c00 	.word	0x40000c00
 8004740:	40020000 	.word	0x40020000

08004744 <MX_USART6_UART_Init>:
DMA_HandleTypeDef hdma_usart6_rx;

/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8004744:	b580      	push	{r7, lr}
 8004746:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8004748:	4b11      	ldr	r3, [pc, #68]	@ (8004790 <MX_USART6_UART_Init+0x4c>)
 800474a:	4a12      	ldr	r2, [pc, #72]	@ (8004794 <MX_USART6_UART_Init+0x50>)
 800474c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 420000;
 800474e:	4b10      	ldr	r3, [pc, #64]	@ (8004790 <MX_USART6_UART_Init+0x4c>)
 8004750:	4a11      	ldr	r2, [pc, #68]	@ (8004798 <MX_USART6_UART_Init+0x54>)
 8004752:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8004754:	4b0e      	ldr	r3, [pc, #56]	@ (8004790 <MX_USART6_UART_Init+0x4c>)
 8004756:	2200      	movs	r2, #0
 8004758:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 800475a:	4b0d      	ldr	r3, [pc, #52]	@ (8004790 <MX_USART6_UART_Init+0x4c>)
 800475c:	2200      	movs	r2, #0
 800475e:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8004760:	4b0b      	ldr	r3, [pc, #44]	@ (8004790 <MX_USART6_UART_Init+0x4c>)
 8004762:	2200      	movs	r2, #0
 8004764:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8004766:	4b0a      	ldr	r3, [pc, #40]	@ (8004790 <MX_USART6_UART_Init+0x4c>)
 8004768:	220c      	movs	r2, #12
 800476a:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800476c:	4b08      	ldr	r3, [pc, #32]	@ (8004790 <MX_USART6_UART_Init+0x4c>)
 800476e:	2200      	movs	r2, #0
 8004770:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_8;
 8004772:	4b07      	ldr	r3, [pc, #28]	@ (8004790 <MX_USART6_UART_Init+0x4c>)
 8004774:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8004778:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 800477a:	4805      	ldr	r0, [pc, #20]	@ (8004790 <MX_USART6_UART_Init+0x4c>)
 800477c:	f006 f83e 	bl	800a7fc <HAL_UART_Init>
 8004780:	4603      	mov	r3, r0
 8004782:	2b00      	cmp	r3, #0
 8004784:	d001      	beq.n	800478a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8004786:	f7fe fb4d 	bl	8002e24 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 800478a:	bf00      	nop
 800478c:	bd80      	pop	{r7, pc}
 800478e:	bf00      	nop
 8004790:	20001014 	.word	0x20001014
 8004794:	40011400 	.word	0x40011400
 8004798:	000668a0 	.word	0x000668a0

0800479c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b08a      	sub	sp, #40	@ 0x28
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80047a4:	f107 0314 	add.w	r3, r7, #20
 80047a8:	2200      	movs	r2, #0
 80047aa:	601a      	str	r2, [r3, #0]
 80047ac:	605a      	str	r2, [r3, #4]
 80047ae:	609a      	str	r2, [r3, #8]
 80047b0:	60da      	str	r2, [r3, #12]
 80047b2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART6)
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	4a35      	ldr	r2, [pc, #212]	@ (8004890 <HAL_UART_MspInit+0xf4>)
 80047ba:	4293      	cmp	r3, r2
 80047bc:	d163      	bne.n	8004886 <HAL_UART_MspInit+0xea>
  {
  /* USER CODE BEGIN USART6_MspInit 0 */

  /* USER CODE END USART6_MspInit 0 */
    /* USART6 clock enable */
    __HAL_RCC_USART6_CLK_ENABLE();
 80047be:	2300      	movs	r3, #0
 80047c0:	613b      	str	r3, [r7, #16]
 80047c2:	4b34      	ldr	r3, [pc, #208]	@ (8004894 <HAL_UART_MspInit+0xf8>)
 80047c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047c6:	4a33      	ldr	r2, [pc, #204]	@ (8004894 <HAL_UART_MspInit+0xf8>)
 80047c8:	f043 0320 	orr.w	r3, r3, #32
 80047cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80047ce:	4b31      	ldr	r3, [pc, #196]	@ (8004894 <HAL_UART_MspInit+0xf8>)
 80047d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047d2:	f003 0320 	and.w	r3, r3, #32
 80047d6:	613b      	str	r3, [r7, #16]
 80047d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80047da:	2300      	movs	r3, #0
 80047dc:	60fb      	str	r3, [r7, #12]
 80047de:	4b2d      	ldr	r3, [pc, #180]	@ (8004894 <HAL_UART_MspInit+0xf8>)
 80047e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047e2:	4a2c      	ldr	r2, [pc, #176]	@ (8004894 <HAL_UART_MspInit+0xf8>)
 80047e4:	f043 0304 	orr.w	r3, r3, #4
 80047e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80047ea:	4b2a      	ldr	r3, [pc, #168]	@ (8004894 <HAL_UART_MspInit+0xf8>)
 80047ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80047ee:	f003 0304 	and.w	r3, r3, #4
 80047f2:	60fb      	str	r3, [r7, #12]
 80047f4:	68fb      	ldr	r3, [r7, #12]
    /**USART6 GPIO Configuration
    PC6     ------> USART6_TX
    PC7     ------> USART6_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80047f6:	23c0      	movs	r3, #192	@ 0xc0
 80047f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047fa:	2302      	movs	r3, #2
 80047fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047fe:	2300      	movs	r3, #0
 8004800:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004802:	2303      	movs	r3, #3
 8004804:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8004806:	2308      	movs	r3, #8
 8004808:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800480a:	f107 0314 	add.w	r3, r7, #20
 800480e:	4619      	mov	r1, r3
 8004810:	4821      	ldr	r0, [pc, #132]	@ (8004898 <HAL_UART_MspInit+0xfc>)
 8004812:	f001 fc6d 	bl	80060f0 <HAL_GPIO_Init>

    /* USART6 DMA Init */
    /* USART6_RX Init */
    hdma_usart6_rx.Instance = DMA2_Stream1;
 8004816:	4b21      	ldr	r3, [pc, #132]	@ (800489c <HAL_UART_MspInit+0x100>)
 8004818:	4a21      	ldr	r2, [pc, #132]	@ (80048a0 <HAL_UART_MspInit+0x104>)
 800481a:	601a      	str	r2, [r3, #0]
    hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 800481c:	4b1f      	ldr	r3, [pc, #124]	@ (800489c <HAL_UART_MspInit+0x100>)
 800481e:	f04f 6220 	mov.w	r2, #167772160	@ 0xa000000
 8004822:	605a      	str	r2, [r3, #4]
    hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004824:	4b1d      	ldr	r3, [pc, #116]	@ (800489c <HAL_UART_MspInit+0x100>)
 8004826:	2200      	movs	r2, #0
 8004828:	609a      	str	r2, [r3, #8]
    hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800482a:	4b1c      	ldr	r3, [pc, #112]	@ (800489c <HAL_UART_MspInit+0x100>)
 800482c:	2200      	movs	r2, #0
 800482e:	60da      	str	r2, [r3, #12]
    hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 8004830:	4b1a      	ldr	r3, [pc, #104]	@ (800489c <HAL_UART_MspInit+0x100>)
 8004832:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8004836:	611a      	str	r2, [r3, #16]
    hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004838:	4b18      	ldr	r3, [pc, #96]	@ (800489c <HAL_UART_MspInit+0x100>)
 800483a:	2200      	movs	r2, #0
 800483c:	615a      	str	r2, [r3, #20]
    hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800483e:	4b17      	ldr	r3, [pc, #92]	@ (800489c <HAL_UART_MspInit+0x100>)
 8004840:	2200      	movs	r2, #0
 8004842:	619a      	str	r2, [r3, #24]
    hdma_usart6_rx.Init.Mode = DMA_CIRCULAR;
 8004844:	4b15      	ldr	r3, [pc, #84]	@ (800489c <HAL_UART_MspInit+0x100>)
 8004846:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800484a:	61da      	str	r2, [r3, #28]
    hdma_usart6_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800484c:	4b13      	ldr	r3, [pc, #76]	@ (800489c <HAL_UART_MspInit+0x100>)
 800484e:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8004852:	621a      	str	r2, [r3, #32]
    hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8004854:	4b11      	ldr	r3, [pc, #68]	@ (800489c <HAL_UART_MspInit+0x100>)
 8004856:	2200      	movs	r2, #0
 8004858:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 800485a:	4810      	ldr	r0, [pc, #64]	@ (800489c <HAL_UART_MspInit+0x100>)
 800485c:	f001 f846 	bl	80058ec <HAL_DMA_Init>
 8004860:	4603      	mov	r3, r0
 8004862:	2b00      	cmp	r3, #0
 8004864:	d001      	beq.n	800486a <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 8004866:	f7fe fadd 	bl	8002e24 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart6_rx);
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	4a0b      	ldr	r2, [pc, #44]	@ (800489c <HAL_UART_MspInit+0x100>)
 800486e:	63da      	str	r2, [r3, #60]	@ 0x3c
 8004870:	4a0a      	ldr	r2, [pc, #40]	@ (800489c <HAL_UART_MspInit+0x100>)
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART6 interrupt Init */
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8004876:	2200      	movs	r2, #0
 8004878:	2100      	movs	r1, #0
 800487a:	2047      	movs	r0, #71	@ 0x47
 800487c:	f000 ffff 	bl	800587e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8004880:	2047      	movs	r0, #71	@ 0x47
 8004882:	f001 f818 	bl	80058b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8004886:	bf00      	nop
 8004888:	3728      	adds	r7, #40	@ 0x28
 800488a:	46bd      	mov	sp, r7
 800488c:	bd80      	pop	{r7, pc}
 800488e:	bf00      	nop
 8004890:	40011400 	.word	0x40011400
 8004894:	40023800 	.word	0x40023800
 8004898:	40020800 	.word	0x40020800
 800489c:	2000105c 	.word	0x2000105c
 80048a0:	40026428 	.word	0x40026428

080048a4 <csLow>:
#include "w25q256.h"
#include "stm32f405xx.h"

extern SPI_HandleTypeDef hspi3;

void csLow(void){
 80048a4:	b580      	push	{r7, lr}
 80048a6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FLASH_CS_PORT, FLASH_CS_PIN, GPIO_PIN_RESET);
 80048a8:	2200      	movs	r2, #0
 80048aa:	2108      	movs	r1, #8
 80048ac:	4802      	ldr	r0, [pc, #8]	@ (80048b8 <csLow+0x14>)
 80048ae:	f001 fdbb 	bl	8006428 <HAL_GPIO_WritePin>
}
 80048b2:	bf00      	nop
 80048b4:	bd80      	pop	{r7, pc}
 80048b6:	bf00      	nop
 80048b8:	40020400 	.word	0x40020400

080048bc <csHigh>:
void csHigh(void){
 80048bc:	b580      	push	{r7, lr}
 80048be:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FLASH_CS_PORT, FLASH_CS_PIN, GPIO_PIN_SET);
 80048c0:	2201      	movs	r2, #1
 80048c2:	2108      	movs	r1, #8
 80048c4:	4802      	ldr	r0, [pc, #8]	@ (80048d0 <csHigh+0x14>)
 80048c6:	f001 fdaf 	bl	8006428 <HAL_GPIO_WritePin>
}
 80048ca:	bf00      	nop
 80048cc:	bd80      	pop	{r7, pc}
 80048ce:	bf00      	nop
 80048d0:	40020400 	.word	0x40020400

080048d4 <W25Q_Reset>:
    csHigh();

    return status;
}
void W25Q_Reset (void)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b082      	sub	sp, #8
 80048d8:	af00      	add	r7, sp, #0
	uint8_t tData[2];

	tData[0] = W25_RESET_EN;  // enable Reset
 80048da:	2366      	movs	r3, #102	@ 0x66
 80048dc:	713b      	strb	r3, [r7, #4]
	tData[1] = W25_RESET;  // Reset
 80048de:	2399      	movs	r3, #153	@ 0x99
 80048e0:	717b      	strb	r3, [r7, #5]
    csLow();
 80048e2:	f7ff ffdf 	bl	80048a4 <csLow>
    HAL_SPI_Transmit(&hspi3, tData, 2, 2000);
 80048e6:	1d39      	adds	r1, r7, #4
 80048e8:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 80048ec:	2202      	movs	r2, #2
 80048ee:	4806      	ldr	r0, [pc, #24]	@ (8004908 <W25Q_Reset+0x34>)
 80048f0:	f003 fd27 	bl	8008342 <HAL_SPI_Transmit>
	csHigh(); // pull the HIGH
 80048f4:	f7ff ffe2 	bl	80048bc <csHigh>
	HAL_Delay(100);
 80048f8:	2064      	movs	r0, #100	@ 0x64
 80048fa:	f000 f991 	bl	8004c20 <HAL_Delay>
}
 80048fe:	bf00      	nop
 8004900:	3708      	adds	r7, #8
 8004902:	46bd      	mov	sp, r7
 8004904:	bd80      	pop	{r7, pc}
 8004906:	bf00      	nop
 8004908:	20000c40 	.word	0x20000c40

0800490c <W25Q_ReadID>:

uint32_t W25Q_ReadID (void)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	b086      	sub	sp, #24
 8004910:	af02      	add	r7, sp, #8
    uint8_t tx[4] = {W25_JEDEC_ID, 0xFF, 0xFF, 0xFF};
 8004912:	f06f 0360 	mvn.w	r3, #96	@ 0x60
 8004916:	60bb      	str	r3, [r7, #8]
    uint8_t rx[4] = {0};
 8004918:	2300      	movs	r3, #0
 800491a:	607b      	str	r3, [r7, #4]

    csLow();
 800491c:	f7ff ffc2 	bl	80048a4 <csLow>
    HAL_SPI_TransmitReceive(&hspi3, tx, rx, sizeof(tx), HAL_MAX_DELAY);
 8004920:	1d3a      	adds	r2, r7, #4
 8004922:	f107 0108 	add.w	r1, r7, #8
 8004926:	f04f 33ff 	mov.w	r3, #4294967295
 800492a:	9300      	str	r3, [sp, #0]
 800492c:	2304      	movs	r3, #4
 800492e:	4809      	ldr	r0, [pc, #36]	@ (8004954 <W25Q_ReadID+0x48>)
 8004930:	f003 ff64 	bl	80087fc <HAL_SPI_TransmitReceive>
    csHigh();
 8004934:	f7ff ffc2 	bl	80048bc <csHigh>

    // rx[0] = echo of 0x9F, ignore it
    uint32_t id = (rx[1] << 16) | (rx[2] << 8) | rx[3];
 8004938:	797b      	ldrb	r3, [r7, #5]
 800493a:	041a      	lsls	r2, r3, #16
 800493c:	79bb      	ldrb	r3, [r7, #6]
 800493e:	021b      	lsls	r3, r3, #8
 8004940:	4313      	orrs	r3, r2
 8004942:	79fa      	ldrb	r2, [r7, #7]
 8004944:	4313      	orrs	r3, r2
 8004946:	60fb      	str	r3, [r7, #12]
    return id;  // expected: 0xEF4019 for Winbond W25Q256
 8004948:	68fb      	ldr	r3, [r7, #12]
}
 800494a:	4618      	mov	r0, r3
 800494c:	3710      	adds	r7, #16
 800494e:	46bd      	mov	sp, r7
 8004950:	bd80      	pop	{r7, pc}
 8004952:	bf00      	nop
 8004954:	20000c40 	.word	0x20000c40

08004958 <W25Q_Read>:
    csHigh();

    return status;
}
void W25Q_Read(uint32_t byteAddress, uint32_t size, uint8_t *rData)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b086      	sub	sp, #24
 800495c:	af00      	add	r7, sp, #0
 800495e:	60f8      	str	r0, [r7, #12]
 8004960:	60b9      	str	r1, [r7, #8]
 8004962:	607a      	str	r2, [r7, #4]
    uint8_t cmd[4];
    cmd[0] = W25_READ;
 8004964:	2303      	movs	r3, #3
 8004966:	753b      	strb	r3, [r7, #20]
    cmd[1] = (byteAddress >> 16) & 0xFF;
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	0c1b      	lsrs	r3, r3, #16
 800496c:	b2db      	uxtb	r3, r3
 800496e:	757b      	strb	r3, [r7, #21]
    cmd[2] = (byteAddress >> 8) & 0xFF;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	0a1b      	lsrs	r3, r3, #8
 8004974:	b2db      	uxtb	r3, r3
 8004976:	75bb      	strb	r3, [r7, #22]
    cmd[3] = byteAddress & 0xFF;
 8004978:	68fb      	ldr	r3, [r7, #12]
 800497a:	b2db      	uxtb	r3, r3
 800497c:	75fb      	strb	r3, [r7, #23]

    csLow();
 800497e:	f7ff ff91 	bl	80048a4 <csLow>
    HAL_SPI_Transmit(&hspi3, cmd, sizeof(cmd), HAL_MAX_DELAY);
 8004982:	f107 0114 	add.w	r1, r7, #20
 8004986:	f04f 33ff 	mov.w	r3, #4294967295
 800498a:	2204      	movs	r2, #4
 800498c:	4808      	ldr	r0, [pc, #32]	@ (80049b0 <W25Q_Read+0x58>)
 800498e:	f003 fcd8 	bl	8008342 <HAL_SPI_Transmit>
    HAL_SPI_Receive(&hspi3, rData, size, HAL_MAX_DELAY);
 8004992:	68bb      	ldr	r3, [r7, #8]
 8004994:	b29a      	uxth	r2, r3
 8004996:	f04f 33ff 	mov.w	r3, #4294967295
 800499a:	6879      	ldr	r1, [r7, #4]
 800499c:	4804      	ldr	r0, [pc, #16]	@ (80049b0 <W25Q_Read+0x58>)
 800499e:	f003 fe14 	bl	80085ca <HAL_SPI_Receive>
    csHigh();
 80049a2:	f7ff ff8b 	bl	80048bc <csHigh>
}
 80049a6:	bf00      	nop
 80049a8:	3718      	adds	r7, #24
 80049aa:	46bd      	mov	sp, r7
 80049ac:	bd80      	pop	{r7, pc}
 80049ae:	bf00      	nop
 80049b0:	20000c40 	.word	0x20000c40

080049b4 <W25Q_EnableWrite>:
void W25Q_EnableWrite(){
 80049b4:	b580      	push	{r7, lr}
 80049b6:	b082      	sub	sp, #8
 80049b8:	af00      	add	r7, sp, #0
	uint8_t tData = W25_W_ENABLE;
 80049ba:	2306      	movs	r3, #6
 80049bc:	71fb      	strb	r3, [r7, #7]
	csLow();
 80049be:	f7ff ff71 	bl	80048a4 <csLow>
	HAL_SPI_Transmit(&hspi3, &tData, 1, HAL_MAX_DELAY);
 80049c2:	1df9      	adds	r1, r7, #7
 80049c4:	f04f 33ff 	mov.w	r3, #4294967295
 80049c8:	2201      	movs	r2, #1
 80049ca:	4804      	ldr	r0, [pc, #16]	@ (80049dc <W25Q_EnableWrite+0x28>)
 80049cc:	f003 fcb9 	bl	8008342 <HAL_SPI_Transmit>
	csHigh();
 80049d0:	f7ff ff74 	bl	80048bc <csHigh>
}
 80049d4:	bf00      	nop
 80049d6:	3708      	adds	r7, #8
 80049d8:	46bd      	mov	sp, r7
 80049da:	bd80      	pop	{r7, pc}
 80049dc:	20000c40 	.word	0x20000c40

080049e0 <W25Q_WaitBusy>:


void W25Q_WaitBusy(void)
{
 80049e0:	b580      	push	{r7, lr}
 80049e2:	b082      	sub	sp, #8
 80049e4:	af00      	add	r7, sp, #0
    uint8_t cmd = W25_R_SR1;
 80049e6:	2305      	movs	r3, #5
 80049e8:	71fb      	strb	r3, [r7, #7]
    uint8_t status;

    csLow();
 80049ea:	f7ff ff5b 	bl	80048a4 <csLow>
    HAL_SPI_Transmit(&hspi3, &cmd, 1, HAL_MAX_DELAY);
 80049ee:	1df9      	adds	r1, r7, #7
 80049f0:	f04f 33ff 	mov.w	r3, #4294967295
 80049f4:	2201      	movs	r2, #1
 80049f6:	480c      	ldr	r0, [pc, #48]	@ (8004a28 <W25Q_WaitBusy+0x48>)
 80049f8:	f003 fca3 	bl	8008342 <HAL_SPI_Transmit>
    do {
        HAL_SPI_Receive(&hspi3, &status, 1, HAL_MAX_DELAY);
 80049fc:	1db9      	adds	r1, r7, #6
 80049fe:	f04f 33ff 	mov.w	r3, #4294967295
 8004a02:	2201      	movs	r2, #1
 8004a04:	4808      	ldr	r0, [pc, #32]	@ (8004a28 <W25Q_WaitBusy+0x48>)
 8004a06:	f003 fde0 	bl	80085ca <HAL_SPI_Receive>
        HAL_Delay(1);
 8004a0a:	2001      	movs	r0, #1
 8004a0c:	f000 f908 	bl	8004c20 <HAL_Delay>
    } while (status & 0x01);
 8004a10:	79bb      	ldrb	r3, [r7, #6]
 8004a12:	f003 0301 	and.w	r3, r3, #1
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d1f0      	bne.n	80049fc <W25Q_WaitBusy+0x1c>
    csHigh();
 8004a1a:	f7ff ff4f 	bl	80048bc <csHigh>
}
 8004a1e:	bf00      	nop
 8004a20:	3708      	adds	r7, #8
 8004a22:	46bd      	mov	sp, r7
 8004a24:	bd80      	pop	{r7, pc}
 8004a26:	bf00      	nop
 8004a28:	20000c40 	.word	0x20000c40

08004a2c <W25Q_BlockErase>:
    csHigh();

    W25Q_WaitBusy();
}
void W25Q_BlockErase(uint32_t addr)
{
 8004a2c:	b580      	push	{r7, lr}
 8004a2e:	b084      	sub	sp, #16
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
    uint8_t cmd[4];
    cmd[0] = W25_B_ERASE64K;
 8004a34:	23d8      	movs	r3, #216	@ 0xd8
 8004a36:	723b      	strb	r3, [r7, #8]
    cmd[1] = (addr >> 16) & 0xFF;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	0c1b      	lsrs	r3, r3, #16
 8004a3c:	b2db      	uxtb	r3, r3
 8004a3e:	727b      	strb	r3, [r7, #9]
    cmd[2] = (addr >> 8) & 0xFF;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	0a1b      	lsrs	r3, r3, #8
 8004a44:	b2db      	uxtb	r3, r3
 8004a46:	72bb      	strb	r3, [r7, #10]
    cmd[3] = addr & 0xFF;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	b2db      	uxtb	r3, r3
 8004a4c:	72fb      	strb	r3, [r7, #11]
    HAL_StatusTypeDef status;

    W25Q_EnableWrite();
 8004a4e:	f7ff ffb1 	bl	80049b4 <W25Q_EnableWrite>

    csLow();
 8004a52:	f7ff ff27 	bl	80048a4 <csLow>
    status = HAL_SPI_Transmit(&hspi3, cmd, 4, HAL_MAX_DELAY);
 8004a56:	f107 0108 	add.w	r1, r7, #8
 8004a5a:	f04f 33ff 	mov.w	r3, #4294967295
 8004a5e:	2204      	movs	r2, #4
 8004a60:	4806      	ldr	r0, [pc, #24]	@ (8004a7c <W25Q_BlockErase+0x50>)
 8004a62:	f003 fc6e 	bl	8008342 <HAL_SPI_Transmit>
 8004a66:	4603      	mov	r3, r0
 8004a68:	73fb      	strb	r3, [r7, #15]
    csHigh();
 8004a6a:	f7ff ff27 	bl	80048bc <csHigh>

    W25Q_WaitBusy();
 8004a6e:	f7ff ffb7 	bl	80049e0 <W25Q_WaitBusy>
}
 8004a72:	bf00      	nop
 8004a74:	3710      	adds	r7, #16
 8004a76:	46bd      	mov	sp, r7
 8004a78:	bd80      	pop	{r7, pc}
 8004a7a:	bf00      	nop
 8004a7c:	20000c40 	.word	0x20000c40

08004a80 <W25Q_PageProgram>:
void W25Q_PageProgram(uint32_t addr, volatile uint8_t *data)
{
 8004a80:	b580      	push	{r7, lr}
 8004a82:	b084      	sub	sp, #16
 8004a84:	af00      	add	r7, sp, #0
 8004a86:	6078      	str	r0, [r7, #4]
 8004a88:	6039      	str	r1, [r7, #0]
    uint8_t cmd[4];
    cmd[0] = 0x02;  // Page Program
 8004a8a:	2302      	movs	r3, #2
 8004a8c:	723b      	strb	r3, [r7, #8]
    cmd[1] = (addr >> 16) & 0xFF;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	0c1b      	lsrs	r3, r3, #16
 8004a92:	b2db      	uxtb	r3, r3
 8004a94:	727b      	strb	r3, [r7, #9]
    cmd[2] = (addr >> 8) & 0xFF;
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	0a1b      	lsrs	r3, r3, #8
 8004a9a:	b2db      	uxtb	r3, r3
 8004a9c:	72bb      	strb	r3, [r7, #10]
    cmd[3] = addr & 0xFF;
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	b2db      	uxtb	r3, r3
 8004aa2:	72fb      	strb	r3, [r7, #11]
    W25Q_EnableWrite();
 8004aa4:	f7ff ff86 	bl	80049b4 <W25Q_EnableWrite>
    csLow();
 8004aa8:	f7ff fefc 	bl	80048a4 <csLow>
    HAL_StatusTypeDef status;
    status = HAL_SPI_Transmit(&hspi3, cmd, 4, HAL_MAX_DELAY); // send command + address
 8004aac:	f107 0108 	add.w	r1, r7, #8
 8004ab0:	f04f 33ff 	mov.w	r3, #4294967295
 8004ab4:	2204      	movs	r2, #4
 8004ab6:	480b      	ldr	r0, [pc, #44]	@ (8004ae4 <W25Q_PageProgram+0x64>)
 8004ab8:	f003 fc43 	bl	8008342 <HAL_SPI_Transmit>
 8004abc:	4603      	mov	r3, r0
 8004abe:	73fb      	strb	r3, [r7, #15]
    status = HAL_SPI_Transmit(&hspi3, data, 256, HAL_MAX_DELAY);
 8004ac0:	f04f 33ff 	mov.w	r3, #4294967295
 8004ac4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8004ac8:	6839      	ldr	r1, [r7, #0]
 8004aca:	4806      	ldr	r0, [pc, #24]	@ (8004ae4 <W25Q_PageProgram+0x64>)
 8004acc:	f003 fc39 	bl	8008342 <HAL_SPI_Transmit>
 8004ad0:	4603      	mov	r3, r0
 8004ad2:	73fb      	strb	r3, [r7, #15]
    csHigh();
 8004ad4:	f7ff fef2 	bl	80048bc <csHigh>
    W25Q_WaitBusy();
 8004ad8:	f7ff ff82 	bl	80049e0 <W25Q_WaitBusy>

}
 8004adc:	bf00      	nop
 8004ade:	3710      	adds	r7, #16
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}
 8004ae4:	20000c40 	.word	0x20000c40

08004ae8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004ae8:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8004b20 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8004aec:	f7ff fb00 	bl	80040f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004af0:	480c      	ldr	r0, [pc, #48]	@ (8004b24 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004af2:	490d      	ldr	r1, [pc, #52]	@ (8004b28 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004af4:	4a0d      	ldr	r2, [pc, #52]	@ (8004b2c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004af6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004af8:	e002      	b.n	8004b00 <LoopCopyDataInit>

08004afa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8004afa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8004afc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8004afe:	3304      	adds	r3, #4

08004b00 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004b00:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004b02:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004b04:	d3f9      	bcc.n	8004afa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004b06:	4a0a      	ldr	r2, [pc, #40]	@ (8004b30 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8004b08:	4c0a      	ldr	r4, [pc, #40]	@ (8004b34 <LoopFillZerobss+0x22>)
  movs r3, #0
 8004b0a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8004b0c:	e001      	b.n	8004b12 <LoopFillZerobss>

08004b0e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8004b0e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8004b10:	3204      	adds	r2, #4

08004b12 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8004b12:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8004b14:	d3fb      	bcc.n	8004b0e <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8004b16:	f00b fe0f 	bl	8010738 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8004b1a:	f7fd fac1 	bl	80020a0 <main>
  bx  lr    
 8004b1e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8004b20:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8004b24:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8004b28:	200002cc 	.word	0x200002cc
  ldr r2, =_sidata
 8004b2c:	08013d54 	.word	0x08013d54
  ldr r2, =_sbss
 8004b30:	200002cc 	.word	0x200002cc
  ldr r4, =_ebss
 8004b34:	20002e34 	.word	0x20002e34

08004b38 <CAN1_RX0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004b38:	e7fe      	b.n	8004b38 <CAN1_RX0_IRQHandler>
	...

08004b3c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8004b3c:	b580      	push	{r7, lr}
 8004b3e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004b40:	4b0e      	ldr	r3, [pc, #56]	@ (8004b7c <HAL_Init+0x40>)
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	4a0d      	ldr	r2, [pc, #52]	@ (8004b7c <HAL_Init+0x40>)
 8004b46:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004b4a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8004b4c:	4b0b      	ldr	r3, [pc, #44]	@ (8004b7c <HAL_Init+0x40>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	4a0a      	ldr	r2, [pc, #40]	@ (8004b7c <HAL_Init+0x40>)
 8004b52:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004b56:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8004b58:	4b08      	ldr	r3, [pc, #32]	@ (8004b7c <HAL_Init+0x40>)
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	4a07      	ldr	r2, [pc, #28]	@ (8004b7c <HAL_Init+0x40>)
 8004b5e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004b62:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004b64:	2003      	movs	r0, #3
 8004b66:	f000 fe7f 	bl	8005868 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8004b6a:	200f      	movs	r0, #15
 8004b6c:	f000 f808 	bl	8004b80 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004b70:	f7ff f8f4 	bl	8003d5c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004b74:	2300      	movs	r3, #0
}
 8004b76:	4618      	mov	r0, r3
 8004b78:	bd80      	pop	{r7, pc}
 8004b7a:	bf00      	nop
 8004b7c:	40023c00 	.word	0x40023c00

08004b80 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8004b80:	b580      	push	{r7, lr}
 8004b82:	b082      	sub	sp, #8
 8004b84:	af00      	add	r7, sp, #0
 8004b86:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8004b88:	4b12      	ldr	r3, [pc, #72]	@ (8004bd4 <HAL_InitTick+0x54>)
 8004b8a:	681a      	ldr	r2, [r3, #0]
 8004b8c:	4b12      	ldr	r3, [pc, #72]	@ (8004bd8 <HAL_InitTick+0x58>)
 8004b8e:	781b      	ldrb	r3, [r3, #0]
 8004b90:	4619      	mov	r1, r3
 8004b92:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8004b96:	fbb3 f3f1 	udiv	r3, r3, r1
 8004b9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	f000 fe97 	bl	80058d2 <HAL_SYSTICK_Config>
 8004ba4:	4603      	mov	r3, r0
 8004ba6:	2b00      	cmp	r3, #0
 8004ba8:	d001      	beq.n	8004bae <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004baa:	2301      	movs	r3, #1
 8004bac:	e00e      	b.n	8004bcc <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2b0f      	cmp	r3, #15
 8004bb2:	d80a      	bhi.n	8004bca <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004bb4:	2200      	movs	r2, #0
 8004bb6:	6879      	ldr	r1, [r7, #4]
 8004bb8:	f04f 30ff 	mov.w	r0, #4294967295
 8004bbc:	f000 fe5f 	bl	800587e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8004bc0:	4a06      	ldr	r2, [pc, #24]	@ (8004bdc <HAL_InitTick+0x5c>)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	e000      	b.n	8004bcc <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004bca:	2301      	movs	r3, #1
}
 8004bcc:	4618      	mov	r0, r3
 8004bce:	3708      	adds	r7, #8
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bd80      	pop	{r7, pc}
 8004bd4:	20000008 	.word	0x20000008
 8004bd8:	20000010 	.word	0x20000010
 8004bdc:	2000000c 	.word	0x2000000c

08004be0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004be0:	b480      	push	{r7}
 8004be2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004be4:	4b06      	ldr	r3, [pc, #24]	@ (8004c00 <HAL_IncTick+0x20>)
 8004be6:	781b      	ldrb	r3, [r3, #0]
 8004be8:	461a      	mov	r2, r3
 8004bea:	4b06      	ldr	r3, [pc, #24]	@ (8004c04 <HAL_IncTick+0x24>)
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	4413      	add	r3, r2
 8004bf0:	4a04      	ldr	r2, [pc, #16]	@ (8004c04 <HAL_IncTick+0x24>)
 8004bf2:	6013      	str	r3, [r2, #0]
}
 8004bf4:	bf00      	nop
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfc:	4770      	bx	lr
 8004bfe:	bf00      	nop
 8004c00:	20000010 	.word	0x20000010
 8004c04:	200010bc 	.word	0x200010bc

08004c08 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004c08:	b480      	push	{r7}
 8004c0a:	af00      	add	r7, sp, #0
  return uwTick;
 8004c0c:	4b03      	ldr	r3, [pc, #12]	@ (8004c1c <HAL_GetTick+0x14>)
 8004c0e:	681b      	ldr	r3, [r3, #0]
}
 8004c10:	4618      	mov	r0, r3
 8004c12:	46bd      	mov	sp, r7
 8004c14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c18:	4770      	bx	lr
 8004c1a:	bf00      	nop
 8004c1c:	200010bc 	.word	0x200010bc

08004c20 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b084      	sub	sp, #16
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004c28:	f7ff ffee 	bl	8004c08 <HAL_GetTick>
 8004c2c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8004c2e:	687b      	ldr	r3, [r7, #4]
 8004c30:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c38:	d005      	beq.n	8004c46 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004c3a:	4b0a      	ldr	r3, [pc, #40]	@ (8004c64 <HAL_Delay+0x44>)
 8004c3c:	781b      	ldrb	r3, [r3, #0]
 8004c3e:	461a      	mov	r2, r3
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	4413      	add	r3, r2
 8004c44:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004c46:	bf00      	nop
 8004c48:	f7ff ffde 	bl	8004c08 <HAL_GetTick>
 8004c4c:	4602      	mov	r2, r0
 8004c4e:	68bb      	ldr	r3, [r7, #8]
 8004c50:	1ad3      	subs	r3, r2, r3
 8004c52:	68fa      	ldr	r2, [r7, #12]
 8004c54:	429a      	cmp	r2, r3
 8004c56:	d8f7      	bhi.n	8004c48 <HAL_Delay+0x28>
  {
  }
}
 8004c58:	bf00      	nop
 8004c5a:	bf00      	nop
 8004c5c:	3710      	adds	r7, #16
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	bd80      	pop	{r7, pc}
 8004c62:	bf00      	nop
 8004c64:	20000010 	.word	0x20000010

08004c68 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8004c68:	b580      	push	{r7, lr}
 8004c6a:	b084      	sub	sp, #16
 8004c6c:	af00      	add	r7, sp, #0
 8004c6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004c70:	2300      	movs	r3, #0
 8004c72:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d101      	bne.n	8004c7e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8004c7a:	2301      	movs	r3, #1
 8004c7c:	e033      	b.n	8004ce6 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d109      	bne.n	8004c9a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8004c86:	6878      	ldr	r0, [r7, #4]
 8004c88:	f7fc fd36 	bl	80016f8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2200      	movs	r2, #0
 8004c90:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8004c92:	687b      	ldr	r3, [r7, #4]
 8004c94:	2200      	movs	r2, #0
 8004c96:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004c9a:	687b      	ldr	r3, [r7, #4]
 8004c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c9e:	f003 0310 	and.w	r3, r3, #16
 8004ca2:	2b00      	cmp	r3, #0
 8004ca4:	d118      	bne.n	8004cd8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004caa:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8004cae:	f023 0302 	bic.w	r3, r3, #2
 8004cb2:	f043 0202 	orr.w	r2, r3, #2
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8004cba:	6878      	ldr	r0, [r7, #4]
 8004cbc:	f000 fb7c 	bl	80053b8 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004cc6:	687b      	ldr	r3, [r7, #4]
 8004cc8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004cca:	f023 0303 	bic.w	r3, r3, #3
 8004cce:	f043 0201 	orr.w	r2, r3, #1
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	641a      	str	r2, [r3, #64]	@ 0x40
 8004cd6:	e001      	b.n	8004cdc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8004cd8:	2301      	movs	r3, #1
 8004cda:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	2200      	movs	r2, #0
 8004ce0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8004ce4:	7bfb      	ldrb	r3, [r7, #15]
}
 8004ce6:	4618      	mov	r0, r3
 8004ce8:	3710      	adds	r7, #16
 8004cea:	46bd      	mov	sp, r7
 8004cec:	bd80      	pop	{r7, pc}

08004cee <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 8004cee:	b580      	push	{r7, lr}
 8004cf0:	b086      	sub	sp, #24
 8004cf2:	af00      	add	r7, sp, #0
 8004cf4:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	617b      	str	r3, [r7, #20]
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	685b      	ldr	r3, [r3, #4]
 8004d0c:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	f003 0302 	and.w	r3, r3, #2
 8004d14:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 8004d16:	68bb      	ldr	r3, [r7, #8]
 8004d18:	f003 0320 	and.w	r3, r3, #32
 8004d1c:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 8004d1e:	697b      	ldr	r3, [r7, #20]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d049      	beq.n	8004db8 <HAL_ADC_IRQHandler+0xca>
 8004d24:	693b      	ldr	r3, [r7, #16]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d046      	beq.n	8004db8 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d2e:	f003 0310 	and.w	r3, r3, #16
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d105      	bne.n	8004d42 <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d3a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	681b      	ldr	r3, [r3, #0]
 8004d46:	689b      	ldr	r3, [r3, #8]
 8004d48:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d12b      	bne.n	8004da8 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	d127      	bne.n	8004da8 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004d58:	687b      	ldr	r3, [r7, #4]
 8004d5a:	681b      	ldr	r3, [r3, #0]
 8004d5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d5e:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d006      	beq.n	8004d74 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	689b      	ldr	r3, [r3, #8]
 8004d6c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d119      	bne.n	8004da8 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	685a      	ldr	r2, [r3, #4]
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	f022 0220 	bic.w	r2, r2, #32
 8004d82:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d88:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d94:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004d98:	2b00      	cmp	r3, #0
 8004d9a:	d105      	bne.n	8004da8 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004da0:	f043 0201 	orr.w	r2, r3, #1
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004da8:	6878      	ldr	r0, [r7, #4]
 8004daa:	f7fc ffa5 	bl	8001cf8 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	681b      	ldr	r3, [r3, #0]
 8004db2:	f06f 0212 	mvn.w	r2, #18
 8004db6:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	f003 0304 	and.w	r3, r3, #4
 8004dbe:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 8004dc0:	68bb      	ldr	r3, [r7, #8]
 8004dc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004dc6:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 8004dc8:	697b      	ldr	r3, [r7, #20]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d057      	beq.n	8004e7e <HAL_ADC_IRQHandler+0x190>
 8004dce:	693b      	ldr	r3, [r7, #16]
 8004dd0:	2b00      	cmp	r3, #0
 8004dd2:	d054      	beq.n	8004e7e <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dd8:	f003 0310 	and.w	r3, r3, #16
 8004ddc:	2b00      	cmp	r3, #0
 8004dde:	d105      	bne.n	8004dec <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004de4:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	681b      	ldr	r3, [r3, #0]
 8004df0:	689b      	ldr	r3, [r3, #8]
 8004df2:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	d139      	bne.n	8004e6e <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	681b      	ldr	r3, [r3, #0]
 8004dfe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e00:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d006      	beq.n	8004e16 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8004e08:	687b      	ldr	r3, [r7, #4]
 8004e0a:	681b      	ldr	r3, [r3, #0]
 8004e0c:	689b      	ldr	r3, [r3, #8]
 8004e0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d12b      	bne.n	8004e6e <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	685b      	ldr	r3, [r3, #4]
 8004e1c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 8004e20:	2b00      	cmp	r3, #0
 8004e22:	d124      	bne.n	8004e6e <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	689b      	ldr	r3, [r3, #8]
 8004e2a:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d11d      	bne.n	8004e6e <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d119      	bne.n	8004e6e <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	685a      	ldr	r2, [r3, #4]
 8004e40:	687b      	ldr	r3, [r7, #4]
 8004e42:	681b      	ldr	r3, [r3, #0]
 8004e44:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004e48:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e4e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e5a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d105      	bne.n	8004e6e <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e66:	f043 0201 	orr.w	r2, r3, #1
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004e6e:	6878      	ldr	r0, [r7, #4]
 8004e70:	f000 fc20 	bl	80056b4 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	f06f 020c 	mvn.w	r2, #12
 8004e7c:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8004e7e:	68fb      	ldr	r3, [r7, #12]
 8004e80:	f003 0301 	and.w	r3, r3, #1
 8004e84:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8004e86:	68bb      	ldr	r3, [r7, #8]
 8004e88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e8c:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8004e8e:	697b      	ldr	r3, [r7, #20]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d017      	beq.n	8004ec4 <HAL_ADC_IRQHandler+0x1d6>
 8004e94:	693b      	ldr	r3, [r7, #16]
 8004e96:	2b00      	cmp	r3, #0
 8004e98:	d014      	beq.n	8004ec4 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	f003 0301 	and.w	r3, r3, #1
 8004ea4:	2b01      	cmp	r3, #1
 8004ea6:	d10d      	bne.n	8004ec4 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004eac:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004eb4:	6878      	ldr	r0, [r7, #4]
 8004eb6:	f000 f949 	bl	800514c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	f06f 0201 	mvn.w	r2, #1
 8004ec2:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	f003 0320 	and.w	r3, r3, #32
 8004eca:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004ed2:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8004ed4:	697b      	ldr	r3, [r7, #20]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d015      	beq.n	8004f06 <HAL_ADC_IRQHandler+0x218>
 8004eda:	693b      	ldr	r3, [r7, #16]
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	d012      	beq.n	8004f06 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004ee0:	687b      	ldr	r3, [r7, #4]
 8004ee2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ee4:	f043 0202 	orr.w	r2, r3, #2
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f06f 0220 	mvn.w	r2, #32
 8004ef4:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8004ef6:	6878      	ldr	r0, [r7, #4]
 8004ef8:	f000 f932 	bl	8005160 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	f06f 0220 	mvn.w	r2, #32
 8004f04:	601a      	str	r2, [r3, #0]
  }
}
 8004f06:	bf00      	nop
 8004f08:	3718      	adds	r7, #24
 8004f0a:	46bd      	mov	sp, r7
 8004f0c:	bd80      	pop	{r7, pc}
	...

08004f10 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8004f10:	b580      	push	{r7, lr}
 8004f12:	b088      	sub	sp, #32
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	60f8      	str	r0, [r7, #12]
 8004f18:	60b9      	str	r1, [r7, #8]
 8004f1a:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8004f1c:	2300      	movs	r3, #0
 8004f1e:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8004f20:	2300      	movs	r3, #0
 8004f22:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f2a:	2b01      	cmp	r3, #1
 8004f2c:	d101      	bne.n	8004f32 <HAL_ADC_Start_DMA+0x22>
 8004f2e:	2302      	movs	r3, #2
 8004f30:	e0eb      	b.n	800510a <HAL_ADC_Start_DMA+0x1fa>
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	2201      	movs	r2, #1
 8004f36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	689b      	ldr	r3, [r3, #8]
 8004f40:	f003 0301 	and.w	r3, r3, #1
 8004f44:	2b01      	cmp	r3, #1
 8004f46:	d018      	beq.n	8004f7a <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	689a      	ldr	r2, [r3, #8]
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f042 0201 	orr.w	r2, r2, #1
 8004f56:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8004f58:	4b6e      	ldr	r3, [pc, #440]	@ (8005114 <HAL_ADC_Start_DMA+0x204>)
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4a6e      	ldr	r2, [pc, #440]	@ (8005118 <HAL_ADC_Start_DMA+0x208>)
 8004f5e:	fba2 2303 	umull	r2, r3, r2, r3
 8004f62:	0c9a      	lsrs	r2, r3, #18
 8004f64:	4613      	mov	r3, r2
 8004f66:	005b      	lsls	r3, r3, #1
 8004f68:	4413      	add	r3, r2
 8004f6a:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8004f6c:	e002      	b.n	8004f74 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8004f6e:	697b      	ldr	r3, [r7, #20]
 8004f70:	3b01      	subs	r3, #1
 8004f72:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8004f74:	697b      	ldr	r3, [r7, #20]
 8004f76:	2b00      	cmp	r3, #0
 8004f78:	d1f9      	bne.n	8004f6e <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	689b      	ldr	r3, [r3, #8]
 8004f80:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004f84:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f88:	d107      	bne.n	8004f9a <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	689a      	ldr	r2, [r3, #8]
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8004f98:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	689b      	ldr	r3, [r3, #8]
 8004fa0:	f003 0301 	and.w	r3, r3, #1
 8004fa4:	2b01      	cmp	r3, #1
 8004fa6:	f040 80a3 	bne.w	80050f0 <HAL_ADC_Start_DMA+0x1e0>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fae:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8004fb2:	f023 0301 	bic.w	r3, r3, #1
 8004fb6:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	685b      	ldr	r3, [r3, #4]
 8004fc4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004fc8:	2b00      	cmp	r3, #0
 8004fca:	d007      	beq.n	8004fdc <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fd0:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8004fd4:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fe0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8004fe4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004fe8:	d106      	bne.n	8004ff8 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8004fea:	68fb      	ldr	r3, [r7, #12]
 8004fec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fee:	f023 0206 	bic.w	r2, r3, #6
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	645a      	str	r2, [r3, #68]	@ 0x44
 8004ff6:	e002      	b.n	8004ffe <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	2200      	movs	r2, #0
 8005002:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005006:	4b45      	ldr	r3, [pc, #276]	@ (800511c <HAL_ADC_Start_DMA+0x20c>)
 8005008:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800500e:	4a44      	ldr	r2, [pc, #272]	@ (8005120 <HAL_ADC_Start_DMA+0x210>)
 8005010:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005016:	4a43      	ldr	r2, [pc, #268]	@ (8005124 <HAL_ADC_Start_DMA+0x214>)
 8005018:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800501e:	4a42      	ldr	r2, [pc, #264]	@ (8005128 <HAL_ADC_Start_DMA+0x218>)
 8005020:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	681b      	ldr	r3, [r3, #0]
 8005026:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 800502a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	685a      	ldr	r2, [r3, #4]
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 800503a:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 800503c:	68fb      	ldr	r3, [r7, #12]
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	689a      	ldr	r2, [r3, #8]
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	681b      	ldr	r3, [r3, #0]
 8005046:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800504a:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	334c      	adds	r3, #76	@ 0x4c
 8005056:	4619      	mov	r1, r3
 8005058:	68ba      	ldr	r2, [r7, #8]
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	f000 fcf4 	bl	8005a48 <HAL_DMA_Start_IT>
 8005060:	4603      	mov	r3, r0
 8005062:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8005064:	69bb      	ldr	r3, [r7, #24]
 8005066:	685b      	ldr	r3, [r3, #4]
 8005068:	f003 031f 	and.w	r3, r3, #31
 800506c:	2b00      	cmp	r3, #0
 800506e:	d12a      	bne.n	80050c6 <HAL_ADC_Start_DMA+0x1b6>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8005070:	68fb      	ldr	r3, [r7, #12]
 8005072:	681b      	ldr	r3, [r3, #0]
 8005074:	4a2d      	ldr	r2, [pc, #180]	@ (800512c <HAL_ADC_Start_DMA+0x21c>)
 8005076:	4293      	cmp	r3, r2
 8005078:	d015      	beq.n	80050a6 <HAL_ADC_Start_DMA+0x196>
 800507a:	68fb      	ldr	r3, [r7, #12]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	4a2c      	ldr	r2, [pc, #176]	@ (8005130 <HAL_ADC_Start_DMA+0x220>)
 8005080:	4293      	cmp	r3, r2
 8005082:	d105      	bne.n	8005090 <HAL_ADC_Start_DMA+0x180>
 8005084:	4b25      	ldr	r3, [pc, #148]	@ (800511c <HAL_ADC_Start_DMA+0x20c>)
 8005086:	685b      	ldr	r3, [r3, #4]
 8005088:	f003 031f 	and.w	r3, r3, #31
 800508c:	2b00      	cmp	r3, #0
 800508e:	d00a      	beq.n	80050a6 <HAL_ADC_Start_DMA+0x196>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	4a27      	ldr	r2, [pc, #156]	@ (8005134 <HAL_ADC_Start_DMA+0x224>)
 8005096:	4293      	cmp	r3, r2
 8005098:	d136      	bne.n	8005108 <HAL_ADC_Start_DMA+0x1f8>
 800509a:	4b20      	ldr	r3, [pc, #128]	@ (800511c <HAL_ADC_Start_DMA+0x20c>)
 800509c:	685b      	ldr	r3, [r3, #4]
 800509e:	f003 0310 	and.w	r3, r3, #16
 80050a2:	2b00      	cmp	r3, #0
 80050a4:	d130      	bne.n	8005108 <HAL_ADC_Start_DMA+0x1f8>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	681b      	ldr	r3, [r3, #0]
 80050aa:	689b      	ldr	r3, [r3, #8]
 80050ac:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80050b0:	2b00      	cmp	r3, #0
 80050b2:	d129      	bne.n	8005108 <HAL_ADC_Start_DMA+0x1f8>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80050b4:	68fb      	ldr	r3, [r7, #12]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	689a      	ldr	r2, [r3, #8]
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80050c2:	609a      	str	r2, [r3, #8]
 80050c4:	e020      	b.n	8005108 <HAL_ADC_Start_DMA+0x1f8>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80050c6:	68fb      	ldr	r3, [r7, #12]
 80050c8:	681b      	ldr	r3, [r3, #0]
 80050ca:	4a18      	ldr	r2, [pc, #96]	@ (800512c <HAL_ADC_Start_DMA+0x21c>)
 80050cc:	4293      	cmp	r3, r2
 80050ce:	d11b      	bne.n	8005108 <HAL_ADC_Start_DMA+0x1f8>
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	689b      	ldr	r3, [r3, #8]
 80050d6:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d114      	bne.n	8005108 <HAL_ADC_Start_DMA+0x1f8>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	689a      	ldr	r2, [r3, #8]
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 80050ec:	609a      	str	r2, [r3, #8]
 80050ee:	e00b      	b.n	8005108 <HAL_ADC_Start_DMA+0x1f8>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80050f4:	f043 0210 	orr.w	r2, r3, #16
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005100:	f043 0201 	orr.w	r2, r3, #1
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8005108:	7ffb      	ldrb	r3, [r7, #31]
}
 800510a:	4618      	mov	r0, r3
 800510c:	3720      	adds	r7, #32
 800510e:	46bd      	mov	sp, r7
 8005110:	bd80      	pop	{r7, pc}
 8005112:	bf00      	nop
 8005114:	20000008 	.word	0x20000008
 8005118:	431bde83 	.word	0x431bde83
 800511c:	40012300 	.word	0x40012300
 8005120:	080055b1 	.word	0x080055b1
 8005124:	0800566b 	.word	0x0800566b
 8005128:	08005687 	.word	0x08005687
 800512c:	40012000 	.word	0x40012000
 8005130:	40012100 	.word	0x40012100
 8005134:	40012200 	.word	0x40012200

08005138 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005138:	b480      	push	{r7}
 800513a:	b083      	sub	sp, #12
 800513c:	af00      	add	r7, sp, #0
 800513e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8005140:	bf00      	nop
 8005142:	370c      	adds	r7, #12
 8005144:	46bd      	mov	sp, r7
 8005146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514a:	4770      	bx	lr

0800514c <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800514c:	b480      	push	{r7}
 800514e:	b083      	sub	sp, #12
 8005150:	af00      	add	r7, sp, #0
 8005152:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8005154:	bf00      	nop
 8005156:	370c      	adds	r7, #12
 8005158:	46bd      	mov	sp, r7
 800515a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515e:	4770      	bx	lr

08005160 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005160:	b480      	push	{r7}
 8005162:	b083      	sub	sp, #12
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8005168:	bf00      	nop
 800516a:	370c      	adds	r7, #12
 800516c:	46bd      	mov	sp, r7
 800516e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005172:	4770      	bx	lr

08005174 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005174:	b480      	push	{r7}
 8005176:	b085      	sub	sp, #20
 8005178:	af00      	add	r7, sp, #0
 800517a:	6078      	str	r0, [r7, #4]
 800517c:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 800517e:	2300      	movs	r3, #0
 8005180:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005188:	2b01      	cmp	r3, #1
 800518a:	d101      	bne.n	8005190 <HAL_ADC_ConfigChannel+0x1c>
 800518c:	2302      	movs	r3, #2
 800518e:	e105      	b.n	800539c <HAL_ADC_ConfigChannel+0x228>
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2201      	movs	r2, #1
 8005194:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	2b09      	cmp	r3, #9
 800519e:	d925      	bls.n	80051ec <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	68d9      	ldr	r1, [r3, #12]
 80051a6:	683b      	ldr	r3, [r7, #0]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	b29b      	uxth	r3, r3
 80051ac:	461a      	mov	r2, r3
 80051ae:	4613      	mov	r3, r2
 80051b0:	005b      	lsls	r3, r3, #1
 80051b2:	4413      	add	r3, r2
 80051b4:	3b1e      	subs	r3, #30
 80051b6:	2207      	movs	r2, #7
 80051b8:	fa02 f303 	lsl.w	r3, r2, r3
 80051bc:	43da      	mvns	r2, r3
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	400a      	ands	r2, r1
 80051c4:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	68d9      	ldr	r1, [r3, #12]
 80051cc:	683b      	ldr	r3, [r7, #0]
 80051ce:	689a      	ldr	r2, [r3, #8]
 80051d0:	683b      	ldr	r3, [r7, #0]
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	b29b      	uxth	r3, r3
 80051d6:	4618      	mov	r0, r3
 80051d8:	4603      	mov	r3, r0
 80051da:	005b      	lsls	r3, r3, #1
 80051dc:	4403      	add	r3, r0
 80051de:	3b1e      	subs	r3, #30
 80051e0:	409a      	lsls	r2, r3
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	430a      	orrs	r2, r1
 80051e8:	60da      	str	r2, [r3, #12]
 80051ea:	e022      	b.n	8005232 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	6919      	ldr	r1, [r3, #16]
 80051f2:	683b      	ldr	r3, [r7, #0]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	b29b      	uxth	r3, r3
 80051f8:	461a      	mov	r2, r3
 80051fa:	4613      	mov	r3, r2
 80051fc:	005b      	lsls	r3, r3, #1
 80051fe:	4413      	add	r3, r2
 8005200:	2207      	movs	r2, #7
 8005202:	fa02 f303 	lsl.w	r3, r2, r3
 8005206:	43da      	mvns	r2, r3
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	400a      	ands	r2, r1
 800520e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	6919      	ldr	r1, [r3, #16]
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	689a      	ldr	r2, [r3, #8]
 800521a:	683b      	ldr	r3, [r7, #0]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	b29b      	uxth	r3, r3
 8005220:	4618      	mov	r0, r3
 8005222:	4603      	mov	r3, r0
 8005224:	005b      	lsls	r3, r3, #1
 8005226:	4403      	add	r3, r0
 8005228:	409a      	lsls	r2, r3
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	430a      	orrs	r2, r1
 8005230:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005232:	683b      	ldr	r3, [r7, #0]
 8005234:	685b      	ldr	r3, [r3, #4]
 8005236:	2b06      	cmp	r3, #6
 8005238:	d824      	bhi.n	8005284 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	681b      	ldr	r3, [r3, #0]
 800523e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005240:	683b      	ldr	r3, [r7, #0]
 8005242:	685a      	ldr	r2, [r3, #4]
 8005244:	4613      	mov	r3, r2
 8005246:	009b      	lsls	r3, r3, #2
 8005248:	4413      	add	r3, r2
 800524a:	3b05      	subs	r3, #5
 800524c:	221f      	movs	r2, #31
 800524e:	fa02 f303 	lsl.w	r3, r2, r3
 8005252:	43da      	mvns	r2, r3
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	400a      	ands	r2, r1
 800525a:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	b29b      	uxth	r3, r3
 8005268:	4618      	mov	r0, r3
 800526a:	683b      	ldr	r3, [r7, #0]
 800526c:	685a      	ldr	r2, [r3, #4]
 800526e:	4613      	mov	r3, r2
 8005270:	009b      	lsls	r3, r3, #2
 8005272:	4413      	add	r3, r2
 8005274:	3b05      	subs	r3, #5
 8005276:	fa00 f203 	lsl.w	r2, r0, r3
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	430a      	orrs	r2, r1
 8005280:	635a      	str	r2, [r3, #52]	@ 0x34
 8005282:	e04c      	b.n	800531e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	685b      	ldr	r3, [r3, #4]
 8005288:	2b0c      	cmp	r3, #12
 800528a:	d824      	bhi.n	80052d6 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005292:	683b      	ldr	r3, [r7, #0]
 8005294:	685a      	ldr	r2, [r3, #4]
 8005296:	4613      	mov	r3, r2
 8005298:	009b      	lsls	r3, r3, #2
 800529a:	4413      	add	r3, r2
 800529c:	3b23      	subs	r3, #35	@ 0x23
 800529e:	221f      	movs	r2, #31
 80052a0:	fa02 f303 	lsl.w	r3, r2, r3
 80052a4:	43da      	mvns	r2, r3
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	400a      	ands	r2, r1
 80052ac:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	681b      	ldr	r3, [r3, #0]
 80052b2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	b29b      	uxth	r3, r3
 80052ba:	4618      	mov	r0, r3
 80052bc:	683b      	ldr	r3, [r7, #0]
 80052be:	685a      	ldr	r2, [r3, #4]
 80052c0:	4613      	mov	r3, r2
 80052c2:	009b      	lsls	r3, r3, #2
 80052c4:	4413      	add	r3, r2
 80052c6:	3b23      	subs	r3, #35	@ 0x23
 80052c8:	fa00 f203 	lsl.w	r2, r0, r3
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	430a      	orrs	r2, r1
 80052d2:	631a      	str	r2, [r3, #48]	@ 0x30
 80052d4:	e023      	b.n	800531e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80052dc:	683b      	ldr	r3, [r7, #0]
 80052de:	685a      	ldr	r2, [r3, #4]
 80052e0:	4613      	mov	r3, r2
 80052e2:	009b      	lsls	r3, r3, #2
 80052e4:	4413      	add	r3, r2
 80052e6:	3b41      	subs	r3, #65	@ 0x41
 80052e8:	221f      	movs	r2, #31
 80052ea:	fa02 f303 	lsl.w	r3, r2, r3
 80052ee:	43da      	mvns	r2, r3
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	400a      	ands	r2, r1
 80052f6:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	681b      	ldr	r3, [r3, #0]
 80052fc:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80052fe:	683b      	ldr	r3, [r7, #0]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	b29b      	uxth	r3, r3
 8005304:	4618      	mov	r0, r3
 8005306:	683b      	ldr	r3, [r7, #0]
 8005308:	685a      	ldr	r2, [r3, #4]
 800530a:	4613      	mov	r3, r2
 800530c:	009b      	lsls	r3, r3, #2
 800530e:	4413      	add	r3, r2
 8005310:	3b41      	subs	r3, #65	@ 0x41
 8005312:	fa00 f203 	lsl.w	r2, r0, r3
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	430a      	orrs	r2, r1
 800531c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800531e:	4b22      	ldr	r3, [pc, #136]	@ (80053a8 <HAL_ADC_ConfigChannel+0x234>)
 8005320:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005322:	687b      	ldr	r3, [r7, #4]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	4a21      	ldr	r2, [pc, #132]	@ (80053ac <HAL_ADC_ConfigChannel+0x238>)
 8005328:	4293      	cmp	r3, r2
 800532a:	d109      	bne.n	8005340 <HAL_ADC_ConfigChannel+0x1cc>
 800532c:	683b      	ldr	r3, [r7, #0]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	2b12      	cmp	r3, #18
 8005332:	d105      	bne.n	8005340 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	685b      	ldr	r3, [r3, #4]
 8005338:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	4a19      	ldr	r2, [pc, #100]	@ (80053ac <HAL_ADC_ConfigChannel+0x238>)
 8005346:	4293      	cmp	r3, r2
 8005348:	d123      	bne.n	8005392 <HAL_ADC_ConfigChannel+0x21e>
 800534a:	683b      	ldr	r3, [r7, #0]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	2b10      	cmp	r3, #16
 8005350:	d003      	beq.n	800535a <HAL_ADC_ConfigChannel+0x1e6>
 8005352:	683b      	ldr	r3, [r7, #0]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	2b11      	cmp	r3, #17
 8005358:	d11b      	bne.n	8005392 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	685b      	ldr	r3, [r3, #4]
 800535e:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8005362:	68fb      	ldr	r3, [r7, #12]
 8005364:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8005366:	683b      	ldr	r3, [r7, #0]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	2b10      	cmp	r3, #16
 800536c:	d111      	bne.n	8005392 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800536e:	4b10      	ldr	r3, [pc, #64]	@ (80053b0 <HAL_ADC_ConfigChannel+0x23c>)
 8005370:	681b      	ldr	r3, [r3, #0]
 8005372:	4a10      	ldr	r2, [pc, #64]	@ (80053b4 <HAL_ADC_ConfigChannel+0x240>)
 8005374:	fba2 2303 	umull	r2, r3, r2, r3
 8005378:	0c9a      	lsrs	r2, r3, #18
 800537a:	4613      	mov	r3, r2
 800537c:	009b      	lsls	r3, r3, #2
 800537e:	4413      	add	r3, r2
 8005380:	005b      	lsls	r3, r3, #1
 8005382:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8005384:	e002      	b.n	800538c <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8005386:	68bb      	ldr	r3, [r7, #8]
 8005388:	3b01      	subs	r3, #1
 800538a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 800538c:	68bb      	ldr	r3, [r7, #8]
 800538e:	2b00      	cmp	r3, #0
 8005390:	d1f9      	bne.n	8005386 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	2200      	movs	r2, #0
 8005396:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800539a:	2300      	movs	r3, #0
}
 800539c:	4618      	mov	r0, r3
 800539e:	3714      	adds	r7, #20
 80053a0:	46bd      	mov	sp, r7
 80053a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a6:	4770      	bx	lr
 80053a8:	40012300 	.word	0x40012300
 80053ac:	40012000 	.word	0x40012000
 80053b0:	20000008 	.word	0x20000008
 80053b4:	431bde83 	.word	0x431bde83

080053b8 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 80053b8:	b480      	push	{r7}
 80053ba:	b085      	sub	sp, #20
 80053bc:	af00      	add	r7, sp, #0
 80053be:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80053c0:	4b79      	ldr	r3, [pc, #484]	@ (80055a8 <ADC_Init+0x1f0>)
 80053c2:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 80053c4:	68fb      	ldr	r3, [r7, #12]
 80053c6:	685b      	ldr	r3, [r3, #4]
 80053c8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 80053d0:	68fb      	ldr	r3, [r7, #12]
 80053d2:	685a      	ldr	r2, [r3, #4]
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	685b      	ldr	r3, [r3, #4]
 80053d8:	431a      	orrs	r2, r3
 80053da:	68fb      	ldr	r3, [r7, #12]
 80053dc:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	681b      	ldr	r3, [r3, #0]
 80053e2:	685a      	ldr	r2, [r3, #4]
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80053ec:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	6859      	ldr	r1, [r3, #4]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	691b      	ldr	r3, [r3, #16]
 80053f8:	021a      	lsls	r2, r3, #8
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	430a      	orrs	r2, r1
 8005400:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	685a      	ldr	r2, [r3, #4]
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8005410:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	681b      	ldr	r3, [r3, #0]
 8005416:	6859      	ldr	r1, [r3, #4]
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	689a      	ldr	r2, [r3, #8]
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	430a      	orrs	r2, r1
 8005422:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	689a      	ldr	r2, [r3, #8]
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005432:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	6899      	ldr	r1, [r3, #8]
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	68da      	ldr	r2, [r3, #12]
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	430a      	orrs	r2, r1
 8005444:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800544a:	4a58      	ldr	r2, [pc, #352]	@ (80055ac <ADC_Init+0x1f4>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d022      	beq.n	8005496 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	689a      	ldr	r2, [r3, #8]
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800545e:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	6899      	ldr	r1, [r3, #8]
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	430a      	orrs	r2, r1
 8005470:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	689a      	ldr	r2, [r3, #8]
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	681b      	ldr	r3, [r3, #0]
 800547c:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8005480:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	6899      	ldr	r1, [r3, #8]
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	681b      	ldr	r3, [r3, #0]
 8005490:	430a      	orrs	r2, r1
 8005492:	609a      	str	r2, [r3, #8]
 8005494:	e00f      	b.n	80054b6 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	689a      	ldr	r2, [r3, #8]
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80054a4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	689a      	ldr	r2, [r3, #8]
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80054b4:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	689a      	ldr	r2, [r3, #8]
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f022 0202 	bic.w	r2, r2, #2
 80054c4:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	6899      	ldr	r1, [r3, #8]
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	7e1b      	ldrb	r3, [r3, #24]
 80054d0:	005a      	lsls	r2, r3, #1
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	430a      	orrs	r2, r1
 80054d8:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	f893 3020 	ldrb.w	r3, [r3, #32]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d01b      	beq.n	800551c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	685a      	ldr	r2, [r3, #4]
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80054f2:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	685a      	ldr	r2, [r3, #4]
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8005502:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	6859      	ldr	r1, [r3, #4]
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800550e:	3b01      	subs	r3, #1
 8005510:	035a      	lsls	r2, r3, #13
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	430a      	orrs	r2, r1
 8005518:	605a      	str	r2, [r3, #4]
 800551a:	e007      	b.n	800552c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	685a      	ldr	r2, [r3, #4]
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800552a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	681b      	ldr	r3, [r3, #0]
 8005530:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800553a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	69db      	ldr	r3, [r3, #28]
 8005546:	3b01      	subs	r3, #1
 8005548:	051a      	lsls	r2, r3, #20
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	430a      	orrs	r2, r1
 8005550:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8005552:	687b      	ldr	r3, [r7, #4]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	689a      	ldr	r2, [r3, #8]
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8005560:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	6899      	ldr	r1, [r3, #8]
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800556e:	025a      	lsls	r2, r3, #9
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	430a      	orrs	r2, r1
 8005576:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	689a      	ldr	r2, [r3, #8]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005586:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	6899      	ldr	r1, [r3, #8]
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	695b      	ldr	r3, [r3, #20]
 8005592:	029a      	lsls	r2, r3, #10
 8005594:	687b      	ldr	r3, [r7, #4]
 8005596:	681b      	ldr	r3, [r3, #0]
 8005598:	430a      	orrs	r2, r1
 800559a:	609a      	str	r2, [r3, #8]
}
 800559c:	bf00      	nop
 800559e:	3714      	adds	r7, #20
 80055a0:	46bd      	mov	sp, r7
 80055a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a6:	4770      	bx	lr
 80055a8:	40012300 	.word	0x40012300
 80055ac:	0f000001 	.word	0x0f000001

080055b0 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80055b0:	b580      	push	{r7, lr}
 80055b2:	b084      	sub	sp, #16
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80055bc:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055c2:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80055c6:	2b00      	cmp	r3, #0
 80055c8:	d13c      	bne.n	8005644 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80055ce:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80055d6:	68fb      	ldr	r3, [r7, #12]
 80055d8:	681b      	ldr	r3, [r3, #0]
 80055da:	689b      	ldr	r3, [r3, #8]
 80055dc:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d12b      	bne.n	800563c <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d127      	bne.n	800563c <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055f2:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d006      	beq.n	8005608 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	681b      	ldr	r3, [r3, #0]
 80055fe:	689b      	ldr	r3, [r3, #8]
 8005600:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005604:	2b00      	cmp	r3, #0
 8005606:	d119      	bne.n	800563c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8005608:	68fb      	ldr	r3, [r7, #12]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	685a      	ldr	r2, [r3, #4]
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	f022 0220 	bic.w	r2, r2, #32
 8005616:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800561c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005628:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800562c:	2b00      	cmp	r3, #0
 800562e:	d105      	bne.n	800563c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005634:	f043 0201 	orr.w	r2, r3, #1
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800563c:	68f8      	ldr	r0, [r7, #12]
 800563e:	f7fc fb5b 	bl	8001cf8 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8005642:	e00e      	b.n	8005662 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8005644:	68fb      	ldr	r3, [r7, #12]
 8005646:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005648:	f003 0310 	and.w	r3, r3, #16
 800564c:	2b00      	cmp	r3, #0
 800564e:	d003      	beq.n	8005658 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8005650:	68f8      	ldr	r0, [r7, #12]
 8005652:	f7ff fd85 	bl	8005160 <HAL_ADC_ErrorCallback>
}
 8005656:	e004      	b.n	8005662 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800565c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800565e:	6878      	ldr	r0, [r7, #4]
 8005660:	4798      	blx	r3
}
 8005662:	bf00      	nop
 8005664:	3710      	adds	r7, #16
 8005666:	46bd      	mov	sp, r7
 8005668:	bd80      	pop	{r7, pc}

0800566a <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 800566a:	b580      	push	{r7, lr}
 800566c:	b084      	sub	sp, #16
 800566e:	af00      	add	r7, sp, #0
 8005670:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005676:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8005678:	68f8      	ldr	r0, [r7, #12]
 800567a:	f7ff fd5d 	bl	8005138 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800567e:	bf00      	nop
 8005680:	3710      	adds	r7, #16
 8005682:	46bd      	mov	sp, r7
 8005684:	bd80      	pop	{r7, pc}

08005686 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8005686:	b580      	push	{r7, lr}
 8005688:	b084      	sub	sp, #16
 800568a:	af00      	add	r7, sp, #0
 800568c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005692:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8005694:	68fb      	ldr	r3, [r7, #12]
 8005696:	2240      	movs	r2, #64	@ 0x40
 8005698:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800569e:	f043 0204 	orr.w	r2, r3, #4
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80056a6:	68f8      	ldr	r0, [r7, #12]
 80056a8:	f7ff fd5a 	bl	8005160 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80056ac:	bf00      	nop
 80056ae:	3710      	adds	r7, #16
 80056b0:	46bd      	mov	sp, r7
 80056b2:	bd80      	pop	{r7, pc}

080056b4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80056b4:	b480      	push	{r7}
 80056b6:	b083      	sub	sp, #12
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 80056bc:	bf00      	nop
 80056be:	370c      	adds	r7, #12
 80056c0:	46bd      	mov	sp, r7
 80056c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c6:	4770      	bx	lr

080056c8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80056c8:	b480      	push	{r7}
 80056ca:	b085      	sub	sp, #20
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	f003 0307 	and.w	r3, r3, #7
 80056d6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80056d8:	4b0c      	ldr	r3, [pc, #48]	@ (800570c <__NVIC_SetPriorityGrouping+0x44>)
 80056da:	68db      	ldr	r3, [r3, #12]
 80056dc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80056de:	68ba      	ldr	r2, [r7, #8]
 80056e0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80056e4:	4013      	ands	r3, r2
 80056e6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80056f0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80056f4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80056f8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80056fa:	4a04      	ldr	r2, [pc, #16]	@ (800570c <__NVIC_SetPriorityGrouping+0x44>)
 80056fc:	68bb      	ldr	r3, [r7, #8]
 80056fe:	60d3      	str	r3, [r2, #12]
}
 8005700:	bf00      	nop
 8005702:	3714      	adds	r7, #20
 8005704:	46bd      	mov	sp, r7
 8005706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800570a:	4770      	bx	lr
 800570c:	e000ed00 	.word	0xe000ed00

08005710 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8005710:	b480      	push	{r7}
 8005712:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005714:	4b04      	ldr	r3, [pc, #16]	@ (8005728 <__NVIC_GetPriorityGrouping+0x18>)
 8005716:	68db      	ldr	r3, [r3, #12]
 8005718:	0a1b      	lsrs	r3, r3, #8
 800571a:	f003 0307 	and.w	r3, r3, #7
}
 800571e:	4618      	mov	r0, r3
 8005720:	46bd      	mov	sp, r7
 8005722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005726:	4770      	bx	lr
 8005728:	e000ed00 	.word	0xe000ed00

0800572c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800572c:	b480      	push	{r7}
 800572e:	b083      	sub	sp, #12
 8005730:	af00      	add	r7, sp, #0
 8005732:	4603      	mov	r3, r0
 8005734:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800573a:	2b00      	cmp	r3, #0
 800573c:	db0b      	blt.n	8005756 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800573e:	79fb      	ldrb	r3, [r7, #7]
 8005740:	f003 021f 	and.w	r2, r3, #31
 8005744:	4907      	ldr	r1, [pc, #28]	@ (8005764 <__NVIC_EnableIRQ+0x38>)
 8005746:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800574a:	095b      	lsrs	r3, r3, #5
 800574c:	2001      	movs	r0, #1
 800574e:	fa00 f202 	lsl.w	r2, r0, r2
 8005752:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8005756:	bf00      	nop
 8005758:	370c      	adds	r7, #12
 800575a:	46bd      	mov	sp, r7
 800575c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005760:	4770      	bx	lr
 8005762:	bf00      	nop
 8005764:	e000e100 	.word	0xe000e100

08005768 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8005768:	b480      	push	{r7}
 800576a:	b083      	sub	sp, #12
 800576c:	af00      	add	r7, sp, #0
 800576e:	4603      	mov	r3, r0
 8005770:	6039      	str	r1, [r7, #0]
 8005772:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005774:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005778:	2b00      	cmp	r3, #0
 800577a:	db0a      	blt.n	8005792 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800577c:	683b      	ldr	r3, [r7, #0]
 800577e:	b2da      	uxtb	r2, r3
 8005780:	490c      	ldr	r1, [pc, #48]	@ (80057b4 <__NVIC_SetPriority+0x4c>)
 8005782:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005786:	0112      	lsls	r2, r2, #4
 8005788:	b2d2      	uxtb	r2, r2
 800578a:	440b      	add	r3, r1
 800578c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8005790:	e00a      	b.n	80057a8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005792:	683b      	ldr	r3, [r7, #0]
 8005794:	b2da      	uxtb	r2, r3
 8005796:	4908      	ldr	r1, [pc, #32]	@ (80057b8 <__NVIC_SetPriority+0x50>)
 8005798:	79fb      	ldrb	r3, [r7, #7]
 800579a:	f003 030f 	and.w	r3, r3, #15
 800579e:	3b04      	subs	r3, #4
 80057a0:	0112      	lsls	r2, r2, #4
 80057a2:	b2d2      	uxtb	r2, r2
 80057a4:	440b      	add	r3, r1
 80057a6:	761a      	strb	r2, [r3, #24]
}
 80057a8:	bf00      	nop
 80057aa:	370c      	adds	r7, #12
 80057ac:	46bd      	mov	sp, r7
 80057ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b2:	4770      	bx	lr
 80057b4:	e000e100 	.word	0xe000e100
 80057b8:	e000ed00 	.word	0xe000ed00

080057bc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80057bc:	b480      	push	{r7}
 80057be:	b089      	sub	sp, #36	@ 0x24
 80057c0:	af00      	add	r7, sp, #0
 80057c2:	60f8      	str	r0, [r7, #12]
 80057c4:	60b9      	str	r1, [r7, #8]
 80057c6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	f003 0307 	and.w	r3, r3, #7
 80057ce:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80057d0:	69fb      	ldr	r3, [r7, #28]
 80057d2:	f1c3 0307 	rsb	r3, r3, #7
 80057d6:	2b04      	cmp	r3, #4
 80057d8:	bf28      	it	cs
 80057da:	2304      	movcs	r3, #4
 80057dc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80057de:	69fb      	ldr	r3, [r7, #28]
 80057e0:	3304      	adds	r3, #4
 80057e2:	2b06      	cmp	r3, #6
 80057e4:	d902      	bls.n	80057ec <NVIC_EncodePriority+0x30>
 80057e6:	69fb      	ldr	r3, [r7, #28]
 80057e8:	3b03      	subs	r3, #3
 80057ea:	e000      	b.n	80057ee <NVIC_EncodePriority+0x32>
 80057ec:	2300      	movs	r3, #0
 80057ee:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80057f0:	f04f 32ff 	mov.w	r2, #4294967295
 80057f4:	69bb      	ldr	r3, [r7, #24]
 80057f6:	fa02 f303 	lsl.w	r3, r2, r3
 80057fa:	43da      	mvns	r2, r3
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	401a      	ands	r2, r3
 8005800:	697b      	ldr	r3, [r7, #20]
 8005802:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005804:	f04f 31ff 	mov.w	r1, #4294967295
 8005808:	697b      	ldr	r3, [r7, #20]
 800580a:	fa01 f303 	lsl.w	r3, r1, r3
 800580e:	43d9      	mvns	r1, r3
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005814:	4313      	orrs	r3, r2
         );
}
 8005816:	4618      	mov	r0, r3
 8005818:	3724      	adds	r7, #36	@ 0x24
 800581a:	46bd      	mov	sp, r7
 800581c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005820:	4770      	bx	lr
	...

08005824 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8005824:	b580      	push	{r7, lr}
 8005826:	b082      	sub	sp, #8
 8005828:	af00      	add	r7, sp, #0
 800582a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	3b01      	subs	r3, #1
 8005830:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005834:	d301      	bcc.n	800583a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8005836:	2301      	movs	r3, #1
 8005838:	e00f      	b.n	800585a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800583a:	4a0a      	ldr	r2, [pc, #40]	@ (8005864 <SysTick_Config+0x40>)
 800583c:	687b      	ldr	r3, [r7, #4]
 800583e:	3b01      	subs	r3, #1
 8005840:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8005842:	210f      	movs	r1, #15
 8005844:	f04f 30ff 	mov.w	r0, #4294967295
 8005848:	f7ff ff8e 	bl	8005768 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800584c:	4b05      	ldr	r3, [pc, #20]	@ (8005864 <SysTick_Config+0x40>)
 800584e:	2200      	movs	r2, #0
 8005850:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005852:	4b04      	ldr	r3, [pc, #16]	@ (8005864 <SysTick_Config+0x40>)
 8005854:	2207      	movs	r2, #7
 8005856:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005858:	2300      	movs	r3, #0
}
 800585a:	4618      	mov	r0, r3
 800585c:	3708      	adds	r7, #8
 800585e:	46bd      	mov	sp, r7
 8005860:	bd80      	pop	{r7, pc}
 8005862:	bf00      	nop
 8005864:	e000e010 	.word	0xe000e010

08005868 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8005868:	b580      	push	{r7, lr}
 800586a:	b082      	sub	sp, #8
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005870:	6878      	ldr	r0, [r7, #4]
 8005872:	f7ff ff29 	bl	80056c8 <__NVIC_SetPriorityGrouping>
}
 8005876:	bf00      	nop
 8005878:	3708      	adds	r7, #8
 800587a:	46bd      	mov	sp, r7
 800587c:	bd80      	pop	{r7, pc}

0800587e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800587e:	b580      	push	{r7, lr}
 8005880:	b086      	sub	sp, #24
 8005882:	af00      	add	r7, sp, #0
 8005884:	4603      	mov	r3, r0
 8005886:	60b9      	str	r1, [r7, #8]
 8005888:	607a      	str	r2, [r7, #4]
 800588a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800588c:	2300      	movs	r3, #0
 800588e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8005890:	f7ff ff3e 	bl	8005710 <__NVIC_GetPriorityGrouping>
 8005894:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8005896:	687a      	ldr	r2, [r7, #4]
 8005898:	68b9      	ldr	r1, [r7, #8]
 800589a:	6978      	ldr	r0, [r7, #20]
 800589c:	f7ff ff8e 	bl	80057bc <NVIC_EncodePriority>
 80058a0:	4602      	mov	r2, r0
 80058a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80058a6:	4611      	mov	r1, r2
 80058a8:	4618      	mov	r0, r3
 80058aa:	f7ff ff5d 	bl	8005768 <__NVIC_SetPriority>
}
 80058ae:	bf00      	nop
 80058b0:	3718      	adds	r7, #24
 80058b2:	46bd      	mov	sp, r7
 80058b4:	bd80      	pop	{r7, pc}

080058b6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80058b6:	b580      	push	{r7, lr}
 80058b8:	b082      	sub	sp, #8
 80058ba:	af00      	add	r7, sp, #0
 80058bc:	4603      	mov	r3, r0
 80058be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80058c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80058c4:	4618      	mov	r0, r3
 80058c6:	f7ff ff31 	bl	800572c <__NVIC_EnableIRQ>
}
 80058ca:	bf00      	nop
 80058cc:	3708      	adds	r7, #8
 80058ce:	46bd      	mov	sp, r7
 80058d0:	bd80      	pop	{r7, pc}

080058d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80058d2:	b580      	push	{r7, lr}
 80058d4:	b082      	sub	sp, #8
 80058d6:	af00      	add	r7, sp, #0
 80058d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80058da:	6878      	ldr	r0, [r7, #4]
 80058dc:	f7ff ffa2 	bl	8005824 <SysTick_Config>
 80058e0:	4603      	mov	r3, r0
}
 80058e2:	4618      	mov	r0, r3
 80058e4:	3708      	adds	r7, #8
 80058e6:	46bd      	mov	sp, r7
 80058e8:	bd80      	pop	{r7, pc}
	...

080058ec <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80058ec:	b580      	push	{r7, lr}
 80058ee:	b086      	sub	sp, #24
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 80058f4:	2300      	movs	r3, #0
 80058f6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 80058f8:	f7ff f986 	bl	8004c08 <HAL_GetTick>
 80058fc:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d101      	bne.n	8005908 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8005904:	2301      	movs	r3, #1
 8005906:	e099      	b.n	8005a3c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	2202      	movs	r2, #2
 800590c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	2200      	movs	r2, #0
 8005914:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	681a      	ldr	r2, [r3, #0]
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f022 0201 	bic.w	r2, r2, #1
 8005926:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005928:	e00f      	b.n	800594a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800592a:	f7ff f96d 	bl	8004c08 <HAL_GetTick>
 800592e:	4602      	mov	r2, r0
 8005930:	693b      	ldr	r3, [r7, #16]
 8005932:	1ad3      	subs	r3, r2, r3
 8005934:	2b05      	cmp	r3, #5
 8005936:	d908      	bls.n	800594a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	2220      	movs	r2, #32
 800593c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	2203      	movs	r2, #3
 8005942:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8005946:	2303      	movs	r3, #3
 8005948:	e078      	b.n	8005a3c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	f003 0301 	and.w	r3, r3, #1
 8005954:	2b00      	cmp	r3, #0
 8005956:	d1e8      	bne.n	800592a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8005960:	697a      	ldr	r2, [r7, #20]
 8005962:	4b38      	ldr	r3, [pc, #224]	@ (8005a44 <HAL_DMA_Init+0x158>)
 8005964:	4013      	ands	r3, r2
 8005966:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	685a      	ldr	r2, [r3, #4]
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	689b      	ldr	r3, [r3, #8]
 8005970:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005976:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	691b      	ldr	r3, [r3, #16]
 800597c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005982:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	699b      	ldr	r3, [r3, #24]
 8005988:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800598e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	6a1b      	ldr	r3, [r3, #32]
 8005994:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8005996:	697a      	ldr	r2, [r7, #20]
 8005998:	4313      	orrs	r3, r2
 800599a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059a0:	2b04      	cmp	r3, #4
 80059a2:	d107      	bne.n	80059b4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80059a8:	687b      	ldr	r3, [r7, #4]
 80059aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80059ac:	4313      	orrs	r3, r2
 80059ae:	697a      	ldr	r2, [r7, #20]
 80059b0:	4313      	orrs	r3, r2
 80059b2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	697a      	ldr	r2, [r7, #20]
 80059ba:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	695b      	ldr	r3, [r3, #20]
 80059c2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80059c4:	697b      	ldr	r3, [r7, #20]
 80059c6:	f023 0307 	bic.w	r3, r3, #7
 80059ca:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059d0:	697a      	ldr	r2, [r7, #20]
 80059d2:	4313      	orrs	r3, r2
 80059d4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80059da:	2b04      	cmp	r3, #4
 80059dc:	d117      	bne.n	8005a0e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059e2:	697a      	ldr	r2, [r7, #20]
 80059e4:	4313      	orrs	r3, r2
 80059e6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d00e      	beq.n	8005a0e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 80059f0:	6878      	ldr	r0, [r7, #4]
 80059f2:	f000 fb01 	bl	8005ff8 <DMA_CheckFifoParam>
 80059f6:	4603      	mov	r3, r0
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d008      	beq.n	8005a0e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	2240      	movs	r2, #64	@ 0x40
 8005a00:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	2201      	movs	r2, #1
 8005a06:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8005a0a:	2301      	movs	r3, #1
 8005a0c:	e016      	b.n	8005a3c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	697a      	ldr	r2, [r7, #20]
 8005a14:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8005a16:	6878      	ldr	r0, [r7, #4]
 8005a18:	f000 fab8 	bl	8005f8c <DMA_CalcBaseAndBitshift>
 8005a1c:	4603      	mov	r3, r0
 8005a1e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a24:	223f      	movs	r2, #63	@ 0x3f
 8005a26:	409a      	lsls	r2, r3
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2200      	movs	r2, #0
 8005a30:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	2201      	movs	r2, #1
 8005a36:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8005a3a:	2300      	movs	r3, #0
}
 8005a3c:	4618      	mov	r0, r3
 8005a3e:	3718      	adds	r7, #24
 8005a40:	46bd      	mov	sp, r7
 8005a42:	bd80      	pop	{r7, pc}
 8005a44:	f010803f 	.word	0xf010803f

08005a48 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b086      	sub	sp, #24
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	60f8      	str	r0, [r7, #12]
 8005a50:	60b9      	str	r1, [r7, #8]
 8005a52:	607a      	str	r2, [r7, #4]
 8005a54:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a56:	2300      	movs	r3, #0
 8005a58:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a5e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8005a60:	68fb      	ldr	r3, [r7, #12]
 8005a62:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8005a66:	2b01      	cmp	r3, #1
 8005a68:	d101      	bne.n	8005a6e <HAL_DMA_Start_IT+0x26>
 8005a6a:	2302      	movs	r3, #2
 8005a6c:	e040      	b.n	8005af0 <HAL_DMA_Start_IT+0xa8>
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	2201      	movs	r2, #1
 8005a72:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005a7c:	b2db      	uxtb	r3, r3
 8005a7e:	2b01      	cmp	r3, #1
 8005a80:	d12f      	bne.n	8005ae2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	2202      	movs	r2, #2
 8005a86:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005a90:	683b      	ldr	r3, [r7, #0]
 8005a92:	687a      	ldr	r2, [r7, #4]
 8005a94:	68b9      	ldr	r1, [r7, #8]
 8005a96:	68f8      	ldr	r0, [r7, #12]
 8005a98:	f000 fa4a 	bl	8005f30 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005aa0:	223f      	movs	r2, #63	@ 0x3f
 8005aa2:	409a      	lsls	r2, r3
 8005aa4:	693b      	ldr	r3, [r7, #16]
 8005aa6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	681a      	ldr	r2, [r3, #0]
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	f042 0216 	orr.w	r2, r2, #22
 8005ab6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8005ab8:	68fb      	ldr	r3, [r7, #12]
 8005aba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005abc:	2b00      	cmp	r3, #0
 8005abe:	d007      	beq.n	8005ad0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	681a      	ldr	r2, [r3, #0]
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	f042 0208 	orr.w	r2, r2, #8
 8005ace:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005ad0:	68fb      	ldr	r3, [r7, #12]
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	681a      	ldr	r2, [r3, #0]
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	681b      	ldr	r3, [r3, #0]
 8005ada:	f042 0201 	orr.w	r2, r2, #1
 8005ade:	601a      	str	r2, [r3, #0]
 8005ae0:	e005      	b.n	8005aee <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8005aea:	2302      	movs	r3, #2
 8005aec:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8005aee:	7dfb      	ldrb	r3, [r7, #23]
}
 8005af0:	4618      	mov	r0, r3
 8005af2:	3718      	adds	r7, #24
 8005af4:	46bd      	mov	sp, r7
 8005af6:	bd80      	pop	{r7, pc}

08005af8 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8005af8:	b580      	push	{r7, lr}
 8005afa:	b084      	sub	sp, #16
 8005afc:	af00      	add	r7, sp, #0
 8005afe:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b04:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8005b06:	f7ff f87f 	bl	8004c08 <HAL_GetTick>
 8005b0a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005b12:	b2db      	uxtb	r3, r3
 8005b14:	2b02      	cmp	r3, #2
 8005b16:	d008      	beq.n	8005b2a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2280      	movs	r2, #128	@ 0x80
 8005b1c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2200      	movs	r2, #0
 8005b22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8005b26:	2301      	movs	r3, #1
 8005b28:	e052      	b.n	8005bd0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	681a      	ldr	r2, [r3, #0]
 8005b30:	687b      	ldr	r3, [r7, #4]
 8005b32:	681b      	ldr	r3, [r3, #0]
 8005b34:	f022 0216 	bic.w	r2, r2, #22
 8005b38:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	695a      	ldr	r2, [r3, #20]
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005b48:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d103      	bne.n	8005b5a <HAL_DMA_Abort+0x62>
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d007      	beq.n	8005b6a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	681a      	ldr	r2, [r3, #0]
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	681b      	ldr	r3, [r3, #0]
 8005b64:	f022 0208 	bic.w	r2, r2, #8
 8005b68:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	681a      	ldr	r2, [r3, #0]
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f022 0201 	bic.w	r2, r2, #1
 8005b78:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005b7a:	e013      	b.n	8005ba4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8005b7c:	f7ff f844 	bl	8004c08 <HAL_GetTick>
 8005b80:	4602      	mov	r2, r0
 8005b82:	68bb      	ldr	r3, [r7, #8]
 8005b84:	1ad3      	subs	r3, r2, r3
 8005b86:	2b05      	cmp	r3, #5
 8005b88:	d90c      	bls.n	8005ba4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	2220      	movs	r2, #32
 8005b8e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	2203      	movs	r2, #3
 8005b94:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	2200      	movs	r2, #0
 8005b9c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8005ba0:	2303      	movs	r3, #3
 8005ba2:	e015      	b.n	8005bd0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	f003 0301 	and.w	r3, r3, #1
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d1e4      	bne.n	8005b7c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005bb6:	223f      	movs	r2, #63	@ 0x3f
 8005bb8:	409a      	lsls	r2, r3
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2201      	movs	r2, #1
 8005bc2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	2200      	movs	r2, #0
 8005bca:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8005bce:	2300      	movs	r3, #0
}
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	3710      	adds	r7, #16
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	bd80      	pop	{r7, pc}

08005bd8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005bd8:	b480      	push	{r7}
 8005bda:	b083      	sub	sp, #12
 8005bdc:	af00      	add	r7, sp, #0
 8005bde:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005be6:	b2db      	uxtb	r3, r3
 8005be8:	2b02      	cmp	r3, #2
 8005bea:	d004      	beq.n	8005bf6 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	2280      	movs	r2, #128	@ 0x80
 8005bf0:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8005bf2:	2301      	movs	r3, #1
 8005bf4:	e00c      	b.n	8005c10 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	2205      	movs	r2, #5
 8005bfa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	681a      	ldr	r2, [r3, #0]
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f022 0201 	bic.w	r2, r2, #1
 8005c0c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8005c0e:	2300      	movs	r3, #0
}
 8005c10:	4618      	mov	r0, r3
 8005c12:	370c      	adds	r7, #12
 8005c14:	46bd      	mov	sp, r7
 8005c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1a:	4770      	bx	lr

08005c1c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005c1c:	b580      	push	{r7, lr}
 8005c1e:	b086      	sub	sp, #24
 8005c20:	af00      	add	r7, sp, #0
 8005c22:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8005c24:	2300      	movs	r3, #0
 8005c26:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8005c28:	4b8e      	ldr	r3, [pc, #568]	@ (8005e64 <HAL_DMA_IRQHandler+0x248>)
 8005c2a:	681b      	ldr	r3, [r3, #0]
 8005c2c:	4a8e      	ldr	r2, [pc, #568]	@ (8005e68 <HAL_DMA_IRQHandler+0x24c>)
 8005c2e:	fba2 2303 	umull	r2, r3, r2, r3
 8005c32:	0a9b      	lsrs	r3, r3, #10
 8005c34:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c3a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8005c3c:	693b      	ldr	r3, [r7, #16]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c46:	2208      	movs	r2, #8
 8005c48:	409a      	lsls	r2, r3
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	4013      	ands	r3, r2
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d01a      	beq.n	8005c88 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	f003 0304 	and.w	r3, r3, #4
 8005c5c:	2b00      	cmp	r3, #0
 8005c5e:	d013      	beq.n	8005c88 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8005c60:	687b      	ldr	r3, [r7, #4]
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	681a      	ldr	r2, [r3, #0]
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	f022 0204 	bic.w	r2, r2, #4
 8005c6e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c74:	2208      	movs	r2, #8
 8005c76:	409a      	lsls	r2, r3
 8005c78:	693b      	ldr	r3, [r7, #16]
 8005c7a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c80:	f043 0201 	orr.w	r2, r3, #1
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c8c:	2201      	movs	r2, #1
 8005c8e:	409a      	lsls	r2, r3
 8005c90:	68fb      	ldr	r3, [r7, #12]
 8005c92:	4013      	ands	r3, r2
 8005c94:	2b00      	cmp	r3, #0
 8005c96:	d012      	beq.n	8005cbe <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	695b      	ldr	r3, [r3, #20]
 8005c9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d00b      	beq.n	8005cbe <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005caa:	2201      	movs	r2, #1
 8005cac:	409a      	lsls	r2, r3
 8005cae:	693b      	ldr	r3, [r7, #16]
 8005cb0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8005cb2:	687b      	ldr	r3, [r7, #4]
 8005cb4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cb6:	f043 0202 	orr.w	r2, r3, #2
 8005cba:	687b      	ldr	r3, [r7, #4]
 8005cbc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cc2:	2204      	movs	r2, #4
 8005cc4:	409a      	lsls	r2, r3
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	4013      	ands	r3, r2
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d012      	beq.n	8005cf4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f003 0302 	and.w	r3, r3, #2
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d00b      	beq.n	8005cf4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005ce0:	2204      	movs	r2, #4
 8005ce2:	409a      	lsls	r2, r3
 8005ce4:	693b      	ldr	r3, [r7, #16]
 8005ce6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005cec:	f043 0204 	orr.w	r2, r3, #4
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005cf8:	2210      	movs	r2, #16
 8005cfa:	409a      	lsls	r2, r3
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	4013      	ands	r3, r2
 8005d00:	2b00      	cmp	r3, #0
 8005d02:	d043      	beq.n	8005d8c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	f003 0308 	and.w	r3, r3, #8
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d03c      	beq.n	8005d8c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d16:	2210      	movs	r2, #16
 8005d18:	409a      	lsls	r2, r3
 8005d1a:	693b      	ldr	r3, [r7, #16]
 8005d1c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	681b      	ldr	r3, [r3, #0]
 8005d22:	681b      	ldr	r3, [r3, #0]
 8005d24:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005d28:	2b00      	cmp	r3, #0
 8005d2a:	d018      	beq.n	8005d5e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005d36:	2b00      	cmp	r3, #0
 8005d38:	d108      	bne.n	8005d4c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d024      	beq.n	8005d8c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d46:	6878      	ldr	r0, [r7, #4]
 8005d48:	4798      	blx	r3
 8005d4a:	e01f      	b.n	8005d8c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8005d4c:	687b      	ldr	r3, [r7, #4]
 8005d4e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d50:	2b00      	cmp	r3, #0
 8005d52:	d01b      	beq.n	8005d8c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005d58:	6878      	ldr	r0, [r7, #4]
 8005d5a:	4798      	blx	r3
 8005d5c:	e016      	b.n	8005d8c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	681b      	ldr	r3, [r3, #0]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d107      	bne.n	8005d7c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	681a      	ldr	r2, [r3, #0]
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f022 0208 	bic.w	r2, r2, #8
 8005d7a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d80:	2b00      	cmp	r3, #0
 8005d82:	d003      	beq.n	8005d8c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d88:	6878      	ldr	r0, [r7, #4]
 8005d8a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005d90:	2220      	movs	r2, #32
 8005d92:	409a      	lsls	r2, r3
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	4013      	ands	r3, r2
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	f000 808f 	beq.w	8005ebc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f003 0310 	and.w	r3, r3, #16
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	f000 8087 	beq.w	8005ebc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005db2:	2220      	movs	r2, #32
 8005db4:	409a      	lsls	r2, r3
 8005db6:	693b      	ldr	r3, [r7, #16]
 8005db8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8005dc0:	b2db      	uxtb	r3, r3
 8005dc2:	2b05      	cmp	r3, #5
 8005dc4:	d136      	bne.n	8005e34 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	681a      	ldr	r2, [r3, #0]
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f022 0216 	bic.w	r2, r2, #22
 8005dd4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	695a      	ldr	r2, [r3, #20]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8005de4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d103      	bne.n	8005df6 <HAL_DMA_IRQHandler+0x1da>
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d007      	beq.n	8005e06 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	681a      	ldr	r2, [r3, #0]
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f022 0208 	bic.w	r2, r2, #8
 8005e04:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005e0a:	223f      	movs	r2, #63	@ 0x3f
 8005e0c:	409a      	lsls	r2, r3
 8005e0e:	693b      	ldr	r3, [r7, #16]
 8005e10:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2201      	movs	r2, #1
 8005e16:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	2200      	movs	r2, #0
 8005e1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d07e      	beq.n	8005f28 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005e2e:	6878      	ldr	r0, [r7, #4]
 8005e30:	4798      	blx	r3
        }
        return;
 8005e32:	e079      	b.n	8005f28 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d01d      	beq.n	8005e7e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8005e4c:	2b00      	cmp	r3, #0
 8005e4e:	d10d      	bne.n	8005e6c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d031      	beq.n	8005ebc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005e5c:	6878      	ldr	r0, [r7, #4]
 8005e5e:	4798      	blx	r3
 8005e60:	e02c      	b.n	8005ebc <HAL_DMA_IRQHandler+0x2a0>
 8005e62:	bf00      	nop
 8005e64:	20000008 	.word	0x20000008
 8005e68:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	d023      	beq.n	8005ebc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e78:	6878      	ldr	r0, [r7, #4]
 8005e7a:	4798      	blx	r3
 8005e7c:	e01e      	b.n	8005ebc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d10f      	bne.n	8005eac <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	681a      	ldr	r2, [r3, #0]
 8005e92:	687b      	ldr	r3, [r7, #4]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f022 0210 	bic.w	r2, r2, #16
 8005e9a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	2201      	movs	r2, #1
 8005ea0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	2200      	movs	r2, #0
 8005ea8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d003      	beq.n	8005ebc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005eb8:	6878      	ldr	r0, [r7, #4]
 8005eba:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d032      	beq.n	8005f2a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8005ec4:	687b      	ldr	r3, [r7, #4]
 8005ec6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ec8:	f003 0301 	and.w	r3, r3, #1
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d022      	beq.n	8005f16 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	2205      	movs	r2, #5
 8005ed4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	681a      	ldr	r2, [r3, #0]
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	f022 0201 	bic.w	r2, r2, #1
 8005ee6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8005ee8:	68bb      	ldr	r3, [r7, #8]
 8005eea:	3301      	adds	r3, #1
 8005eec:	60bb      	str	r3, [r7, #8]
 8005eee:	697a      	ldr	r2, [r7, #20]
 8005ef0:	429a      	cmp	r2, r3
 8005ef2:	d307      	bcc.n	8005f04 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	681b      	ldr	r3, [r3, #0]
 8005efa:	f003 0301 	and.w	r3, r3, #1
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d1f2      	bne.n	8005ee8 <HAL_DMA_IRQHandler+0x2cc>
 8005f02:	e000      	b.n	8005f06 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8005f04:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	2201      	movs	r2, #1
 8005f0a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	2200      	movs	r2, #0
 8005f12:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f1a:	2b00      	cmp	r3, #0
 8005f1c:	d005      	beq.n	8005f2a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f22:	6878      	ldr	r0, [r7, #4]
 8005f24:	4798      	blx	r3
 8005f26:	e000      	b.n	8005f2a <HAL_DMA_IRQHandler+0x30e>
        return;
 8005f28:	bf00      	nop
    }
  }
}
 8005f2a:	3718      	adds	r7, #24
 8005f2c:	46bd      	mov	sp, r7
 8005f2e:	bd80      	pop	{r7, pc}

08005f30 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005f30:	b480      	push	{r7}
 8005f32:	b085      	sub	sp, #20
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	60f8      	str	r0, [r7, #12]
 8005f38:	60b9      	str	r1, [r7, #8]
 8005f3a:	607a      	str	r2, [r7, #4]
 8005f3c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8005f3e:	68fb      	ldr	r3, [r7, #12]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	681a      	ldr	r2, [r3, #0]
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8005f4c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8005f4e:	68fb      	ldr	r3, [r7, #12]
 8005f50:	681b      	ldr	r3, [r3, #0]
 8005f52:	683a      	ldr	r2, [r7, #0]
 8005f54:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	689b      	ldr	r3, [r3, #8]
 8005f5a:	2b40      	cmp	r3, #64	@ 0x40
 8005f5c:	d108      	bne.n	8005f70 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	687a      	ldr	r2, [r7, #4]
 8005f64:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	68ba      	ldr	r2, [r7, #8]
 8005f6c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8005f6e:	e007      	b.n	8005f80 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8005f70:	68fb      	ldr	r3, [r7, #12]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	68ba      	ldr	r2, [r7, #8]
 8005f76:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8005f78:	68fb      	ldr	r3, [r7, #12]
 8005f7a:	681b      	ldr	r3, [r3, #0]
 8005f7c:	687a      	ldr	r2, [r7, #4]
 8005f7e:	60da      	str	r2, [r3, #12]
}
 8005f80:	bf00      	nop
 8005f82:	3714      	adds	r7, #20
 8005f84:	46bd      	mov	sp, r7
 8005f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8a:	4770      	bx	lr

08005f8c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8005f8c:	b480      	push	{r7}
 8005f8e:	b085      	sub	sp, #20
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	b2db      	uxtb	r3, r3
 8005f9a:	3b10      	subs	r3, #16
 8005f9c:	4a14      	ldr	r2, [pc, #80]	@ (8005ff0 <DMA_CalcBaseAndBitshift+0x64>)
 8005f9e:	fba2 2303 	umull	r2, r3, r2, r3
 8005fa2:	091b      	lsrs	r3, r3, #4
 8005fa4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8005fa6:	4a13      	ldr	r2, [pc, #76]	@ (8005ff4 <DMA_CalcBaseAndBitshift+0x68>)
 8005fa8:	68fb      	ldr	r3, [r7, #12]
 8005faa:	4413      	add	r3, r2
 8005fac:	781b      	ldrb	r3, [r3, #0]
 8005fae:	461a      	mov	r2, r3
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	2b03      	cmp	r3, #3
 8005fb8:	d909      	bls.n	8005fce <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8005fc2:	f023 0303 	bic.w	r3, r3, #3
 8005fc6:	1d1a      	adds	r2, r3, #4
 8005fc8:	687b      	ldr	r3, [r7, #4]
 8005fca:	659a      	str	r2, [r3, #88]	@ 0x58
 8005fcc:	e007      	b.n	8005fde <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8005fd6:	f023 0303 	bic.w	r3, r3, #3
 8005fda:	687a      	ldr	r2, [r7, #4]
 8005fdc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8005fe2:	4618      	mov	r0, r3
 8005fe4:	3714      	adds	r7, #20
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fec:	4770      	bx	lr
 8005fee:	bf00      	nop
 8005ff0:	aaaaaaab 	.word	0xaaaaaaab
 8005ff4:	080135c0 	.word	0x080135c0

08005ff8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8005ff8:	b480      	push	{r7}
 8005ffa:	b085      	sub	sp, #20
 8005ffc:	af00      	add	r7, sp, #0
 8005ffe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006000:	2300      	movs	r3, #0
 8006002:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006008:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	699b      	ldr	r3, [r3, #24]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d11f      	bne.n	8006052 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8006012:	68bb      	ldr	r3, [r7, #8]
 8006014:	2b03      	cmp	r3, #3
 8006016:	d856      	bhi.n	80060c6 <DMA_CheckFifoParam+0xce>
 8006018:	a201      	add	r2, pc, #4	@ (adr r2, 8006020 <DMA_CheckFifoParam+0x28>)
 800601a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800601e:	bf00      	nop
 8006020:	08006031 	.word	0x08006031
 8006024:	08006043 	.word	0x08006043
 8006028:	08006031 	.word	0x08006031
 800602c:	080060c7 	.word	0x080060c7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006034:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006038:	2b00      	cmp	r3, #0
 800603a:	d046      	beq.n	80060ca <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800603c:	2301      	movs	r3, #1
 800603e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006040:	e043      	b.n	80060ca <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006046:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800604a:	d140      	bne.n	80060ce <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800604c:	2301      	movs	r3, #1
 800604e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006050:	e03d      	b.n	80060ce <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	699b      	ldr	r3, [r3, #24]
 8006056:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800605a:	d121      	bne.n	80060a0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800605c:	68bb      	ldr	r3, [r7, #8]
 800605e:	2b03      	cmp	r3, #3
 8006060:	d837      	bhi.n	80060d2 <DMA_CheckFifoParam+0xda>
 8006062:	a201      	add	r2, pc, #4	@ (adr r2, 8006068 <DMA_CheckFifoParam+0x70>)
 8006064:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006068:	08006079 	.word	0x08006079
 800606c:	0800607f 	.word	0x0800607f
 8006070:	08006079 	.word	0x08006079
 8006074:	08006091 	.word	0x08006091
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006078:	2301      	movs	r3, #1
 800607a:	73fb      	strb	r3, [r7, #15]
      break;
 800607c:	e030      	b.n	80060e0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006082:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006086:	2b00      	cmp	r3, #0
 8006088:	d025      	beq.n	80060d6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800608a:	2301      	movs	r3, #1
 800608c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800608e:	e022      	b.n	80060d6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006094:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006098:	d11f      	bne.n	80060da <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800609a:	2301      	movs	r3, #1
 800609c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800609e:	e01c      	b.n	80060da <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80060a0:	68bb      	ldr	r3, [r7, #8]
 80060a2:	2b02      	cmp	r3, #2
 80060a4:	d903      	bls.n	80060ae <DMA_CheckFifoParam+0xb6>
 80060a6:	68bb      	ldr	r3, [r7, #8]
 80060a8:	2b03      	cmp	r3, #3
 80060aa:	d003      	beq.n	80060b4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80060ac:	e018      	b.n	80060e0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80060ae:	2301      	movs	r3, #1
 80060b0:	73fb      	strb	r3, [r7, #15]
      break;
 80060b2:	e015      	b.n	80060e0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060b8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d00e      	beq.n	80060de <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80060c0:	2301      	movs	r3, #1
 80060c2:	73fb      	strb	r3, [r7, #15]
      break;
 80060c4:	e00b      	b.n	80060de <DMA_CheckFifoParam+0xe6>
      break;
 80060c6:	bf00      	nop
 80060c8:	e00a      	b.n	80060e0 <DMA_CheckFifoParam+0xe8>
      break;
 80060ca:	bf00      	nop
 80060cc:	e008      	b.n	80060e0 <DMA_CheckFifoParam+0xe8>
      break;
 80060ce:	bf00      	nop
 80060d0:	e006      	b.n	80060e0 <DMA_CheckFifoParam+0xe8>
      break;
 80060d2:	bf00      	nop
 80060d4:	e004      	b.n	80060e0 <DMA_CheckFifoParam+0xe8>
      break;
 80060d6:	bf00      	nop
 80060d8:	e002      	b.n	80060e0 <DMA_CheckFifoParam+0xe8>
      break;   
 80060da:	bf00      	nop
 80060dc:	e000      	b.n	80060e0 <DMA_CheckFifoParam+0xe8>
      break;
 80060de:	bf00      	nop
    }
  } 
  
  return status; 
 80060e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80060e2:	4618      	mov	r0, r3
 80060e4:	3714      	adds	r7, #20
 80060e6:	46bd      	mov	sp, r7
 80060e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060ec:	4770      	bx	lr
 80060ee:	bf00      	nop

080060f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80060f0:	b480      	push	{r7}
 80060f2:	b089      	sub	sp, #36	@ 0x24
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
 80060f8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80060fa:	2300      	movs	r3, #0
 80060fc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80060fe:	2300      	movs	r3, #0
 8006100:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006102:	2300      	movs	r3, #0
 8006104:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006106:	2300      	movs	r3, #0
 8006108:	61fb      	str	r3, [r7, #28]
 800610a:	e16b      	b.n	80063e4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800610c:	2201      	movs	r2, #1
 800610e:	69fb      	ldr	r3, [r7, #28]
 8006110:	fa02 f303 	lsl.w	r3, r2, r3
 8006114:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006116:	683b      	ldr	r3, [r7, #0]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	697a      	ldr	r2, [r7, #20]
 800611c:	4013      	ands	r3, r2
 800611e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006120:	693a      	ldr	r2, [r7, #16]
 8006122:	697b      	ldr	r3, [r7, #20]
 8006124:	429a      	cmp	r2, r3
 8006126:	f040 815a 	bne.w	80063de <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800612a:	683b      	ldr	r3, [r7, #0]
 800612c:	685b      	ldr	r3, [r3, #4]
 800612e:	f003 0303 	and.w	r3, r3, #3
 8006132:	2b01      	cmp	r3, #1
 8006134:	d005      	beq.n	8006142 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006136:	683b      	ldr	r3, [r7, #0]
 8006138:	685b      	ldr	r3, [r3, #4]
 800613a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800613e:	2b02      	cmp	r3, #2
 8006140:	d130      	bne.n	80061a4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	689b      	ldr	r3, [r3, #8]
 8006146:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006148:	69fb      	ldr	r3, [r7, #28]
 800614a:	005b      	lsls	r3, r3, #1
 800614c:	2203      	movs	r2, #3
 800614e:	fa02 f303 	lsl.w	r3, r2, r3
 8006152:	43db      	mvns	r3, r3
 8006154:	69ba      	ldr	r2, [r7, #24]
 8006156:	4013      	ands	r3, r2
 8006158:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800615a:	683b      	ldr	r3, [r7, #0]
 800615c:	68da      	ldr	r2, [r3, #12]
 800615e:	69fb      	ldr	r3, [r7, #28]
 8006160:	005b      	lsls	r3, r3, #1
 8006162:	fa02 f303 	lsl.w	r3, r2, r3
 8006166:	69ba      	ldr	r2, [r7, #24]
 8006168:	4313      	orrs	r3, r2
 800616a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	69ba      	ldr	r2, [r7, #24]
 8006170:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	685b      	ldr	r3, [r3, #4]
 8006176:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006178:	2201      	movs	r2, #1
 800617a:	69fb      	ldr	r3, [r7, #28]
 800617c:	fa02 f303 	lsl.w	r3, r2, r3
 8006180:	43db      	mvns	r3, r3
 8006182:	69ba      	ldr	r2, [r7, #24]
 8006184:	4013      	ands	r3, r2
 8006186:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006188:	683b      	ldr	r3, [r7, #0]
 800618a:	685b      	ldr	r3, [r3, #4]
 800618c:	091b      	lsrs	r3, r3, #4
 800618e:	f003 0201 	and.w	r2, r3, #1
 8006192:	69fb      	ldr	r3, [r7, #28]
 8006194:	fa02 f303 	lsl.w	r3, r2, r3
 8006198:	69ba      	ldr	r2, [r7, #24]
 800619a:	4313      	orrs	r3, r2
 800619c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	69ba      	ldr	r2, [r7, #24]
 80061a2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80061a4:	683b      	ldr	r3, [r7, #0]
 80061a6:	685b      	ldr	r3, [r3, #4]
 80061a8:	f003 0303 	and.w	r3, r3, #3
 80061ac:	2b03      	cmp	r3, #3
 80061ae:	d017      	beq.n	80061e0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	68db      	ldr	r3, [r3, #12]
 80061b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80061b6:	69fb      	ldr	r3, [r7, #28]
 80061b8:	005b      	lsls	r3, r3, #1
 80061ba:	2203      	movs	r2, #3
 80061bc:	fa02 f303 	lsl.w	r3, r2, r3
 80061c0:	43db      	mvns	r3, r3
 80061c2:	69ba      	ldr	r2, [r7, #24]
 80061c4:	4013      	ands	r3, r2
 80061c6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	689a      	ldr	r2, [r3, #8]
 80061cc:	69fb      	ldr	r3, [r7, #28]
 80061ce:	005b      	lsls	r3, r3, #1
 80061d0:	fa02 f303 	lsl.w	r3, r2, r3
 80061d4:	69ba      	ldr	r2, [r7, #24]
 80061d6:	4313      	orrs	r3, r2
 80061d8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	69ba      	ldr	r2, [r7, #24]
 80061de:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80061e0:	683b      	ldr	r3, [r7, #0]
 80061e2:	685b      	ldr	r3, [r3, #4]
 80061e4:	f003 0303 	and.w	r3, r3, #3
 80061e8:	2b02      	cmp	r3, #2
 80061ea:	d123      	bne.n	8006234 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80061ec:	69fb      	ldr	r3, [r7, #28]
 80061ee:	08da      	lsrs	r2, r3, #3
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	3208      	adds	r2, #8
 80061f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80061f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80061fa:	69fb      	ldr	r3, [r7, #28]
 80061fc:	f003 0307 	and.w	r3, r3, #7
 8006200:	009b      	lsls	r3, r3, #2
 8006202:	220f      	movs	r2, #15
 8006204:	fa02 f303 	lsl.w	r3, r2, r3
 8006208:	43db      	mvns	r3, r3
 800620a:	69ba      	ldr	r2, [r7, #24]
 800620c:	4013      	ands	r3, r2
 800620e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	691a      	ldr	r2, [r3, #16]
 8006214:	69fb      	ldr	r3, [r7, #28]
 8006216:	f003 0307 	and.w	r3, r3, #7
 800621a:	009b      	lsls	r3, r3, #2
 800621c:	fa02 f303 	lsl.w	r3, r2, r3
 8006220:	69ba      	ldr	r2, [r7, #24]
 8006222:	4313      	orrs	r3, r2
 8006224:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006226:	69fb      	ldr	r3, [r7, #28]
 8006228:	08da      	lsrs	r2, r3, #3
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	3208      	adds	r2, #8
 800622e:	69b9      	ldr	r1, [r7, #24]
 8006230:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800623a:	69fb      	ldr	r3, [r7, #28]
 800623c:	005b      	lsls	r3, r3, #1
 800623e:	2203      	movs	r2, #3
 8006240:	fa02 f303 	lsl.w	r3, r2, r3
 8006244:	43db      	mvns	r3, r3
 8006246:	69ba      	ldr	r2, [r7, #24]
 8006248:	4013      	ands	r3, r2
 800624a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800624c:	683b      	ldr	r3, [r7, #0]
 800624e:	685b      	ldr	r3, [r3, #4]
 8006250:	f003 0203 	and.w	r2, r3, #3
 8006254:	69fb      	ldr	r3, [r7, #28]
 8006256:	005b      	lsls	r3, r3, #1
 8006258:	fa02 f303 	lsl.w	r3, r2, r3
 800625c:	69ba      	ldr	r2, [r7, #24]
 800625e:	4313      	orrs	r3, r2
 8006260:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	69ba      	ldr	r2, [r7, #24]
 8006266:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	685b      	ldr	r3, [r3, #4]
 800626c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8006270:	2b00      	cmp	r3, #0
 8006272:	f000 80b4 	beq.w	80063de <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006276:	2300      	movs	r3, #0
 8006278:	60fb      	str	r3, [r7, #12]
 800627a:	4b60      	ldr	r3, [pc, #384]	@ (80063fc <HAL_GPIO_Init+0x30c>)
 800627c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800627e:	4a5f      	ldr	r2, [pc, #380]	@ (80063fc <HAL_GPIO_Init+0x30c>)
 8006280:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8006284:	6453      	str	r3, [r2, #68]	@ 0x44
 8006286:	4b5d      	ldr	r3, [pc, #372]	@ (80063fc <HAL_GPIO_Init+0x30c>)
 8006288:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800628a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800628e:	60fb      	str	r3, [r7, #12]
 8006290:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8006292:	4a5b      	ldr	r2, [pc, #364]	@ (8006400 <HAL_GPIO_Init+0x310>)
 8006294:	69fb      	ldr	r3, [r7, #28]
 8006296:	089b      	lsrs	r3, r3, #2
 8006298:	3302      	adds	r3, #2
 800629a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800629e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80062a0:	69fb      	ldr	r3, [r7, #28]
 80062a2:	f003 0303 	and.w	r3, r3, #3
 80062a6:	009b      	lsls	r3, r3, #2
 80062a8:	220f      	movs	r2, #15
 80062aa:	fa02 f303 	lsl.w	r3, r2, r3
 80062ae:	43db      	mvns	r3, r3
 80062b0:	69ba      	ldr	r2, [r7, #24]
 80062b2:	4013      	ands	r3, r2
 80062b4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	4a52      	ldr	r2, [pc, #328]	@ (8006404 <HAL_GPIO_Init+0x314>)
 80062ba:	4293      	cmp	r3, r2
 80062bc:	d02b      	beq.n	8006316 <HAL_GPIO_Init+0x226>
 80062be:	687b      	ldr	r3, [r7, #4]
 80062c0:	4a51      	ldr	r2, [pc, #324]	@ (8006408 <HAL_GPIO_Init+0x318>)
 80062c2:	4293      	cmp	r3, r2
 80062c4:	d025      	beq.n	8006312 <HAL_GPIO_Init+0x222>
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	4a50      	ldr	r2, [pc, #320]	@ (800640c <HAL_GPIO_Init+0x31c>)
 80062ca:	4293      	cmp	r3, r2
 80062cc:	d01f      	beq.n	800630e <HAL_GPIO_Init+0x21e>
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	4a4f      	ldr	r2, [pc, #316]	@ (8006410 <HAL_GPIO_Init+0x320>)
 80062d2:	4293      	cmp	r3, r2
 80062d4:	d019      	beq.n	800630a <HAL_GPIO_Init+0x21a>
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	4a4e      	ldr	r2, [pc, #312]	@ (8006414 <HAL_GPIO_Init+0x324>)
 80062da:	4293      	cmp	r3, r2
 80062dc:	d013      	beq.n	8006306 <HAL_GPIO_Init+0x216>
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	4a4d      	ldr	r2, [pc, #308]	@ (8006418 <HAL_GPIO_Init+0x328>)
 80062e2:	4293      	cmp	r3, r2
 80062e4:	d00d      	beq.n	8006302 <HAL_GPIO_Init+0x212>
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	4a4c      	ldr	r2, [pc, #304]	@ (800641c <HAL_GPIO_Init+0x32c>)
 80062ea:	4293      	cmp	r3, r2
 80062ec:	d007      	beq.n	80062fe <HAL_GPIO_Init+0x20e>
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	4a4b      	ldr	r2, [pc, #300]	@ (8006420 <HAL_GPIO_Init+0x330>)
 80062f2:	4293      	cmp	r3, r2
 80062f4:	d101      	bne.n	80062fa <HAL_GPIO_Init+0x20a>
 80062f6:	2307      	movs	r3, #7
 80062f8:	e00e      	b.n	8006318 <HAL_GPIO_Init+0x228>
 80062fa:	2308      	movs	r3, #8
 80062fc:	e00c      	b.n	8006318 <HAL_GPIO_Init+0x228>
 80062fe:	2306      	movs	r3, #6
 8006300:	e00a      	b.n	8006318 <HAL_GPIO_Init+0x228>
 8006302:	2305      	movs	r3, #5
 8006304:	e008      	b.n	8006318 <HAL_GPIO_Init+0x228>
 8006306:	2304      	movs	r3, #4
 8006308:	e006      	b.n	8006318 <HAL_GPIO_Init+0x228>
 800630a:	2303      	movs	r3, #3
 800630c:	e004      	b.n	8006318 <HAL_GPIO_Init+0x228>
 800630e:	2302      	movs	r3, #2
 8006310:	e002      	b.n	8006318 <HAL_GPIO_Init+0x228>
 8006312:	2301      	movs	r3, #1
 8006314:	e000      	b.n	8006318 <HAL_GPIO_Init+0x228>
 8006316:	2300      	movs	r3, #0
 8006318:	69fa      	ldr	r2, [r7, #28]
 800631a:	f002 0203 	and.w	r2, r2, #3
 800631e:	0092      	lsls	r2, r2, #2
 8006320:	4093      	lsls	r3, r2
 8006322:	69ba      	ldr	r2, [r7, #24]
 8006324:	4313      	orrs	r3, r2
 8006326:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006328:	4935      	ldr	r1, [pc, #212]	@ (8006400 <HAL_GPIO_Init+0x310>)
 800632a:	69fb      	ldr	r3, [r7, #28]
 800632c:	089b      	lsrs	r3, r3, #2
 800632e:	3302      	adds	r3, #2
 8006330:	69ba      	ldr	r2, [r7, #24]
 8006332:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8006336:	4b3b      	ldr	r3, [pc, #236]	@ (8006424 <HAL_GPIO_Init+0x334>)
 8006338:	689b      	ldr	r3, [r3, #8]
 800633a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800633c:	693b      	ldr	r3, [r7, #16]
 800633e:	43db      	mvns	r3, r3
 8006340:	69ba      	ldr	r2, [r7, #24]
 8006342:	4013      	ands	r3, r2
 8006344:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8006346:	683b      	ldr	r3, [r7, #0]
 8006348:	685b      	ldr	r3, [r3, #4]
 800634a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800634e:	2b00      	cmp	r3, #0
 8006350:	d003      	beq.n	800635a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8006352:	69ba      	ldr	r2, [r7, #24]
 8006354:	693b      	ldr	r3, [r7, #16]
 8006356:	4313      	orrs	r3, r2
 8006358:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800635a:	4a32      	ldr	r2, [pc, #200]	@ (8006424 <HAL_GPIO_Init+0x334>)
 800635c:	69bb      	ldr	r3, [r7, #24]
 800635e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8006360:	4b30      	ldr	r3, [pc, #192]	@ (8006424 <HAL_GPIO_Init+0x334>)
 8006362:	68db      	ldr	r3, [r3, #12]
 8006364:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006366:	693b      	ldr	r3, [r7, #16]
 8006368:	43db      	mvns	r3, r3
 800636a:	69ba      	ldr	r2, [r7, #24]
 800636c:	4013      	ands	r3, r2
 800636e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8006370:	683b      	ldr	r3, [r7, #0]
 8006372:	685b      	ldr	r3, [r3, #4]
 8006374:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006378:	2b00      	cmp	r3, #0
 800637a:	d003      	beq.n	8006384 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800637c:	69ba      	ldr	r2, [r7, #24]
 800637e:	693b      	ldr	r3, [r7, #16]
 8006380:	4313      	orrs	r3, r2
 8006382:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8006384:	4a27      	ldr	r2, [pc, #156]	@ (8006424 <HAL_GPIO_Init+0x334>)
 8006386:	69bb      	ldr	r3, [r7, #24]
 8006388:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800638a:	4b26      	ldr	r3, [pc, #152]	@ (8006424 <HAL_GPIO_Init+0x334>)
 800638c:	685b      	ldr	r3, [r3, #4]
 800638e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8006390:	693b      	ldr	r3, [r7, #16]
 8006392:	43db      	mvns	r3, r3
 8006394:	69ba      	ldr	r2, [r7, #24]
 8006396:	4013      	ands	r3, r2
 8006398:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800639a:	683b      	ldr	r3, [r7, #0]
 800639c:	685b      	ldr	r3, [r3, #4]
 800639e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d003      	beq.n	80063ae <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80063a6:	69ba      	ldr	r2, [r7, #24]
 80063a8:	693b      	ldr	r3, [r7, #16]
 80063aa:	4313      	orrs	r3, r2
 80063ac:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80063ae:	4a1d      	ldr	r2, [pc, #116]	@ (8006424 <HAL_GPIO_Init+0x334>)
 80063b0:	69bb      	ldr	r3, [r7, #24]
 80063b2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80063b4:	4b1b      	ldr	r3, [pc, #108]	@ (8006424 <HAL_GPIO_Init+0x334>)
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80063ba:	693b      	ldr	r3, [r7, #16]
 80063bc:	43db      	mvns	r3, r3
 80063be:	69ba      	ldr	r2, [r7, #24]
 80063c0:	4013      	ands	r3, r2
 80063c2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80063c4:	683b      	ldr	r3, [r7, #0]
 80063c6:	685b      	ldr	r3, [r3, #4]
 80063c8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d003      	beq.n	80063d8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80063d0:	69ba      	ldr	r2, [r7, #24]
 80063d2:	693b      	ldr	r3, [r7, #16]
 80063d4:	4313      	orrs	r3, r2
 80063d6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80063d8:	4a12      	ldr	r2, [pc, #72]	@ (8006424 <HAL_GPIO_Init+0x334>)
 80063da:	69bb      	ldr	r3, [r7, #24]
 80063dc:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80063de:	69fb      	ldr	r3, [r7, #28]
 80063e0:	3301      	adds	r3, #1
 80063e2:	61fb      	str	r3, [r7, #28]
 80063e4:	69fb      	ldr	r3, [r7, #28]
 80063e6:	2b0f      	cmp	r3, #15
 80063e8:	f67f ae90 	bls.w	800610c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80063ec:	bf00      	nop
 80063ee:	bf00      	nop
 80063f0:	3724      	adds	r7, #36	@ 0x24
 80063f2:	46bd      	mov	sp, r7
 80063f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063f8:	4770      	bx	lr
 80063fa:	bf00      	nop
 80063fc:	40023800 	.word	0x40023800
 8006400:	40013800 	.word	0x40013800
 8006404:	40020000 	.word	0x40020000
 8006408:	40020400 	.word	0x40020400
 800640c:	40020800 	.word	0x40020800
 8006410:	40020c00 	.word	0x40020c00
 8006414:	40021000 	.word	0x40021000
 8006418:	40021400 	.word	0x40021400
 800641c:	40021800 	.word	0x40021800
 8006420:	40021c00 	.word	0x40021c00
 8006424:	40013c00 	.word	0x40013c00

08006428 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8006428:	b480      	push	{r7}
 800642a:	b083      	sub	sp, #12
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
 8006430:	460b      	mov	r3, r1
 8006432:	807b      	strh	r3, [r7, #2]
 8006434:	4613      	mov	r3, r2
 8006436:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8006438:	787b      	ldrb	r3, [r7, #1]
 800643a:	2b00      	cmp	r3, #0
 800643c:	d003      	beq.n	8006446 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800643e:	887a      	ldrh	r2, [r7, #2]
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8006444:	e003      	b.n	800644e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8006446:	887b      	ldrh	r3, [r7, #2]
 8006448:	041a      	lsls	r2, r3, #16
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	619a      	str	r2, [r3, #24]
}
 800644e:	bf00      	nop
 8006450:	370c      	adds	r7, #12
 8006452:	46bd      	mov	sp, r7
 8006454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006458:	4770      	bx	lr

0800645a <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800645a:	b580      	push	{r7, lr}
 800645c:	b086      	sub	sp, #24
 800645e:	af02      	add	r7, sp, #8
 8006460:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	2b00      	cmp	r3, #0
 8006466:	d101      	bne.n	800646c <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8006468:	2301      	movs	r3, #1
 800646a:	e101      	b.n	8006670 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 800646c:	687b      	ldr	r3, [r7, #4]
 800646e:	681b      	ldr	r3, [r3, #0]
 8006470:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8006478:	b2db      	uxtb	r3, r3
 800647a:	2b00      	cmp	r3, #0
 800647c:	d106      	bne.n	800648c <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	2200      	movs	r2, #0
 8006482:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8006486:	6878      	ldr	r0, [r7, #4]
 8006488:	f009 f88e 	bl	800f5a8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	2203      	movs	r2, #3
 8006490:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8006494:	68bb      	ldr	r3, [r7, #8]
 8006496:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800649a:	d102      	bne.n	80064a2 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	2200      	movs	r2, #0
 80064a0:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	4618      	mov	r0, r3
 80064a8:	f005 fbed 	bl	800bc86 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	6818      	ldr	r0, [r3, #0]
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	7c1a      	ldrb	r2, [r3, #16]
 80064b4:	f88d 2000 	strb.w	r2, [sp]
 80064b8:	3304      	adds	r3, #4
 80064ba:	cb0e      	ldmia	r3, {r1, r2, r3}
 80064bc:	f005 facc 	bl	800ba58 <USB_CoreInit>
 80064c0:	4603      	mov	r3, r0
 80064c2:	2b00      	cmp	r3, #0
 80064c4:	d005      	beq.n	80064d2 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	2202      	movs	r2, #2
 80064ca:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80064ce:	2301      	movs	r3, #1
 80064d0:	e0ce      	b.n	8006670 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	2100      	movs	r1, #0
 80064d8:	4618      	mov	r0, r3
 80064da:	f005 fbe5 	bl	800bca8 <USB_SetCurrentMode>
 80064de:	4603      	mov	r3, r0
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d005      	beq.n	80064f0 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	2202      	movs	r2, #2
 80064e8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80064ec:	2301      	movs	r3, #1
 80064ee:	e0bf      	b.n	8006670 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80064f0:	2300      	movs	r3, #0
 80064f2:	73fb      	strb	r3, [r7, #15]
 80064f4:	e04a      	b.n	800658c <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80064f6:	7bfa      	ldrb	r2, [r7, #15]
 80064f8:	6879      	ldr	r1, [r7, #4]
 80064fa:	4613      	mov	r3, r2
 80064fc:	00db      	lsls	r3, r3, #3
 80064fe:	4413      	add	r3, r2
 8006500:	009b      	lsls	r3, r3, #2
 8006502:	440b      	add	r3, r1
 8006504:	3315      	adds	r3, #21
 8006506:	2201      	movs	r2, #1
 8006508:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800650a:	7bfa      	ldrb	r2, [r7, #15]
 800650c:	6879      	ldr	r1, [r7, #4]
 800650e:	4613      	mov	r3, r2
 8006510:	00db      	lsls	r3, r3, #3
 8006512:	4413      	add	r3, r2
 8006514:	009b      	lsls	r3, r3, #2
 8006516:	440b      	add	r3, r1
 8006518:	3314      	adds	r3, #20
 800651a:	7bfa      	ldrb	r2, [r7, #15]
 800651c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800651e:	7bfa      	ldrb	r2, [r7, #15]
 8006520:	7bfb      	ldrb	r3, [r7, #15]
 8006522:	b298      	uxth	r0, r3
 8006524:	6879      	ldr	r1, [r7, #4]
 8006526:	4613      	mov	r3, r2
 8006528:	00db      	lsls	r3, r3, #3
 800652a:	4413      	add	r3, r2
 800652c:	009b      	lsls	r3, r3, #2
 800652e:	440b      	add	r3, r1
 8006530:	332e      	adds	r3, #46	@ 0x2e
 8006532:	4602      	mov	r2, r0
 8006534:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006536:	7bfa      	ldrb	r2, [r7, #15]
 8006538:	6879      	ldr	r1, [r7, #4]
 800653a:	4613      	mov	r3, r2
 800653c:	00db      	lsls	r3, r3, #3
 800653e:	4413      	add	r3, r2
 8006540:	009b      	lsls	r3, r3, #2
 8006542:	440b      	add	r3, r1
 8006544:	3318      	adds	r3, #24
 8006546:	2200      	movs	r2, #0
 8006548:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 800654a:	7bfa      	ldrb	r2, [r7, #15]
 800654c:	6879      	ldr	r1, [r7, #4]
 800654e:	4613      	mov	r3, r2
 8006550:	00db      	lsls	r3, r3, #3
 8006552:	4413      	add	r3, r2
 8006554:	009b      	lsls	r3, r3, #2
 8006556:	440b      	add	r3, r1
 8006558:	331c      	adds	r3, #28
 800655a:	2200      	movs	r2, #0
 800655c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800655e:	7bfa      	ldrb	r2, [r7, #15]
 8006560:	6879      	ldr	r1, [r7, #4]
 8006562:	4613      	mov	r3, r2
 8006564:	00db      	lsls	r3, r3, #3
 8006566:	4413      	add	r3, r2
 8006568:	009b      	lsls	r3, r3, #2
 800656a:	440b      	add	r3, r1
 800656c:	3320      	adds	r3, #32
 800656e:	2200      	movs	r2, #0
 8006570:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8006572:	7bfa      	ldrb	r2, [r7, #15]
 8006574:	6879      	ldr	r1, [r7, #4]
 8006576:	4613      	mov	r3, r2
 8006578:	00db      	lsls	r3, r3, #3
 800657a:	4413      	add	r3, r2
 800657c:	009b      	lsls	r3, r3, #2
 800657e:	440b      	add	r3, r1
 8006580:	3324      	adds	r3, #36	@ 0x24
 8006582:	2200      	movs	r2, #0
 8006584:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006586:	7bfb      	ldrb	r3, [r7, #15]
 8006588:	3301      	adds	r3, #1
 800658a:	73fb      	strb	r3, [r7, #15]
 800658c:	687b      	ldr	r3, [r7, #4]
 800658e:	791b      	ldrb	r3, [r3, #4]
 8006590:	7bfa      	ldrb	r2, [r7, #15]
 8006592:	429a      	cmp	r2, r3
 8006594:	d3af      	bcc.n	80064f6 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006596:	2300      	movs	r3, #0
 8006598:	73fb      	strb	r3, [r7, #15]
 800659a:	e044      	b.n	8006626 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800659c:	7bfa      	ldrb	r2, [r7, #15]
 800659e:	6879      	ldr	r1, [r7, #4]
 80065a0:	4613      	mov	r3, r2
 80065a2:	00db      	lsls	r3, r3, #3
 80065a4:	4413      	add	r3, r2
 80065a6:	009b      	lsls	r3, r3, #2
 80065a8:	440b      	add	r3, r1
 80065aa:	f203 2355 	addw	r3, r3, #597	@ 0x255
 80065ae:	2200      	movs	r2, #0
 80065b0:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80065b2:	7bfa      	ldrb	r2, [r7, #15]
 80065b4:	6879      	ldr	r1, [r7, #4]
 80065b6:	4613      	mov	r3, r2
 80065b8:	00db      	lsls	r3, r3, #3
 80065ba:	4413      	add	r3, r2
 80065bc:	009b      	lsls	r3, r3, #2
 80065be:	440b      	add	r3, r1
 80065c0:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 80065c4:	7bfa      	ldrb	r2, [r7, #15]
 80065c6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80065c8:	7bfa      	ldrb	r2, [r7, #15]
 80065ca:	6879      	ldr	r1, [r7, #4]
 80065cc:	4613      	mov	r3, r2
 80065ce:	00db      	lsls	r3, r3, #3
 80065d0:	4413      	add	r3, r2
 80065d2:	009b      	lsls	r3, r3, #2
 80065d4:	440b      	add	r3, r1
 80065d6:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80065da:	2200      	movs	r2, #0
 80065dc:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80065de:	7bfa      	ldrb	r2, [r7, #15]
 80065e0:	6879      	ldr	r1, [r7, #4]
 80065e2:	4613      	mov	r3, r2
 80065e4:	00db      	lsls	r3, r3, #3
 80065e6:	4413      	add	r3, r2
 80065e8:	009b      	lsls	r3, r3, #2
 80065ea:	440b      	add	r3, r1
 80065ec:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 80065f0:	2200      	movs	r2, #0
 80065f2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80065f4:	7bfa      	ldrb	r2, [r7, #15]
 80065f6:	6879      	ldr	r1, [r7, #4]
 80065f8:	4613      	mov	r3, r2
 80065fa:	00db      	lsls	r3, r3, #3
 80065fc:	4413      	add	r3, r2
 80065fe:	009b      	lsls	r3, r3, #2
 8006600:	440b      	add	r3, r1
 8006602:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8006606:	2200      	movs	r2, #0
 8006608:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800660a:	7bfa      	ldrb	r2, [r7, #15]
 800660c:	6879      	ldr	r1, [r7, #4]
 800660e:	4613      	mov	r3, r2
 8006610:	00db      	lsls	r3, r3, #3
 8006612:	4413      	add	r3, r2
 8006614:	009b      	lsls	r3, r3, #2
 8006616:	440b      	add	r3, r1
 8006618:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800661c:	2200      	movs	r2, #0
 800661e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006620:	7bfb      	ldrb	r3, [r7, #15]
 8006622:	3301      	adds	r3, #1
 8006624:	73fb      	strb	r3, [r7, #15]
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	791b      	ldrb	r3, [r3, #4]
 800662a:	7bfa      	ldrb	r2, [r7, #15]
 800662c:	429a      	cmp	r2, r3
 800662e:	d3b5      	bcc.n	800659c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	6818      	ldr	r0, [r3, #0]
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	7c1a      	ldrb	r2, [r3, #16]
 8006638:	f88d 2000 	strb.w	r2, [sp]
 800663c:	3304      	adds	r3, #4
 800663e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006640:	f005 fb7e 	bl	800bd40 <USB_DevInit>
 8006644:	4603      	mov	r3, r0
 8006646:	2b00      	cmp	r3, #0
 8006648:	d005      	beq.n	8006656 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	2202      	movs	r2, #2
 800664e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8006652:	2301      	movs	r3, #1
 8006654:	e00c      	b.n	8006670 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	2200      	movs	r2, #0
 800665a:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2201      	movs	r2, #1
 8006660:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	4618      	mov	r0, r3
 800666a:	f006 fbc8 	bl	800cdfe <USB_DevDisconnect>

  return HAL_OK;
 800666e:	2300      	movs	r3, #0
}
 8006670:	4618      	mov	r0, r3
 8006672:	3710      	adds	r7, #16
 8006674:	46bd      	mov	sp, r7
 8006676:	bd80      	pop	{r7, pc}

08006678 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8006678:	b580      	push	{r7, lr}
 800667a:	b084      	sub	sp, #16
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006680:	687b      	ldr	r3, [r7, #4]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800668c:	2b01      	cmp	r3, #1
 800668e:	d101      	bne.n	8006694 <HAL_PCD_Start+0x1c>
 8006690:	2302      	movs	r3, #2
 8006692:	e022      	b.n	80066da <HAL_PCD_Start+0x62>
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2201      	movs	r2, #1
 8006698:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800669c:	68fb      	ldr	r3, [r7, #12]
 800669e:	68db      	ldr	r3, [r3, #12]
 80066a0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d009      	beq.n	80066bc <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 80066ac:	2b01      	cmp	r3, #1
 80066ae:	d105      	bne.n	80066bc <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80066b0:	68fb      	ldr	r3, [r7, #12]
 80066b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80066b4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	4618      	mov	r0, r3
 80066c2:	f005 facf 	bl	800bc64 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	4618      	mov	r0, r3
 80066cc:	f006 fb76 	bl	800cdbc <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	2200      	movs	r2, #0
 80066d4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80066d8:	2300      	movs	r3, #0
}
 80066da:	4618      	mov	r0, r3
 80066dc:	3710      	adds	r7, #16
 80066de:	46bd      	mov	sp, r7
 80066e0:	bd80      	pop	{r7, pc}

080066e2 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80066e2:	b590      	push	{r4, r7, lr}
 80066e4:	b08d      	sub	sp, #52	@ 0x34
 80066e6:	af00      	add	r7, sp, #0
 80066e8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80066f0:	6a3b      	ldr	r3, [r7, #32]
 80066f2:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	4618      	mov	r0, r3
 80066fa:	f006 fc34 	bl	800cf66 <USB_GetMode>
 80066fe:	4603      	mov	r3, r0
 8006700:	2b00      	cmp	r3, #0
 8006702:	f040 848c 	bne.w	800701e <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	681b      	ldr	r3, [r3, #0]
 800670a:	4618      	mov	r0, r3
 800670c:	f006 fb98 	bl	800ce40 <USB_ReadInterrupts>
 8006710:	4603      	mov	r3, r0
 8006712:	2b00      	cmp	r3, #0
 8006714:	f000 8482 	beq.w	800701c <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8006718:	69fb      	ldr	r3, [r7, #28]
 800671a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800671e:	689b      	ldr	r3, [r3, #8]
 8006720:	0a1b      	lsrs	r3, r3, #8
 8006722:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	4618      	mov	r0, r3
 8006732:	f006 fb85 	bl	800ce40 <USB_ReadInterrupts>
 8006736:	4603      	mov	r3, r0
 8006738:	f003 0302 	and.w	r3, r3, #2
 800673c:	2b02      	cmp	r3, #2
 800673e:	d107      	bne.n	8006750 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	695a      	ldr	r2, [r3, #20]
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f002 0202 	and.w	r2, r2, #2
 800674e:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	4618      	mov	r0, r3
 8006756:	f006 fb73 	bl	800ce40 <USB_ReadInterrupts>
 800675a:	4603      	mov	r3, r0
 800675c:	f003 0310 	and.w	r3, r3, #16
 8006760:	2b10      	cmp	r3, #16
 8006762:	d161      	bne.n	8006828 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	699a      	ldr	r2, [r3, #24]
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	f022 0210 	bic.w	r2, r2, #16
 8006772:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8006774:	6a3b      	ldr	r3, [r7, #32]
 8006776:	6a1b      	ldr	r3, [r3, #32]
 8006778:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800677a:	69bb      	ldr	r3, [r7, #24]
 800677c:	f003 020f 	and.w	r2, r3, #15
 8006780:	4613      	mov	r3, r2
 8006782:	00db      	lsls	r3, r3, #3
 8006784:	4413      	add	r3, r2
 8006786:	009b      	lsls	r3, r3, #2
 8006788:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800678c:	687a      	ldr	r2, [r7, #4]
 800678e:	4413      	add	r3, r2
 8006790:	3304      	adds	r3, #4
 8006792:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8006794:	69bb      	ldr	r3, [r7, #24]
 8006796:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800679a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800679e:	d124      	bne.n	80067ea <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80067a0:	69ba      	ldr	r2, [r7, #24]
 80067a2:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 80067a6:	4013      	ands	r3, r2
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d035      	beq.n	8006818 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80067ac:	697b      	ldr	r3, [r7, #20]
 80067ae:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80067b0:	69bb      	ldr	r3, [r7, #24]
 80067b2:	091b      	lsrs	r3, r3, #4
 80067b4:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80067b6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80067ba:	b29b      	uxth	r3, r3
 80067bc:	461a      	mov	r2, r3
 80067be:	6a38      	ldr	r0, [r7, #32]
 80067c0:	f006 f9aa 	bl	800cb18 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80067c4:	697b      	ldr	r3, [r7, #20]
 80067c6:	68da      	ldr	r2, [r3, #12]
 80067c8:	69bb      	ldr	r3, [r7, #24]
 80067ca:	091b      	lsrs	r3, r3, #4
 80067cc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80067d0:	441a      	add	r2, r3
 80067d2:	697b      	ldr	r3, [r7, #20]
 80067d4:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80067d6:	697b      	ldr	r3, [r7, #20]
 80067d8:	695a      	ldr	r2, [r3, #20]
 80067da:	69bb      	ldr	r3, [r7, #24]
 80067dc:	091b      	lsrs	r3, r3, #4
 80067de:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80067e2:	441a      	add	r2, r3
 80067e4:	697b      	ldr	r3, [r7, #20]
 80067e6:	615a      	str	r2, [r3, #20]
 80067e8:	e016      	b.n	8006818 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80067ea:	69bb      	ldr	r3, [r7, #24]
 80067ec:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 80067f0:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 80067f4:	d110      	bne.n	8006818 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80067fc:	2208      	movs	r2, #8
 80067fe:	4619      	mov	r1, r3
 8006800:	6a38      	ldr	r0, [r7, #32]
 8006802:	f006 f989 	bl	800cb18 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8006806:	697b      	ldr	r3, [r7, #20]
 8006808:	695a      	ldr	r2, [r3, #20]
 800680a:	69bb      	ldr	r3, [r7, #24]
 800680c:	091b      	lsrs	r3, r3, #4
 800680e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006812:	441a      	add	r2, r3
 8006814:	697b      	ldr	r3, [r7, #20]
 8006816:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	681b      	ldr	r3, [r3, #0]
 800681c:	699a      	ldr	r2, [r3, #24]
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f042 0210 	orr.w	r2, r2, #16
 8006826:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	681b      	ldr	r3, [r3, #0]
 800682c:	4618      	mov	r0, r3
 800682e:	f006 fb07 	bl	800ce40 <USB_ReadInterrupts>
 8006832:	4603      	mov	r3, r0
 8006834:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006838:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 800683c:	f040 80a7 	bne.w	800698e <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8006840:	2300      	movs	r3, #0
 8006842:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	4618      	mov	r0, r3
 800684a:	f006 fb0c 	bl	800ce66 <USB_ReadDevAllOutEpInterrupt>
 800684e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8006850:	e099      	b.n	8006986 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8006852:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006854:	f003 0301 	and.w	r3, r3, #1
 8006858:	2b00      	cmp	r3, #0
 800685a:	f000 808e 	beq.w	800697a <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006864:	b2d2      	uxtb	r2, r2
 8006866:	4611      	mov	r1, r2
 8006868:	4618      	mov	r0, r3
 800686a:	f006 fb30 	bl	800cece <USB_ReadDevOutEPInterrupt>
 800686e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8006870:	693b      	ldr	r3, [r7, #16]
 8006872:	f003 0301 	and.w	r3, r3, #1
 8006876:	2b00      	cmp	r3, #0
 8006878:	d00c      	beq.n	8006894 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800687a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800687c:	015a      	lsls	r2, r3, #5
 800687e:	69fb      	ldr	r3, [r7, #28]
 8006880:	4413      	add	r3, r2
 8006882:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006886:	461a      	mov	r2, r3
 8006888:	2301      	movs	r3, #1
 800688a:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 800688c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800688e:	6878      	ldr	r0, [r7, #4]
 8006890:	f000 fea4 	bl	80075dc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8006894:	693b      	ldr	r3, [r7, #16]
 8006896:	f003 0308 	and.w	r3, r3, #8
 800689a:	2b00      	cmp	r3, #0
 800689c:	d00c      	beq.n	80068b8 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800689e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068a0:	015a      	lsls	r2, r3, #5
 80068a2:	69fb      	ldr	r3, [r7, #28]
 80068a4:	4413      	add	r3, r2
 80068a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80068aa:	461a      	mov	r2, r3
 80068ac:	2308      	movs	r3, #8
 80068ae:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80068b0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80068b2:	6878      	ldr	r0, [r7, #4]
 80068b4:	f000 ff7a 	bl	80077ac <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80068b8:	693b      	ldr	r3, [r7, #16]
 80068ba:	f003 0310 	and.w	r3, r3, #16
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d008      	beq.n	80068d4 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80068c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80068c4:	015a      	lsls	r2, r3, #5
 80068c6:	69fb      	ldr	r3, [r7, #28]
 80068c8:	4413      	add	r3, r2
 80068ca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80068ce:	461a      	mov	r2, r3
 80068d0:	2310      	movs	r3, #16
 80068d2:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80068d4:	693b      	ldr	r3, [r7, #16]
 80068d6:	f003 0302 	and.w	r3, r3, #2
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d030      	beq.n	8006940 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80068de:	6a3b      	ldr	r3, [r7, #32]
 80068e0:	695b      	ldr	r3, [r3, #20]
 80068e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80068e6:	2b80      	cmp	r3, #128	@ 0x80
 80068e8:	d109      	bne.n	80068fe <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80068ea:	69fb      	ldr	r3, [r7, #28]
 80068ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80068f0:	685b      	ldr	r3, [r3, #4]
 80068f2:	69fa      	ldr	r2, [r7, #28]
 80068f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80068f8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80068fc:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80068fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006900:	4613      	mov	r3, r2
 8006902:	00db      	lsls	r3, r3, #3
 8006904:	4413      	add	r3, r2
 8006906:	009b      	lsls	r3, r3, #2
 8006908:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800690c:	687a      	ldr	r2, [r7, #4]
 800690e:	4413      	add	r3, r2
 8006910:	3304      	adds	r3, #4
 8006912:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8006914:	697b      	ldr	r3, [r7, #20]
 8006916:	78db      	ldrb	r3, [r3, #3]
 8006918:	2b01      	cmp	r3, #1
 800691a:	d108      	bne.n	800692e <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800691c:	697b      	ldr	r3, [r7, #20]
 800691e:	2200      	movs	r2, #0
 8006920:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8006922:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006924:	b2db      	uxtb	r3, r3
 8006926:	4619      	mov	r1, r3
 8006928:	6878      	ldr	r0, [r7, #4]
 800692a:	f008 ff43 	bl	800f7b4 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800692e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006930:	015a      	lsls	r2, r3, #5
 8006932:	69fb      	ldr	r3, [r7, #28]
 8006934:	4413      	add	r3, r2
 8006936:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800693a:	461a      	mov	r2, r3
 800693c:	2302      	movs	r3, #2
 800693e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8006940:	693b      	ldr	r3, [r7, #16]
 8006942:	f003 0320 	and.w	r3, r3, #32
 8006946:	2b00      	cmp	r3, #0
 8006948:	d008      	beq.n	800695c <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800694a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800694c:	015a      	lsls	r2, r3, #5
 800694e:	69fb      	ldr	r3, [r7, #28]
 8006950:	4413      	add	r3, r2
 8006952:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006956:	461a      	mov	r2, r3
 8006958:	2320      	movs	r3, #32
 800695a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 800695c:	693b      	ldr	r3, [r7, #16]
 800695e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006962:	2b00      	cmp	r3, #0
 8006964:	d009      	beq.n	800697a <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8006966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006968:	015a      	lsls	r2, r3, #5
 800696a:	69fb      	ldr	r3, [r7, #28]
 800696c:	4413      	add	r3, r2
 800696e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006972:	461a      	mov	r2, r3
 8006974:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8006978:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800697a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800697c:	3301      	adds	r3, #1
 800697e:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8006980:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006982:	085b      	lsrs	r3, r3, #1
 8006984:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8006986:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006988:	2b00      	cmp	r3, #0
 800698a:	f47f af62 	bne.w	8006852 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	681b      	ldr	r3, [r3, #0]
 8006992:	4618      	mov	r0, r3
 8006994:	f006 fa54 	bl	800ce40 <USB_ReadInterrupts>
 8006998:	4603      	mov	r3, r0
 800699a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800699e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80069a2:	f040 80db 	bne.w	8006b5c <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	4618      	mov	r0, r3
 80069ac:	f006 fa75 	bl	800ce9a <USB_ReadDevAllInEpInterrupt>
 80069b0:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 80069b2:	2300      	movs	r3, #0
 80069b4:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 80069b6:	e0cd      	b.n	8006b54 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80069b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80069ba:	f003 0301 	and.w	r3, r3, #1
 80069be:	2b00      	cmp	r3, #0
 80069c0:	f000 80c2 	beq.w	8006b48 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80069ca:	b2d2      	uxtb	r2, r2
 80069cc:	4611      	mov	r1, r2
 80069ce:	4618      	mov	r0, r3
 80069d0:	f006 fa9b 	bl	800cf0a <USB_ReadDevInEPInterrupt>
 80069d4:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80069d6:	693b      	ldr	r3, [r7, #16]
 80069d8:	f003 0301 	and.w	r3, r3, #1
 80069dc:	2b00      	cmp	r3, #0
 80069de:	d057      	beq.n	8006a90 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80069e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80069e2:	f003 030f 	and.w	r3, r3, #15
 80069e6:	2201      	movs	r2, #1
 80069e8:	fa02 f303 	lsl.w	r3, r2, r3
 80069ec:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80069ee:	69fb      	ldr	r3, [r7, #28]
 80069f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80069f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	43db      	mvns	r3, r3
 80069fa:	69f9      	ldr	r1, [r7, #28]
 80069fc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006a00:	4013      	ands	r3, r2
 8006a02:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8006a04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a06:	015a      	lsls	r2, r3, #5
 8006a08:	69fb      	ldr	r3, [r7, #28]
 8006a0a:	4413      	add	r3, r2
 8006a0c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006a10:	461a      	mov	r2, r3
 8006a12:	2301      	movs	r3, #1
 8006a14:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	799b      	ldrb	r3, [r3, #6]
 8006a1a:	2b01      	cmp	r3, #1
 8006a1c:	d132      	bne.n	8006a84 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8006a1e:	6879      	ldr	r1, [r7, #4]
 8006a20:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a22:	4613      	mov	r3, r2
 8006a24:	00db      	lsls	r3, r3, #3
 8006a26:	4413      	add	r3, r2
 8006a28:	009b      	lsls	r3, r3, #2
 8006a2a:	440b      	add	r3, r1
 8006a2c:	3320      	adds	r3, #32
 8006a2e:	6819      	ldr	r1, [r3, #0]
 8006a30:	6878      	ldr	r0, [r7, #4]
 8006a32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a34:	4613      	mov	r3, r2
 8006a36:	00db      	lsls	r3, r3, #3
 8006a38:	4413      	add	r3, r2
 8006a3a:	009b      	lsls	r3, r3, #2
 8006a3c:	4403      	add	r3, r0
 8006a3e:	331c      	adds	r3, #28
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	4419      	add	r1, r3
 8006a44:	6878      	ldr	r0, [r7, #4]
 8006a46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a48:	4613      	mov	r3, r2
 8006a4a:	00db      	lsls	r3, r3, #3
 8006a4c:	4413      	add	r3, r2
 8006a4e:	009b      	lsls	r3, r3, #2
 8006a50:	4403      	add	r3, r0
 8006a52:	3320      	adds	r3, #32
 8006a54:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8006a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d113      	bne.n	8006a84 <HAL_PCD_IRQHandler+0x3a2>
 8006a5c:	6879      	ldr	r1, [r7, #4]
 8006a5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006a60:	4613      	mov	r3, r2
 8006a62:	00db      	lsls	r3, r3, #3
 8006a64:	4413      	add	r3, r2
 8006a66:	009b      	lsls	r3, r3, #2
 8006a68:	440b      	add	r3, r1
 8006a6a:	3324      	adds	r3, #36	@ 0x24
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	2b00      	cmp	r3, #0
 8006a70:	d108      	bne.n	8006a84 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006a72:	687b      	ldr	r3, [r7, #4]
 8006a74:	6818      	ldr	r0, [r3, #0]
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006a7c:	461a      	mov	r2, r3
 8006a7e:	2101      	movs	r1, #1
 8006a80:	f006 faa2 	bl	800cfc8 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8006a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a86:	b2db      	uxtb	r3, r3
 8006a88:	4619      	mov	r1, r3
 8006a8a:	6878      	ldr	r0, [r7, #4]
 8006a8c:	f008 fe0d 	bl	800f6aa <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8006a90:	693b      	ldr	r3, [r7, #16]
 8006a92:	f003 0308 	and.w	r3, r3, #8
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d008      	beq.n	8006aac <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8006a9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a9c:	015a      	lsls	r2, r3, #5
 8006a9e:	69fb      	ldr	r3, [r7, #28]
 8006aa0:	4413      	add	r3, r2
 8006aa2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006aa6:	461a      	mov	r2, r3
 8006aa8:	2308      	movs	r3, #8
 8006aaa:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8006aac:	693b      	ldr	r3, [r7, #16]
 8006aae:	f003 0310 	and.w	r3, r3, #16
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d008      	beq.n	8006ac8 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8006ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ab8:	015a      	lsls	r2, r3, #5
 8006aba:	69fb      	ldr	r3, [r7, #28]
 8006abc:	4413      	add	r3, r2
 8006abe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ac2:	461a      	mov	r2, r3
 8006ac4:	2310      	movs	r3, #16
 8006ac6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8006ac8:	693b      	ldr	r3, [r7, #16]
 8006aca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d008      	beq.n	8006ae4 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8006ad2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ad4:	015a      	lsls	r2, r3, #5
 8006ad6:	69fb      	ldr	r3, [r7, #28]
 8006ad8:	4413      	add	r3, r2
 8006ada:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006ade:	461a      	mov	r2, r3
 8006ae0:	2340      	movs	r3, #64	@ 0x40
 8006ae2:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8006ae4:	693b      	ldr	r3, [r7, #16]
 8006ae6:	f003 0302 	and.w	r3, r3, #2
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d023      	beq.n	8006b36 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8006aee:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006af0:	6a38      	ldr	r0, [r7, #32]
 8006af2:	f005 fa89 	bl	800c008 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8006af6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006af8:	4613      	mov	r3, r2
 8006afa:	00db      	lsls	r3, r3, #3
 8006afc:	4413      	add	r3, r2
 8006afe:	009b      	lsls	r3, r3, #2
 8006b00:	3310      	adds	r3, #16
 8006b02:	687a      	ldr	r2, [r7, #4]
 8006b04:	4413      	add	r3, r2
 8006b06:	3304      	adds	r3, #4
 8006b08:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8006b0a:	697b      	ldr	r3, [r7, #20]
 8006b0c:	78db      	ldrb	r3, [r3, #3]
 8006b0e:	2b01      	cmp	r3, #1
 8006b10:	d108      	bne.n	8006b24 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8006b12:	697b      	ldr	r3, [r7, #20]
 8006b14:	2200      	movs	r2, #0
 8006b16:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8006b18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b1a:	b2db      	uxtb	r3, r3
 8006b1c:	4619      	mov	r1, r3
 8006b1e:	6878      	ldr	r0, [r7, #4]
 8006b20:	f008 fe5a 	bl	800f7d8 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8006b24:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b26:	015a      	lsls	r2, r3, #5
 8006b28:	69fb      	ldr	r3, [r7, #28]
 8006b2a:	4413      	add	r3, r2
 8006b2c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006b30:	461a      	mov	r2, r3
 8006b32:	2302      	movs	r3, #2
 8006b34:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8006b36:	693b      	ldr	r3, [r7, #16]
 8006b38:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b3c:	2b00      	cmp	r3, #0
 8006b3e:	d003      	beq.n	8006b48 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8006b40:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006b42:	6878      	ldr	r0, [r7, #4]
 8006b44:	f000 fcbd 	bl	80074c2 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8006b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006b4a:	3301      	adds	r3, #1
 8006b4c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8006b4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b50:	085b      	lsrs	r3, r3, #1
 8006b52:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8006b54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006b56:	2b00      	cmp	r3, #0
 8006b58:	f47f af2e 	bne.w	80069b8 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	4618      	mov	r0, r3
 8006b62:	f006 f96d 	bl	800ce40 <USB_ReadInterrupts>
 8006b66:	4603      	mov	r3, r0
 8006b68:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006b6c:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006b70:	d122      	bne.n	8006bb8 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006b72:	69fb      	ldr	r3, [r7, #28]
 8006b74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006b78:	685b      	ldr	r3, [r3, #4]
 8006b7a:	69fa      	ldr	r2, [r7, #28]
 8006b7c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006b80:	f023 0301 	bic.w	r3, r3, #1
 8006b84:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8006b8c:	2b01      	cmp	r3, #1
 8006b8e:	d108      	bne.n	8006ba2 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2200      	movs	r2, #0
 8006b94:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8006b98:	2100      	movs	r1, #0
 8006b9a:	6878      	ldr	r0, [r7, #4]
 8006b9c:	f000 fea4 	bl	80078e8 <HAL_PCDEx_LPM_Callback>
 8006ba0:	e002      	b.n	8006ba8 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8006ba2:	6878      	ldr	r0, [r7, #4]
 8006ba4:	f008 fdf8 	bl	800f798 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	695a      	ldr	r2, [r3, #20]
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	681b      	ldr	r3, [r3, #0]
 8006bb2:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8006bb6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	f006 f93f 	bl	800ce40 <USB_ReadInterrupts>
 8006bc2:	4603      	mov	r3, r0
 8006bc4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006bc8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006bcc:	d112      	bne.n	8006bf4 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8006bce:	69fb      	ldr	r3, [r7, #28]
 8006bd0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006bd4:	689b      	ldr	r3, [r3, #8]
 8006bd6:	f003 0301 	and.w	r3, r3, #1
 8006bda:	2b01      	cmp	r3, #1
 8006bdc:	d102      	bne.n	8006be4 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8006bde:	6878      	ldr	r0, [r7, #4]
 8006be0:	f008 fdb4 	bl	800f74c <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	695a      	ldr	r2, [r3, #20]
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
 8006bee:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8006bf2:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	f006 f921 	bl	800ce40 <USB_ReadInterrupts>
 8006bfe:	4603      	mov	r3, r0
 8006c00:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006c04:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006c08:	f040 80b7 	bne.w	8006d7a <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8006c0c:	69fb      	ldr	r3, [r7, #28]
 8006c0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006c12:	685b      	ldr	r3, [r3, #4]
 8006c14:	69fa      	ldr	r2, [r7, #28]
 8006c16:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006c1a:	f023 0301 	bic.w	r3, r3, #1
 8006c1e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	2110      	movs	r1, #16
 8006c26:	4618      	mov	r0, r3
 8006c28:	f005 f9ee 	bl	800c008 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006c2c:	2300      	movs	r3, #0
 8006c2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006c30:	e046      	b.n	8006cc0 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8006c32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c34:	015a      	lsls	r2, r3, #5
 8006c36:	69fb      	ldr	r3, [r7, #28]
 8006c38:	4413      	add	r3, r2
 8006c3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c3e:	461a      	mov	r2, r3
 8006c40:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006c44:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8006c46:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c48:	015a      	lsls	r2, r3, #5
 8006c4a:	69fb      	ldr	r3, [r7, #28]
 8006c4c:	4413      	add	r3, r2
 8006c4e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c56:	0151      	lsls	r1, r2, #5
 8006c58:	69fa      	ldr	r2, [r7, #28]
 8006c5a:	440a      	add	r2, r1
 8006c5c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006c60:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006c64:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8006c66:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c68:	015a      	lsls	r2, r3, #5
 8006c6a:	69fb      	ldr	r3, [r7, #28]
 8006c6c:	4413      	add	r3, r2
 8006c6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c72:	461a      	mov	r2, r3
 8006c74:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006c78:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8006c7a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c7c:	015a      	lsls	r2, r3, #5
 8006c7e:	69fb      	ldr	r3, [r7, #28]
 8006c80:	4413      	add	r3, r2
 8006c82:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006c86:	681b      	ldr	r3, [r3, #0]
 8006c88:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006c8a:	0151      	lsls	r1, r2, #5
 8006c8c:	69fa      	ldr	r2, [r7, #28]
 8006c8e:	440a      	add	r2, r1
 8006c90:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006c94:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006c98:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8006c9a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c9c:	015a      	lsls	r2, r3, #5
 8006c9e:	69fb      	ldr	r3, [r7, #28]
 8006ca0:	4413      	add	r3, r2
 8006ca2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006caa:	0151      	lsls	r1, r2, #5
 8006cac:	69fa      	ldr	r2, [r7, #28]
 8006cae:	440a      	add	r2, r1
 8006cb0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006cb4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8006cb8:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006cba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cbc:	3301      	adds	r3, #1
 8006cbe:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	791b      	ldrb	r3, [r3, #4]
 8006cc4:	461a      	mov	r2, r3
 8006cc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006cc8:	4293      	cmp	r3, r2
 8006cca:	d3b2      	bcc.n	8006c32 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8006ccc:	69fb      	ldr	r3, [r7, #28]
 8006cce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006cd2:	69db      	ldr	r3, [r3, #28]
 8006cd4:	69fa      	ldr	r2, [r7, #28]
 8006cd6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006cda:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8006cde:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	7bdb      	ldrb	r3, [r3, #15]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d016      	beq.n	8006d16 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8006ce8:	69fb      	ldr	r3, [r7, #28]
 8006cea:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006cee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006cf2:	69fa      	ldr	r2, [r7, #28]
 8006cf4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006cf8:	f043 030b 	orr.w	r3, r3, #11
 8006cfc:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8006d00:	69fb      	ldr	r3, [r7, #28]
 8006d02:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d06:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d08:	69fa      	ldr	r2, [r7, #28]
 8006d0a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006d0e:	f043 030b 	orr.w	r3, r3, #11
 8006d12:	6453      	str	r3, [r2, #68]	@ 0x44
 8006d14:	e015      	b.n	8006d42 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8006d16:	69fb      	ldr	r3, [r7, #28]
 8006d18:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d1c:	695b      	ldr	r3, [r3, #20]
 8006d1e:	69fa      	ldr	r2, [r7, #28]
 8006d20:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006d24:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8006d28:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8006d2c:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8006d2e:	69fb      	ldr	r3, [r7, #28]
 8006d30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d34:	691b      	ldr	r3, [r3, #16]
 8006d36:	69fa      	ldr	r2, [r7, #28]
 8006d38:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006d3c:	f043 030b 	orr.w	r3, r3, #11
 8006d40:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8006d42:	69fb      	ldr	r3, [r7, #28]
 8006d44:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006d48:	681b      	ldr	r3, [r3, #0]
 8006d4a:	69fa      	ldr	r2, [r7, #28]
 8006d4c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006d50:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8006d54:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	6818      	ldr	r0, [r3, #0]
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8006d64:	461a      	mov	r2, r3
 8006d66:	f006 f92f 	bl	800cfc8 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	695a      	ldr	r2, [r3, #20]
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8006d78:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	4618      	mov	r0, r3
 8006d80:	f006 f85e 	bl	800ce40 <USB_ReadInterrupts>
 8006d84:	4603      	mov	r3, r0
 8006d86:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006d8a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006d8e:	d123      	bne.n	8006dd8 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	4618      	mov	r0, r3
 8006d96:	f006 f8f4 	bl	800cf82 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	4618      	mov	r0, r3
 8006da0:	f005 f9ab 	bl	800c0fa <USB_GetDevSpeed>
 8006da4:	4603      	mov	r3, r0
 8006da6:	461a      	mov	r2, r3
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681c      	ldr	r4, [r3, #0]
 8006db0:	f001 fa0a 	bl	80081c8 <HAL_RCC_GetHCLKFreq>
 8006db4:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8006dba:	461a      	mov	r2, r3
 8006dbc:	4620      	mov	r0, r4
 8006dbe:	f004 feaf 	bl	800bb20 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8006dc2:	6878      	ldr	r0, [r7, #4]
 8006dc4:	f008 fc99 	bl	800f6fa <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	695a      	ldr	r2, [r3, #20]
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8006dd6:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	4618      	mov	r0, r3
 8006dde:	f006 f82f 	bl	800ce40 <USB_ReadInterrupts>
 8006de2:	4603      	mov	r3, r0
 8006de4:	f003 0308 	and.w	r3, r3, #8
 8006de8:	2b08      	cmp	r3, #8
 8006dea:	d10a      	bne.n	8006e02 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8006dec:	6878      	ldr	r0, [r7, #4]
 8006dee:	f008 fc76 	bl	800f6de <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	695a      	ldr	r2, [r3, #20]
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	f002 0208 	and.w	r2, r2, #8
 8006e00:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	4618      	mov	r0, r3
 8006e08:	f006 f81a 	bl	800ce40 <USB_ReadInterrupts>
 8006e0c:	4603      	mov	r3, r0
 8006e0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e12:	2b80      	cmp	r3, #128	@ 0x80
 8006e14:	d123      	bne.n	8006e5e <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8006e16:	6a3b      	ldr	r3, [r7, #32]
 8006e18:	699b      	ldr	r3, [r3, #24]
 8006e1a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006e1e:	6a3b      	ldr	r3, [r7, #32]
 8006e20:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006e22:	2301      	movs	r3, #1
 8006e24:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e26:	e014      	b.n	8006e52 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8006e28:	6879      	ldr	r1, [r7, #4]
 8006e2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e2c:	4613      	mov	r3, r2
 8006e2e:	00db      	lsls	r3, r3, #3
 8006e30:	4413      	add	r3, r2
 8006e32:	009b      	lsls	r3, r3, #2
 8006e34:	440b      	add	r3, r1
 8006e36:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8006e3a:	781b      	ldrb	r3, [r3, #0]
 8006e3c:	2b01      	cmp	r3, #1
 8006e3e:	d105      	bne.n	8006e4c <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8006e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e42:	b2db      	uxtb	r3, r3
 8006e44:	4619      	mov	r1, r3
 8006e46:	6878      	ldr	r0, [r7, #4]
 8006e48:	f000 fb0a 	bl	8007460 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006e4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e4e:	3301      	adds	r3, #1
 8006e50:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	791b      	ldrb	r3, [r3, #4]
 8006e56:	461a      	mov	r2, r3
 8006e58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e5a:	4293      	cmp	r3, r2
 8006e5c:	d3e4      	bcc.n	8006e28 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	681b      	ldr	r3, [r3, #0]
 8006e62:	4618      	mov	r0, r3
 8006e64:	f005 ffec 	bl	800ce40 <USB_ReadInterrupts>
 8006e68:	4603      	mov	r3, r0
 8006e6a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006e6e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006e72:	d13c      	bne.n	8006eee <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006e74:	2301      	movs	r3, #1
 8006e76:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e78:	e02b      	b.n	8006ed2 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8006e7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e7c:	015a      	lsls	r2, r3, #5
 8006e7e:	69fb      	ldr	r3, [r7, #28]
 8006e80:	4413      	add	r3, r2
 8006e82:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8006e8a:	6879      	ldr	r1, [r7, #4]
 8006e8c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e8e:	4613      	mov	r3, r2
 8006e90:	00db      	lsls	r3, r3, #3
 8006e92:	4413      	add	r3, r2
 8006e94:	009b      	lsls	r3, r3, #2
 8006e96:	440b      	add	r3, r1
 8006e98:	3318      	adds	r3, #24
 8006e9a:	781b      	ldrb	r3, [r3, #0]
 8006e9c:	2b01      	cmp	r3, #1
 8006e9e:	d115      	bne.n	8006ecc <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8006ea0:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	da12      	bge.n	8006ecc <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8006ea6:	6879      	ldr	r1, [r7, #4]
 8006ea8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006eaa:	4613      	mov	r3, r2
 8006eac:	00db      	lsls	r3, r3, #3
 8006eae:	4413      	add	r3, r2
 8006eb0:	009b      	lsls	r3, r3, #2
 8006eb2:	440b      	add	r3, r1
 8006eb4:	3317      	adds	r3, #23
 8006eb6:	2201      	movs	r2, #1
 8006eb8:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8006eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ebc:	b2db      	uxtb	r3, r3
 8006ebe:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8006ec2:	b2db      	uxtb	r3, r3
 8006ec4:	4619      	mov	r1, r3
 8006ec6:	6878      	ldr	r0, [r7, #4]
 8006ec8:	f000 faca 	bl	8007460 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006ecc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ece:	3301      	adds	r3, #1
 8006ed0:	627b      	str	r3, [r7, #36]	@ 0x24
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	791b      	ldrb	r3, [r3, #4]
 8006ed6:	461a      	mov	r2, r3
 8006ed8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eda:	4293      	cmp	r3, r2
 8006edc:	d3cd      	bcc.n	8006e7a <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	681b      	ldr	r3, [r3, #0]
 8006ee2:	695a      	ldr	r2, [r3, #20]
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8006eec:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	681b      	ldr	r3, [r3, #0]
 8006ef2:	4618      	mov	r0, r3
 8006ef4:	f005 ffa4 	bl	800ce40 <USB_ReadInterrupts>
 8006ef8:	4603      	mov	r3, r0
 8006efa:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006efe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006f02:	d156      	bne.n	8006fb2 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006f04:	2301      	movs	r3, #1
 8006f06:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f08:	e045      	b.n	8006f96 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8006f0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f0c:	015a      	lsls	r2, r3, #5
 8006f0e:	69fb      	ldr	r3, [r7, #28]
 8006f10:	4413      	add	r3, r2
 8006f12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8006f1a:	6879      	ldr	r1, [r7, #4]
 8006f1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f1e:	4613      	mov	r3, r2
 8006f20:	00db      	lsls	r3, r3, #3
 8006f22:	4413      	add	r3, r2
 8006f24:	009b      	lsls	r3, r3, #2
 8006f26:	440b      	add	r3, r1
 8006f28:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8006f2c:	781b      	ldrb	r3, [r3, #0]
 8006f2e:	2b01      	cmp	r3, #1
 8006f30:	d12e      	bne.n	8006f90 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8006f32:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	da2b      	bge.n	8006f90 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8006f38:	69bb      	ldr	r3, [r7, #24]
 8006f3a:	0c1a      	lsrs	r2, r3, #16
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8006f42:	4053      	eors	r3, r2
 8006f44:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d121      	bne.n	8006f90 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8006f4c:	6879      	ldr	r1, [r7, #4]
 8006f4e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f50:	4613      	mov	r3, r2
 8006f52:	00db      	lsls	r3, r3, #3
 8006f54:	4413      	add	r3, r2
 8006f56:	009b      	lsls	r3, r3, #2
 8006f58:	440b      	add	r3, r1
 8006f5a:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8006f5e:	2201      	movs	r2, #1
 8006f60:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8006f62:	6a3b      	ldr	r3, [r7, #32]
 8006f64:	699b      	ldr	r3, [r3, #24]
 8006f66:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8006f6a:	6a3b      	ldr	r3, [r7, #32]
 8006f6c:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8006f6e:	6a3b      	ldr	r3, [r7, #32]
 8006f70:	695b      	ldr	r3, [r3, #20]
 8006f72:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d10a      	bne.n	8006f90 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8006f7a:	69fb      	ldr	r3, [r7, #28]
 8006f7c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006f80:	685b      	ldr	r3, [r3, #4]
 8006f82:	69fa      	ldr	r2, [r7, #28]
 8006f84:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006f88:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006f8c:	6053      	str	r3, [r2, #4]
            break;
 8006f8e:	e008      	b.n	8006fa2 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8006f90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f92:	3301      	adds	r3, #1
 8006f94:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	791b      	ldrb	r3, [r3, #4]
 8006f9a:	461a      	mov	r2, r3
 8006f9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f9e:	4293      	cmp	r3, r2
 8006fa0:	d3b3      	bcc.n	8006f0a <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8006fa2:	687b      	ldr	r3, [r7, #4]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	695a      	ldr	r2, [r3, #20]
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	681b      	ldr	r3, [r3, #0]
 8006fac:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8006fb0:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	681b      	ldr	r3, [r3, #0]
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	f005 ff42 	bl	800ce40 <USB_ReadInterrupts>
 8006fbc:	4603      	mov	r3, r0
 8006fbe:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006fc2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006fc6:	d10a      	bne.n	8006fde <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8006fc8:	6878      	ldr	r0, [r7, #4]
 8006fca:	f008 fc17 	bl	800f7fc <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	695a      	ldr	r2, [r3, #20]
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	681b      	ldr	r3, [r3, #0]
 8006fd8:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8006fdc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	4618      	mov	r0, r3
 8006fe4:	f005 ff2c 	bl	800ce40 <USB_ReadInterrupts>
 8006fe8:	4603      	mov	r3, r0
 8006fea:	f003 0304 	and.w	r3, r3, #4
 8006fee:	2b04      	cmp	r3, #4
 8006ff0:	d115      	bne.n	800701e <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	685b      	ldr	r3, [r3, #4]
 8006ff8:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8006ffa:	69bb      	ldr	r3, [r7, #24]
 8006ffc:	f003 0304 	and.w	r3, r3, #4
 8007000:	2b00      	cmp	r3, #0
 8007002:	d002      	beq.n	800700a <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8007004:	6878      	ldr	r0, [r7, #4]
 8007006:	f008 fc07 	bl	800f818 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	6859      	ldr	r1, [r3, #4]
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	681b      	ldr	r3, [r3, #0]
 8007014:	69ba      	ldr	r2, [r7, #24]
 8007016:	430a      	orrs	r2, r1
 8007018:	605a      	str	r2, [r3, #4]
 800701a:	e000      	b.n	800701e <HAL_PCD_IRQHandler+0x93c>
      return;
 800701c:	bf00      	nop
    }
  }
}
 800701e:	3734      	adds	r7, #52	@ 0x34
 8007020:	46bd      	mov	sp, r7
 8007022:	bd90      	pop	{r4, r7, pc}

08007024 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8007024:	b580      	push	{r7, lr}
 8007026:	b082      	sub	sp, #8
 8007028:	af00      	add	r7, sp, #0
 800702a:	6078      	str	r0, [r7, #4]
 800702c:	460b      	mov	r3, r1
 800702e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8007036:	2b01      	cmp	r3, #1
 8007038:	d101      	bne.n	800703e <HAL_PCD_SetAddress+0x1a>
 800703a:	2302      	movs	r3, #2
 800703c:	e012      	b.n	8007064 <HAL_PCD_SetAddress+0x40>
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	2201      	movs	r2, #1
 8007042:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	78fa      	ldrb	r2, [r7, #3]
 800704a:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	78fa      	ldrb	r2, [r7, #3]
 8007052:	4611      	mov	r1, r2
 8007054:	4618      	mov	r0, r3
 8007056:	f005 fe8b 	bl	800cd70 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	2200      	movs	r2, #0
 800705e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8007062:	2300      	movs	r3, #0
}
 8007064:	4618      	mov	r0, r3
 8007066:	3708      	adds	r7, #8
 8007068:	46bd      	mov	sp, r7
 800706a:	bd80      	pop	{r7, pc}

0800706c <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800706c:	b580      	push	{r7, lr}
 800706e:	b084      	sub	sp, #16
 8007070:	af00      	add	r7, sp, #0
 8007072:	6078      	str	r0, [r7, #4]
 8007074:	4608      	mov	r0, r1
 8007076:	4611      	mov	r1, r2
 8007078:	461a      	mov	r2, r3
 800707a:	4603      	mov	r3, r0
 800707c:	70fb      	strb	r3, [r7, #3]
 800707e:	460b      	mov	r3, r1
 8007080:	803b      	strh	r3, [r7, #0]
 8007082:	4613      	mov	r3, r2
 8007084:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8007086:	2300      	movs	r3, #0
 8007088:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800708a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800708e:	2b00      	cmp	r3, #0
 8007090:	da0f      	bge.n	80070b2 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007092:	78fb      	ldrb	r3, [r7, #3]
 8007094:	f003 020f 	and.w	r2, r3, #15
 8007098:	4613      	mov	r3, r2
 800709a:	00db      	lsls	r3, r3, #3
 800709c:	4413      	add	r3, r2
 800709e:	009b      	lsls	r3, r3, #2
 80070a0:	3310      	adds	r3, #16
 80070a2:	687a      	ldr	r2, [r7, #4]
 80070a4:	4413      	add	r3, r2
 80070a6:	3304      	adds	r3, #4
 80070a8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	2201      	movs	r2, #1
 80070ae:	705a      	strb	r2, [r3, #1]
 80070b0:	e00f      	b.n	80070d2 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80070b2:	78fb      	ldrb	r3, [r7, #3]
 80070b4:	f003 020f 	and.w	r2, r3, #15
 80070b8:	4613      	mov	r3, r2
 80070ba:	00db      	lsls	r3, r3, #3
 80070bc:	4413      	add	r3, r2
 80070be:	009b      	lsls	r3, r3, #2
 80070c0:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80070c4:	687a      	ldr	r2, [r7, #4]
 80070c6:	4413      	add	r3, r2
 80070c8:	3304      	adds	r3, #4
 80070ca:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	2200      	movs	r2, #0
 80070d0:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80070d2:	78fb      	ldrb	r3, [r7, #3]
 80070d4:	f003 030f 	and.w	r3, r3, #15
 80070d8:	b2da      	uxtb	r2, r3
 80070da:	68fb      	ldr	r3, [r7, #12]
 80070dc:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80070de:	883b      	ldrh	r3, [r7, #0]
 80070e0:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	78ba      	ldrb	r2, [r7, #2]
 80070ec:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	785b      	ldrb	r3, [r3, #1]
 80070f2:	2b00      	cmp	r3, #0
 80070f4:	d004      	beq.n	8007100 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	781b      	ldrb	r3, [r3, #0]
 80070fa:	461a      	mov	r2, r3
 80070fc:	68fb      	ldr	r3, [r7, #12]
 80070fe:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8007100:	78bb      	ldrb	r3, [r7, #2]
 8007102:	2b02      	cmp	r3, #2
 8007104:	d102      	bne.n	800710c <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8007106:	68fb      	ldr	r3, [r7, #12]
 8007108:	2200      	movs	r2, #0
 800710a:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8007112:	2b01      	cmp	r3, #1
 8007114:	d101      	bne.n	800711a <HAL_PCD_EP_Open+0xae>
 8007116:	2302      	movs	r3, #2
 8007118:	e00e      	b.n	8007138 <HAL_PCD_EP_Open+0xcc>
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	2201      	movs	r2, #1
 800711e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	68f9      	ldr	r1, [r7, #12]
 8007128:	4618      	mov	r0, r3
 800712a:	f005 f80b 	bl	800c144 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	2200      	movs	r2, #0
 8007132:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8007136:	7afb      	ldrb	r3, [r7, #11]
}
 8007138:	4618      	mov	r0, r3
 800713a:	3710      	adds	r7, #16
 800713c:	46bd      	mov	sp, r7
 800713e:	bd80      	pop	{r7, pc}

08007140 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007140:	b580      	push	{r7, lr}
 8007142:	b084      	sub	sp, #16
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
 8007148:	460b      	mov	r3, r1
 800714a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800714c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007150:	2b00      	cmp	r3, #0
 8007152:	da0f      	bge.n	8007174 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007154:	78fb      	ldrb	r3, [r7, #3]
 8007156:	f003 020f 	and.w	r2, r3, #15
 800715a:	4613      	mov	r3, r2
 800715c:	00db      	lsls	r3, r3, #3
 800715e:	4413      	add	r3, r2
 8007160:	009b      	lsls	r3, r3, #2
 8007162:	3310      	adds	r3, #16
 8007164:	687a      	ldr	r2, [r7, #4]
 8007166:	4413      	add	r3, r2
 8007168:	3304      	adds	r3, #4
 800716a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	2201      	movs	r2, #1
 8007170:	705a      	strb	r2, [r3, #1]
 8007172:	e00f      	b.n	8007194 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007174:	78fb      	ldrb	r3, [r7, #3]
 8007176:	f003 020f 	and.w	r2, r3, #15
 800717a:	4613      	mov	r3, r2
 800717c:	00db      	lsls	r3, r3, #3
 800717e:	4413      	add	r3, r2
 8007180:	009b      	lsls	r3, r3, #2
 8007182:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007186:	687a      	ldr	r2, [r7, #4]
 8007188:	4413      	add	r3, r2
 800718a:	3304      	adds	r3, #4
 800718c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800718e:	68fb      	ldr	r3, [r7, #12]
 8007190:	2200      	movs	r2, #0
 8007192:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8007194:	78fb      	ldrb	r3, [r7, #3]
 8007196:	f003 030f 	and.w	r3, r3, #15
 800719a:	b2da      	uxtb	r2, r3
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80071a6:	2b01      	cmp	r3, #1
 80071a8:	d101      	bne.n	80071ae <HAL_PCD_EP_Close+0x6e>
 80071aa:	2302      	movs	r3, #2
 80071ac:	e00e      	b.n	80071cc <HAL_PCD_EP_Close+0x8c>
 80071ae:	687b      	ldr	r3, [r7, #4]
 80071b0:	2201      	movs	r2, #1
 80071b2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	68f9      	ldr	r1, [r7, #12]
 80071bc:	4618      	mov	r0, r3
 80071be:	f005 f849 	bl	800c254 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2200      	movs	r2, #0
 80071c6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80071ca:	2300      	movs	r3, #0
}
 80071cc:	4618      	mov	r0, r3
 80071ce:	3710      	adds	r7, #16
 80071d0:	46bd      	mov	sp, r7
 80071d2:	bd80      	pop	{r7, pc}

080071d4 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80071d4:	b580      	push	{r7, lr}
 80071d6:	b086      	sub	sp, #24
 80071d8:	af00      	add	r7, sp, #0
 80071da:	60f8      	str	r0, [r7, #12]
 80071dc:	607a      	str	r2, [r7, #4]
 80071de:	603b      	str	r3, [r7, #0]
 80071e0:	460b      	mov	r3, r1
 80071e2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80071e4:	7afb      	ldrb	r3, [r7, #11]
 80071e6:	f003 020f 	and.w	r2, r3, #15
 80071ea:	4613      	mov	r3, r2
 80071ec:	00db      	lsls	r3, r3, #3
 80071ee:	4413      	add	r3, r2
 80071f0:	009b      	lsls	r3, r3, #2
 80071f2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80071f6:	68fa      	ldr	r2, [r7, #12]
 80071f8:	4413      	add	r3, r2
 80071fa:	3304      	adds	r3, #4
 80071fc:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80071fe:	697b      	ldr	r3, [r7, #20]
 8007200:	687a      	ldr	r2, [r7, #4]
 8007202:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8007204:	697b      	ldr	r3, [r7, #20]
 8007206:	683a      	ldr	r2, [r7, #0]
 8007208:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 800720a:	697b      	ldr	r3, [r7, #20]
 800720c:	2200      	movs	r2, #0
 800720e:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8007210:	697b      	ldr	r3, [r7, #20]
 8007212:	2200      	movs	r2, #0
 8007214:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007216:	7afb      	ldrb	r3, [r7, #11]
 8007218:	f003 030f 	and.w	r3, r3, #15
 800721c:	b2da      	uxtb	r2, r3
 800721e:	697b      	ldr	r3, [r7, #20]
 8007220:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	799b      	ldrb	r3, [r3, #6]
 8007226:	2b01      	cmp	r3, #1
 8007228:	d102      	bne.n	8007230 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 800722a:	687a      	ldr	r2, [r7, #4]
 800722c:	697b      	ldr	r3, [r7, #20]
 800722e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	6818      	ldr	r0, [r3, #0]
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	799b      	ldrb	r3, [r3, #6]
 8007238:	461a      	mov	r2, r3
 800723a:	6979      	ldr	r1, [r7, #20]
 800723c:	f005 f8e6 	bl	800c40c <USB_EPStartXfer>

  return HAL_OK;
 8007240:	2300      	movs	r3, #0
}
 8007242:	4618      	mov	r0, r3
 8007244:	3718      	adds	r7, #24
 8007246:	46bd      	mov	sp, r7
 8007248:	bd80      	pop	{r7, pc}

0800724a <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 800724a:	b480      	push	{r7}
 800724c:	b083      	sub	sp, #12
 800724e:	af00      	add	r7, sp, #0
 8007250:	6078      	str	r0, [r7, #4]
 8007252:	460b      	mov	r3, r1
 8007254:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8007256:	78fb      	ldrb	r3, [r7, #3]
 8007258:	f003 020f 	and.w	r2, r3, #15
 800725c:	6879      	ldr	r1, [r7, #4]
 800725e:	4613      	mov	r3, r2
 8007260:	00db      	lsls	r3, r3, #3
 8007262:	4413      	add	r3, r2
 8007264:	009b      	lsls	r3, r3, #2
 8007266:	440b      	add	r3, r1
 8007268:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 800726c:	681b      	ldr	r3, [r3, #0]
}
 800726e:	4618      	mov	r0, r3
 8007270:	370c      	adds	r7, #12
 8007272:	46bd      	mov	sp, r7
 8007274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007278:	4770      	bx	lr

0800727a <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800727a:	b580      	push	{r7, lr}
 800727c:	b086      	sub	sp, #24
 800727e:	af00      	add	r7, sp, #0
 8007280:	60f8      	str	r0, [r7, #12]
 8007282:	607a      	str	r2, [r7, #4]
 8007284:	603b      	str	r3, [r7, #0]
 8007286:	460b      	mov	r3, r1
 8007288:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800728a:	7afb      	ldrb	r3, [r7, #11]
 800728c:	f003 020f 	and.w	r2, r3, #15
 8007290:	4613      	mov	r3, r2
 8007292:	00db      	lsls	r3, r3, #3
 8007294:	4413      	add	r3, r2
 8007296:	009b      	lsls	r3, r3, #2
 8007298:	3310      	adds	r3, #16
 800729a:	68fa      	ldr	r2, [r7, #12]
 800729c:	4413      	add	r3, r2
 800729e:	3304      	adds	r3, #4
 80072a0:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80072a2:	697b      	ldr	r3, [r7, #20]
 80072a4:	687a      	ldr	r2, [r7, #4]
 80072a6:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80072a8:	697b      	ldr	r3, [r7, #20]
 80072aa:	683a      	ldr	r2, [r7, #0]
 80072ac:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80072ae:	697b      	ldr	r3, [r7, #20]
 80072b0:	2200      	movs	r2, #0
 80072b2:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80072b4:	697b      	ldr	r3, [r7, #20]
 80072b6:	2201      	movs	r2, #1
 80072b8:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80072ba:	7afb      	ldrb	r3, [r7, #11]
 80072bc:	f003 030f 	and.w	r3, r3, #15
 80072c0:	b2da      	uxtb	r2, r3
 80072c2:	697b      	ldr	r3, [r7, #20]
 80072c4:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	799b      	ldrb	r3, [r3, #6]
 80072ca:	2b01      	cmp	r3, #1
 80072cc:	d102      	bne.n	80072d4 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80072ce:	687a      	ldr	r2, [r7, #4]
 80072d0:	697b      	ldr	r3, [r7, #20]
 80072d2:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80072d4:	68fb      	ldr	r3, [r7, #12]
 80072d6:	6818      	ldr	r0, [r3, #0]
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	799b      	ldrb	r3, [r3, #6]
 80072dc:	461a      	mov	r2, r3
 80072de:	6979      	ldr	r1, [r7, #20]
 80072e0:	f005 f894 	bl	800c40c <USB_EPStartXfer>

  return HAL_OK;
 80072e4:	2300      	movs	r3, #0
}
 80072e6:	4618      	mov	r0, r3
 80072e8:	3718      	adds	r7, #24
 80072ea:	46bd      	mov	sp, r7
 80072ec:	bd80      	pop	{r7, pc}

080072ee <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80072ee:	b580      	push	{r7, lr}
 80072f0:	b084      	sub	sp, #16
 80072f2:	af00      	add	r7, sp, #0
 80072f4:	6078      	str	r0, [r7, #4]
 80072f6:	460b      	mov	r3, r1
 80072f8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80072fa:	78fb      	ldrb	r3, [r7, #3]
 80072fc:	f003 030f 	and.w	r3, r3, #15
 8007300:	687a      	ldr	r2, [r7, #4]
 8007302:	7912      	ldrb	r2, [r2, #4]
 8007304:	4293      	cmp	r3, r2
 8007306:	d901      	bls.n	800730c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8007308:	2301      	movs	r3, #1
 800730a:	e04f      	b.n	80073ac <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800730c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007310:	2b00      	cmp	r3, #0
 8007312:	da0f      	bge.n	8007334 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007314:	78fb      	ldrb	r3, [r7, #3]
 8007316:	f003 020f 	and.w	r2, r3, #15
 800731a:	4613      	mov	r3, r2
 800731c:	00db      	lsls	r3, r3, #3
 800731e:	4413      	add	r3, r2
 8007320:	009b      	lsls	r3, r3, #2
 8007322:	3310      	adds	r3, #16
 8007324:	687a      	ldr	r2, [r7, #4]
 8007326:	4413      	add	r3, r2
 8007328:	3304      	adds	r3, #4
 800732a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	2201      	movs	r2, #1
 8007330:	705a      	strb	r2, [r3, #1]
 8007332:	e00d      	b.n	8007350 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8007334:	78fa      	ldrb	r2, [r7, #3]
 8007336:	4613      	mov	r3, r2
 8007338:	00db      	lsls	r3, r3, #3
 800733a:	4413      	add	r3, r2
 800733c:	009b      	lsls	r3, r3, #2
 800733e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8007342:	687a      	ldr	r2, [r7, #4]
 8007344:	4413      	add	r3, r2
 8007346:	3304      	adds	r3, #4
 8007348:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	2200      	movs	r2, #0
 800734e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8007350:	68fb      	ldr	r3, [r7, #12]
 8007352:	2201      	movs	r2, #1
 8007354:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007356:	78fb      	ldrb	r3, [r7, #3]
 8007358:	f003 030f 	and.w	r3, r3, #15
 800735c:	b2da      	uxtb	r2, r3
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8007368:	2b01      	cmp	r3, #1
 800736a:	d101      	bne.n	8007370 <HAL_PCD_EP_SetStall+0x82>
 800736c:	2302      	movs	r3, #2
 800736e:	e01d      	b.n	80073ac <HAL_PCD_EP_SetStall+0xbe>
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	2201      	movs	r2, #1
 8007374:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8007378:	687b      	ldr	r3, [r7, #4]
 800737a:	681b      	ldr	r3, [r3, #0]
 800737c:	68f9      	ldr	r1, [r7, #12]
 800737e:	4618      	mov	r0, r3
 8007380:	f005 fc22 	bl	800cbc8 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8007384:	78fb      	ldrb	r3, [r7, #3]
 8007386:	f003 030f 	and.w	r3, r3, #15
 800738a:	2b00      	cmp	r3, #0
 800738c:	d109      	bne.n	80073a2 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6818      	ldr	r0, [r3, #0]
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	7999      	ldrb	r1, [r3, #6]
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800739c:	461a      	mov	r2, r3
 800739e:	f005 fe13 	bl	800cfc8 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	2200      	movs	r2, #0
 80073a6:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80073aa:	2300      	movs	r3, #0
}
 80073ac:	4618      	mov	r0, r3
 80073ae:	3710      	adds	r7, #16
 80073b0:	46bd      	mov	sp, r7
 80073b2:	bd80      	pop	{r7, pc}

080073b4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80073b4:	b580      	push	{r7, lr}
 80073b6:	b084      	sub	sp, #16
 80073b8:	af00      	add	r7, sp, #0
 80073ba:	6078      	str	r0, [r7, #4]
 80073bc:	460b      	mov	r3, r1
 80073be:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80073c0:	78fb      	ldrb	r3, [r7, #3]
 80073c2:	f003 030f 	and.w	r3, r3, #15
 80073c6:	687a      	ldr	r2, [r7, #4]
 80073c8:	7912      	ldrb	r2, [r2, #4]
 80073ca:	4293      	cmp	r3, r2
 80073cc:	d901      	bls.n	80073d2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80073ce:	2301      	movs	r3, #1
 80073d0:	e042      	b.n	8007458 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80073d2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	da0f      	bge.n	80073fa <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80073da:	78fb      	ldrb	r3, [r7, #3]
 80073dc:	f003 020f 	and.w	r2, r3, #15
 80073e0:	4613      	mov	r3, r2
 80073e2:	00db      	lsls	r3, r3, #3
 80073e4:	4413      	add	r3, r2
 80073e6:	009b      	lsls	r3, r3, #2
 80073e8:	3310      	adds	r3, #16
 80073ea:	687a      	ldr	r2, [r7, #4]
 80073ec:	4413      	add	r3, r2
 80073ee:	3304      	adds	r3, #4
 80073f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	2201      	movs	r2, #1
 80073f6:	705a      	strb	r2, [r3, #1]
 80073f8:	e00f      	b.n	800741a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80073fa:	78fb      	ldrb	r3, [r7, #3]
 80073fc:	f003 020f 	and.w	r2, r3, #15
 8007400:	4613      	mov	r3, r2
 8007402:	00db      	lsls	r3, r3, #3
 8007404:	4413      	add	r3, r2
 8007406:	009b      	lsls	r3, r3, #2
 8007408:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800740c:	687a      	ldr	r2, [r7, #4]
 800740e:	4413      	add	r3, r2
 8007410:	3304      	adds	r3, #4
 8007412:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8007414:	68fb      	ldr	r3, [r7, #12]
 8007416:	2200      	movs	r2, #0
 8007418:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	2200      	movs	r2, #0
 800741e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007420:	78fb      	ldrb	r3, [r7, #3]
 8007422:	f003 030f 	and.w	r3, r3, #15
 8007426:	b2da      	uxtb	r2, r3
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8007432:	2b01      	cmp	r3, #1
 8007434:	d101      	bne.n	800743a <HAL_PCD_EP_ClrStall+0x86>
 8007436:	2302      	movs	r3, #2
 8007438:	e00e      	b.n	8007458 <HAL_PCD_EP_ClrStall+0xa4>
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	2201      	movs	r2, #1
 800743e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8007442:	687b      	ldr	r3, [r7, #4]
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	68f9      	ldr	r1, [r7, #12]
 8007448:	4618      	mov	r0, r3
 800744a:	f005 fc2b 	bl	800cca4 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	2200      	movs	r2, #0
 8007452:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8007456:	2300      	movs	r3, #0
}
 8007458:	4618      	mov	r0, r3
 800745a:	3710      	adds	r7, #16
 800745c:	46bd      	mov	sp, r7
 800745e:	bd80      	pop	{r7, pc}

08007460 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8007460:	b580      	push	{r7, lr}
 8007462:	b084      	sub	sp, #16
 8007464:	af00      	add	r7, sp, #0
 8007466:	6078      	str	r0, [r7, #4]
 8007468:	460b      	mov	r3, r1
 800746a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800746c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8007470:	2b00      	cmp	r3, #0
 8007472:	da0c      	bge.n	800748e <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007474:	78fb      	ldrb	r3, [r7, #3]
 8007476:	f003 020f 	and.w	r2, r3, #15
 800747a:	4613      	mov	r3, r2
 800747c:	00db      	lsls	r3, r3, #3
 800747e:	4413      	add	r3, r2
 8007480:	009b      	lsls	r3, r3, #2
 8007482:	3310      	adds	r3, #16
 8007484:	687a      	ldr	r2, [r7, #4]
 8007486:	4413      	add	r3, r2
 8007488:	3304      	adds	r3, #4
 800748a:	60fb      	str	r3, [r7, #12]
 800748c:	e00c      	b.n	80074a8 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800748e:	78fb      	ldrb	r3, [r7, #3]
 8007490:	f003 020f 	and.w	r2, r3, #15
 8007494:	4613      	mov	r3, r2
 8007496:	00db      	lsls	r3, r3, #3
 8007498:	4413      	add	r3, r2
 800749a:	009b      	lsls	r3, r3, #2
 800749c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80074a0:	687a      	ldr	r2, [r7, #4]
 80074a2:	4413      	add	r3, r2
 80074a4:	3304      	adds	r3, #4
 80074a6:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	68f9      	ldr	r1, [r7, #12]
 80074ae:	4618      	mov	r0, r3
 80074b0:	f005 fa4a 	bl	800c948 <USB_EPStopXfer>
 80074b4:	4603      	mov	r3, r0
 80074b6:	72fb      	strb	r3, [r7, #11]

  return ret;
 80074b8:	7afb      	ldrb	r3, [r7, #11]
}
 80074ba:	4618      	mov	r0, r3
 80074bc:	3710      	adds	r7, #16
 80074be:	46bd      	mov	sp, r7
 80074c0:	bd80      	pop	{r7, pc}

080074c2 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80074c2:	b580      	push	{r7, lr}
 80074c4:	b08a      	sub	sp, #40	@ 0x28
 80074c6:	af02      	add	r7, sp, #8
 80074c8:	6078      	str	r0, [r7, #4]
 80074ca:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074d2:	697b      	ldr	r3, [r7, #20]
 80074d4:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80074d6:	683a      	ldr	r2, [r7, #0]
 80074d8:	4613      	mov	r3, r2
 80074da:	00db      	lsls	r3, r3, #3
 80074dc:	4413      	add	r3, r2
 80074de:	009b      	lsls	r3, r3, #2
 80074e0:	3310      	adds	r3, #16
 80074e2:	687a      	ldr	r2, [r7, #4]
 80074e4:	4413      	add	r3, r2
 80074e6:	3304      	adds	r3, #4
 80074e8:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	695a      	ldr	r2, [r3, #20]
 80074ee:	68fb      	ldr	r3, [r7, #12]
 80074f0:	691b      	ldr	r3, [r3, #16]
 80074f2:	429a      	cmp	r2, r3
 80074f4:	d901      	bls.n	80074fa <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80074f6:	2301      	movs	r3, #1
 80074f8:	e06b      	b.n	80075d2 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	691a      	ldr	r2, [r3, #16]
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	695b      	ldr	r3, [r3, #20]
 8007502:	1ad3      	subs	r3, r2, r3
 8007504:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	689b      	ldr	r3, [r3, #8]
 800750a:	69fa      	ldr	r2, [r7, #28]
 800750c:	429a      	cmp	r2, r3
 800750e:	d902      	bls.n	8007516 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	689b      	ldr	r3, [r3, #8]
 8007514:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8007516:	69fb      	ldr	r3, [r7, #28]
 8007518:	3303      	adds	r3, #3
 800751a:	089b      	lsrs	r3, r3, #2
 800751c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800751e:	e02a      	b.n	8007576 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	691a      	ldr	r2, [r3, #16]
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	695b      	ldr	r3, [r3, #20]
 8007528:	1ad3      	subs	r3, r2, r3
 800752a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	689b      	ldr	r3, [r3, #8]
 8007530:	69fa      	ldr	r2, [r7, #28]
 8007532:	429a      	cmp	r2, r3
 8007534:	d902      	bls.n	800753c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	689b      	ldr	r3, [r3, #8]
 800753a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800753c:	69fb      	ldr	r3, [r7, #28]
 800753e:	3303      	adds	r3, #3
 8007540:	089b      	lsrs	r3, r3, #2
 8007542:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	68d9      	ldr	r1, [r3, #12]
 8007548:	683b      	ldr	r3, [r7, #0]
 800754a:	b2da      	uxtb	r2, r3
 800754c:	69fb      	ldr	r3, [r7, #28]
 800754e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8007554:	9300      	str	r3, [sp, #0]
 8007556:	4603      	mov	r3, r0
 8007558:	6978      	ldr	r0, [r7, #20]
 800755a:	f005 fa9f 	bl	800ca9c <USB_WritePacket>

    ep->xfer_buff  += len;
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	68da      	ldr	r2, [r3, #12]
 8007562:	69fb      	ldr	r3, [r7, #28]
 8007564:	441a      	add	r2, r3
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	695a      	ldr	r2, [r3, #20]
 800756e:	69fb      	ldr	r3, [r7, #28]
 8007570:	441a      	add	r2, r3
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007576:	683b      	ldr	r3, [r7, #0]
 8007578:	015a      	lsls	r2, r3, #5
 800757a:	693b      	ldr	r3, [r7, #16]
 800757c:	4413      	add	r3, r2
 800757e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007582:	699b      	ldr	r3, [r3, #24]
 8007584:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8007586:	69ba      	ldr	r2, [r7, #24]
 8007588:	429a      	cmp	r2, r3
 800758a:	d809      	bhi.n	80075a0 <PCD_WriteEmptyTxFifo+0xde>
 800758c:	68fb      	ldr	r3, [r7, #12]
 800758e:	695a      	ldr	r2, [r3, #20]
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8007594:	429a      	cmp	r2, r3
 8007596:	d203      	bcs.n	80075a0 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	691b      	ldr	r3, [r3, #16]
 800759c:	2b00      	cmp	r3, #0
 800759e:	d1bf      	bne.n	8007520 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80075a0:	68fb      	ldr	r3, [r7, #12]
 80075a2:	691a      	ldr	r2, [r3, #16]
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	695b      	ldr	r3, [r3, #20]
 80075a8:	429a      	cmp	r2, r3
 80075aa:	d811      	bhi.n	80075d0 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80075ac:	683b      	ldr	r3, [r7, #0]
 80075ae:	f003 030f 	and.w	r3, r3, #15
 80075b2:	2201      	movs	r2, #1
 80075b4:	fa02 f303 	lsl.w	r3, r2, r3
 80075b8:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80075ba:	693b      	ldr	r3, [r7, #16]
 80075bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80075c0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80075c2:	68bb      	ldr	r3, [r7, #8]
 80075c4:	43db      	mvns	r3, r3
 80075c6:	6939      	ldr	r1, [r7, #16]
 80075c8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80075cc:	4013      	ands	r3, r2
 80075ce:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 80075d0:	2300      	movs	r3, #0
}
 80075d2:	4618      	mov	r0, r3
 80075d4:	3720      	adds	r7, #32
 80075d6:	46bd      	mov	sp, r7
 80075d8:	bd80      	pop	{r7, pc}
	...

080075dc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80075dc:	b580      	push	{r7, lr}
 80075de:	b088      	sub	sp, #32
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
 80075e4:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80075ec:	69fb      	ldr	r3, [r7, #28]
 80075ee:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80075f0:	69fb      	ldr	r3, [r7, #28]
 80075f2:	333c      	adds	r3, #60	@ 0x3c
 80075f4:	3304      	adds	r3, #4
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80075fa:	683b      	ldr	r3, [r7, #0]
 80075fc:	015a      	lsls	r2, r3, #5
 80075fe:	69bb      	ldr	r3, [r7, #24]
 8007600:	4413      	add	r3, r2
 8007602:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007606:	689b      	ldr	r3, [r3, #8]
 8007608:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	799b      	ldrb	r3, [r3, #6]
 800760e:	2b01      	cmp	r3, #1
 8007610:	d17b      	bne.n	800770a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8007612:	693b      	ldr	r3, [r7, #16]
 8007614:	f003 0308 	and.w	r3, r3, #8
 8007618:	2b00      	cmp	r3, #0
 800761a:	d015      	beq.n	8007648 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800761c:	697b      	ldr	r3, [r7, #20]
 800761e:	4a61      	ldr	r2, [pc, #388]	@ (80077a4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8007620:	4293      	cmp	r3, r2
 8007622:	f240 80b9 	bls.w	8007798 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8007626:	693b      	ldr	r3, [r7, #16]
 8007628:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800762c:	2b00      	cmp	r3, #0
 800762e:	f000 80b3 	beq.w	8007798 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	015a      	lsls	r2, r3, #5
 8007636:	69bb      	ldr	r3, [r7, #24]
 8007638:	4413      	add	r3, r2
 800763a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800763e:	461a      	mov	r2, r3
 8007640:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007644:	6093      	str	r3, [r2, #8]
 8007646:	e0a7      	b.n	8007798 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8007648:	693b      	ldr	r3, [r7, #16]
 800764a:	f003 0320 	and.w	r3, r3, #32
 800764e:	2b00      	cmp	r3, #0
 8007650:	d009      	beq.n	8007666 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8007652:	683b      	ldr	r3, [r7, #0]
 8007654:	015a      	lsls	r2, r3, #5
 8007656:	69bb      	ldr	r3, [r7, #24]
 8007658:	4413      	add	r3, r2
 800765a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800765e:	461a      	mov	r2, r3
 8007660:	2320      	movs	r3, #32
 8007662:	6093      	str	r3, [r2, #8]
 8007664:	e098      	b.n	8007798 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8007666:	693b      	ldr	r3, [r7, #16]
 8007668:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800766c:	2b00      	cmp	r3, #0
 800766e:	f040 8093 	bne.w	8007798 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007672:	697b      	ldr	r3, [r7, #20]
 8007674:	4a4b      	ldr	r2, [pc, #300]	@ (80077a4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8007676:	4293      	cmp	r3, r2
 8007678:	d90f      	bls.n	800769a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 800767a:	693b      	ldr	r3, [r7, #16]
 800767c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8007680:	2b00      	cmp	r3, #0
 8007682:	d00a      	beq.n	800769a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8007684:	683b      	ldr	r3, [r7, #0]
 8007686:	015a      	lsls	r2, r3, #5
 8007688:	69bb      	ldr	r3, [r7, #24]
 800768a:	4413      	add	r3, r2
 800768c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007690:	461a      	mov	r2, r3
 8007692:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007696:	6093      	str	r3, [r2, #8]
 8007698:	e07e      	b.n	8007798 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800769a:	683a      	ldr	r2, [r7, #0]
 800769c:	4613      	mov	r3, r2
 800769e:	00db      	lsls	r3, r3, #3
 80076a0:	4413      	add	r3, r2
 80076a2:	009b      	lsls	r3, r3, #2
 80076a4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80076a8:	687a      	ldr	r2, [r7, #4]
 80076aa:	4413      	add	r3, r2
 80076ac:	3304      	adds	r3, #4
 80076ae:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	6a1a      	ldr	r2, [r3, #32]
 80076b4:	683b      	ldr	r3, [r7, #0]
 80076b6:	0159      	lsls	r1, r3, #5
 80076b8:	69bb      	ldr	r3, [r7, #24]
 80076ba:	440b      	add	r3, r1
 80076bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80076c0:	691b      	ldr	r3, [r3, #16]
 80076c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80076c6:	1ad2      	subs	r2, r2, r3
 80076c8:	68fb      	ldr	r3, [r7, #12]
 80076ca:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 80076cc:	683b      	ldr	r3, [r7, #0]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d114      	bne.n	80076fc <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	691b      	ldr	r3, [r3, #16]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d109      	bne.n	80076ee <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	6818      	ldr	r0, [r3, #0]
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80076e4:	461a      	mov	r2, r3
 80076e6:	2101      	movs	r1, #1
 80076e8:	f005 fc6e 	bl	800cfc8 <USB_EP0_OutStart>
 80076ec:	e006      	b.n	80076fc <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	68da      	ldr	r2, [r3, #12]
 80076f2:	68fb      	ldr	r3, [r7, #12]
 80076f4:	695b      	ldr	r3, [r3, #20]
 80076f6:	441a      	add	r2, r3
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80076fc:	683b      	ldr	r3, [r7, #0]
 80076fe:	b2db      	uxtb	r3, r3
 8007700:	4619      	mov	r1, r3
 8007702:	6878      	ldr	r0, [r7, #4]
 8007704:	f007 ffb6 	bl	800f674 <HAL_PCD_DataOutStageCallback>
 8007708:	e046      	b.n	8007798 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800770a:	697b      	ldr	r3, [r7, #20]
 800770c:	4a26      	ldr	r2, [pc, #152]	@ (80077a8 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800770e:	4293      	cmp	r3, r2
 8007710:	d124      	bne.n	800775c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8007712:	693b      	ldr	r3, [r7, #16]
 8007714:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007718:	2b00      	cmp	r3, #0
 800771a:	d00a      	beq.n	8007732 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800771c:	683b      	ldr	r3, [r7, #0]
 800771e:	015a      	lsls	r2, r3, #5
 8007720:	69bb      	ldr	r3, [r7, #24]
 8007722:	4413      	add	r3, r2
 8007724:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007728:	461a      	mov	r2, r3
 800772a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800772e:	6093      	str	r3, [r2, #8]
 8007730:	e032      	b.n	8007798 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8007732:	693b      	ldr	r3, [r7, #16]
 8007734:	f003 0320 	and.w	r3, r3, #32
 8007738:	2b00      	cmp	r3, #0
 800773a:	d008      	beq.n	800774e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	015a      	lsls	r2, r3, #5
 8007740:	69bb      	ldr	r3, [r7, #24]
 8007742:	4413      	add	r3, r2
 8007744:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007748:	461a      	mov	r2, r3
 800774a:	2320      	movs	r3, #32
 800774c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800774e:	683b      	ldr	r3, [r7, #0]
 8007750:	b2db      	uxtb	r3, r3
 8007752:	4619      	mov	r1, r3
 8007754:	6878      	ldr	r0, [r7, #4]
 8007756:	f007 ff8d 	bl	800f674 <HAL_PCD_DataOutStageCallback>
 800775a:	e01d      	b.n	8007798 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 800775c:	683b      	ldr	r3, [r7, #0]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d114      	bne.n	800778c <PCD_EP_OutXfrComplete_int+0x1b0>
 8007762:	6879      	ldr	r1, [r7, #4]
 8007764:	683a      	ldr	r2, [r7, #0]
 8007766:	4613      	mov	r3, r2
 8007768:	00db      	lsls	r3, r3, #3
 800776a:	4413      	add	r3, r2
 800776c:	009b      	lsls	r3, r3, #2
 800776e:	440b      	add	r3, r1
 8007770:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8007774:	681b      	ldr	r3, [r3, #0]
 8007776:	2b00      	cmp	r3, #0
 8007778:	d108      	bne.n	800778c <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	6818      	ldr	r0, [r3, #0]
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007784:	461a      	mov	r2, r3
 8007786:	2100      	movs	r1, #0
 8007788:	f005 fc1e 	bl	800cfc8 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800778c:	683b      	ldr	r3, [r7, #0]
 800778e:	b2db      	uxtb	r3, r3
 8007790:	4619      	mov	r1, r3
 8007792:	6878      	ldr	r0, [r7, #4]
 8007794:	f007 ff6e 	bl	800f674 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8007798:	2300      	movs	r3, #0
}
 800779a:	4618      	mov	r0, r3
 800779c:	3720      	adds	r7, #32
 800779e:	46bd      	mov	sp, r7
 80077a0:	bd80      	pop	{r7, pc}
 80077a2:	bf00      	nop
 80077a4:	4f54300a 	.word	0x4f54300a
 80077a8:	4f54310a 	.word	0x4f54310a

080077ac <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b086      	sub	sp, #24
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
 80077b4:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80077bc:	697b      	ldr	r3, [r7, #20]
 80077be:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80077c0:	697b      	ldr	r3, [r7, #20]
 80077c2:	333c      	adds	r3, #60	@ 0x3c
 80077c4:	3304      	adds	r3, #4
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80077ca:	683b      	ldr	r3, [r7, #0]
 80077cc:	015a      	lsls	r2, r3, #5
 80077ce:	693b      	ldr	r3, [r7, #16]
 80077d0:	4413      	add	r3, r2
 80077d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077d6:	689b      	ldr	r3, [r3, #8]
 80077d8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80077da:	68fb      	ldr	r3, [r7, #12]
 80077dc:	4a15      	ldr	r2, [pc, #84]	@ (8007834 <PCD_EP_OutSetupPacket_int+0x88>)
 80077de:	4293      	cmp	r3, r2
 80077e0:	d90e      	bls.n	8007800 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80077e2:	68bb      	ldr	r3, [r7, #8]
 80077e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d009      	beq.n	8007800 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80077ec:	683b      	ldr	r3, [r7, #0]
 80077ee:	015a      	lsls	r2, r3, #5
 80077f0:	693b      	ldr	r3, [r7, #16]
 80077f2:	4413      	add	r3, r2
 80077f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077f8:	461a      	mov	r2, r3
 80077fa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80077fe:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8007800:	6878      	ldr	r0, [r7, #4]
 8007802:	f007 ff25 	bl	800f650 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8007806:	68fb      	ldr	r3, [r7, #12]
 8007808:	4a0a      	ldr	r2, [pc, #40]	@ (8007834 <PCD_EP_OutSetupPacket_int+0x88>)
 800780a:	4293      	cmp	r3, r2
 800780c:	d90c      	bls.n	8007828 <PCD_EP_OutSetupPacket_int+0x7c>
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	799b      	ldrb	r3, [r3, #6]
 8007812:	2b01      	cmp	r3, #1
 8007814:	d108      	bne.n	8007828 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	6818      	ldr	r0, [r3, #0]
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8007820:	461a      	mov	r2, r3
 8007822:	2101      	movs	r1, #1
 8007824:	f005 fbd0 	bl	800cfc8 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8007828:	2300      	movs	r3, #0
}
 800782a:	4618      	mov	r0, r3
 800782c:	3718      	adds	r7, #24
 800782e:	46bd      	mov	sp, r7
 8007830:	bd80      	pop	{r7, pc}
 8007832:	bf00      	nop
 8007834:	4f54300a 	.word	0x4f54300a

08007838 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8007838:	b480      	push	{r7}
 800783a:	b085      	sub	sp, #20
 800783c:	af00      	add	r7, sp, #0
 800783e:	6078      	str	r0, [r7, #4]
 8007840:	460b      	mov	r3, r1
 8007842:	70fb      	strb	r3, [r7, #3]
 8007844:	4613      	mov	r3, r2
 8007846:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800784e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8007850:	78fb      	ldrb	r3, [r7, #3]
 8007852:	2b00      	cmp	r3, #0
 8007854:	d107      	bne.n	8007866 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8007856:	883b      	ldrh	r3, [r7, #0]
 8007858:	0419      	lsls	r1, r3, #16
 800785a:	687b      	ldr	r3, [r7, #4]
 800785c:	681b      	ldr	r3, [r3, #0]
 800785e:	68ba      	ldr	r2, [r7, #8]
 8007860:	430a      	orrs	r2, r1
 8007862:	629a      	str	r2, [r3, #40]	@ 0x28
 8007864:	e028      	b.n	80078b8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8007866:	687b      	ldr	r3, [r7, #4]
 8007868:	681b      	ldr	r3, [r3, #0]
 800786a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800786c:	0c1b      	lsrs	r3, r3, #16
 800786e:	68ba      	ldr	r2, [r7, #8]
 8007870:	4413      	add	r3, r2
 8007872:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007874:	2300      	movs	r3, #0
 8007876:	73fb      	strb	r3, [r7, #15]
 8007878:	e00d      	b.n	8007896 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681a      	ldr	r2, [r3, #0]
 800787e:	7bfb      	ldrb	r3, [r7, #15]
 8007880:	3340      	adds	r3, #64	@ 0x40
 8007882:	009b      	lsls	r3, r3, #2
 8007884:	4413      	add	r3, r2
 8007886:	685b      	ldr	r3, [r3, #4]
 8007888:	0c1b      	lsrs	r3, r3, #16
 800788a:	68ba      	ldr	r2, [r7, #8]
 800788c:	4413      	add	r3, r2
 800788e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8007890:	7bfb      	ldrb	r3, [r7, #15]
 8007892:	3301      	adds	r3, #1
 8007894:	73fb      	strb	r3, [r7, #15]
 8007896:	7bfa      	ldrb	r2, [r7, #15]
 8007898:	78fb      	ldrb	r3, [r7, #3]
 800789a:	3b01      	subs	r3, #1
 800789c:	429a      	cmp	r2, r3
 800789e:	d3ec      	bcc.n	800787a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80078a0:	883b      	ldrh	r3, [r7, #0]
 80078a2:	0418      	lsls	r0, r3, #16
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	6819      	ldr	r1, [r3, #0]
 80078a8:	78fb      	ldrb	r3, [r7, #3]
 80078aa:	3b01      	subs	r3, #1
 80078ac:	68ba      	ldr	r2, [r7, #8]
 80078ae:	4302      	orrs	r2, r0
 80078b0:	3340      	adds	r3, #64	@ 0x40
 80078b2:	009b      	lsls	r3, r3, #2
 80078b4:	440b      	add	r3, r1
 80078b6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80078b8:	2300      	movs	r3, #0
}
 80078ba:	4618      	mov	r0, r3
 80078bc:	3714      	adds	r7, #20
 80078be:	46bd      	mov	sp, r7
 80078c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078c4:	4770      	bx	lr

080078c6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80078c6:	b480      	push	{r7}
 80078c8:	b083      	sub	sp, #12
 80078ca:	af00      	add	r7, sp, #0
 80078cc:	6078      	str	r0, [r7, #4]
 80078ce:	460b      	mov	r3, r1
 80078d0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	681b      	ldr	r3, [r3, #0]
 80078d6:	887a      	ldrh	r2, [r7, #2]
 80078d8:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 80078da:	2300      	movs	r3, #0
}
 80078dc:	4618      	mov	r0, r3
 80078de:	370c      	adds	r7, #12
 80078e0:	46bd      	mov	sp, r7
 80078e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078e6:	4770      	bx	lr

080078e8 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 80078e8:	b480      	push	{r7}
 80078ea:	b083      	sub	sp, #12
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
 80078f0:	460b      	mov	r3, r1
 80078f2:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 80078f4:	bf00      	nop
 80078f6:	370c      	adds	r7, #12
 80078f8:	46bd      	mov	sp, r7
 80078fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fe:	4770      	bx	lr

08007900 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007900:	b580      	push	{r7, lr}
 8007902:	b086      	sub	sp, #24
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	2b00      	cmp	r3, #0
 800790c:	d101      	bne.n	8007912 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800790e:	2301      	movs	r3, #1
 8007910:	e267      	b.n	8007de2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	f003 0301 	and.w	r3, r3, #1
 800791a:	2b00      	cmp	r3, #0
 800791c:	d075      	beq.n	8007a0a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800791e:	4b88      	ldr	r3, [pc, #544]	@ (8007b40 <HAL_RCC_OscConfig+0x240>)
 8007920:	689b      	ldr	r3, [r3, #8]
 8007922:	f003 030c 	and.w	r3, r3, #12
 8007926:	2b04      	cmp	r3, #4
 8007928:	d00c      	beq.n	8007944 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800792a:	4b85      	ldr	r3, [pc, #532]	@ (8007b40 <HAL_RCC_OscConfig+0x240>)
 800792c:	689b      	ldr	r3, [r3, #8]
 800792e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007932:	2b08      	cmp	r3, #8
 8007934:	d112      	bne.n	800795c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007936:	4b82      	ldr	r3, [pc, #520]	@ (8007b40 <HAL_RCC_OscConfig+0x240>)
 8007938:	685b      	ldr	r3, [r3, #4]
 800793a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800793e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007942:	d10b      	bne.n	800795c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007944:	4b7e      	ldr	r3, [pc, #504]	@ (8007b40 <HAL_RCC_OscConfig+0x240>)
 8007946:	681b      	ldr	r3, [r3, #0]
 8007948:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800794c:	2b00      	cmp	r3, #0
 800794e:	d05b      	beq.n	8007a08 <HAL_RCC_OscConfig+0x108>
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	685b      	ldr	r3, [r3, #4]
 8007954:	2b00      	cmp	r3, #0
 8007956:	d157      	bne.n	8007a08 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007958:	2301      	movs	r3, #1
 800795a:	e242      	b.n	8007de2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	685b      	ldr	r3, [r3, #4]
 8007960:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007964:	d106      	bne.n	8007974 <HAL_RCC_OscConfig+0x74>
 8007966:	4b76      	ldr	r3, [pc, #472]	@ (8007b40 <HAL_RCC_OscConfig+0x240>)
 8007968:	681b      	ldr	r3, [r3, #0]
 800796a:	4a75      	ldr	r2, [pc, #468]	@ (8007b40 <HAL_RCC_OscConfig+0x240>)
 800796c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007970:	6013      	str	r3, [r2, #0]
 8007972:	e01d      	b.n	80079b0 <HAL_RCC_OscConfig+0xb0>
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	685b      	ldr	r3, [r3, #4]
 8007978:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800797c:	d10c      	bne.n	8007998 <HAL_RCC_OscConfig+0x98>
 800797e:	4b70      	ldr	r3, [pc, #448]	@ (8007b40 <HAL_RCC_OscConfig+0x240>)
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	4a6f      	ldr	r2, [pc, #444]	@ (8007b40 <HAL_RCC_OscConfig+0x240>)
 8007984:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007988:	6013      	str	r3, [r2, #0]
 800798a:	4b6d      	ldr	r3, [pc, #436]	@ (8007b40 <HAL_RCC_OscConfig+0x240>)
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	4a6c      	ldr	r2, [pc, #432]	@ (8007b40 <HAL_RCC_OscConfig+0x240>)
 8007990:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007994:	6013      	str	r3, [r2, #0]
 8007996:	e00b      	b.n	80079b0 <HAL_RCC_OscConfig+0xb0>
 8007998:	4b69      	ldr	r3, [pc, #420]	@ (8007b40 <HAL_RCC_OscConfig+0x240>)
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	4a68      	ldr	r2, [pc, #416]	@ (8007b40 <HAL_RCC_OscConfig+0x240>)
 800799e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80079a2:	6013      	str	r3, [r2, #0]
 80079a4:	4b66      	ldr	r3, [pc, #408]	@ (8007b40 <HAL_RCC_OscConfig+0x240>)
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	4a65      	ldr	r2, [pc, #404]	@ (8007b40 <HAL_RCC_OscConfig+0x240>)
 80079aa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80079ae:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	685b      	ldr	r3, [r3, #4]
 80079b4:	2b00      	cmp	r3, #0
 80079b6:	d013      	beq.n	80079e0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80079b8:	f7fd f926 	bl	8004c08 <HAL_GetTick>
 80079bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80079be:	e008      	b.n	80079d2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80079c0:	f7fd f922 	bl	8004c08 <HAL_GetTick>
 80079c4:	4602      	mov	r2, r0
 80079c6:	693b      	ldr	r3, [r7, #16]
 80079c8:	1ad3      	subs	r3, r2, r3
 80079ca:	2b64      	cmp	r3, #100	@ 0x64
 80079cc:	d901      	bls.n	80079d2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80079ce:	2303      	movs	r3, #3
 80079d0:	e207      	b.n	8007de2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80079d2:	4b5b      	ldr	r3, [pc, #364]	@ (8007b40 <HAL_RCC_OscConfig+0x240>)
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d0f0      	beq.n	80079c0 <HAL_RCC_OscConfig+0xc0>
 80079de:	e014      	b.n	8007a0a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80079e0:	f7fd f912 	bl	8004c08 <HAL_GetTick>
 80079e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80079e6:	e008      	b.n	80079fa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80079e8:	f7fd f90e 	bl	8004c08 <HAL_GetTick>
 80079ec:	4602      	mov	r2, r0
 80079ee:	693b      	ldr	r3, [r7, #16]
 80079f0:	1ad3      	subs	r3, r2, r3
 80079f2:	2b64      	cmp	r3, #100	@ 0x64
 80079f4:	d901      	bls.n	80079fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80079f6:	2303      	movs	r3, #3
 80079f8:	e1f3      	b.n	8007de2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80079fa:	4b51      	ldr	r3, [pc, #324]	@ (8007b40 <HAL_RCC_OscConfig+0x240>)
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007a02:	2b00      	cmp	r3, #0
 8007a04:	d1f0      	bne.n	80079e8 <HAL_RCC_OscConfig+0xe8>
 8007a06:	e000      	b.n	8007a0a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007a08:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	f003 0302 	and.w	r3, r3, #2
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d063      	beq.n	8007ade <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8007a16:	4b4a      	ldr	r3, [pc, #296]	@ (8007b40 <HAL_RCC_OscConfig+0x240>)
 8007a18:	689b      	ldr	r3, [r3, #8]
 8007a1a:	f003 030c 	and.w	r3, r3, #12
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d00b      	beq.n	8007a3a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007a22:	4b47      	ldr	r3, [pc, #284]	@ (8007b40 <HAL_RCC_OscConfig+0x240>)
 8007a24:	689b      	ldr	r3, [r3, #8]
 8007a26:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8007a2a:	2b08      	cmp	r3, #8
 8007a2c:	d11c      	bne.n	8007a68 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8007a2e:	4b44      	ldr	r3, [pc, #272]	@ (8007b40 <HAL_RCC_OscConfig+0x240>)
 8007a30:	685b      	ldr	r3, [r3, #4]
 8007a32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007a36:	2b00      	cmp	r3, #0
 8007a38:	d116      	bne.n	8007a68 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007a3a:	4b41      	ldr	r3, [pc, #260]	@ (8007b40 <HAL_RCC_OscConfig+0x240>)
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	f003 0302 	and.w	r3, r3, #2
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d005      	beq.n	8007a52 <HAL_RCC_OscConfig+0x152>
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	68db      	ldr	r3, [r3, #12]
 8007a4a:	2b01      	cmp	r3, #1
 8007a4c:	d001      	beq.n	8007a52 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8007a4e:	2301      	movs	r3, #1
 8007a50:	e1c7      	b.n	8007de2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007a52:	4b3b      	ldr	r3, [pc, #236]	@ (8007b40 <HAL_RCC_OscConfig+0x240>)
 8007a54:	681b      	ldr	r3, [r3, #0]
 8007a56:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	691b      	ldr	r3, [r3, #16]
 8007a5e:	00db      	lsls	r3, r3, #3
 8007a60:	4937      	ldr	r1, [pc, #220]	@ (8007b40 <HAL_RCC_OscConfig+0x240>)
 8007a62:	4313      	orrs	r3, r2
 8007a64:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007a66:	e03a      	b.n	8007ade <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8007a68:	687b      	ldr	r3, [r7, #4]
 8007a6a:	68db      	ldr	r3, [r3, #12]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d020      	beq.n	8007ab2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8007a70:	4b34      	ldr	r3, [pc, #208]	@ (8007b44 <HAL_RCC_OscConfig+0x244>)
 8007a72:	2201      	movs	r2, #1
 8007a74:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a76:	f7fd f8c7 	bl	8004c08 <HAL_GetTick>
 8007a7a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007a7c:	e008      	b.n	8007a90 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007a7e:	f7fd f8c3 	bl	8004c08 <HAL_GetTick>
 8007a82:	4602      	mov	r2, r0
 8007a84:	693b      	ldr	r3, [r7, #16]
 8007a86:	1ad3      	subs	r3, r2, r3
 8007a88:	2b02      	cmp	r3, #2
 8007a8a:	d901      	bls.n	8007a90 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8007a8c:	2303      	movs	r3, #3
 8007a8e:	e1a8      	b.n	8007de2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007a90:	4b2b      	ldr	r3, [pc, #172]	@ (8007b40 <HAL_RCC_OscConfig+0x240>)
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	f003 0302 	and.w	r3, r3, #2
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d0f0      	beq.n	8007a7e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8007a9c:	4b28      	ldr	r3, [pc, #160]	@ (8007b40 <HAL_RCC_OscConfig+0x240>)
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	691b      	ldr	r3, [r3, #16]
 8007aa8:	00db      	lsls	r3, r3, #3
 8007aaa:	4925      	ldr	r1, [pc, #148]	@ (8007b40 <HAL_RCC_OscConfig+0x240>)
 8007aac:	4313      	orrs	r3, r2
 8007aae:	600b      	str	r3, [r1, #0]
 8007ab0:	e015      	b.n	8007ade <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8007ab2:	4b24      	ldr	r3, [pc, #144]	@ (8007b44 <HAL_RCC_OscConfig+0x244>)
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007ab8:	f7fd f8a6 	bl	8004c08 <HAL_GetTick>
 8007abc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007abe:	e008      	b.n	8007ad2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007ac0:	f7fd f8a2 	bl	8004c08 <HAL_GetTick>
 8007ac4:	4602      	mov	r2, r0
 8007ac6:	693b      	ldr	r3, [r7, #16]
 8007ac8:	1ad3      	subs	r3, r2, r3
 8007aca:	2b02      	cmp	r3, #2
 8007acc:	d901      	bls.n	8007ad2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007ace:	2303      	movs	r3, #3
 8007ad0:	e187      	b.n	8007de2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007ad2:	4b1b      	ldr	r3, [pc, #108]	@ (8007b40 <HAL_RCC_OscConfig+0x240>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f003 0302 	and.w	r3, r3, #2
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d1f0      	bne.n	8007ac0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	f003 0308 	and.w	r3, r3, #8
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	d036      	beq.n	8007b58 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	695b      	ldr	r3, [r3, #20]
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d016      	beq.n	8007b20 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007af2:	4b15      	ldr	r3, [pc, #84]	@ (8007b48 <HAL_RCC_OscConfig+0x248>)
 8007af4:	2201      	movs	r2, #1
 8007af6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007af8:	f7fd f886 	bl	8004c08 <HAL_GetTick>
 8007afc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007afe:	e008      	b.n	8007b12 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007b00:	f7fd f882 	bl	8004c08 <HAL_GetTick>
 8007b04:	4602      	mov	r2, r0
 8007b06:	693b      	ldr	r3, [r7, #16]
 8007b08:	1ad3      	subs	r3, r2, r3
 8007b0a:	2b02      	cmp	r3, #2
 8007b0c:	d901      	bls.n	8007b12 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007b0e:	2303      	movs	r3, #3
 8007b10:	e167      	b.n	8007de2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007b12:	4b0b      	ldr	r3, [pc, #44]	@ (8007b40 <HAL_RCC_OscConfig+0x240>)
 8007b14:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007b16:	f003 0302 	and.w	r3, r3, #2
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d0f0      	beq.n	8007b00 <HAL_RCC_OscConfig+0x200>
 8007b1e:	e01b      	b.n	8007b58 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007b20:	4b09      	ldr	r3, [pc, #36]	@ (8007b48 <HAL_RCC_OscConfig+0x248>)
 8007b22:	2200      	movs	r2, #0
 8007b24:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007b26:	f7fd f86f 	bl	8004c08 <HAL_GetTick>
 8007b2a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007b2c:	e00e      	b.n	8007b4c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007b2e:	f7fd f86b 	bl	8004c08 <HAL_GetTick>
 8007b32:	4602      	mov	r2, r0
 8007b34:	693b      	ldr	r3, [r7, #16]
 8007b36:	1ad3      	subs	r3, r2, r3
 8007b38:	2b02      	cmp	r3, #2
 8007b3a:	d907      	bls.n	8007b4c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007b3c:	2303      	movs	r3, #3
 8007b3e:	e150      	b.n	8007de2 <HAL_RCC_OscConfig+0x4e2>
 8007b40:	40023800 	.word	0x40023800
 8007b44:	42470000 	.word	0x42470000
 8007b48:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007b4c:	4b88      	ldr	r3, [pc, #544]	@ (8007d70 <HAL_RCC_OscConfig+0x470>)
 8007b4e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007b50:	f003 0302 	and.w	r3, r3, #2
 8007b54:	2b00      	cmp	r3, #0
 8007b56:	d1ea      	bne.n	8007b2e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	f003 0304 	and.w	r3, r3, #4
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	f000 8097 	beq.w	8007c94 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007b66:	2300      	movs	r3, #0
 8007b68:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007b6a:	4b81      	ldr	r3, [pc, #516]	@ (8007d70 <HAL_RCC_OscConfig+0x470>)
 8007b6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b6e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007b72:	2b00      	cmp	r3, #0
 8007b74:	d10f      	bne.n	8007b96 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007b76:	2300      	movs	r3, #0
 8007b78:	60bb      	str	r3, [r7, #8]
 8007b7a:	4b7d      	ldr	r3, [pc, #500]	@ (8007d70 <HAL_RCC_OscConfig+0x470>)
 8007b7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b7e:	4a7c      	ldr	r2, [pc, #496]	@ (8007d70 <HAL_RCC_OscConfig+0x470>)
 8007b80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007b84:	6413      	str	r3, [r2, #64]	@ 0x40
 8007b86:	4b7a      	ldr	r3, [pc, #488]	@ (8007d70 <HAL_RCC_OscConfig+0x470>)
 8007b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007b8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007b8e:	60bb      	str	r3, [r7, #8]
 8007b90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007b92:	2301      	movs	r3, #1
 8007b94:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007b96:	4b77      	ldr	r3, [pc, #476]	@ (8007d74 <HAL_RCC_OscConfig+0x474>)
 8007b98:	681b      	ldr	r3, [r3, #0]
 8007b9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d118      	bne.n	8007bd4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007ba2:	4b74      	ldr	r3, [pc, #464]	@ (8007d74 <HAL_RCC_OscConfig+0x474>)
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	4a73      	ldr	r2, [pc, #460]	@ (8007d74 <HAL_RCC_OscConfig+0x474>)
 8007ba8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007bac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007bae:	f7fd f82b 	bl	8004c08 <HAL_GetTick>
 8007bb2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007bb4:	e008      	b.n	8007bc8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007bb6:	f7fd f827 	bl	8004c08 <HAL_GetTick>
 8007bba:	4602      	mov	r2, r0
 8007bbc:	693b      	ldr	r3, [r7, #16]
 8007bbe:	1ad3      	subs	r3, r2, r3
 8007bc0:	2b02      	cmp	r3, #2
 8007bc2:	d901      	bls.n	8007bc8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007bc4:	2303      	movs	r3, #3
 8007bc6:	e10c      	b.n	8007de2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007bc8:	4b6a      	ldr	r3, [pc, #424]	@ (8007d74 <HAL_RCC_OscConfig+0x474>)
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007bd0:	2b00      	cmp	r3, #0
 8007bd2:	d0f0      	beq.n	8007bb6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007bd4:	687b      	ldr	r3, [r7, #4]
 8007bd6:	689b      	ldr	r3, [r3, #8]
 8007bd8:	2b01      	cmp	r3, #1
 8007bda:	d106      	bne.n	8007bea <HAL_RCC_OscConfig+0x2ea>
 8007bdc:	4b64      	ldr	r3, [pc, #400]	@ (8007d70 <HAL_RCC_OscConfig+0x470>)
 8007bde:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007be0:	4a63      	ldr	r2, [pc, #396]	@ (8007d70 <HAL_RCC_OscConfig+0x470>)
 8007be2:	f043 0301 	orr.w	r3, r3, #1
 8007be6:	6713      	str	r3, [r2, #112]	@ 0x70
 8007be8:	e01c      	b.n	8007c24 <HAL_RCC_OscConfig+0x324>
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	689b      	ldr	r3, [r3, #8]
 8007bee:	2b05      	cmp	r3, #5
 8007bf0:	d10c      	bne.n	8007c0c <HAL_RCC_OscConfig+0x30c>
 8007bf2:	4b5f      	ldr	r3, [pc, #380]	@ (8007d70 <HAL_RCC_OscConfig+0x470>)
 8007bf4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007bf6:	4a5e      	ldr	r2, [pc, #376]	@ (8007d70 <HAL_RCC_OscConfig+0x470>)
 8007bf8:	f043 0304 	orr.w	r3, r3, #4
 8007bfc:	6713      	str	r3, [r2, #112]	@ 0x70
 8007bfe:	4b5c      	ldr	r3, [pc, #368]	@ (8007d70 <HAL_RCC_OscConfig+0x470>)
 8007c00:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c02:	4a5b      	ldr	r2, [pc, #364]	@ (8007d70 <HAL_RCC_OscConfig+0x470>)
 8007c04:	f043 0301 	orr.w	r3, r3, #1
 8007c08:	6713      	str	r3, [r2, #112]	@ 0x70
 8007c0a:	e00b      	b.n	8007c24 <HAL_RCC_OscConfig+0x324>
 8007c0c:	4b58      	ldr	r3, [pc, #352]	@ (8007d70 <HAL_RCC_OscConfig+0x470>)
 8007c0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c10:	4a57      	ldr	r2, [pc, #348]	@ (8007d70 <HAL_RCC_OscConfig+0x470>)
 8007c12:	f023 0301 	bic.w	r3, r3, #1
 8007c16:	6713      	str	r3, [r2, #112]	@ 0x70
 8007c18:	4b55      	ldr	r3, [pc, #340]	@ (8007d70 <HAL_RCC_OscConfig+0x470>)
 8007c1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c1c:	4a54      	ldr	r2, [pc, #336]	@ (8007d70 <HAL_RCC_OscConfig+0x470>)
 8007c1e:	f023 0304 	bic.w	r3, r3, #4
 8007c22:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007c24:	687b      	ldr	r3, [r7, #4]
 8007c26:	689b      	ldr	r3, [r3, #8]
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d015      	beq.n	8007c58 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007c2c:	f7fc ffec 	bl	8004c08 <HAL_GetTick>
 8007c30:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007c32:	e00a      	b.n	8007c4a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007c34:	f7fc ffe8 	bl	8004c08 <HAL_GetTick>
 8007c38:	4602      	mov	r2, r0
 8007c3a:	693b      	ldr	r3, [r7, #16]
 8007c3c:	1ad3      	subs	r3, r2, r3
 8007c3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007c42:	4293      	cmp	r3, r2
 8007c44:	d901      	bls.n	8007c4a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007c46:	2303      	movs	r3, #3
 8007c48:	e0cb      	b.n	8007de2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007c4a:	4b49      	ldr	r3, [pc, #292]	@ (8007d70 <HAL_RCC_OscConfig+0x470>)
 8007c4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c4e:	f003 0302 	and.w	r3, r3, #2
 8007c52:	2b00      	cmp	r3, #0
 8007c54:	d0ee      	beq.n	8007c34 <HAL_RCC_OscConfig+0x334>
 8007c56:	e014      	b.n	8007c82 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007c58:	f7fc ffd6 	bl	8004c08 <HAL_GetTick>
 8007c5c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007c5e:	e00a      	b.n	8007c76 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007c60:	f7fc ffd2 	bl	8004c08 <HAL_GetTick>
 8007c64:	4602      	mov	r2, r0
 8007c66:	693b      	ldr	r3, [r7, #16]
 8007c68:	1ad3      	subs	r3, r2, r3
 8007c6a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007c6e:	4293      	cmp	r3, r2
 8007c70:	d901      	bls.n	8007c76 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007c72:	2303      	movs	r3, #3
 8007c74:	e0b5      	b.n	8007de2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007c76:	4b3e      	ldr	r3, [pc, #248]	@ (8007d70 <HAL_RCC_OscConfig+0x470>)
 8007c78:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007c7a:	f003 0302 	and.w	r3, r3, #2
 8007c7e:	2b00      	cmp	r3, #0
 8007c80:	d1ee      	bne.n	8007c60 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007c82:	7dfb      	ldrb	r3, [r7, #23]
 8007c84:	2b01      	cmp	r3, #1
 8007c86:	d105      	bne.n	8007c94 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007c88:	4b39      	ldr	r3, [pc, #228]	@ (8007d70 <HAL_RCC_OscConfig+0x470>)
 8007c8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c8c:	4a38      	ldr	r2, [pc, #224]	@ (8007d70 <HAL_RCC_OscConfig+0x470>)
 8007c8e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007c92:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	699b      	ldr	r3, [r3, #24]
 8007c98:	2b00      	cmp	r3, #0
 8007c9a:	f000 80a1 	beq.w	8007de0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007c9e:	4b34      	ldr	r3, [pc, #208]	@ (8007d70 <HAL_RCC_OscConfig+0x470>)
 8007ca0:	689b      	ldr	r3, [r3, #8]
 8007ca2:	f003 030c 	and.w	r3, r3, #12
 8007ca6:	2b08      	cmp	r3, #8
 8007ca8:	d05c      	beq.n	8007d64 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	699b      	ldr	r3, [r3, #24]
 8007cae:	2b02      	cmp	r3, #2
 8007cb0:	d141      	bne.n	8007d36 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007cb2:	4b31      	ldr	r3, [pc, #196]	@ (8007d78 <HAL_RCC_OscConfig+0x478>)
 8007cb4:	2200      	movs	r2, #0
 8007cb6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007cb8:	f7fc ffa6 	bl	8004c08 <HAL_GetTick>
 8007cbc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007cbe:	e008      	b.n	8007cd2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007cc0:	f7fc ffa2 	bl	8004c08 <HAL_GetTick>
 8007cc4:	4602      	mov	r2, r0
 8007cc6:	693b      	ldr	r3, [r7, #16]
 8007cc8:	1ad3      	subs	r3, r2, r3
 8007cca:	2b02      	cmp	r3, #2
 8007ccc:	d901      	bls.n	8007cd2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007cce:	2303      	movs	r3, #3
 8007cd0:	e087      	b.n	8007de2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007cd2:	4b27      	ldr	r3, [pc, #156]	@ (8007d70 <HAL_RCC_OscConfig+0x470>)
 8007cd4:	681b      	ldr	r3, [r3, #0]
 8007cd6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007cda:	2b00      	cmp	r3, #0
 8007cdc:	d1f0      	bne.n	8007cc0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	69da      	ldr	r2, [r3, #28]
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	6a1b      	ldr	r3, [r3, #32]
 8007ce6:	431a      	orrs	r2, r3
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007cec:	019b      	lsls	r3, r3, #6
 8007cee:	431a      	orrs	r2, r3
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cf4:	085b      	lsrs	r3, r3, #1
 8007cf6:	3b01      	subs	r3, #1
 8007cf8:	041b      	lsls	r3, r3, #16
 8007cfa:	431a      	orrs	r2, r3
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d00:	061b      	lsls	r3, r3, #24
 8007d02:	491b      	ldr	r1, [pc, #108]	@ (8007d70 <HAL_RCC_OscConfig+0x470>)
 8007d04:	4313      	orrs	r3, r2
 8007d06:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007d08:	4b1b      	ldr	r3, [pc, #108]	@ (8007d78 <HAL_RCC_OscConfig+0x478>)
 8007d0a:	2201      	movs	r2, #1
 8007d0c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007d0e:	f7fc ff7b 	bl	8004c08 <HAL_GetTick>
 8007d12:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007d14:	e008      	b.n	8007d28 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007d16:	f7fc ff77 	bl	8004c08 <HAL_GetTick>
 8007d1a:	4602      	mov	r2, r0
 8007d1c:	693b      	ldr	r3, [r7, #16]
 8007d1e:	1ad3      	subs	r3, r2, r3
 8007d20:	2b02      	cmp	r3, #2
 8007d22:	d901      	bls.n	8007d28 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007d24:	2303      	movs	r3, #3
 8007d26:	e05c      	b.n	8007de2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007d28:	4b11      	ldr	r3, [pc, #68]	@ (8007d70 <HAL_RCC_OscConfig+0x470>)
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007d30:	2b00      	cmp	r3, #0
 8007d32:	d0f0      	beq.n	8007d16 <HAL_RCC_OscConfig+0x416>
 8007d34:	e054      	b.n	8007de0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007d36:	4b10      	ldr	r3, [pc, #64]	@ (8007d78 <HAL_RCC_OscConfig+0x478>)
 8007d38:	2200      	movs	r2, #0
 8007d3a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007d3c:	f7fc ff64 	bl	8004c08 <HAL_GetTick>
 8007d40:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007d42:	e008      	b.n	8007d56 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007d44:	f7fc ff60 	bl	8004c08 <HAL_GetTick>
 8007d48:	4602      	mov	r2, r0
 8007d4a:	693b      	ldr	r3, [r7, #16]
 8007d4c:	1ad3      	subs	r3, r2, r3
 8007d4e:	2b02      	cmp	r3, #2
 8007d50:	d901      	bls.n	8007d56 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007d52:	2303      	movs	r3, #3
 8007d54:	e045      	b.n	8007de2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007d56:	4b06      	ldr	r3, [pc, #24]	@ (8007d70 <HAL_RCC_OscConfig+0x470>)
 8007d58:	681b      	ldr	r3, [r3, #0]
 8007d5a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007d5e:	2b00      	cmp	r3, #0
 8007d60:	d1f0      	bne.n	8007d44 <HAL_RCC_OscConfig+0x444>
 8007d62:	e03d      	b.n	8007de0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	699b      	ldr	r3, [r3, #24]
 8007d68:	2b01      	cmp	r3, #1
 8007d6a:	d107      	bne.n	8007d7c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007d6c:	2301      	movs	r3, #1
 8007d6e:	e038      	b.n	8007de2 <HAL_RCC_OscConfig+0x4e2>
 8007d70:	40023800 	.word	0x40023800
 8007d74:	40007000 	.word	0x40007000
 8007d78:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007d7c:	4b1b      	ldr	r3, [pc, #108]	@ (8007dec <HAL_RCC_OscConfig+0x4ec>)
 8007d7e:	685b      	ldr	r3, [r3, #4]
 8007d80:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007d82:	687b      	ldr	r3, [r7, #4]
 8007d84:	699b      	ldr	r3, [r3, #24]
 8007d86:	2b01      	cmp	r3, #1
 8007d88:	d028      	beq.n	8007ddc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007d8a:	68fb      	ldr	r3, [r7, #12]
 8007d8c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007d94:	429a      	cmp	r2, r3
 8007d96:	d121      	bne.n	8007ddc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007da2:	429a      	cmp	r2, r3
 8007da4:	d11a      	bne.n	8007ddc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007da6:	68fa      	ldr	r2, [r7, #12]
 8007da8:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007dac:	4013      	ands	r3, r2
 8007dae:	687a      	ldr	r2, [r7, #4]
 8007db0:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007db2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007db4:	4293      	cmp	r3, r2
 8007db6:	d111      	bne.n	8007ddc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007db8:	68fb      	ldr	r3, [r7, #12]
 8007dba:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007dbe:	687b      	ldr	r3, [r7, #4]
 8007dc0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007dc2:	085b      	lsrs	r3, r3, #1
 8007dc4:	3b01      	subs	r3, #1
 8007dc6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007dc8:	429a      	cmp	r2, r3
 8007dca:	d107      	bne.n	8007ddc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dd6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007dd8:	429a      	cmp	r2, r3
 8007dda:	d001      	beq.n	8007de0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8007ddc:	2301      	movs	r3, #1
 8007dde:	e000      	b.n	8007de2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007de0:	2300      	movs	r3, #0
}
 8007de2:	4618      	mov	r0, r3
 8007de4:	3718      	adds	r7, #24
 8007de6:	46bd      	mov	sp, r7
 8007de8:	bd80      	pop	{r7, pc}
 8007dea:	bf00      	nop
 8007dec:	40023800 	.word	0x40023800

08007df0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007df0:	b580      	push	{r7, lr}
 8007df2:	b084      	sub	sp, #16
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	6078      	str	r0, [r7, #4]
 8007df8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d101      	bne.n	8007e04 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007e00:	2301      	movs	r3, #1
 8007e02:	e0cc      	b.n	8007f9e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007e04:	4b68      	ldr	r3, [pc, #416]	@ (8007fa8 <HAL_RCC_ClockConfig+0x1b8>)
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	f003 0307 	and.w	r3, r3, #7
 8007e0c:	683a      	ldr	r2, [r7, #0]
 8007e0e:	429a      	cmp	r2, r3
 8007e10:	d90c      	bls.n	8007e2c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007e12:	4b65      	ldr	r3, [pc, #404]	@ (8007fa8 <HAL_RCC_ClockConfig+0x1b8>)
 8007e14:	683a      	ldr	r2, [r7, #0]
 8007e16:	b2d2      	uxtb	r2, r2
 8007e18:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007e1a:	4b63      	ldr	r3, [pc, #396]	@ (8007fa8 <HAL_RCC_ClockConfig+0x1b8>)
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	f003 0307 	and.w	r3, r3, #7
 8007e22:	683a      	ldr	r2, [r7, #0]
 8007e24:	429a      	cmp	r2, r3
 8007e26:	d001      	beq.n	8007e2c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007e28:	2301      	movs	r3, #1
 8007e2a:	e0b8      	b.n	8007f9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	f003 0302 	and.w	r3, r3, #2
 8007e34:	2b00      	cmp	r3, #0
 8007e36:	d020      	beq.n	8007e7a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	f003 0304 	and.w	r3, r3, #4
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d005      	beq.n	8007e50 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007e44:	4b59      	ldr	r3, [pc, #356]	@ (8007fac <HAL_RCC_ClockConfig+0x1bc>)
 8007e46:	689b      	ldr	r3, [r3, #8]
 8007e48:	4a58      	ldr	r2, [pc, #352]	@ (8007fac <HAL_RCC_ClockConfig+0x1bc>)
 8007e4a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007e4e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	f003 0308 	and.w	r3, r3, #8
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d005      	beq.n	8007e68 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007e5c:	4b53      	ldr	r3, [pc, #332]	@ (8007fac <HAL_RCC_ClockConfig+0x1bc>)
 8007e5e:	689b      	ldr	r3, [r3, #8]
 8007e60:	4a52      	ldr	r2, [pc, #328]	@ (8007fac <HAL_RCC_ClockConfig+0x1bc>)
 8007e62:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007e66:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007e68:	4b50      	ldr	r3, [pc, #320]	@ (8007fac <HAL_RCC_ClockConfig+0x1bc>)
 8007e6a:	689b      	ldr	r3, [r3, #8]
 8007e6c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	689b      	ldr	r3, [r3, #8]
 8007e74:	494d      	ldr	r1, [pc, #308]	@ (8007fac <HAL_RCC_ClockConfig+0x1bc>)
 8007e76:	4313      	orrs	r3, r2
 8007e78:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	f003 0301 	and.w	r3, r3, #1
 8007e82:	2b00      	cmp	r3, #0
 8007e84:	d044      	beq.n	8007f10 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007e86:	687b      	ldr	r3, [r7, #4]
 8007e88:	685b      	ldr	r3, [r3, #4]
 8007e8a:	2b01      	cmp	r3, #1
 8007e8c:	d107      	bne.n	8007e9e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007e8e:	4b47      	ldr	r3, [pc, #284]	@ (8007fac <HAL_RCC_ClockConfig+0x1bc>)
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d119      	bne.n	8007ece <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007e9a:	2301      	movs	r3, #1
 8007e9c:	e07f      	b.n	8007f9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	685b      	ldr	r3, [r3, #4]
 8007ea2:	2b02      	cmp	r3, #2
 8007ea4:	d003      	beq.n	8007eae <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007eaa:	2b03      	cmp	r3, #3
 8007eac:	d107      	bne.n	8007ebe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007eae:	4b3f      	ldr	r3, [pc, #252]	@ (8007fac <HAL_RCC_ClockConfig+0x1bc>)
 8007eb0:	681b      	ldr	r3, [r3, #0]
 8007eb2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d109      	bne.n	8007ece <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007eba:	2301      	movs	r3, #1
 8007ebc:	e06f      	b.n	8007f9e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007ebe:	4b3b      	ldr	r3, [pc, #236]	@ (8007fac <HAL_RCC_ClockConfig+0x1bc>)
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	f003 0302 	and.w	r3, r3, #2
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d101      	bne.n	8007ece <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007eca:	2301      	movs	r3, #1
 8007ecc:	e067      	b.n	8007f9e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007ece:	4b37      	ldr	r3, [pc, #220]	@ (8007fac <HAL_RCC_ClockConfig+0x1bc>)
 8007ed0:	689b      	ldr	r3, [r3, #8]
 8007ed2:	f023 0203 	bic.w	r2, r3, #3
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	685b      	ldr	r3, [r3, #4]
 8007eda:	4934      	ldr	r1, [pc, #208]	@ (8007fac <HAL_RCC_ClockConfig+0x1bc>)
 8007edc:	4313      	orrs	r3, r2
 8007ede:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007ee0:	f7fc fe92 	bl	8004c08 <HAL_GetTick>
 8007ee4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007ee6:	e00a      	b.n	8007efe <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007ee8:	f7fc fe8e 	bl	8004c08 <HAL_GetTick>
 8007eec:	4602      	mov	r2, r0
 8007eee:	68fb      	ldr	r3, [r7, #12]
 8007ef0:	1ad3      	subs	r3, r2, r3
 8007ef2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007ef6:	4293      	cmp	r3, r2
 8007ef8:	d901      	bls.n	8007efe <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007efa:	2303      	movs	r3, #3
 8007efc:	e04f      	b.n	8007f9e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007efe:	4b2b      	ldr	r3, [pc, #172]	@ (8007fac <HAL_RCC_ClockConfig+0x1bc>)
 8007f00:	689b      	ldr	r3, [r3, #8]
 8007f02:	f003 020c 	and.w	r2, r3, #12
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	685b      	ldr	r3, [r3, #4]
 8007f0a:	009b      	lsls	r3, r3, #2
 8007f0c:	429a      	cmp	r2, r3
 8007f0e:	d1eb      	bne.n	8007ee8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007f10:	4b25      	ldr	r3, [pc, #148]	@ (8007fa8 <HAL_RCC_ClockConfig+0x1b8>)
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	f003 0307 	and.w	r3, r3, #7
 8007f18:	683a      	ldr	r2, [r7, #0]
 8007f1a:	429a      	cmp	r2, r3
 8007f1c:	d20c      	bcs.n	8007f38 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007f1e:	4b22      	ldr	r3, [pc, #136]	@ (8007fa8 <HAL_RCC_ClockConfig+0x1b8>)
 8007f20:	683a      	ldr	r2, [r7, #0]
 8007f22:	b2d2      	uxtb	r2, r2
 8007f24:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007f26:	4b20      	ldr	r3, [pc, #128]	@ (8007fa8 <HAL_RCC_ClockConfig+0x1b8>)
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	f003 0307 	and.w	r3, r3, #7
 8007f2e:	683a      	ldr	r2, [r7, #0]
 8007f30:	429a      	cmp	r2, r3
 8007f32:	d001      	beq.n	8007f38 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007f34:	2301      	movs	r3, #1
 8007f36:	e032      	b.n	8007f9e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	f003 0304 	and.w	r3, r3, #4
 8007f40:	2b00      	cmp	r3, #0
 8007f42:	d008      	beq.n	8007f56 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007f44:	4b19      	ldr	r3, [pc, #100]	@ (8007fac <HAL_RCC_ClockConfig+0x1bc>)
 8007f46:	689b      	ldr	r3, [r3, #8]
 8007f48:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	68db      	ldr	r3, [r3, #12]
 8007f50:	4916      	ldr	r1, [pc, #88]	@ (8007fac <HAL_RCC_ClockConfig+0x1bc>)
 8007f52:	4313      	orrs	r3, r2
 8007f54:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	681b      	ldr	r3, [r3, #0]
 8007f5a:	f003 0308 	and.w	r3, r3, #8
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d009      	beq.n	8007f76 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007f62:	4b12      	ldr	r3, [pc, #72]	@ (8007fac <HAL_RCC_ClockConfig+0x1bc>)
 8007f64:	689b      	ldr	r3, [r3, #8]
 8007f66:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007f6a:	687b      	ldr	r3, [r7, #4]
 8007f6c:	691b      	ldr	r3, [r3, #16]
 8007f6e:	00db      	lsls	r3, r3, #3
 8007f70:	490e      	ldr	r1, [pc, #56]	@ (8007fac <HAL_RCC_ClockConfig+0x1bc>)
 8007f72:	4313      	orrs	r3, r2
 8007f74:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007f76:	f000 f821 	bl	8007fbc <HAL_RCC_GetSysClockFreq>
 8007f7a:	4602      	mov	r2, r0
 8007f7c:	4b0b      	ldr	r3, [pc, #44]	@ (8007fac <HAL_RCC_ClockConfig+0x1bc>)
 8007f7e:	689b      	ldr	r3, [r3, #8]
 8007f80:	091b      	lsrs	r3, r3, #4
 8007f82:	f003 030f 	and.w	r3, r3, #15
 8007f86:	490a      	ldr	r1, [pc, #40]	@ (8007fb0 <HAL_RCC_ClockConfig+0x1c0>)
 8007f88:	5ccb      	ldrb	r3, [r1, r3]
 8007f8a:	fa22 f303 	lsr.w	r3, r2, r3
 8007f8e:	4a09      	ldr	r2, [pc, #36]	@ (8007fb4 <HAL_RCC_ClockConfig+0x1c4>)
 8007f90:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007f92:	4b09      	ldr	r3, [pc, #36]	@ (8007fb8 <HAL_RCC_ClockConfig+0x1c8>)
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	4618      	mov	r0, r3
 8007f98:	f7fc fdf2 	bl	8004b80 <HAL_InitTick>

  return HAL_OK;
 8007f9c:	2300      	movs	r3, #0
}
 8007f9e:	4618      	mov	r0, r3
 8007fa0:	3710      	adds	r7, #16
 8007fa2:	46bd      	mov	sp, r7
 8007fa4:	bd80      	pop	{r7, pc}
 8007fa6:	bf00      	nop
 8007fa8:	40023c00 	.word	0x40023c00
 8007fac:	40023800 	.word	0x40023800
 8007fb0:	080135a8 	.word	0x080135a8
 8007fb4:	20000008 	.word	0x20000008
 8007fb8:	2000000c 	.word	0x2000000c

08007fbc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007fbc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007fc0:	b094      	sub	sp, #80	@ 0x50
 8007fc2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007fc4:	2300      	movs	r3, #0
 8007fc6:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8007fc8:	2300      	movs	r3, #0
 8007fca:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8007fcc:	2300      	movs	r3, #0
 8007fce:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007fd4:	4b79      	ldr	r3, [pc, #484]	@ (80081bc <HAL_RCC_GetSysClockFreq+0x200>)
 8007fd6:	689b      	ldr	r3, [r3, #8]
 8007fd8:	f003 030c 	and.w	r3, r3, #12
 8007fdc:	2b08      	cmp	r3, #8
 8007fde:	d00d      	beq.n	8007ffc <HAL_RCC_GetSysClockFreq+0x40>
 8007fe0:	2b08      	cmp	r3, #8
 8007fe2:	f200 80e1 	bhi.w	80081a8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d002      	beq.n	8007ff0 <HAL_RCC_GetSysClockFreq+0x34>
 8007fea:	2b04      	cmp	r3, #4
 8007fec:	d003      	beq.n	8007ff6 <HAL_RCC_GetSysClockFreq+0x3a>
 8007fee:	e0db      	b.n	80081a8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007ff0:	4b73      	ldr	r3, [pc, #460]	@ (80081c0 <HAL_RCC_GetSysClockFreq+0x204>)
 8007ff2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007ff4:	e0db      	b.n	80081ae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007ff6:	4b73      	ldr	r3, [pc, #460]	@ (80081c4 <HAL_RCC_GetSysClockFreq+0x208>)
 8007ff8:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007ffa:	e0d8      	b.n	80081ae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007ffc:	4b6f      	ldr	r3, [pc, #444]	@ (80081bc <HAL_RCC_GetSysClockFreq+0x200>)
 8007ffe:	685b      	ldr	r3, [r3, #4]
 8008000:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008004:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008006:	4b6d      	ldr	r3, [pc, #436]	@ (80081bc <HAL_RCC_GetSysClockFreq+0x200>)
 8008008:	685b      	ldr	r3, [r3, #4]
 800800a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800800e:	2b00      	cmp	r3, #0
 8008010:	d063      	beq.n	80080da <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008012:	4b6a      	ldr	r3, [pc, #424]	@ (80081bc <HAL_RCC_GetSysClockFreq+0x200>)
 8008014:	685b      	ldr	r3, [r3, #4]
 8008016:	099b      	lsrs	r3, r3, #6
 8008018:	2200      	movs	r2, #0
 800801a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800801c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800801e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008020:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008024:	633b      	str	r3, [r7, #48]	@ 0x30
 8008026:	2300      	movs	r3, #0
 8008028:	637b      	str	r3, [r7, #52]	@ 0x34
 800802a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800802e:	4622      	mov	r2, r4
 8008030:	462b      	mov	r3, r5
 8008032:	f04f 0000 	mov.w	r0, #0
 8008036:	f04f 0100 	mov.w	r1, #0
 800803a:	0159      	lsls	r1, r3, #5
 800803c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008040:	0150      	lsls	r0, r2, #5
 8008042:	4602      	mov	r2, r0
 8008044:	460b      	mov	r3, r1
 8008046:	4621      	mov	r1, r4
 8008048:	1a51      	subs	r1, r2, r1
 800804a:	6139      	str	r1, [r7, #16]
 800804c:	4629      	mov	r1, r5
 800804e:	eb63 0301 	sbc.w	r3, r3, r1
 8008052:	617b      	str	r3, [r7, #20]
 8008054:	f04f 0200 	mov.w	r2, #0
 8008058:	f04f 0300 	mov.w	r3, #0
 800805c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008060:	4659      	mov	r1, fp
 8008062:	018b      	lsls	r3, r1, #6
 8008064:	4651      	mov	r1, sl
 8008066:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800806a:	4651      	mov	r1, sl
 800806c:	018a      	lsls	r2, r1, #6
 800806e:	4651      	mov	r1, sl
 8008070:	ebb2 0801 	subs.w	r8, r2, r1
 8008074:	4659      	mov	r1, fp
 8008076:	eb63 0901 	sbc.w	r9, r3, r1
 800807a:	f04f 0200 	mov.w	r2, #0
 800807e:	f04f 0300 	mov.w	r3, #0
 8008082:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008086:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800808a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800808e:	4690      	mov	r8, r2
 8008090:	4699      	mov	r9, r3
 8008092:	4623      	mov	r3, r4
 8008094:	eb18 0303 	adds.w	r3, r8, r3
 8008098:	60bb      	str	r3, [r7, #8]
 800809a:	462b      	mov	r3, r5
 800809c:	eb49 0303 	adc.w	r3, r9, r3
 80080a0:	60fb      	str	r3, [r7, #12]
 80080a2:	f04f 0200 	mov.w	r2, #0
 80080a6:	f04f 0300 	mov.w	r3, #0
 80080aa:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80080ae:	4629      	mov	r1, r5
 80080b0:	024b      	lsls	r3, r1, #9
 80080b2:	4621      	mov	r1, r4
 80080b4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80080b8:	4621      	mov	r1, r4
 80080ba:	024a      	lsls	r2, r1, #9
 80080bc:	4610      	mov	r0, r2
 80080be:	4619      	mov	r1, r3
 80080c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80080c2:	2200      	movs	r2, #0
 80080c4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80080c6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80080c8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80080cc:	f7f8 fdcc 	bl	8000c68 <__aeabi_uldivmod>
 80080d0:	4602      	mov	r2, r0
 80080d2:	460b      	mov	r3, r1
 80080d4:	4613      	mov	r3, r2
 80080d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80080d8:	e058      	b.n	800818c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80080da:	4b38      	ldr	r3, [pc, #224]	@ (80081bc <HAL_RCC_GetSysClockFreq+0x200>)
 80080dc:	685b      	ldr	r3, [r3, #4]
 80080de:	099b      	lsrs	r3, r3, #6
 80080e0:	2200      	movs	r2, #0
 80080e2:	4618      	mov	r0, r3
 80080e4:	4611      	mov	r1, r2
 80080e6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80080ea:	623b      	str	r3, [r7, #32]
 80080ec:	2300      	movs	r3, #0
 80080ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80080f0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80080f4:	4642      	mov	r2, r8
 80080f6:	464b      	mov	r3, r9
 80080f8:	f04f 0000 	mov.w	r0, #0
 80080fc:	f04f 0100 	mov.w	r1, #0
 8008100:	0159      	lsls	r1, r3, #5
 8008102:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008106:	0150      	lsls	r0, r2, #5
 8008108:	4602      	mov	r2, r0
 800810a:	460b      	mov	r3, r1
 800810c:	4641      	mov	r1, r8
 800810e:	ebb2 0a01 	subs.w	sl, r2, r1
 8008112:	4649      	mov	r1, r9
 8008114:	eb63 0b01 	sbc.w	fp, r3, r1
 8008118:	f04f 0200 	mov.w	r2, #0
 800811c:	f04f 0300 	mov.w	r3, #0
 8008120:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8008124:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8008128:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800812c:	ebb2 040a 	subs.w	r4, r2, sl
 8008130:	eb63 050b 	sbc.w	r5, r3, fp
 8008134:	f04f 0200 	mov.w	r2, #0
 8008138:	f04f 0300 	mov.w	r3, #0
 800813c:	00eb      	lsls	r3, r5, #3
 800813e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008142:	00e2      	lsls	r2, r4, #3
 8008144:	4614      	mov	r4, r2
 8008146:	461d      	mov	r5, r3
 8008148:	4643      	mov	r3, r8
 800814a:	18e3      	adds	r3, r4, r3
 800814c:	603b      	str	r3, [r7, #0]
 800814e:	464b      	mov	r3, r9
 8008150:	eb45 0303 	adc.w	r3, r5, r3
 8008154:	607b      	str	r3, [r7, #4]
 8008156:	f04f 0200 	mov.w	r2, #0
 800815a:	f04f 0300 	mov.w	r3, #0
 800815e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008162:	4629      	mov	r1, r5
 8008164:	028b      	lsls	r3, r1, #10
 8008166:	4621      	mov	r1, r4
 8008168:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800816c:	4621      	mov	r1, r4
 800816e:	028a      	lsls	r2, r1, #10
 8008170:	4610      	mov	r0, r2
 8008172:	4619      	mov	r1, r3
 8008174:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008176:	2200      	movs	r2, #0
 8008178:	61bb      	str	r3, [r7, #24]
 800817a:	61fa      	str	r2, [r7, #28]
 800817c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008180:	f7f8 fd72 	bl	8000c68 <__aeabi_uldivmod>
 8008184:	4602      	mov	r2, r0
 8008186:	460b      	mov	r3, r1
 8008188:	4613      	mov	r3, r2
 800818a:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 800818c:	4b0b      	ldr	r3, [pc, #44]	@ (80081bc <HAL_RCC_GetSysClockFreq+0x200>)
 800818e:	685b      	ldr	r3, [r3, #4]
 8008190:	0c1b      	lsrs	r3, r3, #16
 8008192:	f003 0303 	and.w	r3, r3, #3
 8008196:	3301      	adds	r3, #1
 8008198:	005b      	lsls	r3, r3, #1
 800819a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 800819c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800819e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80081a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80081a4:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80081a6:	e002      	b.n	80081ae <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80081a8:	4b05      	ldr	r3, [pc, #20]	@ (80081c0 <HAL_RCC_GetSysClockFreq+0x204>)
 80081aa:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80081ac:	bf00      	nop
    }
  }
  return sysclockfreq;
 80081ae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80081b0:	4618      	mov	r0, r3
 80081b2:	3750      	adds	r7, #80	@ 0x50
 80081b4:	46bd      	mov	sp, r7
 80081b6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80081ba:	bf00      	nop
 80081bc:	40023800 	.word	0x40023800
 80081c0:	00f42400 	.word	0x00f42400
 80081c4:	007a1200 	.word	0x007a1200

080081c8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80081c8:	b480      	push	{r7}
 80081ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80081cc:	4b03      	ldr	r3, [pc, #12]	@ (80081dc <HAL_RCC_GetHCLKFreq+0x14>)
 80081ce:	681b      	ldr	r3, [r3, #0]
}
 80081d0:	4618      	mov	r0, r3
 80081d2:	46bd      	mov	sp, r7
 80081d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d8:	4770      	bx	lr
 80081da:	bf00      	nop
 80081dc:	20000008 	.word	0x20000008

080081e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80081e0:	b580      	push	{r7, lr}
 80081e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80081e4:	f7ff fff0 	bl	80081c8 <HAL_RCC_GetHCLKFreq>
 80081e8:	4602      	mov	r2, r0
 80081ea:	4b05      	ldr	r3, [pc, #20]	@ (8008200 <HAL_RCC_GetPCLK1Freq+0x20>)
 80081ec:	689b      	ldr	r3, [r3, #8]
 80081ee:	0a9b      	lsrs	r3, r3, #10
 80081f0:	f003 0307 	and.w	r3, r3, #7
 80081f4:	4903      	ldr	r1, [pc, #12]	@ (8008204 <HAL_RCC_GetPCLK1Freq+0x24>)
 80081f6:	5ccb      	ldrb	r3, [r1, r3]
 80081f8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80081fc:	4618      	mov	r0, r3
 80081fe:	bd80      	pop	{r7, pc}
 8008200:	40023800 	.word	0x40023800
 8008204:	080135b8 	.word	0x080135b8

08008208 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008208:	b580      	push	{r7, lr}
 800820a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 800820c:	f7ff ffdc 	bl	80081c8 <HAL_RCC_GetHCLKFreq>
 8008210:	4602      	mov	r2, r0
 8008212:	4b05      	ldr	r3, [pc, #20]	@ (8008228 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008214:	689b      	ldr	r3, [r3, #8]
 8008216:	0b5b      	lsrs	r3, r3, #13
 8008218:	f003 0307 	and.w	r3, r3, #7
 800821c:	4903      	ldr	r1, [pc, #12]	@ (800822c <HAL_RCC_GetPCLK2Freq+0x24>)
 800821e:	5ccb      	ldrb	r3, [r1, r3]
 8008220:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008224:	4618      	mov	r0, r3
 8008226:	bd80      	pop	{r7, pc}
 8008228:	40023800 	.word	0x40023800
 800822c:	080135b8 	.word	0x080135b8

08008230 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008230:	b580      	push	{r7, lr}
 8008232:	b082      	sub	sp, #8
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	2b00      	cmp	r3, #0
 800823c:	d101      	bne.n	8008242 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800823e:	2301      	movs	r3, #1
 8008240:	e07b      	b.n	800833a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8008242:	687b      	ldr	r3, [r7, #4]
 8008244:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008246:	2b00      	cmp	r3, #0
 8008248:	d108      	bne.n	800825c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	685b      	ldr	r3, [r3, #4]
 800824e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008252:	d009      	beq.n	8008268 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	2200      	movs	r2, #0
 8008258:	61da      	str	r2, [r3, #28]
 800825a:	e005      	b.n	8008268 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	2200      	movs	r2, #0
 8008260:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	2200      	movs	r2, #0
 8008266:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	2200      	movs	r2, #0
 800826c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008274:	b2db      	uxtb	r3, r3
 8008276:	2b00      	cmp	r3, #0
 8008278:	d106      	bne.n	8008288 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	2200      	movs	r2, #0
 800827e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008282:	6878      	ldr	r0, [r7, #4]
 8008284:	f7fb fc42 	bl	8003b0c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	2202      	movs	r2, #2
 800828c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	681a      	ldr	r2, [r3, #0]
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800829e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	685b      	ldr	r3, [r3, #4]
 80082a4:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	689b      	ldr	r3, [r3, #8]
 80082ac:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80082b0:	431a      	orrs	r2, r3
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	68db      	ldr	r3, [r3, #12]
 80082b6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80082ba:	431a      	orrs	r2, r3
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	691b      	ldr	r3, [r3, #16]
 80082c0:	f003 0302 	and.w	r3, r3, #2
 80082c4:	431a      	orrs	r2, r3
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	695b      	ldr	r3, [r3, #20]
 80082ca:	f003 0301 	and.w	r3, r3, #1
 80082ce:	431a      	orrs	r2, r3
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	699b      	ldr	r3, [r3, #24]
 80082d4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80082d8:	431a      	orrs	r2, r3
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	69db      	ldr	r3, [r3, #28]
 80082de:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80082e2:	431a      	orrs	r2, r3
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	6a1b      	ldr	r3, [r3, #32]
 80082e8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80082ec:	ea42 0103 	orr.w	r1, r2, r3
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80082f4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	681b      	ldr	r3, [r3, #0]
 80082fc:	430a      	orrs	r2, r1
 80082fe:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	699b      	ldr	r3, [r3, #24]
 8008304:	0c1b      	lsrs	r3, r3, #16
 8008306:	f003 0104 	and.w	r1, r3, #4
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800830e:	f003 0210 	and.w	r2, r3, #16
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	430a      	orrs	r2, r1
 8008318:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	681b      	ldr	r3, [r3, #0]
 800831e:	69da      	ldr	r2, [r3, #28]
 8008320:	687b      	ldr	r3, [r7, #4]
 8008322:	681b      	ldr	r3, [r3, #0]
 8008324:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008328:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	2200      	movs	r2, #0
 800832e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	2201      	movs	r2, #1
 8008334:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8008338:	2300      	movs	r3, #0
}
 800833a:	4618      	mov	r0, r3
 800833c:	3708      	adds	r7, #8
 800833e:	46bd      	mov	sp, r7
 8008340:	bd80      	pop	{r7, pc}

08008342 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008342:	b580      	push	{r7, lr}
 8008344:	b088      	sub	sp, #32
 8008346:	af00      	add	r7, sp, #0
 8008348:	60f8      	str	r0, [r7, #12]
 800834a:	60b9      	str	r1, [r7, #8]
 800834c:	603b      	str	r3, [r7, #0]
 800834e:	4613      	mov	r3, r2
 8008350:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008352:	f7fc fc59 	bl	8004c08 <HAL_GetTick>
 8008356:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8008358:	88fb      	ldrh	r3, [r7, #6]
 800835a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008362:	b2db      	uxtb	r3, r3
 8008364:	2b01      	cmp	r3, #1
 8008366:	d001      	beq.n	800836c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8008368:	2302      	movs	r3, #2
 800836a:	e12a      	b.n	80085c2 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 800836c:	68bb      	ldr	r3, [r7, #8]
 800836e:	2b00      	cmp	r3, #0
 8008370:	d002      	beq.n	8008378 <HAL_SPI_Transmit+0x36>
 8008372:	88fb      	ldrh	r3, [r7, #6]
 8008374:	2b00      	cmp	r3, #0
 8008376:	d101      	bne.n	800837c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8008378:	2301      	movs	r3, #1
 800837a:	e122      	b.n	80085c2 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008382:	2b01      	cmp	r3, #1
 8008384:	d101      	bne.n	800838a <HAL_SPI_Transmit+0x48>
 8008386:	2302      	movs	r3, #2
 8008388:	e11b      	b.n	80085c2 <HAL_SPI_Transmit+0x280>
 800838a:	68fb      	ldr	r3, [r7, #12]
 800838c:	2201      	movs	r2, #1
 800838e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	2203      	movs	r2, #3
 8008396:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800839a:	68fb      	ldr	r3, [r7, #12]
 800839c:	2200      	movs	r2, #0
 800839e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	68ba      	ldr	r2, [r7, #8]
 80083a4:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	88fa      	ldrh	r2, [r7, #6]
 80083aa:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	88fa      	ldrh	r2, [r7, #6]
 80083b0:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	2200      	movs	r2, #0
 80083b6:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	2200      	movs	r2, #0
 80083bc:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	2200      	movs	r2, #0
 80083c2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	2200      	movs	r2, #0
 80083c8:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 80083ca:	68fb      	ldr	r3, [r7, #12]
 80083cc:	2200      	movs	r2, #0
 80083ce:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	689b      	ldr	r3, [r3, #8]
 80083d4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80083d8:	d10f      	bne.n	80083fa <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	681a      	ldr	r2, [r3, #0]
 80083e0:	68fb      	ldr	r3, [r7, #12]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80083e8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80083ea:	68fb      	ldr	r3, [r7, #12]
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	681a      	ldr	r2, [r3, #0]
 80083f0:	68fb      	ldr	r3, [r7, #12]
 80083f2:	681b      	ldr	r3, [r3, #0]
 80083f4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80083f8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	681b      	ldr	r3, [r3, #0]
 80083fe:	681b      	ldr	r3, [r3, #0]
 8008400:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008404:	2b40      	cmp	r3, #64	@ 0x40
 8008406:	d007      	beq.n	8008418 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	681b      	ldr	r3, [r3, #0]
 800840c:	681a      	ldr	r2, [r3, #0]
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008416:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	68db      	ldr	r3, [r3, #12]
 800841c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008420:	d152      	bne.n	80084c8 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	685b      	ldr	r3, [r3, #4]
 8008426:	2b00      	cmp	r3, #0
 8008428:	d002      	beq.n	8008430 <HAL_SPI_Transmit+0xee>
 800842a:	8b7b      	ldrh	r3, [r7, #26]
 800842c:	2b01      	cmp	r3, #1
 800842e:	d145      	bne.n	80084bc <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008434:	881a      	ldrh	r2, [r3, #0]
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	681b      	ldr	r3, [r3, #0]
 800843a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800843c:	68fb      	ldr	r3, [r7, #12]
 800843e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008440:	1c9a      	adds	r2, r3, #2
 8008442:	68fb      	ldr	r3, [r7, #12]
 8008444:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800844a:	b29b      	uxth	r3, r3
 800844c:	3b01      	subs	r3, #1
 800844e:	b29a      	uxth	r2, r3
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008454:	e032      	b.n	80084bc <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	689b      	ldr	r3, [r3, #8]
 800845c:	f003 0302 	and.w	r3, r3, #2
 8008460:	2b02      	cmp	r3, #2
 8008462:	d112      	bne.n	800848a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008464:	68fb      	ldr	r3, [r7, #12]
 8008466:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008468:	881a      	ldrh	r2, [r3, #0]
 800846a:	68fb      	ldr	r3, [r7, #12]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008474:	1c9a      	adds	r2, r3, #2
 8008476:	68fb      	ldr	r3, [r7, #12]
 8008478:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800847e:	b29b      	uxth	r3, r3
 8008480:	3b01      	subs	r3, #1
 8008482:	b29a      	uxth	r2, r3
 8008484:	68fb      	ldr	r3, [r7, #12]
 8008486:	86da      	strh	r2, [r3, #54]	@ 0x36
 8008488:	e018      	b.n	80084bc <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800848a:	f7fc fbbd 	bl	8004c08 <HAL_GetTick>
 800848e:	4602      	mov	r2, r0
 8008490:	69fb      	ldr	r3, [r7, #28]
 8008492:	1ad3      	subs	r3, r2, r3
 8008494:	683a      	ldr	r2, [r7, #0]
 8008496:	429a      	cmp	r2, r3
 8008498:	d803      	bhi.n	80084a2 <HAL_SPI_Transmit+0x160>
 800849a:	683b      	ldr	r3, [r7, #0]
 800849c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084a0:	d102      	bne.n	80084a8 <HAL_SPI_Transmit+0x166>
 80084a2:	683b      	ldr	r3, [r7, #0]
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d109      	bne.n	80084bc <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80084a8:	68fb      	ldr	r3, [r7, #12]
 80084aa:	2201      	movs	r2, #1
 80084ac:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	2200      	movs	r2, #0
 80084b4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80084b8:	2303      	movs	r3, #3
 80084ba:	e082      	b.n	80085c2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80084c0:	b29b      	uxth	r3, r3
 80084c2:	2b00      	cmp	r3, #0
 80084c4:	d1c7      	bne.n	8008456 <HAL_SPI_Transmit+0x114>
 80084c6:	e053      	b.n	8008570 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80084c8:	68fb      	ldr	r3, [r7, #12]
 80084ca:	685b      	ldr	r3, [r3, #4]
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d002      	beq.n	80084d6 <HAL_SPI_Transmit+0x194>
 80084d0:	8b7b      	ldrh	r3, [r7, #26]
 80084d2:	2b01      	cmp	r3, #1
 80084d4:	d147      	bne.n	8008566 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80084d6:	68fb      	ldr	r3, [r7, #12]
 80084d8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	330c      	adds	r3, #12
 80084e0:	7812      	ldrb	r2, [r2, #0]
 80084e2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80084e8:	1c5a      	adds	r2, r3, #1
 80084ea:	68fb      	ldr	r3, [r7, #12]
 80084ec:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80084f2:	b29b      	uxth	r3, r3
 80084f4:	3b01      	subs	r3, #1
 80084f6:	b29a      	uxth	r2, r3
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80084fc:	e033      	b.n	8008566 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	689b      	ldr	r3, [r3, #8]
 8008504:	f003 0302 	and.w	r3, r3, #2
 8008508:	2b02      	cmp	r3, #2
 800850a:	d113      	bne.n	8008534 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008510:	68fb      	ldr	r3, [r7, #12]
 8008512:	681b      	ldr	r3, [r3, #0]
 8008514:	330c      	adds	r3, #12
 8008516:	7812      	ldrb	r2, [r2, #0]
 8008518:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800851a:	68fb      	ldr	r3, [r7, #12]
 800851c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800851e:	1c5a      	adds	r2, r3, #1
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008528:	b29b      	uxth	r3, r3
 800852a:	3b01      	subs	r3, #1
 800852c:	b29a      	uxth	r2, r3
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	86da      	strh	r2, [r3, #54]	@ 0x36
 8008532:	e018      	b.n	8008566 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008534:	f7fc fb68 	bl	8004c08 <HAL_GetTick>
 8008538:	4602      	mov	r2, r0
 800853a:	69fb      	ldr	r3, [r7, #28]
 800853c:	1ad3      	subs	r3, r2, r3
 800853e:	683a      	ldr	r2, [r7, #0]
 8008540:	429a      	cmp	r2, r3
 8008542:	d803      	bhi.n	800854c <HAL_SPI_Transmit+0x20a>
 8008544:	683b      	ldr	r3, [r7, #0]
 8008546:	f1b3 3fff 	cmp.w	r3, #4294967295
 800854a:	d102      	bne.n	8008552 <HAL_SPI_Transmit+0x210>
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	2b00      	cmp	r3, #0
 8008550:	d109      	bne.n	8008566 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	2201      	movs	r2, #1
 8008556:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800855a:	68fb      	ldr	r3, [r7, #12]
 800855c:	2200      	movs	r2, #0
 800855e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8008562:	2303      	movs	r3, #3
 8008564:	e02d      	b.n	80085c2 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800856a:	b29b      	uxth	r3, r3
 800856c:	2b00      	cmp	r3, #0
 800856e:	d1c6      	bne.n	80084fe <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008570:	69fa      	ldr	r2, [r7, #28]
 8008572:	6839      	ldr	r1, [r7, #0]
 8008574:	68f8      	ldr	r0, [r7, #12]
 8008576:	f000 fee9 	bl	800934c <SPI_EndRxTxTransaction>
 800857a:	4603      	mov	r3, r0
 800857c:	2b00      	cmp	r3, #0
 800857e:	d002      	beq.n	8008586 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	2220      	movs	r2, #32
 8008584:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008586:	68fb      	ldr	r3, [r7, #12]
 8008588:	689b      	ldr	r3, [r3, #8]
 800858a:	2b00      	cmp	r3, #0
 800858c:	d10a      	bne.n	80085a4 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800858e:	2300      	movs	r3, #0
 8008590:	617b      	str	r3, [r7, #20]
 8008592:	68fb      	ldr	r3, [r7, #12]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	68db      	ldr	r3, [r3, #12]
 8008598:	617b      	str	r3, [r7, #20]
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	689b      	ldr	r3, [r3, #8]
 80085a0:	617b      	str	r3, [r7, #20]
 80085a2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80085a4:	68fb      	ldr	r3, [r7, #12]
 80085a6:	2201      	movs	r2, #1
 80085a8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	2200      	movs	r2, #0
 80085b0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d001      	beq.n	80085c0 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 80085bc:	2301      	movs	r3, #1
 80085be:	e000      	b.n	80085c2 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 80085c0:	2300      	movs	r3, #0
  }
}
 80085c2:	4618      	mov	r0, r3
 80085c4:	3720      	adds	r7, #32
 80085c6:	46bd      	mov	sp, r7
 80085c8:	bd80      	pop	{r7, pc}

080085ca <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80085ca:	b580      	push	{r7, lr}
 80085cc:	b088      	sub	sp, #32
 80085ce:	af02      	add	r7, sp, #8
 80085d0:	60f8      	str	r0, [r7, #12]
 80085d2:	60b9      	str	r1, [r7, #8]
 80085d4:	603b      	str	r3, [r7, #0]
 80085d6:	4613      	mov	r3, r2
 80085d8:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 80085da:	68fb      	ldr	r3, [r7, #12]
 80085dc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80085e0:	b2db      	uxtb	r3, r3
 80085e2:	2b01      	cmp	r3, #1
 80085e4:	d001      	beq.n	80085ea <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 80085e6:	2302      	movs	r3, #2
 80085e8:	e104      	b.n	80087f4 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 80085ea:	68bb      	ldr	r3, [r7, #8]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d002      	beq.n	80085f6 <HAL_SPI_Receive+0x2c>
 80085f0:	88fb      	ldrh	r3, [r7, #6]
 80085f2:	2b00      	cmp	r3, #0
 80085f4:	d101      	bne.n	80085fa <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 80085f6:	2301      	movs	r3, #1
 80085f8:	e0fc      	b.n	80087f4 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80085fa:	68fb      	ldr	r3, [r7, #12]
 80085fc:	685b      	ldr	r3, [r3, #4]
 80085fe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008602:	d112      	bne.n	800862a <HAL_SPI_Receive+0x60>
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	689b      	ldr	r3, [r3, #8]
 8008608:	2b00      	cmp	r3, #0
 800860a:	d10e      	bne.n	800862a <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	2204      	movs	r2, #4
 8008610:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8008614:	88fa      	ldrh	r2, [r7, #6]
 8008616:	683b      	ldr	r3, [r7, #0]
 8008618:	9300      	str	r3, [sp, #0]
 800861a:	4613      	mov	r3, r2
 800861c:	68ba      	ldr	r2, [r7, #8]
 800861e:	68b9      	ldr	r1, [r7, #8]
 8008620:	68f8      	ldr	r0, [r7, #12]
 8008622:	f000 f8eb 	bl	80087fc <HAL_SPI_TransmitReceive>
 8008626:	4603      	mov	r3, r0
 8008628:	e0e4      	b.n	80087f4 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800862a:	f7fc faed 	bl	8004c08 <HAL_GetTick>
 800862e:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008630:	68fb      	ldr	r3, [r7, #12]
 8008632:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008636:	2b01      	cmp	r3, #1
 8008638:	d101      	bne.n	800863e <HAL_SPI_Receive+0x74>
 800863a:	2302      	movs	r3, #2
 800863c:	e0da      	b.n	80087f4 <HAL_SPI_Receive+0x22a>
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	2201      	movs	r2, #1
 8008642:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8008646:	68fb      	ldr	r3, [r7, #12]
 8008648:	2204      	movs	r2, #4
 800864a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	2200      	movs	r2, #0
 8008652:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	68ba      	ldr	r2, [r7, #8]
 8008658:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	88fa      	ldrh	r2, [r7, #6]
 800865e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	88fa      	ldrh	r2, [r7, #6]
 8008664:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	2200      	movs	r2, #0
 800866a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800866c:	68fb      	ldr	r3, [r7, #12]
 800866e:	2200      	movs	r2, #0
 8008670:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8008672:	68fb      	ldr	r3, [r7, #12]
 8008674:	2200      	movs	r2, #0
 8008676:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	2200      	movs	r2, #0
 800867c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800867e:	68fb      	ldr	r3, [r7, #12]
 8008680:	2200      	movs	r2, #0
 8008682:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008684:	68fb      	ldr	r3, [r7, #12]
 8008686:	689b      	ldr	r3, [r3, #8]
 8008688:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800868c:	d10f      	bne.n	80086ae <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800868e:	68fb      	ldr	r3, [r7, #12]
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	681a      	ldr	r2, [r3, #0]
 8008694:	68fb      	ldr	r3, [r7, #12]
 8008696:	681b      	ldr	r3, [r3, #0]
 8008698:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800869c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	681a      	ldr	r2, [r3, #0]
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80086ac:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80086b8:	2b40      	cmp	r3, #64	@ 0x40
 80086ba:	d007      	beq.n	80086cc <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80086bc:	68fb      	ldr	r3, [r7, #12]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	681a      	ldr	r2, [r3, #0]
 80086c2:	68fb      	ldr	r3, [r7, #12]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80086ca:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80086cc:	68fb      	ldr	r3, [r7, #12]
 80086ce:	68db      	ldr	r3, [r3, #12]
 80086d0:	2b00      	cmp	r3, #0
 80086d2:	d170      	bne.n	80087b6 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80086d4:	e035      	b.n	8008742 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	689b      	ldr	r3, [r3, #8]
 80086dc:	f003 0301 	and.w	r3, r3, #1
 80086e0:	2b01      	cmp	r3, #1
 80086e2:	d115      	bne.n	8008710 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80086e4:	68fb      	ldr	r3, [r7, #12]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	f103 020c 	add.w	r2, r3, #12
 80086ec:	68fb      	ldr	r3, [r7, #12]
 80086ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086f0:	7812      	ldrb	r2, [r2, #0]
 80086f2:	b2d2      	uxtb	r2, r2
 80086f4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086fa:	1c5a      	adds	r2, r3, #1
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008700:	68fb      	ldr	r3, [r7, #12]
 8008702:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008704:	b29b      	uxth	r3, r3
 8008706:	3b01      	subs	r3, #1
 8008708:	b29a      	uxth	r2, r3
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800870e:	e018      	b.n	8008742 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008710:	f7fc fa7a 	bl	8004c08 <HAL_GetTick>
 8008714:	4602      	mov	r2, r0
 8008716:	697b      	ldr	r3, [r7, #20]
 8008718:	1ad3      	subs	r3, r2, r3
 800871a:	683a      	ldr	r2, [r7, #0]
 800871c:	429a      	cmp	r2, r3
 800871e:	d803      	bhi.n	8008728 <HAL_SPI_Receive+0x15e>
 8008720:	683b      	ldr	r3, [r7, #0]
 8008722:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008726:	d102      	bne.n	800872e <HAL_SPI_Receive+0x164>
 8008728:	683b      	ldr	r3, [r7, #0]
 800872a:	2b00      	cmp	r3, #0
 800872c:	d109      	bne.n	8008742 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800872e:	68fb      	ldr	r3, [r7, #12]
 8008730:	2201      	movs	r2, #1
 8008732:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	2200      	movs	r2, #0
 800873a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800873e:	2303      	movs	r3, #3
 8008740:	e058      	b.n	80087f4 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8008742:	68fb      	ldr	r3, [r7, #12]
 8008744:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008746:	b29b      	uxth	r3, r3
 8008748:	2b00      	cmp	r3, #0
 800874a:	d1c4      	bne.n	80086d6 <HAL_SPI_Receive+0x10c>
 800874c:	e038      	b.n	80087c0 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800874e:	68fb      	ldr	r3, [r7, #12]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	689b      	ldr	r3, [r3, #8]
 8008754:	f003 0301 	and.w	r3, r3, #1
 8008758:	2b01      	cmp	r3, #1
 800875a:	d113      	bne.n	8008784 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800875c:	68fb      	ldr	r3, [r7, #12]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	68da      	ldr	r2, [r3, #12]
 8008762:	68fb      	ldr	r3, [r7, #12]
 8008764:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008766:	b292      	uxth	r2, r2
 8008768:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800876a:	68fb      	ldr	r3, [r7, #12]
 800876c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800876e:	1c9a      	adds	r2, r3, #2
 8008770:	68fb      	ldr	r3, [r7, #12]
 8008772:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008774:	68fb      	ldr	r3, [r7, #12]
 8008776:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008778:	b29b      	uxth	r3, r3
 800877a:	3b01      	subs	r3, #1
 800877c:	b29a      	uxth	r2, r3
 800877e:	68fb      	ldr	r3, [r7, #12]
 8008780:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8008782:	e018      	b.n	80087b6 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008784:	f7fc fa40 	bl	8004c08 <HAL_GetTick>
 8008788:	4602      	mov	r2, r0
 800878a:	697b      	ldr	r3, [r7, #20]
 800878c:	1ad3      	subs	r3, r2, r3
 800878e:	683a      	ldr	r2, [r7, #0]
 8008790:	429a      	cmp	r2, r3
 8008792:	d803      	bhi.n	800879c <HAL_SPI_Receive+0x1d2>
 8008794:	683b      	ldr	r3, [r7, #0]
 8008796:	f1b3 3fff 	cmp.w	r3, #4294967295
 800879a:	d102      	bne.n	80087a2 <HAL_SPI_Receive+0x1d8>
 800879c:	683b      	ldr	r3, [r7, #0]
 800879e:	2b00      	cmp	r3, #0
 80087a0:	d109      	bne.n	80087b6 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80087a2:	68fb      	ldr	r3, [r7, #12]
 80087a4:	2201      	movs	r2, #1
 80087a6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	2200      	movs	r2, #0
 80087ae:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80087b2:	2303      	movs	r3, #3
 80087b4:	e01e      	b.n	80087f4 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80087b6:	68fb      	ldr	r3, [r7, #12]
 80087b8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80087ba:	b29b      	uxth	r3, r3
 80087bc:	2b00      	cmp	r3, #0
 80087be:	d1c6      	bne.n	800874e <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80087c0:	697a      	ldr	r2, [r7, #20]
 80087c2:	6839      	ldr	r1, [r7, #0]
 80087c4:	68f8      	ldr	r0, [r7, #12]
 80087c6:	f000 fd5b 	bl	8009280 <SPI_EndRxTransaction>
 80087ca:	4603      	mov	r3, r0
 80087cc:	2b00      	cmp	r3, #0
 80087ce:	d002      	beq.n	80087d6 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	2220      	movs	r2, #32
 80087d4:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	2201      	movs	r2, #1
 80087da:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80087de:	68fb      	ldr	r3, [r7, #12]
 80087e0:	2200      	movs	r2, #0
 80087e2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80087ea:	2b00      	cmp	r3, #0
 80087ec:	d001      	beq.n	80087f2 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 80087ee:	2301      	movs	r3, #1
 80087f0:	e000      	b.n	80087f4 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 80087f2:	2300      	movs	r3, #0
  }
}
 80087f4:	4618      	mov	r0, r3
 80087f6:	3718      	adds	r7, #24
 80087f8:	46bd      	mov	sp, r7
 80087fa:	bd80      	pop	{r7, pc}

080087fc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80087fc:	b580      	push	{r7, lr}
 80087fe:	b08a      	sub	sp, #40	@ 0x28
 8008800:	af00      	add	r7, sp, #0
 8008802:	60f8      	str	r0, [r7, #12]
 8008804:	60b9      	str	r1, [r7, #8]
 8008806:	607a      	str	r2, [r7, #4]
 8008808:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800880a:	2301      	movs	r3, #1
 800880c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800880e:	f7fc f9fb 	bl	8004c08 <HAL_GetTick>
 8008812:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800881a:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800881c:	68fb      	ldr	r3, [r7, #12]
 800881e:	685b      	ldr	r3, [r3, #4]
 8008820:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8008822:	887b      	ldrh	r3, [r7, #2]
 8008824:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008826:	7ffb      	ldrb	r3, [r7, #31]
 8008828:	2b01      	cmp	r3, #1
 800882a:	d00c      	beq.n	8008846 <HAL_SPI_TransmitReceive+0x4a>
 800882c:	69bb      	ldr	r3, [r7, #24]
 800882e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008832:	d106      	bne.n	8008842 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8008834:	68fb      	ldr	r3, [r7, #12]
 8008836:	689b      	ldr	r3, [r3, #8]
 8008838:	2b00      	cmp	r3, #0
 800883a:	d102      	bne.n	8008842 <HAL_SPI_TransmitReceive+0x46>
 800883c:	7ffb      	ldrb	r3, [r7, #31]
 800883e:	2b04      	cmp	r3, #4
 8008840:	d001      	beq.n	8008846 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8008842:	2302      	movs	r3, #2
 8008844:	e17f      	b.n	8008b46 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008846:	68bb      	ldr	r3, [r7, #8]
 8008848:	2b00      	cmp	r3, #0
 800884a:	d005      	beq.n	8008858 <HAL_SPI_TransmitReceive+0x5c>
 800884c:	687b      	ldr	r3, [r7, #4]
 800884e:	2b00      	cmp	r3, #0
 8008850:	d002      	beq.n	8008858 <HAL_SPI_TransmitReceive+0x5c>
 8008852:	887b      	ldrh	r3, [r7, #2]
 8008854:	2b00      	cmp	r3, #0
 8008856:	d101      	bne.n	800885c <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8008858:	2301      	movs	r3, #1
 800885a:	e174      	b.n	8008b46 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008862:	2b01      	cmp	r3, #1
 8008864:	d101      	bne.n	800886a <HAL_SPI_TransmitReceive+0x6e>
 8008866:	2302      	movs	r3, #2
 8008868:	e16d      	b.n	8008b46 <HAL_SPI_TransmitReceive+0x34a>
 800886a:	68fb      	ldr	r3, [r7, #12]
 800886c:	2201      	movs	r2, #1
 800886e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008878:	b2db      	uxtb	r3, r3
 800887a:	2b04      	cmp	r3, #4
 800887c:	d003      	beq.n	8008886 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	2205      	movs	r2, #5
 8008882:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008886:	68fb      	ldr	r3, [r7, #12]
 8008888:	2200      	movs	r2, #0
 800888a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800888c:	68fb      	ldr	r3, [r7, #12]
 800888e:	687a      	ldr	r2, [r7, #4]
 8008890:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	887a      	ldrh	r2, [r7, #2]
 8008896:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8008898:	68fb      	ldr	r3, [r7, #12]
 800889a:	887a      	ldrh	r2, [r7, #2]
 800889c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800889e:	68fb      	ldr	r3, [r7, #12]
 80088a0:	68ba      	ldr	r2, [r7, #8]
 80088a2:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80088a4:	68fb      	ldr	r3, [r7, #12]
 80088a6:	887a      	ldrh	r2, [r7, #2]
 80088a8:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80088aa:	68fb      	ldr	r3, [r7, #12]
 80088ac:	887a      	ldrh	r2, [r7, #2]
 80088ae:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80088b0:	68fb      	ldr	r3, [r7, #12]
 80088b2:	2200      	movs	r2, #0
 80088b4:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	2200      	movs	r2, #0
 80088ba:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	681b      	ldr	r3, [r3, #0]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80088c6:	2b40      	cmp	r3, #64	@ 0x40
 80088c8:	d007      	beq.n	80088da <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	681a      	ldr	r2, [r3, #0]
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80088d8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	68db      	ldr	r3, [r3, #12]
 80088de:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80088e2:	d17e      	bne.n	80089e2 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	685b      	ldr	r3, [r3, #4]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d002      	beq.n	80088f2 <HAL_SPI_TransmitReceive+0xf6>
 80088ec:	8afb      	ldrh	r3, [r7, #22]
 80088ee:	2b01      	cmp	r3, #1
 80088f0:	d16c      	bne.n	80089cc <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80088f6:	881a      	ldrh	r2, [r3, #0]
 80088f8:	68fb      	ldr	r3, [r7, #12]
 80088fa:	681b      	ldr	r3, [r3, #0]
 80088fc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008902:	1c9a      	adds	r2, r3, #2
 8008904:	68fb      	ldr	r3, [r7, #12]
 8008906:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800890c:	b29b      	uxth	r3, r3
 800890e:	3b01      	subs	r3, #1
 8008910:	b29a      	uxth	r2, r3
 8008912:	68fb      	ldr	r3, [r7, #12]
 8008914:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008916:	e059      	b.n	80089cc <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	689b      	ldr	r3, [r3, #8]
 800891e:	f003 0302 	and.w	r3, r3, #2
 8008922:	2b02      	cmp	r3, #2
 8008924:	d11b      	bne.n	800895e <HAL_SPI_TransmitReceive+0x162>
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800892a:	b29b      	uxth	r3, r3
 800892c:	2b00      	cmp	r3, #0
 800892e:	d016      	beq.n	800895e <HAL_SPI_TransmitReceive+0x162>
 8008930:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008932:	2b01      	cmp	r3, #1
 8008934:	d113      	bne.n	800895e <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008936:	68fb      	ldr	r3, [r7, #12]
 8008938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800893a:	881a      	ldrh	r2, [r3, #0]
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008942:	68fb      	ldr	r3, [r7, #12]
 8008944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008946:	1c9a      	adds	r2, r3, #2
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008950:	b29b      	uxth	r3, r3
 8008952:	3b01      	subs	r3, #1
 8008954:	b29a      	uxth	r2, r3
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800895a:	2300      	movs	r3, #0
 800895c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800895e:	68fb      	ldr	r3, [r7, #12]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	689b      	ldr	r3, [r3, #8]
 8008964:	f003 0301 	and.w	r3, r3, #1
 8008968:	2b01      	cmp	r3, #1
 800896a:	d119      	bne.n	80089a0 <HAL_SPI_TransmitReceive+0x1a4>
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008970:	b29b      	uxth	r3, r3
 8008972:	2b00      	cmp	r3, #0
 8008974:	d014      	beq.n	80089a0 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008976:	68fb      	ldr	r3, [r7, #12]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	68da      	ldr	r2, [r3, #12]
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008980:	b292      	uxth	r2, r2
 8008982:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8008984:	68fb      	ldr	r3, [r7, #12]
 8008986:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008988:	1c9a      	adds	r2, r3, #2
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800898e:	68fb      	ldr	r3, [r7, #12]
 8008990:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008992:	b29b      	uxth	r3, r3
 8008994:	3b01      	subs	r3, #1
 8008996:	b29a      	uxth	r2, r3
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800899c:	2301      	movs	r3, #1
 800899e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80089a0:	f7fc f932 	bl	8004c08 <HAL_GetTick>
 80089a4:	4602      	mov	r2, r0
 80089a6:	6a3b      	ldr	r3, [r7, #32]
 80089a8:	1ad3      	subs	r3, r2, r3
 80089aa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80089ac:	429a      	cmp	r2, r3
 80089ae:	d80d      	bhi.n	80089cc <HAL_SPI_TransmitReceive+0x1d0>
 80089b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089b2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089b6:	d009      	beq.n	80089cc <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	2201      	movs	r2, #1
 80089bc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80089c0:	68fb      	ldr	r3, [r7, #12]
 80089c2:	2200      	movs	r2, #0
 80089c4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80089c8:	2303      	movs	r3, #3
 80089ca:	e0bc      	b.n	8008b46 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80089d0:	b29b      	uxth	r3, r3
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d1a0      	bne.n	8008918 <HAL_SPI_TransmitReceive+0x11c>
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80089da:	b29b      	uxth	r3, r3
 80089dc:	2b00      	cmp	r3, #0
 80089de:	d19b      	bne.n	8008918 <HAL_SPI_TransmitReceive+0x11c>
 80089e0:	e082      	b.n	8008ae8 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	685b      	ldr	r3, [r3, #4]
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d002      	beq.n	80089f0 <HAL_SPI_TransmitReceive+0x1f4>
 80089ea:	8afb      	ldrh	r3, [r7, #22]
 80089ec:	2b01      	cmp	r3, #1
 80089ee:	d171      	bne.n	8008ad4 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80089f4:	68fb      	ldr	r3, [r7, #12]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	330c      	adds	r3, #12
 80089fa:	7812      	ldrb	r2, [r2, #0]
 80089fc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a02:	1c5a      	adds	r2, r3, #1
 8008a04:	68fb      	ldr	r3, [r7, #12]
 8008a06:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008a0c:	b29b      	uxth	r3, r3
 8008a0e:	3b01      	subs	r3, #1
 8008a10:	b29a      	uxth	r2, r3
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008a16:	e05d      	b.n	8008ad4 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	681b      	ldr	r3, [r3, #0]
 8008a1c:	689b      	ldr	r3, [r3, #8]
 8008a1e:	f003 0302 	and.w	r3, r3, #2
 8008a22:	2b02      	cmp	r3, #2
 8008a24:	d11c      	bne.n	8008a60 <HAL_SPI_TransmitReceive+0x264>
 8008a26:	68fb      	ldr	r3, [r7, #12]
 8008a28:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008a2a:	b29b      	uxth	r3, r3
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	d017      	beq.n	8008a60 <HAL_SPI_TransmitReceive+0x264>
 8008a30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a32:	2b01      	cmp	r3, #1
 8008a34:	d114      	bne.n	8008a60 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	681b      	ldr	r3, [r3, #0]
 8008a3e:	330c      	adds	r3, #12
 8008a40:	7812      	ldrb	r2, [r2, #0]
 8008a42:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a48:	1c5a      	adds	r2, r3, #1
 8008a4a:	68fb      	ldr	r3, [r7, #12]
 8008a4c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008a4e:	68fb      	ldr	r3, [r7, #12]
 8008a50:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008a52:	b29b      	uxth	r3, r3
 8008a54:	3b01      	subs	r3, #1
 8008a56:	b29a      	uxth	r2, r3
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008a5c:	2300      	movs	r3, #0
 8008a5e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	689b      	ldr	r3, [r3, #8]
 8008a66:	f003 0301 	and.w	r3, r3, #1
 8008a6a:	2b01      	cmp	r3, #1
 8008a6c:	d119      	bne.n	8008aa2 <HAL_SPI_TransmitReceive+0x2a6>
 8008a6e:	68fb      	ldr	r3, [r7, #12]
 8008a70:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008a72:	b29b      	uxth	r3, r3
 8008a74:	2b00      	cmp	r3, #0
 8008a76:	d014      	beq.n	8008aa2 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008a78:	68fb      	ldr	r3, [r7, #12]
 8008a7a:	681b      	ldr	r3, [r3, #0]
 8008a7c:	68da      	ldr	r2, [r3, #12]
 8008a7e:	68fb      	ldr	r3, [r7, #12]
 8008a80:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a82:	b2d2      	uxtb	r2, r2
 8008a84:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8008a86:	68fb      	ldr	r3, [r7, #12]
 8008a88:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a8a:	1c5a      	adds	r2, r3, #1
 8008a8c:	68fb      	ldr	r3, [r7, #12]
 8008a8e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008a94:	b29b      	uxth	r3, r3
 8008a96:	3b01      	subs	r3, #1
 8008a98:	b29a      	uxth	r2, r3
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8008a9e:	2301      	movs	r3, #1
 8008aa0:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8008aa2:	f7fc f8b1 	bl	8004c08 <HAL_GetTick>
 8008aa6:	4602      	mov	r2, r0
 8008aa8:	6a3b      	ldr	r3, [r7, #32]
 8008aaa:	1ad3      	subs	r3, r2, r3
 8008aac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008aae:	429a      	cmp	r2, r3
 8008ab0:	d803      	bhi.n	8008aba <HAL_SPI_TransmitReceive+0x2be>
 8008ab2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008ab4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ab8:	d102      	bne.n	8008ac0 <HAL_SPI_TransmitReceive+0x2c4>
 8008aba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d109      	bne.n	8008ad4 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8008ac0:	68fb      	ldr	r3, [r7, #12]
 8008ac2:	2201      	movs	r2, #1
 8008ac4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8008ac8:	68fb      	ldr	r3, [r7, #12]
 8008aca:	2200      	movs	r2, #0
 8008acc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8008ad0:	2303      	movs	r3, #3
 8008ad2:	e038      	b.n	8008b46 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008ad8:	b29b      	uxth	r3, r3
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d19c      	bne.n	8008a18 <HAL_SPI_TransmitReceive+0x21c>
 8008ade:	68fb      	ldr	r3, [r7, #12]
 8008ae0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008ae2:	b29b      	uxth	r3, r3
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d197      	bne.n	8008a18 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008ae8:	6a3a      	ldr	r2, [r7, #32]
 8008aea:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008aec:	68f8      	ldr	r0, [r7, #12]
 8008aee:	f000 fc2d 	bl	800934c <SPI_EndRxTxTransaction>
 8008af2:	4603      	mov	r3, r0
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d008      	beq.n	8008b0a <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008af8:	68fb      	ldr	r3, [r7, #12]
 8008afa:	2220      	movs	r2, #32
 8008afc:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8008afe:	68fb      	ldr	r3, [r7, #12]
 8008b00:	2200      	movs	r2, #0
 8008b02:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8008b06:	2301      	movs	r3, #1
 8008b08:	e01d      	b.n	8008b46 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	689b      	ldr	r3, [r3, #8]
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	d10a      	bne.n	8008b28 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008b12:	2300      	movs	r3, #0
 8008b14:	613b      	str	r3, [r7, #16]
 8008b16:	68fb      	ldr	r3, [r7, #12]
 8008b18:	681b      	ldr	r3, [r3, #0]
 8008b1a:	68db      	ldr	r3, [r3, #12]
 8008b1c:	613b      	str	r3, [r7, #16]
 8008b1e:	68fb      	ldr	r3, [r7, #12]
 8008b20:	681b      	ldr	r3, [r3, #0]
 8008b22:	689b      	ldr	r3, [r3, #8]
 8008b24:	613b      	str	r3, [r7, #16]
 8008b26:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	2201      	movs	r2, #1
 8008b2c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8008b30:	68fb      	ldr	r3, [r7, #12]
 8008b32:	2200      	movs	r2, #0
 8008b34:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d001      	beq.n	8008b44 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8008b40:	2301      	movs	r3, #1
 8008b42:	e000      	b.n	8008b46 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8008b44:	2300      	movs	r3, #0
  }
}
 8008b46:	4618      	mov	r0, r3
 8008b48:	3728      	adds	r7, #40	@ 0x28
 8008b4a:	46bd      	mov	sp, r7
 8008b4c:	bd80      	pop	{r7, pc}
	...

08008b50 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8008b50:	b580      	push	{r7, lr}
 8008b52:	b086      	sub	sp, #24
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	60f8      	str	r0, [r7, #12]
 8008b58:	60b9      	str	r1, [r7, #8]
 8008b5a:	607a      	str	r2, [r7, #4]
 8008b5c:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008b5e:	68fb      	ldr	r3, [r7, #12]
 8008b60:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008b64:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 8008b66:	68fb      	ldr	r3, [r7, #12]
 8008b68:	685b      	ldr	r3, [r3, #4]
 8008b6a:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8008b6c:	7dfb      	ldrb	r3, [r7, #23]
 8008b6e:	2b01      	cmp	r3, #1
 8008b70:	d00c      	beq.n	8008b8c <HAL_SPI_TransmitReceive_DMA+0x3c>
 8008b72:	693b      	ldr	r3, [r7, #16]
 8008b74:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008b78:	d106      	bne.n	8008b88 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	689b      	ldr	r3, [r3, #8]
 8008b7e:	2b00      	cmp	r3, #0
 8008b80:	d102      	bne.n	8008b88 <HAL_SPI_TransmitReceive_DMA+0x38>
 8008b82:	7dfb      	ldrb	r3, [r7, #23]
 8008b84:	2b04      	cmp	r3, #4
 8008b86:	d001      	beq.n	8008b8c <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8008b88:	2302      	movs	r3, #2
 8008b8a:	e0cf      	b.n	8008d2c <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008b8c:	68bb      	ldr	r3, [r7, #8]
 8008b8e:	2b00      	cmp	r3, #0
 8008b90:	d005      	beq.n	8008b9e <HAL_SPI_TransmitReceive_DMA+0x4e>
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d002      	beq.n	8008b9e <HAL_SPI_TransmitReceive_DMA+0x4e>
 8008b98:	887b      	ldrh	r3, [r7, #2]
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d101      	bne.n	8008ba2 <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 8008b9e:	2301      	movs	r3, #1
 8008ba0:	e0c4      	b.n	8008d2c <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8008ba8:	2b01      	cmp	r3, #1
 8008baa:	d101      	bne.n	8008bb0 <HAL_SPI_TransmitReceive_DMA+0x60>
 8008bac:	2302      	movs	r3, #2
 8008bae:	e0bd      	b.n	8008d2c <HAL_SPI_TransmitReceive_DMA+0x1dc>
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	2201      	movs	r2, #1
 8008bb4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008bbe:	b2db      	uxtb	r3, r3
 8008bc0:	2b04      	cmp	r3, #4
 8008bc2:	d003      	beq.n	8008bcc <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008bc4:	68fb      	ldr	r3, [r7, #12]
 8008bc6:	2205      	movs	r2, #5
 8008bc8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	2200      	movs	r2, #0
 8008bd0:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	68ba      	ldr	r2, [r7, #8]
 8008bd6:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8008bd8:	68fb      	ldr	r3, [r7, #12]
 8008bda:	887a      	ldrh	r2, [r7, #2]
 8008bdc:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	887a      	ldrh	r2, [r7, #2]
 8008be2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	687a      	ldr	r2, [r7, #4]
 8008be8:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8008bea:	68fb      	ldr	r3, [r7, #12]
 8008bec:	887a      	ldrh	r2, [r7, #2]
 8008bee:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	887a      	ldrh	r2, [r7, #2]
 8008bf4:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	2200      	movs	r2, #0
 8008bfa:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	2200      	movs	r2, #0
 8008c00:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 8008c02:	68fb      	ldr	r3, [r7, #12]
 8008c04:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008c08:	b2db      	uxtb	r3, r3
 8008c0a:	2b04      	cmp	r3, #4
 8008c0c:	d108      	bne.n	8008c20 <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c12:	4a48      	ldr	r2, [pc, #288]	@ (8008d34 <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 8008c14:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 8008c16:	68fb      	ldr	r3, [r7, #12]
 8008c18:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c1a:	4a47      	ldr	r2, [pc, #284]	@ (8008d38 <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 8008c1c:	63da      	str	r2, [r3, #60]	@ 0x3c
 8008c1e:	e007      	b.n	8008c30 <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c24:	4a45      	ldr	r2, [pc, #276]	@ (8008d3c <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 8008c26:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c2c:	4a44      	ldr	r2, [pc, #272]	@ (8008d40 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8008c2e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c34:	4a43      	ldr	r2, [pc, #268]	@ (8008d44 <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 8008c36:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8008c38:	68fb      	ldr	r3, [r7, #12]
 8008c3a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c3c:	2200      	movs	r2, #0
 8008c3e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8008c44:	68fb      	ldr	r3, [r7, #12]
 8008c46:	681b      	ldr	r3, [r3, #0]
 8008c48:	330c      	adds	r3, #12
 8008c4a:	4619      	mov	r1, r3
 8008c4c:	68fb      	ldr	r3, [r7, #12]
 8008c4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c50:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 8008c52:	68fb      	ldr	r3, [r7, #12]
 8008c54:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8008c56:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8008c58:	f7fc fef6 	bl	8005a48 <HAL_DMA_Start_IT>
 8008c5c:	4603      	mov	r3, r0
 8008c5e:	2b00      	cmp	r3, #0
 8008c60:	d00b      	beq.n	8008c7a <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c66:	f043 0210 	orr.w	r2, r3, #16
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8008c6e:	68fb      	ldr	r3, [r7, #12]
 8008c70:	2200      	movs	r2, #0
 8008c72:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8008c76:	2301      	movs	r3, #1
 8008c78:	e058      	b.n	8008d2c <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8008c7a:	68fb      	ldr	r3, [r7, #12]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	685a      	ldr	r2, [r3, #4]
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	681b      	ldr	r3, [r3, #0]
 8008c84:	f042 0201 	orr.w	r2, r2, #1
 8008c88:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008c8e:	2200      	movs	r2, #0
 8008c90:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008c96:	2200      	movs	r2, #0
 8008c98:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 8008c9a:	68fb      	ldr	r3, [r7, #12]
 8008c9c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 8008ca2:	68fb      	ldr	r3, [r7, #12]
 8008ca4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008ca6:	2200      	movs	r2, #0
 8008ca8:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 8008cae:	68fb      	ldr	r3, [r7, #12]
 8008cb0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008cb2:	4619      	mov	r1, r3
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	330c      	adds	r3, #12
 8008cba:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 8008cbc:	68fb      	ldr	r3, [r7, #12]
 8008cbe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008cc0:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 8008cc2:	f7fc fec1 	bl	8005a48 <HAL_DMA_Start_IT>
 8008cc6:	4603      	mov	r3, r0
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d00b      	beq.n	8008ce4 <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8008ccc:	68fb      	ldr	r3, [r7, #12]
 8008cce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008cd0:	f043 0210 	orr.w	r2, r3, #16
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8008cd8:	68fb      	ldr	r3, [r7, #12]
 8008cda:	2200      	movs	r2, #0
 8008cdc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8008ce0:	2301      	movs	r3, #1
 8008ce2:	e023      	b.n	8008d2c <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	681b      	ldr	r3, [r3, #0]
 8008cea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008cee:	2b40      	cmp	r3, #64	@ 0x40
 8008cf0:	d007      	beq.n	8008d02 <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	681a      	ldr	r2, [r3, #0]
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	681b      	ldr	r3, [r3, #0]
 8008cfc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008d00:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	2200      	movs	r2, #0
 8008d06:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8008d0a:	68fb      	ldr	r3, [r7, #12]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	685a      	ldr	r2, [r3, #4]
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	681b      	ldr	r3, [r3, #0]
 8008d14:	f042 0220 	orr.w	r2, r2, #32
 8008d18:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	685a      	ldr	r2, [r3, #4]
 8008d20:	68fb      	ldr	r3, [r7, #12]
 8008d22:	681b      	ldr	r3, [r3, #0]
 8008d24:	f042 0202 	orr.w	r2, r2, #2
 8008d28:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8008d2a:	2300      	movs	r3, #0
}
 8008d2c:	4618      	mov	r0, r3
 8008d2e:	3718      	adds	r7, #24
 8008d30:	46bd      	mov	sp, r7
 8008d32:	bd80      	pop	{r7, pc}
 8008d34:	080090d1 	.word	0x080090d1
 8008d38:	08008f99 	.word	0x08008f99
 8008d3c:	080090ed 	.word	0x080090ed
 8008d40:	08009041 	.word	0x08009041
 8008d44:	08009109 	.word	0x08009109

08008d48 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8008d48:	b580      	push	{r7, lr}
 8008d4a:	b088      	sub	sp, #32
 8008d4c:	af00      	add	r7, sp, #0
 8008d4e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	685b      	ldr	r3, [r3, #4]
 8008d56:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	681b      	ldr	r3, [r3, #0]
 8008d5c:	689b      	ldr	r3, [r3, #8]
 8008d5e:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008d60:	69bb      	ldr	r3, [r7, #24]
 8008d62:	099b      	lsrs	r3, r3, #6
 8008d64:	f003 0301 	and.w	r3, r3, #1
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d10f      	bne.n	8008d8c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008d6c:	69bb      	ldr	r3, [r7, #24]
 8008d6e:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008d72:	2b00      	cmp	r3, #0
 8008d74:	d00a      	beq.n	8008d8c <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008d76:	69fb      	ldr	r3, [r7, #28]
 8008d78:	099b      	lsrs	r3, r3, #6
 8008d7a:	f003 0301 	and.w	r3, r3, #1
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d004      	beq.n	8008d8c <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d86:	6878      	ldr	r0, [r7, #4]
 8008d88:	4798      	blx	r3
    return;
 8008d8a:	e0d7      	b.n	8008f3c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8008d8c:	69bb      	ldr	r3, [r7, #24]
 8008d8e:	085b      	lsrs	r3, r3, #1
 8008d90:	f003 0301 	and.w	r3, r3, #1
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d00a      	beq.n	8008dae <HAL_SPI_IRQHandler+0x66>
 8008d98:	69fb      	ldr	r3, [r7, #28]
 8008d9a:	09db      	lsrs	r3, r3, #7
 8008d9c:	f003 0301 	and.w	r3, r3, #1
 8008da0:	2b00      	cmp	r3, #0
 8008da2:	d004      	beq.n	8008dae <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8008da4:	687b      	ldr	r3, [r7, #4]
 8008da6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008da8:	6878      	ldr	r0, [r7, #4]
 8008daa:	4798      	blx	r3
    return;
 8008dac:	e0c6      	b.n	8008f3c <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008dae:	69bb      	ldr	r3, [r7, #24]
 8008db0:	095b      	lsrs	r3, r3, #5
 8008db2:	f003 0301 	and.w	r3, r3, #1
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d10c      	bne.n	8008dd4 <HAL_SPI_IRQHandler+0x8c>
 8008dba:	69bb      	ldr	r3, [r7, #24]
 8008dbc:	099b      	lsrs	r3, r3, #6
 8008dbe:	f003 0301 	and.w	r3, r3, #1
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d106      	bne.n	8008dd4 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8008dc6:	69bb      	ldr	r3, [r7, #24]
 8008dc8:	0a1b      	lsrs	r3, r3, #8
 8008dca:	f003 0301 	and.w	r3, r3, #1
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	f000 80b4 	beq.w	8008f3c <HAL_SPI_IRQHandler+0x1f4>
 8008dd4:	69fb      	ldr	r3, [r7, #28]
 8008dd6:	095b      	lsrs	r3, r3, #5
 8008dd8:	f003 0301 	and.w	r3, r3, #1
 8008ddc:	2b00      	cmp	r3, #0
 8008dde:	f000 80ad 	beq.w	8008f3c <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008de2:	69bb      	ldr	r3, [r7, #24]
 8008de4:	099b      	lsrs	r3, r3, #6
 8008de6:	f003 0301 	and.w	r3, r3, #1
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d023      	beq.n	8008e36 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008dee:	687b      	ldr	r3, [r7, #4]
 8008df0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008df4:	b2db      	uxtb	r3, r3
 8008df6:	2b03      	cmp	r3, #3
 8008df8:	d011      	beq.n	8008e1e <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008dfa:	687b      	ldr	r3, [r7, #4]
 8008dfc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008dfe:	f043 0204 	orr.w	r2, r3, #4
 8008e02:	687b      	ldr	r3, [r7, #4]
 8008e04:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008e06:	2300      	movs	r3, #0
 8008e08:	617b      	str	r3, [r7, #20]
 8008e0a:	687b      	ldr	r3, [r7, #4]
 8008e0c:	681b      	ldr	r3, [r3, #0]
 8008e0e:	68db      	ldr	r3, [r3, #12]
 8008e10:	617b      	str	r3, [r7, #20]
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	689b      	ldr	r3, [r3, #8]
 8008e18:	617b      	str	r3, [r7, #20]
 8008e1a:	697b      	ldr	r3, [r7, #20]
 8008e1c:	e00b      	b.n	8008e36 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008e1e:	2300      	movs	r3, #0
 8008e20:	613b      	str	r3, [r7, #16]
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	68db      	ldr	r3, [r3, #12]
 8008e28:	613b      	str	r3, [r7, #16]
 8008e2a:	687b      	ldr	r3, [r7, #4]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	689b      	ldr	r3, [r3, #8]
 8008e30:	613b      	str	r3, [r7, #16]
 8008e32:	693b      	ldr	r3, [r7, #16]
        return;
 8008e34:	e082      	b.n	8008f3c <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8008e36:	69bb      	ldr	r3, [r7, #24]
 8008e38:	095b      	lsrs	r3, r3, #5
 8008e3a:	f003 0301 	and.w	r3, r3, #1
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d014      	beq.n	8008e6c <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008e42:	687b      	ldr	r3, [r7, #4]
 8008e44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e46:	f043 0201 	orr.w	r2, r3, #1
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008e4e:	2300      	movs	r3, #0
 8008e50:	60fb      	str	r3, [r7, #12]
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	681b      	ldr	r3, [r3, #0]
 8008e56:	689b      	ldr	r3, [r3, #8]
 8008e58:	60fb      	str	r3, [r7, #12]
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	681b      	ldr	r3, [r3, #0]
 8008e5e:	681a      	ldr	r2, [r3, #0]
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008e68:	601a      	str	r2, [r3, #0]
 8008e6a:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8008e6c:	69bb      	ldr	r3, [r7, #24]
 8008e6e:	0a1b      	lsrs	r3, r3, #8
 8008e70:	f003 0301 	and.w	r3, r3, #1
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d00c      	beq.n	8008e92 <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008e78:	687b      	ldr	r3, [r7, #4]
 8008e7a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e7c:	f043 0208 	orr.w	r2, r3, #8
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008e84:	2300      	movs	r3, #0
 8008e86:	60bb      	str	r3, [r7, #8]
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	689b      	ldr	r3, [r3, #8]
 8008e8e:	60bb      	str	r3, [r7, #8]
 8008e90:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e96:	2b00      	cmp	r3, #0
 8008e98:	d04f      	beq.n	8008f3a <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8008e9a:	687b      	ldr	r3, [r7, #4]
 8008e9c:	681b      	ldr	r3, [r3, #0]
 8008e9e:	685a      	ldr	r2, [r3, #4]
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	681b      	ldr	r3, [r3, #0]
 8008ea4:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008ea8:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	2201      	movs	r2, #1
 8008eae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8008eb2:	69fb      	ldr	r3, [r7, #28]
 8008eb4:	f003 0302 	and.w	r3, r3, #2
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d104      	bne.n	8008ec6 <HAL_SPI_IRQHandler+0x17e>
 8008ebc:	69fb      	ldr	r3, [r7, #28]
 8008ebe:	f003 0301 	and.w	r3, r3, #1
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d034      	beq.n	8008f30 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	685a      	ldr	r2, [r3, #4]
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	f022 0203 	bic.w	r2, r2, #3
 8008ed4:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d011      	beq.n	8008f02 <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8008ede:	687b      	ldr	r3, [r7, #4]
 8008ee0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008ee2:	4a18      	ldr	r2, [pc, #96]	@ (8008f44 <HAL_SPI_IRQHandler+0x1fc>)
 8008ee4:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8008ee6:	687b      	ldr	r3, [r7, #4]
 8008ee8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008eea:	4618      	mov	r0, r3
 8008eec:	f7fc fe74 	bl	8005bd8 <HAL_DMA_Abort_IT>
 8008ef0:	4603      	mov	r3, r0
 8008ef2:	2b00      	cmp	r3, #0
 8008ef4:	d005      	beq.n	8008f02 <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008ef6:	687b      	ldr	r3, [r7, #4]
 8008ef8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008efa:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008f06:	2b00      	cmp	r3, #0
 8008f08:	d016      	beq.n	8008f38 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8008f0a:	687b      	ldr	r3, [r7, #4]
 8008f0c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008f0e:	4a0d      	ldr	r2, [pc, #52]	@ (8008f44 <HAL_SPI_IRQHandler+0x1fc>)
 8008f10:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8008f12:	687b      	ldr	r3, [r7, #4]
 8008f14:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008f16:	4618      	mov	r0, r3
 8008f18:	f7fc fe5e 	bl	8005bd8 <HAL_DMA_Abort_IT>
 8008f1c:	4603      	mov	r3, r0
 8008f1e:	2b00      	cmp	r3, #0
 8008f20:	d00a      	beq.n	8008f38 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008f22:	687b      	ldr	r3, [r7, #4]
 8008f24:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008f26:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8008f2e:	e003      	b.n	8008f38 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8008f30:	6878      	ldr	r0, [r7, #4]
 8008f32:	f000 f827 	bl	8008f84 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8008f36:	e000      	b.n	8008f3a <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8008f38:	bf00      	nop
    return;
 8008f3a:	bf00      	nop
  }
}
 8008f3c:	3720      	adds	r7, #32
 8008f3e:	46bd      	mov	sp, r7
 8008f40:	bd80      	pop	{r7, pc}
 8008f42:	bf00      	nop
 8008f44:	08009149 	.word	0x08009149

08008f48 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008f48:	b480      	push	{r7}
 8008f4a:	b083      	sub	sp, #12
 8008f4c:	af00      	add	r7, sp, #0
 8008f4e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8008f50:	bf00      	nop
 8008f52:	370c      	adds	r7, #12
 8008f54:	46bd      	mov	sp, r7
 8008f56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f5a:	4770      	bx	lr

08008f5c <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008f5c:	b480      	push	{r7}
 8008f5e:	b083      	sub	sp, #12
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8008f64:	bf00      	nop
 8008f66:	370c      	adds	r7, #12
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f6e:	4770      	bx	lr

08008f70 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008f70:	b480      	push	{r7}
 8008f72:	b083      	sub	sp, #12
 8008f74:	af00      	add	r7, sp, #0
 8008f76:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8008f78:	bf00      	nop
 8008f7a:	370c      	adds	r7, #12
 8008f7c:	46bd      	mov	sp, r7
 8008f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f82:	4770      	bx	lr

08008f84 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8008f84:	b480      	push	{r7}
 8008f86:	b083      	sub	sp, #12
 8008f88:	af00      	add	r7, sp, #0
 8008f8a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8008f8c:	bf00      	nop
 8008f8e:	370c      	adds	r7, #12
 8008f90:	46bd      	mov	sp, r7
 8008f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f96:	4770      	bx	lr

08008f98 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008f98:	b580      	push	{r7, lr}
 8008f9a:	b084      	sub	sp, #16
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8008fa0:	687b      	ldr	r3, [r7, #4]
 8008fa2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fa4:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008fa6:	f7fb fe2f 	bl	8004c08 <HAL_GetTick>
 8008faa:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008fb6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008fba:	d03b      	beq.n	8009034 <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	685a      	ldr	r2, [r3, #4]
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	f022 0220 	bic.w	r2, r2, #32
 8008fca:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8008fcc:	68fb      	ldr	r3, [r7, #12]
 8008fce:	689b      	ldr	r3, [r3, #8]
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d10d      	bne.n	8008ff0 <SPI_DMAReceiveCplt+0x58>
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	685b      	ldr	r3, [r3, #4]
 8008fd8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008fdc:	d108      	bne.n	8008ff0 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	685a      	ldr	r2, [r3, #4]
 8008fe4:	68fb      	ldr	r3, [r7, #12]
 8008fe6:	681b      	ldr	r3, [r3, #0]
 8008fe8:	f022 0203 	bic.w	r2, r2, #3
 8008fec:	605a      	str	r2, [r3, #4]
 8008fee:	e007      	b.n	8009000 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	685a      	ldr	r2, [r3, #4]
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	681b      	ldr	r3, [r3, #0]
 8008ffa:	f022 0201 	bic.w	r2, r2, #1
 8008ffe:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8009000:	68ba      	ldr	r2, [r7, #8]
 8009002:	2164      	movs	r1, #100	@ 0x64
 8009004:	68f8      	ldr	r0, [r7, #12]
 8009006:	f000 f93b 	bl	8009280 <SPI_EndRxTransaction>
 800900a:	4603      	mov	r3, r0
 800900c:	2b00      	cmp	r3, #0
 800900e:	d002      	beq.n	8009016 <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	2220      	movs	r2, #32
 8009014:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 8009016:	68fb      	ldr	r3, [r7, #12]
 8009018:	2200      	movs	r2, #0
 800901a:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 800901c:	68fb      	ldr	r3, [r7, #12]
 800901e:	2201      	movs	r2, #1
 8009020:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009024:	68fb      	ldr	r3, [r7, #12]
 8009026:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009028:	2b00      	cmp	r3, #0
 800902a:	d003      	beq.n	8009034 <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800902c:	68f8      	ldr	r0, [r7, #12]
 800902e:	f7ff ffa9 	bl	8008f84 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8009032:	e002      	b.n	800903a <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8009034:	68f8      	ldr	r0, [r7, #12]
 8009036:	f7ff ff87 	bl	8008f48 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800903a:	3710      	adds	r7, #16
 800903c:	46bd      	mov	sp, r7
 800903e:	bd80      	pop	{r7, pc}

08009040 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8009040:	b580      	push	{r7, lr}
 8009042:	b084      	sub	sp, #16
 8009044:	af00      	add	r7, sp, #0
 8009046:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8009048:	687b      	ldr	r3, [r7, #4]
 800904a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800904c:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800904e:	f7fb fddb 	bl	8004c08 <HAL_GetTick>
 8009052:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8009054:	687b      	ldr	r3, [r7, #4]
 8009056:	681b      	ldr	r3, [r3, #0]
 8009058:	681b      	ldr	r3, [r3, #0]
 800905a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800905e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009062:	d02f      	beq.n	80090c4 <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8009064:	68fb      	ldr	r3, [r7, #12]
 8009066:	681b      	ldr	r3, [r3, #0]
 8009068:	685a      	ldr	r2, [r3, #4]
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	681b      	ldr	r3, [r3, #0]
 800906e:	f022 0220 	bic.w	r2, r2, #32
 8009072:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8009074:	68ba      	ldr	r2, [r7, #8]
 8009076:	2164      	movs	r1, #100	@ 0x64
 8009078:	68f8      	ldr	r0, [r7, #12]
 800907a:	f000 f967 	bl	800934c <SPI_EndRxTxTransaction>
 800907e:	4603      	mov	r3, r0
 8009080:	2b00      	cmp	r3, #0
 8009082:	d005      	beq.n	8009090 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009088:	f043 0220 	orr.w	r2, r3, #32
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	685a      	ldr	r2, [r3, #4]
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	f022 0203 	bic.w	r2, r2, #3
 800909e:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	2200      	movs	r2, #0
 80090a4:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	2200      	movs	r2, #0
 80090aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	2201      	movs	r2, #1
 80090b0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d003      	beq.n	80090c4 <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 80090bc:	68f8      	ldr	r0, [r7, #12]
 80090be:	f7ff ff61 	bl	8008f84 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 80090c2:	e002      	b.n	80090ca <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 80090c4:	68f8      	ldr	r0, [r7, #12]
 80090c6:	f7f8 fe5b 	bl	8001d80 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80090ca:	3710      	adds	r7, #16
 80090cc:	46bd      	mov	sp, r7
 80090ce:	bd80      	pop	{r7, pc}

080090d0 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80090d0:	b580      	push	{r7, lr}
 80090d2:	b084      	sub	sp, #16
 80090d4:	af00      	add	r7, sp, #0
 80090d6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090dc:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 80090de:	68f8      	ldr	r0, [r7, #12]
 80090e0:	f7ff ff3c 	bl	8008f5c <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 80090e4:	bf00      	nop
 80090e6:	3710      	adds	r7, #16
 80090e8:	46bd      	mov	sp, r7
 80090ea:	bd80      	pop	{r7, pc}

080090ec <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80090ec:	b580      	push	{r7, lr}
 80090ee:	b084      	sub	sp, #16
 80090f0:	af00      	add	r7, sp, #0
 80090f2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090f8:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 80090fa:	68f8      	ldr	r0, [r7, #12]
 80090fc:	f7ff ff38 	bl	8008f70 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009100:	bf00      	nop
 8009102:	3710      	adds	r7, #16
 8009104:	46bd      	mov	sp, r7
 8009106:	bd80      	pop	{r7, pc}

08009108 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8009108:	b580      	push	{r7, lr}
 800910a:	b084      	sub	sp, #16
 800910c:	af00      	add	r7, sp, #0
 800910e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009114:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8009116:	68fb      	ldr	r3, [r7, #12]
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	685a      	ldr	r2, [r3, #4]
 800911c:	68fb      	ldr	r3, [r7, #12]
 800911e:	681b      	ldr	r3, [r3, #0]
 8009120:	f022 0203 	bic.w	r2, r2, #3
 8009124:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8009126:	68fb      	ldr	r3, [r7, #12]
 8009128:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800912a:	f043 0210 	orr.w	r2, r3, #16
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8009132:	68fb      	ldr	r3, [r7, #12]
 8009134:	2201      	movs	r2, #1
 8009136:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800913a:	68f8      	ldr	r0, [r7, #12]
 800913c:	f7ff ff22 	bl	8008f84 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009140:	bf00      	nop
 8009142:	3710      	adds	r7, #16
 8009144:	46bd      	mov	sp, r7
 8009146:	bd80      	pop	{r7, pc}

08009148 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009148:	b580      	push	{r7, lr}
 800914a:	b084      	sub	sp, #16
 800914c:	af00      	add	r7, sp, #0
 800914e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009154:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	2200      	movs	r2, #0
 800915a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 800915c:	68fb      	ldr	r3, [r7, #12]
 800915e:	2200      	movs	r2, #0
 8009160:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8009162:	68f8      	ldr	r0, [r7, #12]
 8009164:	f7ff ff0e 	bl	8008f84 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8009168:	bf00      	nop
 800916a:	3710      	adds	r7, #16
 800916c:	46bd      	mov	sp, r7
 800916e:	bd80      	pop	{r7, pc}

08009170 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009170:	b580      	push	{r7, lr}
 8009172:	b088      	sub	sp, #32
 8009174:	af00      	add	r7, sp, #0
 8009176:	60f8      	str	r0, [r7, #12]
 8009178:	60b9      	str	r1, [r7, #8]
 800917a:	603b      	str	r3, [r7, #0]
 800917c:	4613      	mov	r3, r2
 800917e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009180:	f7fb fd42 	bl	8004c08 <HAL_GetTick>
 8009184:	4602      	mov	r2, r0
 8009186:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009188:	1a9b      	subs	r3, r3, r2
 800918a:	683a      	ldr	r2, [r7, #0]
 800918c:	4413      	add	r3, r2
 800918e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009190:	f7fb fd3a 	bl	8004c08 <HAL_GetTick>
 8009194:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009196:	4b39      	ldr	r3, [pc, #228]	@ (800927c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009198:	681b      	ldr	r3, [r3, #0]
 800919a:	015b      	lsls	r3, r3, #5
 800919c:	0d1b      	lsrs	r3, r3, #20
 800919e:	69fa      	ldr	r2, [r7, #28]
 80091a0:	fb02 f303 	mul.w	r3, r2, r3
 80091a4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80091a6:	e055      	b.n	8009254 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80091a8:	683b      	ldr	r3, [r7, #0]
 80091aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80091ae:	d051      	beq.n	8009254 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80091b0:	f7fb fd2a 	bl	8004c08 <HAL_GetTick>
 80091b4:	4602      	mov	r2, r0
 80091b6:	69bb      	ldr	r3, [r7, #24]
 80091b8:	1ad3      	subs	r3, r2, r3
 80091ba:	69fa      	ldr	r2, [r7, #28]
 80091bc:	429a      	cmp	r2, r3
 80091be:	d902      	bls.n	80091c6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80091c0:	69fb      	ldr	r3, [r7, #28]
 80091c2:	2b00      	cmp	r3, #0
 80091c4:	d13d      	bne.n	8009242 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80091c6:	68fb      	ldr	r3, [r7, #12]
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	685a      	ldr	r2, [r3, #4]
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80091d4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80091d6:	68fb      	ldr	r3, [r7, #12]
 80091d8:	685b      	ldr	r3, [r3, #4]
 80091da:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80091de:	d111      	bne.n	8009204 <SPI_WaitFlagStateUntilTimeout+0x94>
 80091e0:	68fb      	ldr	r3, [r7, #12]
 80091e2:	689b      	ldr	r3, [r3, #8]
 80091e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80091e8:	d004      	beq.n	80091f4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80091ea:	68fb      	ldr	r3, [r7, #12]
 80091ec:	689b      	ldr	r3, [r3, #8]
 80091ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80091f2:	d107      	bne.n	8009204 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	681a      	ldr	r2, [r3, #0]
 80091fa:	68fb      	ldr	r3, [r7, #12]
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009202:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009208:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800920c:	d10f      	bne.n	800922e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800920e:	68fb      	ldr	r3, [r7, #12]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	681a      	ldr	r2, [r3, #0]
 8009214:	68fb      	ldr	r3, [r7, #12]
 8009216:	681b      	ldr	r3, [r3, #0]
 8009218:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800921c:	601a      	str	r2, [r3, #0]
 800921e:	68fb      	ldr	r3, [r7, #12]
 8009220:	681b      	ldr	r3, [r3, #0]
 8009222:	681a      	ldr	r2, [r3, #0]
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800922c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800922e:	68fb      	ldr	r3, [r7, #12]
 8009230:	2201      	movs	r2, #1
 8009232:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009236:	68fb      	ldr	r3, [r7, #12]
 8009238:	2200      	movs	r2, #0
 800923a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800923e:	2303      	movs	r3, #3
 8009240:	e018      	b.n	8009274 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009242:	697b      	ldr	r3, [r7, #20]
 8009244:	2b00      	cmp	r3, #0
 8009246:	d102      	bne.n	800924e <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8009248:	2300      	movs	r3, #0
 800924a:	61fb      	str	r3, [r7, #28]
 800924c:	e002      	b.n	8009254 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800924e:	697b      	ldr	r3, [r7, #20]
 8009250:	3b01      	subs	r3, #1
 8009252:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009254:	68fb      	ldr	r3, [r7, #12]
 8009256:	681b      	ldr	r3, [r3, #0]
 8009258:	689a      	ldr	r2, [r3, #8]
 800925a:	68bb      	ldr	r3, [r7, #8]
 800925c:	4013      	ands	r3, r2
 800925e:	68ba      	ldr	r2, [r7, #8]
 8009260:	429a      	cmp	r2, r3
 8009262:	bf0c      	ite	eq
 8009264:	2301      	moveq	r3, #1
 8009266:	2300      	movne	r3, #0
 8009268:	b2db      	uxtb	r3, r3
 800926a:	461a      	mov	r2, r3
 800926c:	79fb      	ldrb	r3, [r7, #7]
 800926e:	429a      	cmp	r2, r3
 8009270:	d19a      	bne.n	80091a8 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8009272:	2300      	movs	r3, #0
}
 8009274:	4618      	mov	r0, r3
 8009276:	3720      	adds	r7, #32
 8009278:	46bd      	mov	sp, r7
 800927a:	bd80      	pop	{r7, pc}
 800927c:	20000008 	.word	0x20000008

08009280 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8009280:	b580      	push	{r7, lr}
 8009282:	b086      	sub	sp, #24
 8009284:	af02      	add	r7, sp, #8
 8009286:	60f8      	str	r0, [r7, #12]
 8009288:	60b9      	str	r1, [r7, #8]
 800928a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800928c:	68fb      	ldr	r3, [r7, #12]
 800928e:	685b      	ldr	r3, [r3, #4]
 8009290:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009294:	d111      	bne.n	80092ba <SPI_EndRxTransaction+0x3a>
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	689b      	ldr	r3, [r3, #8]
 800929a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800929e:	d004      	beq.n	80092aa <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80092a0:	68fb      	ldr	r3, [r7, #12]
 80092a2:	689b      	ldr	r3, [r3, #8]
 80092a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80092a8:	d107      	bne.n	80092ba <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	681a      	ldr	r2, [r3, #0]
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80092b8:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	685b      	ldr	r3, [r3, #4]
 80092be:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80092c2:	d12a      	bne.n	800931a <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	689b      	ldr	r3, [r3, #8]
 80092c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80092cc:	d012      	beq.n	80092f4 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80092ce:	687b      	ldr	r3, [r7, #4]
 80092d0:	9300      	str	r3, [sp, #0]
 80092d2:	68bb      	ldr	r3, [r7, #8]
 80092d4:	2200      	movs	r2, #0
 80092d6:	2180      	movs	r1, #128	@ 0x80
 80092d8:	68f8      	ldr	r0, [r7, #12]
 80092da:	f7ff ff49 	bl	8009170 <SPI_WaitFlagStateUntilTimeout>
 80092de:	4603      	mov	r3, r0
 80092e0:	2b00      	cmp	r3, #0
 80092e2:	d02d      	beq.n	8009340 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092e8:	f043 0220 	orr.w	r2, r3, #32
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80092f0:	2303      	movs	r3, #3
 80092f2:	e026      	b.n	8009342 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	9300      	str	r3, [sp, #0]
 80092f8:	68bb      	ldr	r3, [r7, #8]
 80092fa:	2200      	movs	r2, #0
 80092fc:	2101      	movs	r1, #1
 80092fe:	68f8      	ldr	r0, [r7, #12]
 8009300:	f7ff ff36 	bl	8009170 <SPI_WaitFlagStateUntilTimeout>
 8009304:	4603      	mov	r3, r0
 8009306:	2b00      	cmp	r3, #0
 8009308:	d01a      	beq.n	8009340 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800930e:	f043 0220 	orr.w	r2, r3, #32
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8009316:	2303      	movs	r3, #3
 8009318:	e013      	b.n	8009342 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	9300      	str	r3, [sp, #0]
 800931e:	68bb      	ldr	r3, [r7, #8]
 8009320:	2200      	movs	r2, #0
 8009322:	2101      	movs	r1, #1
 8009324:	68f8      	ldr	r0, [r7, #12]
 8009326:	f7ff ff23 	bl	8009170 <SPI_WaitFlagStateUntilTimeout>
 800932a:	4603      	mov	r3, r0
 800932c:	2b00      	cmp	r3, #0
 800932e:	d007      	beq.n	8009340 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009334:	f043 0220 	orr.w	r2, r3, #32
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800933c:	2303      	movs	r3, #3
 800933e:	e000      	b.n	8009342 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8009340:	2300      	movs	r3, #0
}
 8009342:	4618      	mov	r0, r3
 8009344:	3710      	adds	r7, #16
 8009346:	46bd      	mov	sp, r7
 8009348:	bd80      	pop	{r7, pc}
	...

0800934c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800934c:	b580      	push	{r7, lr}
 800934e:	b088      	sub	sp, #32
 8009350:	af02      	add	r7, sp, #8
 8009352:	60f8      	str	r0, [r7, #12]
 8009354:	60b9      	str	r1, [r7, #8]
 8009356:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	9300      	str	r3, [sp, #0]
 800935c:	68bb      	ldr	r3, [r7, #8]
 800935e:	2201      	movs	r2, #1
 8009360:	2102      	movs	r1, #2
 8009362:	68f8      	ldr	r0, [r7, #12]
 8009364:	f7ff ff04 	bl	8009170 <SPI_WaitFlagStateUntilTimeout>
 8009368:	4603      	mov	r3, r0
 800936a:	2b00      	cmp	r3, #0
 800936c:	d007      	beq.n	800937e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800936e:	68fb      	ldr	r3, [r7, #12]
 8009370:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009372:	f043 0220 	orr.w	r2, r3, #32
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800937a:	2303      	movs	r3, #3
 800937c:	e032      	b.n	80093e4 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800937e:	4b1b      	ldr	r3, [pc, #108]	@ (80093ec <SPI_EndRxTxTransaction+0xa0>)
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	4a1b      	ldr	r2, [pc, #108]	@ (80093f0 <SPI_EndRxTxTransaction+0xa4>)
 8009384:	fba2 2303 	umull	r2, r3, r2, r3
 8009388:	0d5b      	lsrs	r3, r3, #21
 800938a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800938e:	fb02 f303 	mul.w	r3, r2, r3
 8009392:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009394:	68fb      	ldr	r3, [r7, #12]
 8009396:	685b      	ldr	r3, [r3, #4]
 8009398:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800939c:	d112      	bne.n	80093c4 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	9300      	str	r3, [sp, #0]
 80093a2:	68bb      	ldr	r3, [r7, #8]
 80093a4:	2200      	movs	r2, #0
 80093a6:	2180      	movs	r1, #128	@ 0x80
 80093a8:	68f8      	ldr	r0, [r7, #12]
 80093aa:	f7ff fee1 	bl	8009170 <SPI_WaitFlagStateUntilTimeout>
 80093ae:	4603      	mov	r3, r0
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d016      	beq.n	80093e2 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80093b8:	f043 0220 	orr.w	r2, r3, #32
 80093bc:	68fb      	ldr	r3, [r7, #12]
 80093be:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80093c0:	2303      	movs	r3, #3
 80093c2:	e00f      	b.n	80093e4 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80093c4:	697b      	ldr	r3, [r7, #20]
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	d00a      	beq.n	80093e0 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80093ca:	697b      	ldr	r3, [r7, #20]
 80093cc:	3b01      	subs	r3, #1
 80093ce:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	689b      	ldr	r3, [r3, #8]
 80093d6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80093da:	2b80      	cmp	r3, #128	@ 0x80
 80093dc:	d0f2      	beq.n	80093c4 <SPI_EndRxTxTransaction+0x78>
 80093de:	e000      	b.n	80093e2 <SPI_EndRxTxTransaction+0x96>
        break;
 80093e0:	bf00      	nop
  }

  return HAL_OK;
 80093e2:	2300      	movs	r3, #0
}
 80093e4:	4618      	mov	r0, r3
 80093e6:	3718      	adds	r7, #24
 80093e8:	46bd      	mov	sp, r7
 80093ea:	bd80      	pop	{r7, pc}
 80093ec:	20000008 	.word	0x20000008
 80093f0:	165e9f81 	.word	0x165e9f81

080093f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80093f4:	b580      	push	{r7, lr}
 80093f6:	b082      	sub	sp, #8
 80093f8:	af00      	add	r7, sp, #0
 80093fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80093fc:	687b      	ldr	r3, [r7, #4]
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d101      	bne.n	8009406 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009402:	2301      	movs	r3, #1
 8009404:	e041      	b.n	800948a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800940c:	b2db      	uxtb	r3, r3
 800940e:	2b00      	cmp	r3, #0
 8009410:	d106      	bne.n	8009420 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	2200      	movs	r2, #0
 8009416:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800941a:	6878      	ldr	r0, [r7, #4]
 800941c:	f7fa ffcc 	bl	80043b8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009420:	687b      	ldr	r3, [r7, #4]
 8009422:	2202      	movs	r2, #2
 8009424:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	681a      	ldr	r2, [r3, #0]
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	3304      	adds	r3, #4
 8009430:	4619      	mov	r1, r3
 8009432:	4610      	mov	r0, r2
 8009434:	f000 fe3c 	bl	800a0b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009438:	687b      	ldr	r3, [r7, #4]
 800943a:	2201      	movs	r2, #1
 800943c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	2201      	movs	r2, #1
 8009444:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009448:	687b      	ldr	r3, [r7, #4]
 800944a:	2201      	movs	r2, #1
 800944c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	2201      	movs	r2, #1
 8009454:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	2201      	movs	r2, #1
 800945c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	2201      	movs	r2, #1
 8009464:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	2201      	movs	r2, #1
 800946c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	2201      	movs	r2, #1
 8009474:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	2201      	movs	r2, #1
 800947c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009480:	687b      	ldr	r3, [r7, #4]
 8009482:	2201      	movs	r2, #1
 8009484:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009488:	2300      	movs	r3, #0
}
 800948a:	4618      	mov	r0, r3
 800948c:	3708      	adds	r7, #8
 800948e:	46bd      	mov	sp, r7
 8009490:	bd80      	pop	{r7, pc}
	...

08009494 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009494:	b480      	push	{r7}
 8009496:	b085      	sub	sp, #20
 8009498:	af00      	add	r7, sp, #0
 800949a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800949c:	687b      	ldr	r3, [r7, #4]
 800949e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80094a2:	b2db      	uxtb	r3, r3
 80094a4:	2b01      	cmp	r3, #1
 80094a6:	d001      	beq.n	80094ac <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80094a8:	2301      	movs	r3, #1
 80094aa:	e04e      	b.n	800954a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80094ac:	687b      	ldr	r3, [r7, #4]
 80094ae:	2202      	movs	r2, #2
 80094b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	681b      	ldr	r3, [r3, #0]
 80094b8:	68da      	ldr	r2, [r3, #12]
 80094ba:	687b      	ldr	r3, [r7, #4]
 80094bc:	681b      	ldr	r3, [r3, #0]
 80094be:	f042 0201 	orr.w	r2, r2, #1
 80094c2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	681b      	ldr	r3, [r3, #0]
 80094c8:	4a23      	ldr	r2, [pc, #140]	@ (8009558 <HAL_TIM_Base_Start_IT+0xc4>)
 80094ca:	4293      	cmp	r3, r2
 80094cc:	d022      	beq.n	8009514 <HAL_TIM_Base_Start_IT+0x80>
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	681b      	ldr	r3, [r3, #0]
 80094d2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80094d6:	d01d      	beq.n	8009514 <HAL_TIM_Base_Start_IT+0x80>
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	681b      	ldr	r3, [r3, #0]
 80094dc:	4a1f      	ldr	r2, [pc, #124]	@ (800955c <HAL_TIM_Base_Start_IT+0xc8>)
 80094de:	4293      	cmp	r3, r2
 80094e0:	d018      	beq.n	8009514 <HAL_TIM_Base_Start_IT+0x80>
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	681b      	ldr	r3, [r3, #0]
 80094e6:	4a1e      	ldr	r2, [pc, #120]	@ (8009560 <HAL_TIM_Base_Start_IT+0xcc>)
 80094e8:	4293      	cmp	r3, r2
 80094ea:	d013      	beq.n	8009514 <HAL_TIM_Base_Start_IT+0x80>
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	4a1c      	ldr	r2, [pc, #112]	@ (8009564 <HAL_TIM_Base_Start_IT+0xd0>)
 80094f2:	4293      	cmp	r3, r2
 80094f4:	d00e      	beq.n	8009514 <HAL_TIM_Base_Start_IT+0x80>
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	681b      	ldr	r3, [r3, #0]
 80094fa:	4a1b      	ldr	r2, [pc, #108]	@ (8009568 <HAL_TIM_Base_Start_IT+0xd4>)
 80094fc:	4293      	cmp	r3, r2
 80094fe:	d009      	beq.n	8009514 <HAL_TIM_Base_Start_IT+0x80>
 8009500:	687b      	ldr	r3, [r7, #4]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	4a19      	ldr	r2, [pc, #100]	@ (800956c <HAL_TIM_Base_Start_IT+0xd8>)
 8009506:	4293      	cmp	r3, r2
 8009508:	d004      	beq.n	8009514 <HAL_TIM_Base_Start_IT+0x80>
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	681b      	ldr	r3, [r3, #0]
 800950e:	4a18      	ldr	r2, [pc, #96]	@ (8009570 <HAL_TIM_Base_Start_IT+0xdc>)
 8009510:	4293      	cmp	r3, r2
 8009512:	d111      	bne.n	8009538 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	689b      	ldr	r3, [r3, #8]
 800951a:	f003 0307 	and.w	r3, r3, #7
 800951e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	2b06      	cmp	r3, #6
 8009524:	d010      	beq.n	8009548 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	681a      	ldr	r2, [r3, #0]
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	f042 0201 	orr.w	r2, r2, #1
 8009534:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009536:	e007      	b.n	8009548 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	681b      	ldr	r3, [r3, #0]
 800953c:	681a      	ldr	r2, [r3, #0]
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	681b      	ldr	r3, [r3, #0]
 8009542:	f042 0201 	orr.w	r2, r2, #1
 8009546:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009548:	2300      	movs	r3, #0
}
 800954a:	4618      	mov	r0, r3
 800954c:	3714      	adds	r7, #20
 800954e:	46bd      	mov	sp, r7
 8009550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009554:	4770      	bx	lr
 8009556:	bf00      	nop
 8009558:	40010000 	.word	0x40010000
 800955c:	40000400 	.word	0x40000400
 8009560:	40000800 	.word	0x40000800
 8009564:	40000c00 	.word	0x40000c00
 8009568:	40010400 	.word	0x40010400
 800956c:	40014000 	.word	0x40014000
 8009570:	40001800 	.word	0x40001800

08009574 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009574:	b580      	push	{r7, lr}
 8009576:	b082      	sub	sp, #8
 8009578:	af00      	add	r7, sp, #0
 800957a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	2b00      	cmp	r3, #0
 8009580:	d101      	bne.n	8009586 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009582:	2301      	movs	r3, #1
 8009584:	e041      	b.n	800960a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800958c:	b2db      	uxtb	r3, r3
 800958e:	2b00      	cmp	r3, #0
 8009590:	d106      	bne.n	80095a0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009592:	687b      	ldr	r3, [r7, #4]
 8009594:	2200      	movs	r2, #0
 8009596:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800959a:	6878      	ldr	r0, [r7, #4]
 800959c:	f000 f839 	bl	8009612 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	2202      	movs	r2, #2
 80095a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681a      	ldr	r2, [r3, #0]
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	3304      	adds	r3, #4
 80095b0:	4619      	mov	r1, r3
 80095b2:	4610      	mov	r0, r2
 80095b4:	f000 fd7c 	bl	800a0b0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	2201      	movs	r2, #1
 80095bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80095c0:	687b      	ldr	r3, [r7, #4]
 80095c2:	2201      	movs	r2, #1
 80095c4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	2201      	movs	r2, #1
 80095cc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	2201      	movs	r2, #1
 80095d4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	2201      	movs	r2, #1
 80095dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	2201      	movs	r2, #1
 80095e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	2201      	movs	r2, #1
 80095ec:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	2201      	movs	r2, #1
 80095f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	2201      	movs	r2, #1
 80095fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	2201      	movs	r2, #1
 8009604:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009608:	2300      	movs	r3, #0
}
 800960a:	4618      	mov	r0, r3
 800960c:	3708      	adds	r7, #8
 800960e:	46bd      	mov	sp, r7
 8009610:	bd80      	pop	{r7, pc}

08009612 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009612:	b480      	push	{r7}
 8009614:	b083      	sub	sp, #12
 8009616:	af00      	add	r7, sp, #0
 8009618:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800961a:	bf00      	nop
 800961c:	370c      	adds	r7, #12
 800961e:	46bd      	mov	sp, r7
 8009620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009624:	4770      	bx	lr
	...

08009628 <HAL_TIM_PWM_Start_DMA>:
  * @param  Length The length of data to be transferred from memory to TIM peripheral
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start_DMA(TIM_HandleTypeDef *htim, uint32_t Channel, const uint32_t *pData,
                                        uint16_t Length)
{
 8009628:	b580      	push	{r7, lr}
 800962a:	b086      	sub	sp, #24
 800962c:	af00      	add	r7, sp, #0
 800962e:	60f8      	str	r0, [r7, #12]
 8009630:	60b9      	str	r1, [r7, #8]
 8009632:	607a      	str	r2, [r7, #4]
 8009634:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8009636:	2300      	movs	r3, #0
 8009638:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Set the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_BUSY)
 800963a:	68bb      	ldr	r3, [r7, #8]
 800963c:	2b00      	cmp	r3, #0
 800963e:	d109      	bne.n	8009654 <HAL_TIM_PWM_Start_DMA+0x2c>
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009646:	b2db      	uxtb	r3, r3
 8009648:	2b02      	cmp	r3, #2
 800964a:	bf0c      	ite	eq
 800964c:	2301      	moveq	r3, #1
 800964e:	2300      	movne	r3, #0
 8009650:	b2db      	uxtb	r3, r3
 8009652:	e022      	b.n	800969a <HAL_TIM_PWM_Start_DMA+0x72>
 8009654:	68bb      	ldr	r3, [r7, #8]
 8009656:	2b04      	cmp	r3, #4
 8009658:	d109      	bne.n	800966e <HAL_TIM_PWM_Start_DMA+0x46>
 800965a:	68fb      	ldr	r3, [r7, #12]
 800965c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009660:	b2db      	uxtb	r3, r3
 8009662:	2b02      	cmp	r3, #2
 8009664:	bf0c      	ite	eq
 8009666:	2301      	moveq	r3, #1
 8009668:	2300      	movne	r3, #0
 800966a:	b2db      	uxtb	r3, r3
 800966c:	e015      	b.n	800969a <HAL_TIM_PWM_Start_DMA+0x72>
 800966e:	68bb      	ldr	r3, [r7, #8]
 8009670:	2b08      	cmp	r3, #8
 8009672:	d109      	bne.n	8009688 <HAL_TIM_PWM_Start_DMA+0x60>
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800967a:	b2db      	uxtb	r3, r3
 800967c:	2b02      	cmp	r3, #2
 800967e:	bf0c      	ite	eq
 8009680:	2301      	moveq	r3, #1
 8009682:	2300      	movne	r3, #0
 8009684:	b2db      	uxtb	r3, r3
 8009686:	e008      	b.n	800969a <HAL_TIM_PWM_Start_DMA+0x72>
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800968e:	b2db      	uxtb	r3, r3
 8009690:	2b02      	cmp	r3, #2
 8009692:	bf0c      	ite	eq
 8009694:	2301      	moveq	r3, #1
 8009696:	2300      	movne	r3, #0
 8009698:	b2db      	uxtb	r3, r3
 800969a:	2b00      	cmp	r3, #0
 800969c:	d001      	beq.n	80096a2 <HAL_TIM_PWM_Start_DMA+0x7a>
  {
    return HAL_BUSY;
 800969e:	2302      	movs	r3, #2
 80096a0:	e171      	b.n	8009986 <HAL_TIM_PWM_Start_DMA+0x35e>
  }
  else if (TIM_CHANNEL_STATE_GET(htim, Channel) == HAL_TIM_CHANNEL_STATE_READY)
 80096a2:	68bb      	ldr	r3, [r7, #8]
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d109      	bne.n	80096bc <HAL_TIM_PWM_Start_DMA+0x94>
 80096a8:	68fb      	ldr	r3, [r7, #12]
 80096aa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80096ae:	b2db      	uxtb	r3, r3
 80096b0:	2b01      	cmp	r3, #1
 80096b2:	bf0c      	ite	eq
 80096b4:	2301      	moveq	r3, #1
 80096b6:	2300      	movne	r3, #0
 80096b8:	b2db      	uxtb	r3, r3
 80096ba:	e022      	b.n	8009702 <HAL_TIM_PWM_Start_DMA+0xda>
 80096bc:	68bb      	ldr	r3, [r7, #8]
 80096be:	2b04      	cmp	r3, #4
 80096c0:	d109      	bne.n	80096d6 <HAL_TIM_PWM_Start_DMA+0xae>
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80096c8:	b2db      	uxtb	r3, r3
 80096ca:	2b01      	cmp	r3, #1
 80096cc:	bf0c      	ite	eq
 80096ce:	2301      	moveq	r3, #1
 80096d0:	2300      	movne	r3, #0
 80096d2:	b2db      	uxtb	r3, r3
 80096d4:	e015      	b.n	8009702 <HAL_TIM_PWM_Start_DMA+0xda>
 80096d6:	68bb      	ldr	r3, [r7, #8]
 80096d8:	2b08      	cmp	r3, #8
 80096da:	d109      	bne.n	80096f0 <HAL_TIM_PWM_Start_DMA+0xc8>
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80096e2:	b2db      	uxtb	r3, r3
 80096e4:	2b01      	cmp	r3, #1
 80096e6:	bf0c      	ite	eq
 80096e8:	2301      	moveq	r3, #1
 80096ea:	2300      	movne	r3, #0
 80096ec:	b2db      	uxtb	r3, r3
 80096ee:	e008      	b.n	8009702 <HAL_TIM_PWM_Start_DMA+0xda>
 80096f0:	68fb      	ldr	r3, [r7, #12]
 80096f2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80096f6:	b2db      	uxtb	r3, r3
 80096f8:	2b01      	cmp	r3, #1
 80096fa:	bf0c      	ite	eq
 80096fc:	2301      	moveq	r3, #1
 80096fe:	2300      	movne	r3, #0
 8009700:	b2db      	uxtb	r3, r3
 8009702:	2b00      	cmp	r3, #0
 8009704:	d024      	beq.n	8009750 <HAL_TIM_PWM_Start_DMA+0x128>
  {
    if ((pData == NULL) || (Length == 0U))
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	2b00      	cmp	r3, #0
 800970a:	d002      	beq.n	8009712 <HAL_TIM_PWM_Start_DMA+0xea>
 800970c:	887b      	ldrh	r3, [r7, #2]
 800970e:	2b00      	cmp	r3, #0
 8009710:	d101      	bne.n	8009716 <HAL_TIM_PWM_Start_DMA+0xee>
    {
      return HAL_ERROR;
 8009712:	2301      	movs	r3, #1
 8009714:	e137      	b.n	8009986 <HAL_TIM_PWM_Start_DMA+0x35e>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009716:	68bb      	ldr	r3, [r7, #8]
 8009718:	2b00      	cmp	r3, #0
 800971a:	d104      	bne.n	8009726 <HAL_TIM_PWM_Start_DMA+0xfe>
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	2202      	movs	r2, #2
 8009720:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009724:	e016      	b.n	8009754 <HAL_TIM_PWM_Start_DMA+0x12c>
 8009726:	68bb      	ldr	r3, [r7, #8]
 8009728:	2b04      	cmp	r3, #4
 800972a:	d104      	bne.n	8009736 <HAL_TIM_PWM_Start_DMA+0x10e>
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	2202      	movs	r2, #2
 8009730:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009734:	e00e      	b.n	8009754 <HAL_TIM_PWM_Start_DMA+0x12c>
 8009736:	68bb      	ldr	r3, [r7, #8]
 8009738:	2b08      	cmp	r3, #8
 800973a:	d104      	bne.n	8009746 <HAL_TIM_PWM_Start_DMA+0x11e>
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	2202      	movs	r2, #2
 8009740:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009744:	e006      	b.n	8009754 <HAL_TIM_PWM_Start_DMA+0x12c>
 8009746:	68fb      	ldr	r3, [r7, #12]
 8009748:	2202      	movs	r2, #2
 800974a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800974e:	e001      	b.n	8009754 <HAL_TIM_PWM_Start_DMA+0x12c>
    }
  }
  else
  {
    return HAL_ERROR;
 8009750:	2301      	movs	r3, #1
 8009752:	e118      	b.n	8009986 <HAL_TIM_PWM_Start_DMA+0x35e>
  }

  switch (Channel)
 8009754:	68bb      	ldr	r3, [r7, #8]
 8009756:	2b0c      	cmp	r3, #12
 8009758:	f200 80ae 	bhi.w	80098b8 <HAL_TIM_PWM_Start_DMA+0x290>
 800975c:	a201      	add	r2, pc, #4	@ (adr r2, 8009764 <HAL_TIM_PWM_Start_DMA+0x13c>)
 800975e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009762:	bf00      	nop
 8009764:	08009799 	.word	0x08009799
 8009768:	080098b9 	.word	0x080098b9
 800976c:	080098b9 	.word	0x080098b9
 8009770:	080098b9 	.word	0x080098b9
 8009774:	080097e1 	.word	0x080097e1
 8009778:	080098b9 	.word	0x080098b9
 800977c:	080098b9 	.word	0x080098b9
 8009780:	080098b9 	.word	0x080098b9
 8009784:	08009829 	.word	0x08009829
 8009788:	080098b9 	.word	0x080098b9
 800978c:	080098b9 	.word	0x080098b9
 8009790:	080098b9 	.word	0x080098b9
 8009794:	08009871 	.word	0x08009871
  {
    case TIM_CHANNEL_1:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC1]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8009798:	68fb      	ldr	r3, [r7, #12]
 800979a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800979c:	4a7c      	ldr	r2, [pc, #496]	@ (8009990 <HAL_TIM_PWM_Start_DMA+0x368>)
 800979e:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC1]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097a4:	4a7b      	ldr	r2, [pc, #492]	@ (8009994 <HAL_TIM_PWM_Start_DMA+0x36c>)
 80097a6:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC1]->XferErrorCallback = TIM_DMAError ;
 80097a8:	68fb      	ldr	r3, [r7, #12]
 80097aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80097ac:	4a7a      	ldr	r2, [pc, #488]	@ (8009998 <HAL_TIM_PWM_Start_DMA+0x370>)
 80097ae:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC1], (uint32_t)pData, (uint32_t)&htim->Instance->CCR1,
 80097b0:	68fb      	ldr	r3, [r7, #12]
 80097b2:	6a58      	ldr	r0, [r3, #36]	@ 0x24
 80097b4:	6879      	ldr	r1, [r7, #4]
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	3334      	adds	r3, #52	@ 0x34
 80097bc:	461a      	mov	r2, r3
 80097be:	887b      	ldrh	r3, [r7, #2]
 80097c0:	f7fc f942 	bl	8005a48 <HAL_DMA_Start_IT>
 80097c4:	4603      	mov	r3, r0
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d001      	beq.n	80097ce <HAL_TIM_PWM_Start_DMA+0x1a6>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80097ca:	2301      	movs	r3, #1
 80097cc:	e0db      	b.n	8009986 <HAL_TIM_PWM_Start_DMA+0x35e>
      }

      /* Enable the TIM Capture/Compare 1 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC1);
 80097ce:	68fb      	ldr	r3, [r7, #12]
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	68da      	ldr	r2, [r3, #12]
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80097dc:	60da      	str	r2, [r3, #12]
      break;
 80097de:	e06e      	b.n	80098be <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_2:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC2]->XferCpltCallback = TIM_DMADelayPulseCplt;
 80097e0:	68fb      	ldr	r3, [r7, #12]
 80097e2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097e4:	4a6a      	ldr	r2, [pc, #424]	@ (8009990 <HAL_TIM_PWM_Start_DMA+0x368>)
 80097e6:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC2]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 80097e8:	68fb      	ldr	r3, [r7, #12]
 80097ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097ec:	4a69      	ldr	r2, [pc, #420]	@ (8009994 <HAL_TIM_PWM_Start_DMA+0x36c>)
 80097ee:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC2]->XferErrorCallback = TIM_DMAError ;
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80097f4:	4a68      	ldr	r2, [pc, #416]	@ (8009998 <HAL_TIM_PWM_Start_DMA+0x370>)
 80097f6:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC2], (uint32_t)pData, (uint32_t)&htim->Instance->CCR2,
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	6a98      	ldr	r0, [r3, #40]	@ 0x28
 80097fc:	6879      	ldr	r1, [r7, #4]
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	681b      	ldr	r3, [r3, #0]
 8009802:	3338      	adds	r3, #56	@ 0x38
 8009804:	461a      	mov	r2, r3
 8009806:	887b      	ldrh	r3, [r7, #2]
 8009808:	f7fc f91e 	bl	8005a48 <HAL_DMA_Start_IT>
 800980c:	4603      	mov	r3, r0
 800980e:	2b00      	cmp	r3, #0
 8009810:	d001      	beq.n	8009816 <HAL_TIM_PWM_Start_DMA+0x1ee>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 8009812:	2301      	movs	r3, #1
 8009814:	e0b7      	b.n	8009986 <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 2 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC2);
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	68da      	ldr	r2, [r3, #12]
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8009824:	60da      	str	r2, [r3, #12]
      break;
 8009826:	e04a      	b.n	80098be <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_3:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC3]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8009828:	68fb      	ldr	r3, [r7, #12]
 800982a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800982c:	4a58      	ldr	r2, [pc, #352]	@ (8009990 <HAL_TIM_PWM_Start_DMA+0x368>)
 800982e:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC3]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009834:	4a57      	ldr	r2, [pc, #348]	@ (8009994 <HAL_TIM_PWM_Start_DMA+0x36c>)
 8009836:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC3]->XferErrorCallback = TIM_DMAError ;
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800983c:	4a56      	ldr	r2, [pc, #344]	@ (8009998 <HAL_TIM_PWM_Start_DMA+0x370>)
 800983e:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC3], (uint32_t)pData, (uint32_t)&htim->Instance->CCR3,
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	6ad8      	ldr	r0, [r3, #44]	@ 0x2c
 8009844:	6879      	ldr	r1, [r7, #4]
 8009846:	68fb      	ldr	r3, [r7, #12]
 8009848:	681b      	ldr	r3, [r3, #0]
 800984a:	333c      	adds	r3, #60	@ 0x3c
 800984c:	461a      	mov	r2, r3
 800984e:	887b      	ldrh	r3, [r7, #2]
 8009850:	f7fc f8fa 	bl	8005a48 <HAL_DMA_Start_IT>
 8009854:	4603      	mov	r3, r0
 8009856:	2b00      	cmp	r3, #0
 8009858:	d001      	beq.n	800985e <HAL_TIM_PWM_Start_DMA+0x236>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 800985a:	2301      	movs	r3, #1
 800985c:	e093      	b.n	8009986 <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Output Capture/Compare 3 request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC3);
 800985e:	68fb      	ldr	r3, [r7, #12]
 8009860:	681b      	ldr	r3, [r3, #0]
 8009862:	68da      	ldr	r2, [r3, #12]
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800986c:	60da      	str	r2, [r3, #12]
      break;
 800986e:	e026      	b.n	80098be <HAL_TIM_PWM_Start_DMA+0x296>
    }

    case TIM_CHANNEL_4:
    {
      /* Set the DMA compare callbacks */
      htim->hdma[TIM_DMA_ID_CC4]->XferCpltCallback = TIM_DMADelayPulseCplt;
 8009870:	68fb      	ldr	r3, [r7, #12]
 8009872:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009874:	4a46      	ldr	r2, [pc, #280]	@ (8009990 <HAL_TIM_PWM_Start_DMA+0x368>)
 8009876:	63da      	str	r2, [r3, #60]	@ 0x3c
      htim->hdma[TIM_DMA_ID_CC4]->XferHalfCpltCallback = TIM_DMADelayPulseHalfCplt;
 8009878:	68fb      	ldr	r3, [r7, #12]
 800987a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800987c:	4a45      	ldr	r2, [pc, #276]	@ (8009994 <HAL_TIM_PWM_Start_DMA+0x36c>)
 800987e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Set the DMA error callback */
      htim->hdma[TIM_DMA_ID_CC4]->XferErrorCallback = TIM_DMAError ;
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009884:	4a44      	ldr	r2, [pc, #272]	@ (8009998 <HAL_TIM_PWM_Start_DMA+0x370>)
 8009886:	64da      	str	r2, [r3, #76]	@ 0x4c

      /* Enable the DMA stream */
      if (HAL_DMA_Start_IT(htim->hdma[TIM_DMA_ID_CC4], (uint32_t)pData, (uint32_t)&htim->Instance->CCR4,
 8009888:	68fb      	ldr	r3, [r7, #12]
 800988a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800988c:	6879      	ldr	r1, [r7, #4]
 800988e:	68fb      	ldr	r3, [r7, #12]
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	3340      	adds	r3, #64	@ 0x40
 8009894:	461a      	mov	r2, r3
 8009896:	887b      	ldrh	r3, [r7, #2]
 8009898:	f7fc f8d6 	bl	8005a48 <HAL_DMA_Start_IT>
 800989c:	4603      	mov	r3, r0
 800989e:	2b00      	cmp	r3, #0
 80098a0:	d001      	beq.n	80098a6 <HAL_TIM_PWM_Start_DMA+0x27e>
                           Length) != HAL_OK)
      {
        /* Return error status */
        return HAL_ERROR;
 80098a2:	2301      	movs	r3, #1
 80098a4:	e06f      	b.n	8009986 <HAL_TIM_PWM_Start_DMA+0x35e>
      }
      /* Enable the TIM Capture/Compare 4 DMA request */
      __HAL_TIM_ENABLE_DMA(htim, TIM_DMA_CC4);
 80098a6:	68fb      	ldr	r3, [r7, #12]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	68da      	ldr	r2, [r3, #12]
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	681b      	ldr	r3, [r3, #0]
 80098b0:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80098b4:	60da      	str	r2, [r3, #12]
      break;
 80098b6:	e002      	b.n	80098be <HAL_TIM_PWM_Start_DMA+0x296>
    }

    default:
      status = HAL_ERROR;
 80098b8:	2301      	movs	r3, #1
 80098ba:	75fb      	strb	r3, [r7, #23]
      break;
 80098bc:	bf00      	nop
  }

  if (status == HAL_OK)
 80098be:	7dfb      	ldrb	r3, [r7, #23]
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	d15f      	bne.n	8009984 <HAL_TIM_PWM_Start_DMA+0x35c>
  {
    /* Enable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	681b      	ldr	r3, [r3, #0]
 80098c8:	2201      	movs	r2, #1
 80098ca:	68b9      	ldr	r1, [r7, #8]
 80098cc:	4618      	mov	r0, r3
 80098ce:	f000 fedf 	bl	800a690 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80098d2:	68fb      	ldr	r3, [r7, #12]
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	4a31      	ldr	r2, [pc, #196]	@ (800999c <HAL_TIM_PWM_Start_DMA+0x374>)
 80098d8:	4293      	cmp	r3, r2
 80098da:	d004      	beq.n	80098e6 <HAL_TIM_PWM_Start_DMA+0x2be>
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	4a2f      	ldr	r2, [pc, #188]	@ (80099a0 <HAL_TIM_PWM_Start_DMA+0x378>)
 80098e2:	4293      	cmp	r3, r2
 80098e4:	d101      	bne.n	80098ea <HAL_TIM_PWM_Start_DMA+0x2c2>
 80098e6:	2301      	movs	r3, #1
 80098e8:	e000      	b.n	80098ec <HAL_TIM_PWM_Start_DMA+0x2c4>
 80098ea:	2300      	movs	r3, #0
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d007      	beq.n	8009900 <HAL_TIM_PWM_Start_DMA+0x2d8>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80098f6:	68fb      	ldr	r3, [r7, #12]
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80098fe:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	4a25      	ldr	r2, [pc, #148]	@ (800999c <HAL_TIM_PWM_Start_DMA+0x374>)
 8009906:	4293      	cmp	r3, r2
 8009908:	d022      	beq.n	8009950 <HAL_TIM_PWM_Start_DMA+0x328>
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009912:	d01d      	beq.n	8009950 <HAL_TIM_PWM_Start_DMA+0x328>
 8009914:	68fb      	ldr	r3, [r7, #12]
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	4a22      	ldr	r2, [pc, #136]	@ (80099a4 <HAL_TIM_PWM_Start_DMA+0x37c>)
 800991a:	4293      	cmp	r3, r2
 800991c:	d018      	beq.n	8009950 <HAL_TIM_PWM_Start_DMA+0x328>
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	4a21      	ldr	r2, [pc, #132]	@ (80099a8 <HAL_TIM_PWM_Start_DMA+0x380>)
 8009924:	4293      	cmp	r3, r2
 8009926:	d013      	beq.n	8009950 <HAL_TIM_PWM_Start_DMA+0x328>
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	4a1f      	ldr	r2, [pc, #124]	@ (80099ac <HAL_TIM_PWM_Start_DMA+0x384>)
 800992e:	4293      	cmp	r3, r2
 8009930:	d00e      	beq.n	8009950 <HAL_TIM_PWM_Start_DMA+0x328>
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	4a1a      	ldr	r2, [pc, #104]	@ (80099a0 <HAL_TIM_PWM_Start_DMA+0x378>)
 8009938:	4293      	cmp	r3, r2
 800993a:	d009      	beq.n	8009950 <HAL_TIM_PWM_Start_DMA+0x328>
 800993c:	68fb      	ldr	r3, [r7, #12]
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	4a1b      	ldr	r2, [pc, #108]	@ (80099b0 <HAL_TIM_PWM_Start_DMA+0x388>)
 8009942:	4293      	cmp	r3, r2
 8009944:	d004      	beq.n	8009950 <HAL_TIM_PWM_Start_DMA+0x328>
 8009946:	68fb      	ldr	r3, [r7, #12]
 8009948:	681b      	ldr	r3, [r3, #0]
 800994a:	4a1a      	ldr	r2, [pc, #104]	@ (80099b4 <HAL_TIM_PWM_Start_DMA+0x38c>)
 800994c:	4293      	cmp	r3, r2
 800994e:	d111      	bne.n	8009974 <HAL_TIM_PWM_Start_DMA+0x34c>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009950:	68fb      	ldr	r3, [r7, #12]
 8009952:	681b      	ldr	r3, [r3, #0]
 8009954:	689b      	ldr	r3, [r3, #8]
 8009956:	f003 0307 	and.w	r3, r3, #7
 800995a:	613b      	str	r3, [r7, #16]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800995c:	693b      	ldr	r3, [r7, #16]
 800995e:	2b06      	cmp	r3, #6
 8009960:	d010      	beq.n	8009984 <HAL_TIM_PWM_Start_DMA+0x35c>
      {
        __HAL_TIM_ENABLE(htim);
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	681a      	ldr	r2, [r3, #0]
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	f042 0201 	orr.w	r2, r2, #1
 8009970:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009972:	e007      	b.n	8009984 <HAL_TIM_PWM_Start_DMA+0x35c>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	681a      	ldr	r2, [r3, #0]
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	f042 0201 	orr.w	r2, r2, #1
 8009982:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8009984:	7dfb      	ldrb	r3, [r7, #23]
}
 8009986:	4618      	mov	r0, r3
 8009988:	3718      	adds	r7, #24
 800998a:	46bd      	mov	sp, r7
 800998c:	bd80      	pop	{r7, pc}
 800998e:	bf00      	nop
 8009990:	08009fa1 	.word	0x08009fa1
 8009994:	0800a049 	.word	0x0800a049
 8009998:	08009f0f 	.word	0x08009f0f
 800999c:	40010000 	.word	0x40010000
 80099a0:	40010400 	.word	0x40010400
 80099a4:	40000400 	.word	0x40000400
 80099a8:	40000800 	.word	0x40000800
 80099ac:	40000c00 	.word	0x40000c00
 80099b0:	40014000 	.word	0x40014000
 80099b4:	40001800 	.word	0x40001800

080099b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80099b8:	b580      	push	{r7, lr}
 80099ba:	b084      	sub	sp, #16
 80099bc:	af00      	add	r7, sp, #0
 80099be:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	68db      	ldr	r3, [r3, #12]
 80099c6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	681b      	ldr	r3, [r3, #0]
 80099cc:	691b      	ldr	r3, [r3, #16]
 80099ce:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80099d0:	68bb      	ldr	r3, [r7, #8]
 80099d2:	f003 0302 	and.w	r3, r3, #2
 80099d6:	2b00      	cmp	r3, #0
 80099d8:	d020      	beq.n	8009a1c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80099da:	68fb      	ldr	r3, [r7, #12]
 80099dc:	f003 0302 	and.w	r3, r3, #2
 80099e0:	2b00      	cmp	r3, #0
 80099e2:	d01b      	beq.n	8009a1c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	f06f 0202 	mvn.w	r2, #2
 80099ec:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	2201      	movs	r2, #1
 80099f2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80099f4:	687b      	ldr	r3, [r7, #4]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	699b      	ldr	r3, [r3, #24]
 80099fa:	f003 0303 	and.w	r3, r3, #3
 80099fe:	2b00      	cmp	r3, #0
 8009a00:	d003      	beq.n	8009a0a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009a02:	6878      	ldr	r0, [r7, #4]
 8009a04:	f000 fa5b 	bl	8009ebe <HAL_TIM_IC_CaptureCallback>
 8009a08:	e005      	b.n	8009a16 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009a0a:	6878      	ldr	r0, [r7, #4]
 8009a0c:	f000 fa4d 	bl	8009eaa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009a10:	6878      	ldr	r0, [r7, #4]
 8009a12:	f000 fa5e 	bl	8009ed2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	2200      	movs	r2, #0
 8009a1a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8009a1c:	68bb      	ldr	r3, [r7, #8]
 8009a1e:	f003 0304 	and.w	r3, r3, #4
 8009a22:	2b00      	cmp	r3, #0
 8009a24:	d020      	beq.n	8009a68 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8009a26:	68fb      	ldr	r3, [r7, #12]
 8009a28:	f003 0304 	and.w	r3, r3, #4
 8009a2c:	2b00      	cmp	r3, #0
 8009a2e:	d01b      	beq.n	8009a68 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	681b      	ldr	r3, [r3, #0]
 8009a34:	f06f 0204 	mvn.w	r2, #4
 8009a38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	2202      	movs	r2, #2
 8009a3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009a40:	687b      	ldr	r3, [r7, #4]
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	699b      	ldr	r3, [r3, #24]
 8009a46:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d003      	beq.n	8009a56 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009a4e:	6878      	ldr	r0, [r7, #4]
 8009a50:	f000 fa35 	bl	8009ebe <HAL_TIM_IC_CaptureCallback>
 8009a54:	e005      	b.n	8009a62 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009a56:	6878      	ldr	r0, [r7, #4]
 8009a58:	f000 fa27 	bl	8009eaa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009a5c:	6878      	ldr	r0, [r7, #4]
 8009a5e:	f000 fa38 	bl	8009ed2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	2200      	movs	r2, #0
 8009a66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8009a68:	68bb      	ldr	r3, [r7, #8]
 8009a6a:	f003 0308 	and.w	r3, r3, #8
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d020      	beq.n	8009ab4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	f003 0308 	and.w	r3, r3, #8
 8009a78:	2b00      	cmp	r3, #0
 8009a7a:	d01b      	beq.n	8009ab4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	f06f 0208 	mvn.w	r2, #8
 8009a84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	2204      	movs	r2, #4
 8009a8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	69db      	ldr	r3, [r3, #28]
 8009a92:	f003 0303 	and.w	r3, r3, #3
 8009a96:	2b00      	cmp	r3, #0
 8009a98:	d003      	beq.n	8009aa2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009a9a:	6878      	ldr	r0, [r7, #4]
 8009a9c:	f000 fa0f 	bl	8009ebe <HAL_TIM_IC_CaptureCallback>
 8009aa0:	e005      	b.n	8009aae <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009aa2:	6878      	ldr	r0, [r7, #4]
 8009aa4:	f000 fa01 	bl	8009eaa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009aa8:	6878      	ldr	r0, [r7, #4]
 8009aaa:	f000 fa12 	bl	8009ed2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	2200      	movs	r2, #0
 8009ab2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8009ab4:	68bb      	ldr	r3, [r7, #8]
 8009ab6:	f003 0310 	and.w	r3, r3, #16
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d020      	beq.n	8009b00 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8009abe:	68fb      	ldr	r3, [r7, #12]
 8009ac0:	f003 0310 	and.w	r3, r3, #16
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d01b      	beq.n	8009b00 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	f06f 0210 	mvn.w	r2, #16
 8009ad0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009ad2:	687b      	ldr	r3, [r7, #4]
 8009ad4:	2208      	movs	r2, #8
 8009ad6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	69db      	ldr	r3, [r3, #28]
 8009ade:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8009ae2:	2b00      	cmp	r3, #0
 8009ae4:	d003      	beq.n	8009aee <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009ae6:	6878      	ldr	r0, [r7, #4]
 8009ae8:	f000 f9e9 	bl	8009ebe <HAL_TIM_IC_CaptureCallback>
 8009aec:	e005      	b.n	8009afa <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009aee:	6878      	ldr	r0, [r7, #4]
 8009af0:	f000 f9db 	bl	8009eaa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009af4:	6878      	ldr	r0, [r7, #4]
 8009af6:	f000 f9ec 	bl	8009ed2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009afa:	687b      	ldr	r3, [r7, #4]
 8009afc:	2200      	movs	r2, #0
 8009afe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8009b00:	68bb      	ldr	r3, [r7, #8]
 8009b02:	f003 0301 	and.w	r3, r3, #1
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d00c      	beq.n	8009b24 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8009b0a:	68fb      	ldr	r3, [r7, #12]
 8009b0c:	f003 0301 	and.w	r3, r3, #1
 8009b10:	2b00      	cmp	r3, #0
 8009b12:	d007      	beq.n	8009b24 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	681b      	ldr	r3, [r3, #0]
 8009b18:	f06f 0201 	mvn.w	r2, #1
 8009b1c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009b1e:	6878      	ldr	r0, [r7, #4]
 8009b20:	f7f8 f8bc 	bl	8001c9c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8009b24:	68bb      	ldr	r3, [r7, #8]
 8009b26:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009b2a:	2b00      	cmp	r3, #0
 8009b2c:	d00c      	beq.n	8009b48 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8009b2e:	68fb      	ldr	r3, [r7, #12]
 8009b30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d007      	beq.n	8009b48 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	681b      	ldr	r3, [r3, #0]
 8009b3c:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8009b40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009b42:	6878      	ldr	r0, [r7, #4]
 8009b44:	f000 fe50 	bl	800a7e8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8009b48:	68bb      	ldr	r3, [r7, #8]
 8009b4a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d00c      	beq.n	8009b6c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8009b52:	68fb      	ldr	r3, [r7, #12]
 8009b54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b58:	2b00      	cmp	r3, #0
 8009b5a:	d007      	beq.n	8009b6c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	681b      	ldr	r3, [r3, #0]
 8009b60:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8009b64:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009b66:	6878      	ldr	r0, [r7, #4]
 8009b68:	f000 f9bd 	bl	8009ee6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8009b6c:	68bb      	ldr	r3, [r7, #8]
 8009b6e:	f003 0320 	and.w	r3, r3, #32
 8009b72:	2b00      	cmp	r3, #0
 8009b74:	d00c      	beq.n	8009b90 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	f003 0320 	and.w	r3, r3, #32
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d007      	beq.n	8009b90 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	f06f 0220 	mvn.w	r2, #32
 8009b88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009b8a:	6878      	ldr	r0, [r7, #4]
 8009b8c:	f000 fe22 	bl	800a7d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009b90:	bf00      	nop
 8009b92:	3710      	adds	r7, #16
 8009b94:	46bd      	mov	sp, r7
 8009b96:	bd80      	pop	{r7, pc}

08009b98 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009b98:	b580      	push	{r7, lr}
 8009b9a:	b086      	sub	sp, #24
 8009b9c:	af00      	add	r7, sp, #0
 8009b9e:	60f8      	str	r0, [r7, #12]
 8009ba0:	60b9      	str	r1, [r7, #8]
 8009ba2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009ba4:	2300      	movs	r3, #0
 8009ba6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009ba8:	68fb      	ldr	r3, [r7, #12]
 8009baa:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009bae:	2b01      	cmp	r3, #1
 8009bb0:	d101      	bne.n	8009bb6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009bb2:	2302      	movs	r3, #2
 8009bb4:	e0ae      	b.n	8009d14 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8009bb6:	68fb      	ldr	r3, [r7, #12]
 8009bb8:	2201      	movs	r2, #1
 8009bba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	2b0c      	cmp	r3, #12
 8009bc2:	f200 809f 	bhi.w	8009d04 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8009bc6:	a201      	add	r2, pc, #4	@ (adr r2, 8009bcc <HAL_TIM_PWM_ConfigChannel+0x34>)
 8009bc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009bcc:	08009c01 	.word	0x08009c01
 8009bd0:	08009d05 	.word	0x08009d05
 8009bd4:	08009d05 	.word	0x08009d05
 8009bd8:	08009d05 	.word	0x08009d05
 8009bdc:	08009c41 	.word	0x08009c41
 8009be0:	08009d05 	.word	0x08009d05
 8009be4:	08009d05 	.word	0x08009d05
 8009be8:	08009d05 	.word	0x08009d05
 8009bec:	08009c83 	.word	0x08009c83
 8009bf0:	08009d05 	.word	0x08009d05
 8009bf4:	08009d05 	.word	0x08009d05
 8009bf8:	08009d05 	.word	0x08009d05
 8009bfc:	08009cc3 	.word	0x08009cc3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	681b      	ldr	r3, [r3, #0]
 8009c04:	68b9      	ldr	r1, [r7, #8]
 8009c06:	4618      	mov	r0, r3
 8009c08:	f000 faf8 	bl	800a1fc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	699a      	ldr	r2, [r3, #24]
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	681b      	ldr	r3, [r3, #0]
 8009c16:	f042 0208 	orr.w	r2, r2, #8
 8009c1a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	699a      	ldr	r2, [r3, #24]
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	681b      	ldr	r3, [r3, #0]
 8009c26:	f022 0204 	bic.w	r2, r2, #4
 8009c2a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009c2c:	68fb      	ldr	r3, [r7, #12]
 8009c2e:	681b      	ldr	r3, [r3, #0]
 8009c30:	6999      	ldr	r1, [r3, #24]
 8009c32:	68bb      	ldr	r3, [r7, #8]
 8009c34:	691a      	ldr	r2, [r3, #16]
 8009c36:	68fb      	ldr	r3, [r7, #12]
 8009c38:	681b      	ldr	r3, [r3, #0]
 8009c3a:	430a      	orrs	r2, r1
 8009c3c:	619a      	str	r2, [r3, #24]
      break;
 8009c3e:	e064      	b.n	8009d0a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009c40:	68fb      	ldr	r3, [r7, #12]
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	68b9      	ldr	r1, [r7, #8]
 8009c46:	4618      	mov	r0, r3
 8009c48:	f000 fb48 	bl	800a2dc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	699a      	ldr	r2, [r3, #24]
 8009c52:	68fb      	ldr	r3, [r7, #12]
 8009c54:	681b      	ldr	r3, [r3, #0]
 8009c56:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009c5a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009c5c:	68fb      	ldr	r3, [r7, #12]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	699a      	ldr	r2, [r3, #24]
 8009c62:	68fb      	ldr	r3, [r7, #12]
 8009c64:	681b      	ldr	r3, [r3, #0]
 8009c66:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009c6a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	6999      	ldr	r1, [r3, #24]
 8009c72:	68bb      	ldr	r3, [r7, #8]
 8009c74:	691b      	ldr	r3, [r3, #16]
 8009c76:	021a      	lsls	r2, r3, #8
 8009c78:	68fb      	ldr	r3, [r7, #12]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	430a      	orrs	r2, r1
 8009c7e:	619a      	str	r2, [r3, #24]
      break;
 8009c80:	e043      	b.n	8009d0a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	68b9      	ldr	r1, [r7, #8]
 8009c88:	4618      	mov	r0, r3
 8009c8a:	f000 fb9d 	bl	800a3c8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009c8e:	68fb      	ldr	r3, [r7, #12]
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	69da      	ldr	r2, [r3, #28]
 8009c94:	68fb      	ldr	r3, [r7, #12]
 8009c96:	681b      	ldr	r3, [r3, #0]
 8009c98:	f042 0208 	orr.w	r2, r2, #8
 8009c9c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009c9e:	68fb      	ldr	r3, [r7, #12]
 8009ca0:	681b      	ldr	r3, [r3, #0]
 8009ca2:	69da      	ldr	r2, [r3, #28]
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	681b      	ldr	r3, [r3, #0]
 8009ca8:	f022 0204 	bic.w	r2, r2, #4
 8009cac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	681b      	ldr	r3, [r3, #0]
 8009cb2:	69d9      	ldr	r1, [r3, #28]
 8009cb4:	68bb      	ldr	r3, [r7, #8]
 8009cb6:	691a      	ldr	r2, [r3, #16]
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	681b      	ldr	r3, [r3, #0]
 8009cbc:	430a      	orrs	r2, r1
 8009cbe:	61da      	str	r2, [r3, #28]
      break;
 8009cc0:	e023      	b.n	8009d0a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009cc2:	68fb      	ldr	r3, [r7, #12]
 8009cc4:	681b      	ldr	r3, [r3, #0]
 8009cc6:	68b9      	ldr	r1, [r7, #8]
 8009cc8:	4618      	mov	r0, r3
 8009cca:	f000 fbf1 	bl	800a4b0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009cce:	68fb      	ldr	r3, [r7, #12]
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	69da      	ldr	r2, [r3, #28]
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009cdc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	69da      	ldr	r2, [r3, #28]
 8009ce4:	68fb      	ldr	r3, [r7, #12]
 8009ce6:	681b      	ldr	r3, [r3, #0]
 8009ce8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009cec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	69d9      	ldr	r1, [r3, #28]
 8009cf4:	68bb      	ldr	r3, [r7, #8]
 8009cf6:	691b      	ldr	r3, [r3, #16]
 8009cf8:	021a      	lsls	r2, r3, #8
 8009cfa:	68fb      	ldr	r3, [r7, #12]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	430a      	orrs	r2, r1
 8009d00:	61da      	str	r2, [r3, #28]
      break;
 8009d02:	e002      	b.n	8009d0a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8009d04:	2301      	movs	r3, #1
 8009d06:	75fb      	strb	r3, [r7, #23]
      break;
 8009d08:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8009d0a:	68fb      	ldr	r3, [r7, #12]
 8009d0c:	2200      	movs	r2, #0
 8009d0e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009d12:	7dfb      	ldrb	r3, [r7, #23]
}
 8009d14:	4618      	mov	r0, r3
 8009d16:	3718      	adds	r7, #24
 8009d18:	46bd      	mov	sp, r7
 8009d1a:	bd80      	pop	{r7, pc}

08009d1c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8009d1c:	b580      	push	{r7, lr}
 8009d1e:	b084      	sub	sp, #16
 8009d20:	af00      	add	r7, sp, #0
 8009d22:	6078      	str	r0, [r7, #4]
 8009d24:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8009d26:	2300      	movs	r3, #0
 8009d28:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8009d2a:	687b      	ldr	r3, [r7, #4]
 8009d2c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009d30:	2b01      	cmp	r3, #1
 8009d32:	d101      	bne.n	8009d38 <HAL_TIM_ConfigClockSource+0x1c>
 8009d34:	2302      	movs	r3, #2
 8009d36:	e0b4      	b.n	8009ea2 <HAL_TIM_ConfigClockSource+0x186>
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	2201      	movs	r2, #1
 8009d3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	2202      	movs	r2, #2
 8009d44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	689b      	ldr	r3, [r3, #8]
 8009d4e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8009d50:	68bb      	ldr	r3, [r7, #8]
 8009d52:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8009d56:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8009d58:	68bb      	ldr	r3, [r7, #8]
 8009d5a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8009d5e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	68ba      	ldr	r2, [r7, #8]
 8009d66:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8009d68:	683b      	ldr	r3, [r7, #0]
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009d70:	d03e      	beq.n	8009df0 <HAL_TIM_ConfigClockSource+0xd4>
 8009d72:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009d76:	f200 8087 	bhi.w	8009e88 <HAL_TIM_ConfigClockSource+0x16c>
 8009d7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009d7e:	f000 8086 	beq.w	8009e8e <HAL_TIM_ConfigClockSource+0x172>
 8009d82:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8009d86:	d87f      	bhi.n	8009e88 <HAL_TIM_ConfigClockSource+0x16c>
 8009d88:	2b70      	cmp	r3, #112	@ 0x70
 8009d8a:	d01a      	beq.n	8009dc2 <HAL_TIM_ConfigClockSource+0xa6>
 8009d8c:	2b70      	cmp	r3, #112	@ 0x70
 8009d8e:	d87b      	bhi.n	8009e88 <HAL_TIM_ConfigClockSource+0x16c>
 8009d90:	2b60      	cmp	r3, #96	@ 0x60
 8009d92:	d050      	beq.n	8009e36 <HAL_TIM_ConfigClockSource+0x11a>
 8009d94:	2b60      	cmp	r3, #96	@ 0x60
 8009d96:	d877      	bhi.n	8009e88 <HAL_TIM_ConfigClockSource+0x16c>
 8009d98:	2b50      	cmp	r3, #80	@ 0x50
 8009d9a:	d03c      	beq.n	8009e16 <HAL_TIM_ConfigClockSource+0xfa>
 8009d9c:	2b50      	cmp	r3, #80	@ 0x50
 8009d9e:	d873      	bhi.n	8009e88 <HAL_TIM_ConfigClockSource+0x16c>
 8009da0:	2b40      	cmp	r3, #64	@ 0x40
 8009da2:	d058      	beq.n	8009e56 <HAL_TIM_ConfigClockSource+0x13a>
 8009da4:	2b40      	cmp	r3, #64	@ 0x40
 8009da6:	d86f      	bhi.n	8009e88 <HAL_TIM_ConfigClockSource+0x16c>
 8009da8:	2b30      	cmp	r3, #48	@ 0x30
 8009daa:	d064      	beq.n	8009e76 <HAL_TIM_ConfigClockSource+0x15a>
 8009dac:	2b30      	cmp	r3, #48	@ 0x30
 8009dae:	d86b      	bhi.n	8009e88 <HAL_TIM_ConfigClockSource+0x16c>
 8009db0:	2b20      	cmp	r3, #32
 8009db2:	d060      	beq.n	8009e76 <HAL_TIM_ConfigClockSource+0x15a>
 8009db4:	2b20      	cmp	r3, #32
 8009db6:	d867      	bhi.n	8009e88 <HAL_TIM_ConfigClockSource+0x16c>
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d05c      	beq.n	8009e76 <HAL_TIM_ConfigClockSource+0x15a>
 8009dbc:	2b10      	cmp	r3, #16
 8009dbe:	d05a      	beq.n	8009e76 <HAL_TIM_ConfigClockSource+0x15a>
 8009dc0:	e062      	b.n	8009e88 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009dc2:	687b      	ldr	r3, [r7, #4]
 8009dc4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009dc6:	683b      	ldr	r3, [r7, #0]
 8009dc8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009dca:	683b      	ldr	r3, [r7, #0]
 8009dcc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009dce:	683b      	ldr	r3, [r7, #0]
 8009dd0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009dd2:	f000 fc3d 	bl	800a650 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	681b      	ldr	r3, [r3, #0]
 8009dda:	689b      	ldr	r3, [r3, #8]
 8009ddc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8009dde:	68bb      	ldr	r3, [r7, #8]
 8009de0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8009de4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	68ba      	ldr	r2, [r7, #8]
 8009dec:	609a      	str	r2, [r3, #8]
      break;
 8009dee:	e04f      	b.n	8009e90 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8009df0:	687b      	ldr	r3, [r7, #4]
 8009df2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8009df4:	683b      	ldr	r3, [r7, #0]
 8009df6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8009df8:	683b      	ldr	r3, [r7, #0]
 8009dfa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8009dfc:	683b      	ldr	r3, [r7, #0]
 8009dfe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8009e00:	f000 fc26 	bl	800a650 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	689a      	ldr	r2, [r3, #8]
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009e12:	609a      	str	r2, [r3, #8]
      break;
 8009e14:	e03c      	b.n	8009e90 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009e1a:	683b      	ldr	r3, [r7, #0]
 8009e1c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009e1e:	683b      	ldr	r3, [r7, #0]
 8009e20:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009e22:	461a      	mov	r2, r3
 8009e24:	f000 fb9a 	bl	800a55c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	681b      	ldr	r3, [r3, #0]
 8009e2c:	2150      	movs	r1, #80	@ 0x50
 8009e2e:	4618      	mov	r0, r3
 8009e30:	f000 fbf3 	bl	800a61a <TIM_ITRx_SetConfig>
      break;
 8009e34:	e02c      	b.n	8009e90 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009e3a:	683b      	ldr	r3, [r7, #0]
 8009e3c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009e3e:	683b      	ldr	r3, [r7, #0]
 8009e40:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8009e42:	461a      	mov	r2, r3
 8009e44:	f000 fbb9 	bl	800a5ba <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	2160      	movs	r1, #96	@ 0x60
 8009e4e:	4618      	mov	r0, r3
 8009e50:	f000 fbe3 	bl	800a61a <TIM_ITRx_SetConfig>
      break;
 8009e54:	e01c      	b.n	8009e90 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8009e56:	687b      	ldr	r3, [r7, #4]
 8009e58:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8009e5a:	683b      	ldr	r3, [r7, #0]
 8009e5c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8009e5e:	683b      	ldr	r3, [r7, #0]
 8009e60:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8009e62:	461a      	mov	r2, r3
 8009e64:	f000 fb7a 	bl	800a55c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	2140      	movs	r1, #64	@ 0x40
 8009e6e:	4618      	mov	r0, r3
 8009e70:	f000 fbd3 	bl	800a61a <TIM_ITRx_SetConfig>
      break;
 8009e74:	e00c      	b.n	8009e90 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	681a      	ldr	r2, [r3, #0]
 8009e7a:	683b      	ldr	r3, [r7, #0]
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	4619      	mov	r1, r3
 8009e80:	4610      	mov	r0, r2
 8009e82:	f000 fbca 	bl	800a61a <TIM_ITRx_SetConfig>
      break;
 8009e86:	e003      	b.n	8009e90 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8009e88:	2301      	movs	r3, #1
 8009e8a:	73fb      	strb	r3, [r7, #15]
      break;
 8009e8c:	e000      	b.n	8009e90 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8009e8e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	2201      	movs	r2, #1
 8009e94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	2200      	movs	r2, #0
 8009e9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009ea0:	7bfb      	ldrb	r3, [r7, #15]
}
 8009ea2:	4618      	mov	r0, r3
 8009ea4:	3710      	adds	r7, #16
 8009ea6:	46bd      	mov	sp, r7
 8009ea8:	bd80      	pop	{r7, pc}

08009eaa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009eaa:	b480      	push	{r7}
 8009eac:	b083      	sub	sp, #12
 8009eae:	af00      	add	r7, sp, #0
 8009eb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009eb2:	bf00      	nop
 8009eb4:	370c      	adds	r7, #12
 8009eb6:	46bd      	mov	sp, r7
 8009eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ebc:	4770      	bx	lr

08009ebe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009ebe:	b480      	push	{r7}
 8009ec0:	b083      	sub	sp, #12
 8009ec2:	af00      	add	r7, sp, #0
 8009ec4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009ec6:	bf00      	nop
 8009ec8:	370c      	adds	r7, #12
 8009eca:	46bd      	mov	sp, r7
 8009ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ed0:	4770      	bx	lr

08009ed2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009ed2:	b480      	push	{r7}
 8009ed4:	b083      	sub	sp, #12
 8009ed6:	af00      	add	r7, sp, #0
 8009ed8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009eda:	bf00      	nop
 8009edc:	370c      	adds	r7, #12
 8009ede:	46bd      	mov	sp, r7
 8009ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ee4:	4770      	bx	lr

08009ee6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009ee6:	b480      	push	{r7}
 8009ee8:	b083      	sub	sp, #12
 8009eea:	af00      	add	r7, sp, #0
 8009eec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009eee:	bf00      	nop
 8009ef0:	370c      	adds	r7, #12
 8009ef2:	46bd      	mov	sp, r7
 8009ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ef8:	4770      	bx	lr

08009efa <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8009efa:	b480      	push	{r7}
 8009efc:	b083      	sub	sp, #12
 8009efe:	af00      	add	r7, sp, #0
 8009f00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8009f02:	bf00      	nop
 8009f04:	370c      	adds	r7, #12
 8009f06:	46bd      	mov	sp, r7
 8009f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f0c:	4770      	bx	lr

08009f0e <TIM_DMAError>:
  * @brief  TIM DMA error callback
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMAError(DMA_HandleTypeDef *hdma)
{
 8009f0e:	b580      	push	{r7, lr}
 8009f10:	b084      	sub	sp, #16
 8009f12:	af00      	add	r7, sp, #0
 8009f14:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009f1a:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f20:	687a      	ldr	r2, [r7, #4]
 8009f22:	429a      	cmp	r2, r3
 8009f24:	d107      	bne.n	8009f36 <TIM_DMAError+0x28>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009f26:	68fb      	ldr	r3, [r7, #12]
 8009f28:	2201      	movs	r2, #1
 8009f2a:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	2201      	movs	r2, #1
 8009f30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009f34:	e02a      	b.n	8009f8c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009f3a:	687a      	ldr	r2, [r7, #4]
 8009f3c:	429a      	cmp	r2, r3
 8009f3e:	d107      	bne.n	8009f50 <TIM_DMAError+0x42>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	2202      	movs	r2, #2
 8009f44:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009f46:	68fb      	ldr	r3, [r7, #12]
 8009f48:	2201      	movs	r2, #1
 8009f4a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009f4e:	e01d      	b.n	8009f8c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f54:	687a      	ldr	r2, [r7, #4]
 8009f56:	429a      	cmp	r2, r3
 8009f58:	d107      	bne.n	8009f6a <TIM_DMAError+0x5c>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	2204      	movs	r2, #4
 8009f5e:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	2201      	movs	r2, #1
 8009f64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009f68:	e010      	b.n	8009f8c <TIM_DMAError+0x7e>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f6e:	687a      	ldr	r2, [r7, #4]
 8009f70:	429a      	cmp	r2, r3
 8009f72:	d107      	bne.n	8009f84 <TIM_DMAError+0x76>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009f74:	68fb      	ldr	r3, [r7, #12]
 8009f76:	2208      	movs	r2, #8
 8009f78:	771a      	strb	r2, [r3, #28]
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 8009f7a:	68fb      	ldr	r3, [r7, #12]
 8009f7c:	2201      	movs	r2, #1
 8009f7e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009f82:	e003      	b.n	8009f8c <TIM_DMAError+0x7e>
  }
  else
  {
    htim->State = HAL_TIM_STATE_READY;
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	2201      	movs	r2, #1
 8009f88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->ErrorCallback(htim);
#else
  HAL_TIM_ErrorCallback(htim);
 8009f8c:	68f8      	ldr	r0, [r7, #12]
 8009f8e:	f7ff ffb4 	bl	8009efa <HAL_TIM_ErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	2200      	movs	r2, #0
 8009f96:	771a      	strb	r2, [r3, #28]
}
 8009f98:	bf00      	nop
 8009f9a:	3710      	adds	r7, #16
 8009f9c:	46bd      	mov	sp, r7
 8009f9e:	bd80      	pop	{r7, pc}

08009fa0 <TIM_DMADelayPulseCplt>:
  * @brief  TIM DMA Delay Pulse complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
static void TIM_DMADelayPulseCplt(DMA_HandleTypeDef *hdma)
{
 8009fa0:	b580      	push	{r7, lr}
 8009fa2:	b084      	sub	sp, #16
 8009fa4:	af00      	add	r7, sp, #0
 8009fa6:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8009fa8:	687b      	ldr	r3, [r7, #4]
 8009faa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009fac:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 8009fae:	68fb      	ldr	r3, [r7, #12]
 8009fb0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009fb2:	687a      	ldr	r2, [r7, #4]
 8009fb4:	429a      	cmp	r2, r3
 8009fb6:	d10b      	bne.n	8009fd0 <TIM_DMADelayPulseCplt+0x30>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009fb8:	68fb      	ldr	r3, [r7, #12]
 8009fba:	2201      	movs	r2, #1
 8009fbc:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	69db      	ldr	r3, [r3, #28]
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d136      	bne.n	800a034 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	2201      	movs	r2, #1
 8009fca:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009fce:	e031      	b.n	800a034 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009fd4:	687a      	ldr	r2, [r7, #4]
 8009fd6:	429a      	cmp	r2, r3
 8009fd8:	d10b      	bne.n	8009ff2 <TIM_DMADelayPulseCplt+0x52>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	2202      	movs	r2, #2
 8009fde:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	69db      	ldr	r3, [r3, #28]
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d125      	bne.n	800a034 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	2201      	movs	r2, #1
 8009fec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009ff0:	e020      	b.n	800a034 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 8009ff2:	68fb      	ldr	r3, [r7, #12]
 8009ff4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ff6:	687a      	ldr	r2, [r7, #4]
 8009ff8:	429a      	cmp	r2, r3
 8009ffa:	d10b      	bne.n	800a014 <TIM_DMADelayPulseCplt+0x74>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009ffc:	68fb      	ldr	r3, [r7, #12]
 8009ffe:	2204      	movs	r2, #4
 800a000:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	69db      	ldr	r3, [r3, #28]
 800a006:	2b00      	cmp	r3, #0
 800a008:	d114      	bne.n	800a034 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_3, HAL_TIM_CHANNEL_STATE_READY);
 800a00a:	68fb      	ldr	r3, [r7, #12]
 800a00c:	2201      	movs	r2, #1
 800a00e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a012:	e00f      	b.n	800a034 <TIM_DMADelayPulseCplt+0x94>
    }
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a018:	687a      	ldr	r2, [r7, #4]
 800a01a:	429a      	cmp	r2, r3
 800a01c:	d10a      	bne.n	800a034 <TIM_DMADelayPulseCplt+0x94>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a01e:	68fb      	ldr	r3, [r7, #12]
 800a020:	2208      	movs	r2, #8
 800a022:	771a      	strb	r2, [r3, #28]

    if (hdma->Init.Mode == DMA_NORMAL)
 800a024:	687b      	ldr	r3, [r7, #4]
 800a026:	69db      	ldr	r3, [r3, #28]
 800a028:	2b00      	cmp	r3, #0
 800a02a:	d103      	bne.n	800a034 <TIM_DMADelayPulseCplt+0x94>
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_4, HAL_TIM_CHANNEL_STATE_READY);
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	2201      	movs	r2, #1
 800a030:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a034:	68f8      	ldr	r0, [r7, #12]
 800a036:	f7ff ff4c 	bl	8009ed2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	2200      	movs	r2, #0
 800a03e:	771a      	strb	r2, [r3, #28]
}
 800a040:	bf00      	nop
 800a042:	3710      	adds	r7, #16
 800a044:	46bd      	mov	sp, r7
 800a046:	bd80      	pop	{r7, pc}

0800a048 <TIM_DMADelayPulseHalfCplt>:
  * @brief  TIM DMA Delay Pulse half complete callback.
  * @param  hdma pointer to DMA handle.
  * @retval None
  */
void TIM_DMADelayPulseHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a048:	b580      	push	{r7, lr}
 800a04a:	b084      	sub	sp, #16
 800a04c:	af00      	add	r7, sp, #0
 800a04e:	6078      	str	r0, [r7, #4]
  TIM_HandleTypeDef *htim = (TIM_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a050:	687b      	ldr	r3, [r7, #4]
 800a052:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a054:	60fb      	str	r3, [r7, #12]

  if (hdma == htim->hdma[TIM_DMA_ID_CC1])
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a05a:	687a      	ldr	r2, [r7, #4]
 800a05c:	429a      	cmp	r2, r3
 800a05e:	d103      	bne.n	800a068 <TIM_DMADelayPulseHalfCplt+0x20>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a060:	68fb      	ldr	r3, [r7, #12]
 800a062:	2201      	movs	r2, #1
 800a064:	771a      	strb	r2, [r3, #28]
 800a066:	e019      	b.n	800a09c <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC2])
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a06c:	687a      	ldr	r2, [r7, #4]
 800a06e:	429a      	cmp	r2, r3
 800a070:	d103      	bne.n	800a07a <TIM_DMADelayPulseHalfCplt+0x32>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a072:	68fb      	ldr	r3, [r7, #12]
 800a074:	2202      	movs	r2, #2
 800a076:	771a      	strb	r2, [r3, #28]
 800a078:	e010      	b.n	800a09c <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC3])
 800a07a:	68fb      	ldr	r3, [r7, #12]
 800a07c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a07e:	687a      	ldr	r2, [r7, #4]
 800a080:	429a      	cmp	r2, r3
 800a082:	d103      	bne.n	800a08c <TIM_DMADelayPulseHalfCplt+0x44>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	2204      	movs	r2, #4
 800a088:	771a      	strb	r2, [r3, #28]
 800a08a:	e007      	b.n	800a09c <TIM_DMADelayPulseHalfCplt+0x54>
  }
  else if (hdma == htim->hdma[TIM_DMA_ID_CC4])
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a090:	687a      	ldr	r2, [r7, #4]
 800a092:	429a      	cmp	r2, r3
 800a094:	d102      	bne.n	800a09c <TIM_DMADelayPulseHalfCplt+0x54>
  {
    htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a096:	68fb      	ldr	r3, [r7, #12]
 800a098:	2208      	movs	r2, #8
 800a09a:	771a      	strb	r2, [r3, #28]
  }

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
  htim->PWM_PulseFinishedHalfCpltCallback(htim);
#else
  HAL_TIM_PWM_PulseFinishedHalfCpltCallback(htim);
 800a09c:	68f8      	ldr	r0, [r7, #12]
 800a09e:	f7f7 fe8f 	bl	8001dc0 <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */

  htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	2200      	movs	r2, #0
 800a0a6:	771a      	strb	r2, [r3, #28]
}
 800a0a8:	bf00      	nop
 800a0aa:	3710      	adds	r7, #16
 800a0ac:	46bd      	mov	sp, r7
 800a0ae:	bd80      	pop	{r7, pc}

0800a0b0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a0b0:	b480      	push	{r7}
 800a0b2:	b085      	sub	sp, #20
 800a0b4:	af00      	add	r7, sp, #0
 800a0b6:	6078      	str	r0, [r7, #4]
 800a0b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a0ba:	687b      	ldr	r3, [r7, #4]
 800a0bc:	681b      	ldr	r3, [r3, #0]
 800a0be:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	4a43      	ldr	r2, [pc, #268]	@ (800a1d0 <TIM_Base_SetConfig+0x120>)
 800a0c4:	4293      	cmp	r3, r2
 800a0c6:	d013      	beq.n	800a0f0 <TIM_Base_SetConfig+0x40>
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a0ce:	d00f      	beq.n	800a0f0 <TIM_Base_SetConfig+0x40>
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	4a40      	ldr	r2, [pc, #256]	@ (800a1d4 <TIM_Base_SetConfig+0x124>)
 800a0d4:	4293      	cmp	r3, r2
 800a0d6:	d00b      	beq.n	800a0f0 <TIM_Base_SetConfig+0x40>
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	4a3f      	ldr	r2, [pc, #252]	@ (800a1d8 <TIM_Base_SetConfig+0x128>)
 800a0dc:	4293      	cmp	r3, r2
 800a0de:	d007      	beq.n	800a0f0 <TIM_Base_SetConfig+0x40>
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	4a3e      	ldr	r2, [pc, #248]	@ (800a1dc <TIM_Base_SetConfig+0x12c>)
 800a0e4:	4293      	cmp	r3, r2
 800a0e6:	d003      	beq.n	800a0f0 <TIM_Base_SetConfig+0x40>
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	4a3d      	ldr	r2, [pc, #244]	@ (800a1e0 <TIM_Base_SetConfig+0x130>)
 800a0ec:	4293      	cmp	r3, r2
 800a0ee:	d108      	bne.n	800a102 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a0f6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a0f8:	683b      	ldr	r3, [r7, #0]
 800a0fa:	685b      	ldr	r3, [r3, #4]
 800a0fc:	68fa      	ldr	r2, [r7, #12]
 800a0fe:	4313      	orrs	r3, r2
 800a100:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	4a32      	ldr	r2, [pc, #200]	@ (800a1d0 <TIM_Base_SetConfig+0x120>)
 800a106:	4293      	cmp	r3, r2
 800a108:	d02b      	beq.n	800a162 <TIM_Base_SetConfig+0xb2>
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a110:	d027      	beq.n	800a162 <TIM_Base_SetConfig+0xb2>
 800a112:	687b      	ldr	r3, [r7, #4]
 800a114:	4a2f      	ldr	r2, [pc, #188]	@ (800a1d4 <TIM_Base_SetConfig+0x124>)
 800a116:	4293      	cmp	r3, r2
 800a118:	d023      	beq.n	800a162 <TIM_Base_SetConfig+0xb2>
 800a11a:	687b      	ldr	r3, [r7, #4]
 800a11c:	4a2e      	ldr	r2, [pc, #184]	@ (800a1d8 <TIM_Base_SetConfig+0x128>)
 800a11e:	4293      	cmp	r3, r2
 800a120:	d01f      	beq.n	800a162 <TIM_Base_SetConfig+0xb2>
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	4a2d      	ldr	r2, [pc, #180]	@ (800a1dc <TIM_Base_SetConfig+0x12c>)
 800a126:	4293      	cmp	r3, r2
 800a128:	d01b      	beq.n	800a162 <TIM_Base_SetConfig+0xb2>
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	4a2c      	ldr	r2, [pc, #176]	@ (800a1e0 <TIM_Base_SetConfig+0x130>)
 800a12e:	4293      	cmp	r3, r2
 800a130:	d017      	beq.n	800a162 <TIM_Base_SetConfig+0xb2>
 800a132:	687b      	ldr	r3, [r7, #4]
 800a134:	4a2b      	ldr	r2, [pc, #172]	@ (800a1e4 <TIM_Base_SetConfig+0x134>)
 800a136:	4293      	cmp	r3, r2
 800a138:	d013      	beq.n	800a162 <TIM_Base_SetConfig+0xb2>
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	4a2a      	ldr	r2, [pc, #168]	@ (800a1e8 <TIM_Base_SetConfig+0x138>)
 800a13e:	4293      	cmp	r3, r2
 800a140:	d00f      	beq.n	800a162 <TIM_Base_SetConfig+0xb2>
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	4a29      	ldr	r2, [pc, #164]	@ (800a1ec <TIM_Base_SetConfig+0x13c>)
 800a146:	4293      	cmp	r3, r2
 800a148:	d00b      	beq.n	800a162 <TIM_Base_SetConfig+0xb2>
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	4a28      	ldr	r2, [pc, #160]	@ (800a1f0 <TIM_Base_SetConfig+0x140>)
 800a14e:	4293      	cmp	r3, r2
 800a150:	d007      	beq.n	800a162 <TIM_Base_SetConfig+0xb2>
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	4a27      	ldr	r2, [pc, #156]	@ (800a1f4 <TIM_Base_SetConfig+0x144>)
 800a156:	4293      	cmp	r3, r2
 800a158:	d003      	beq.n	800a162 <TIM_Base_SetConfig+0xb2>
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	4a26      	ldr	r2, [pc, #152]	@ (800a1f8 <TIM_Base_SetConfig+0x148>)
 800a15e:	4293      	cmp	r3, r2
 800a160:	d108      	bne.n	800a174 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a168:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a16a:	683b      	ldr	r3, [r7, #0]
 800a16c:	68db      	ldr	r3, [r3, #12]
 800a16e:	68fa      	ldr	r2, [r7, #12]
 800a170:	4313      	orrs	r3, r2
 800a172:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a174:	68fb      	ldr	r3, [r7, #12]
 800a176:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a17a:	683b      	ldr	r3, [r7, #0]
 800a17c:	695b      	ldr	r3, [r3, #20]
 800a17e:	4313      	orrs	r3, r2
 800a180:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a182:	683b      	ldr	r3, [r7, #0]
 800a184:	689a      	ldr	r2, [r3, #8]
 800a186:	687b      	ldr	r3, [r7, #4]
 800a188:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a18a:	683b      	ldr	r3, [r7, #0]
 800a18c:	681a      	ldr	r2, [r3, #0]
 800a18e:	687b      	ldr	r3, [r7, #4]
 800a190:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a192:	687b      	ldr	r3, [r7, #4]
 800a194:	4a0e      	ldr	r2, [pc, #56]	@ (800a1d0 <TIM_Base_SetConfig+0x120>)
 800a196:	4293      	cmp	r3, r2
 800a198:	d003      	beq.n	800a1a2 <TIM_Base_SetConfig+0xf2>
 800a19a:	687b      	ldr	r3, [r7, #4]
 800a19c:	4a10      	ldr	r2, [pc, #64]	@ (800a1e0 <TIM_Base_SetConfig+0x130>)
 800a19e:	4293      	cmp	r3, r2
 800a1a0:	d103      	bne.n	800a1aa <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a1a2:	683b      	ldr	r3, [r7, #0]
 800a1a4:	691a      	ldr	r2, [r3, #16]
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	f043 0204 	orr.w	r2, r3, #4
 800a1b2:	687b      	ldr	r3, [r7, #4]
 800a1b4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a1b6:	687b      	ldr	r3, [r7, #4]
 800a1b8:	2201      	movs	r2, #1
 800a1ba:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	68fa      	ldr	r2, [r7, #12]
 800a1c0:	601a      	str	r2, [r3, #0]
}
 800a1c2:	bf00      	nop
 800a1c4:	3714      	adds	r7, #20
 800a1c6:	46bd      	mov	sp, r7
 800a1c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1cc:	4770      	bx	lr
 800a1ce:	bf00      	nop
 800a1d0:	40010000 	.word	0x40010000
 800a1d4:	40000400 	.word	0x40000400
 800a1d8:	40000800 	.word	0x40000800
 800a1dc:	40000c00 	.word	0x40000c00
 800a1e0:	40010400 	.word	0x40010400
 800a1e4:	40014000 	.word	0x40014000
 800a1e8:	40014400 	.word	0x40014400
 800a1ec:	40014800 	.word	0x40014800
 800a1f0:	40001800 	.word	0x40001800
 800a1f4:	40001c00 	.word	0x40001c00
 800a1f8:	40002000 	.word	0x40002000

0800a1fc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a1fc:	b480      	push	{r7}
 800a1fe:	b087      	sub	sp, #28
 800a200:	af00      	add	r7, sp, #0
 800a202:	6078      	str	r0, [r7, #4]
 800a204:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	6a1b      	ldr	r3, [r3, #32]
 800a20a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	6a1b      	ldr	r3, [r3, #32]
 800a210:	f023 0201 	bic.w	r2, r3, #1
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	685b      	ldr	r3, [r3, #4]
 800a21c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a21e:	687b      	ldr	r3, [r7, #4]
 800a220:	699b      	ldr	r3, [r3, #24]
 800a222:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a224:	68fb      	ldr	r3, [r7, #12]
 800a226:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a22a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a22c:	68fb      	ldr	r3, [r7, #12]
 800a22e:	f023 0303 	bic.w	r3, r3, #3
 800a232:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a234:	683b      	ldr	r3, [r7, #0]
 800a236:	681b      	ldr	r3, [r3, #0]
 800a238:	68fa      	ldr	r2, [r7, #12]
 800a23a:	4313      	orrs	r3, r2
 800a23c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a23e:	697b      	ldr	r3, [r7, #20]
 800a240:	f023 0302 	bic.w	r3, r3, #2
 800a244:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a246:	683b      	ldr	r3, [r7, #0]
 800a248:	689b      	ldr	r3, [r3, #8]
 800a24a:	697a      	ldr	r2, [r7, #20]
 800a24c:	4313      	orrs	r3, r2
 800a24e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	4a20      	ldr	r2, [pc, #128]	@ (800a2d4 <TIM_OC1_SetConfig+0xd8>)
 800a254:	4293      	cmp	r3, r2
 800a256:	d003      	beq.n	800a260 <TIM_OC1_SetConfig+0x64>
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	4a1f      	ldr	r2, [pc, #124]	@ (800a2d8 <TIM_OC1_SetConfig+0xdc>)
 800a25c:	4293      	cmp	r3, r2
 800a25e:	d10c      	bne.n	800a27a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a260:	697b      	ldr	r3, [r7, #20]
 800a262:	f023 0308 	bic.w	r3, r3, #8
 800a266:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a268:	683b      	ldr	r3, [r7, #0]
 800a26a:	68db      	ldr	r3, [r3, #12]
 800a26c:	697a      	ldr	r2, [r7, #20]
 800a26e:	4313      	orrs	r3, r2
 800a270:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a272:	697b      	ldr	r3, [r7, #20]
 800a274:	f023 0304 	bic.w	r3, r3, #4
 800a278:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a27a:	687b      	ldr	r3, [r7, #4]
 800a27c:	4a15      	ldr	r2, [pc, #84]	@ (800a2d4 <TIM_OC1_SetConfig+0xd8>)
 800a27e:	4293      	cmp	r3, r2
 800a280:	d003      	beq.n	800a28a <TIM_OC1_SetConfig+0x8e>
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	4a14      	ldr	r2, [pc, #80]	@ (800a2d8 <TIM_OC1_SetConfig+0xdc>)
 800a286:	4293      	cmp	r3, r2
 800a288:	d111      	bne.n	800a2ae <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a28a:	693b      	ldr	r3, [r7, #16]
 800a28c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a290:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a292:	693b      	ldr	r3, [r7, #16]
 800a294:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a298:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a29a:	683b      	ldr	r3, [r7, #0]
 800a29c:	695b      	ldr	r3, [r3, #20]
 800a29e:	693a      	ldr	r2, [r7, #16]
 800a2a0:	4313      	orrs	r3, r2
 800a2a2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a2a4:	683b      	ldr	r3, [r7, #0]
 800a2a6:	699b      	ldr	r3, [r3, #24]
 800a2a8:	693a      	ldr	r2, [r7, #16]
 800a2aa:	4313      	orrs	r3, r2
 800a2ac:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a2ae:	687b      	ldr	r3, [r7, #4]
 800a2b0:	693a      	ldr	r2, [r7, #16]
 800a2b2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a2b4:	687b      	ldr	r3, [r7, #4]
 800a2b6:	68fa      	ldr	r2, [r7, #12]
 800a2b8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a2ba:	683b      	ldr	r3, [r7, #0]
 800a2bc:	685a      	ldr	r2, [r3, #4]
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a2c2:	687b      	ldr	r3, [r7, #4]
 800a2c4:	697a      	ldr	r2, [r7, #20]
 800a2c6:	621a      	str	r2, [r3, #32]
}
 800a2c8:	bf00      	nop
 800a2ca:	371c      	adds	r7, #28
 800a2cc:	46bd      	mov	sp, r7
 800a2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d2:	4770      	bx	lr
 800a2d4:	40010000 	.word	0x40010000
 800a2d8:	40010400 	.word	0x40010400

0800a2dc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a2dc:	b480      	push	{r7}
 800a2de:	b087      	sub	sp, #28
 800a2e0:	af00      	add	r7, sp, #0
 800a2e2:	6078      	str	r0, [r7, #4]
 800a2e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	6a1b      	ldr	r3, [r3, #32]
 800a2ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a2ec:	687b      	ldr	r3, [r7, #4]
 800a2ee:	6a1b      	ldr	r3, [r3, #32]
 800a2f0:	f023 0210 	bic.w	r2, r3, #16
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a2f8:	687b      	ldr	r3, [r7, #4]
 800a2fa:	685b      	ldr	r3, [r3, #4]
 800a2fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a2fe:	687b      	ldr	r3, [r7, #4]
 800a300:	699b      	ldr	r3, [r3, #24]
 800a302:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a30a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a312:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a314:	683b      	ldr	r3, [r7, #0]
 800a316:	681b      	ldr	r3, [r3, #0]
 800a318:	021b      	lsls	r3, r3, #8
 800a31a:	68fa      	ldr	r2, [r7, #12]
 800a31c:	4313      	orrs	r3, r2
 800a31e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a320:	697b      	ldr	r3, [r7, #20]
 800a322:	f023 0320 	bic.w	r3, r3, #32
 800a326:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a328:	683b      	ldr	r3, [r7, #0]
 800a32a:	689b      	ldr	r3, [r3, #8]
 800a32c:	011b      	lsls	r3, r3, #4
 800a32e:	697a      	ldr	r2, [r7, #20]
 800a330:	4313      	orrs	r3, r2
 800a332:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a334:	687b      	ldr	r3, [r7, #4]
 800a336:	4a22      	ldr	r2, [pc, #136]	@ (800a3c0 <TIM_OC2_SetConfig+0xe4>)
 800a338:	4293      	cmp	r3, r2
 800a33a:	d003      	beq.n	800a344 <TIM_OC2_SetConfig+0x68>
 800a33c:	687b      	ldr	r3, [r7, #4]
 800a33e:	4a21      	ldr	r2, [pc, #132]	@ (800a3c4 <TIM_OC2_SetConfig+0xe8>)
 800a340:	4293      	cmp	r3, r2
 800a342:	d10d      	bne.n	800a360 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a344:	697b      	ldr	r3, [r7, #20]
 800a346:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a34a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a34c:	683b      	ldr	r3, [r7, #0]
 800a34e:	68db      	ldr	r3, [r3, #12]
 800a350:	011b      	lsls	r3, r3, #4
 800a352:	697a      	ldr	r2, [r7, #20]
 800a354:	4313      	orrs	r3, r2
 800a356:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a358:	697b      	ldr	r3, [r7, #20]
 800a35a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a35e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	4a17      	ldr	r2, [pc, #92]	@ (800a3c0 <TIM_OC2_SetConfig+0xe4>)
 800a364:	4293      	cmp	r3, r2
 800a366:	d003      	beq.n	800a370 <TIM_OC2_SetConfig+0x94>
 800a368:	687b      	ldr	r3, [r7, #4]
 800a36a:	4a16      	ldr	r2, [pc, #88]	@ (800a3c4 <TIM_OC2_SetConfig+0xe8>)
 800a36c:	4293      	cmp	r3, r2
 800a36e:	d113      	bne.n	800a398 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a370:	693b      	ldr	r3, [r7, #16]
 800a372:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a376:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a378:	693b      	ldr	r3, [r7, #16]
 800a37a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a37e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a380:	683b      	ldr	r3, [r7, #0]
 800a382:	695b      	ldr	r3, [r3, #20]
 800a384:	009b      	lsls	r3, r3, #2
 800a386:	693a      	ldr	r2, [r7, #16]
 800a388:	4313      	orrs	r3, r2
 800a38a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a38c:	683b      	ldr	r3, [r7, #0]
 800a38e:	699b      	ldr	r3, [r3, #24]
 800a390:	009b      	lsls	r3, r3, #2
 800a392:	693a      	ldr	r2, [r7, #16]
 800a394:	4313      	orrs	r3, r2
 800a396:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	693a      	ldr	r2, [r7, #16]
 800a39c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a39e:	687b      	ldr	r3, [r7, #4]
 800a3a0:	68fa      	ldr	r2, [r7, #12]
 800a3a2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a3a4:	683b      	ldr	r3, [r7, #0]
 800a3a6:	685a      	ldr	r2, [r3, #4]
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	697a      	ldr	r2, [r7, #20]
 800a3b0:	621a      	str	r2, [r3, #32]
}
 800a3b2:	bf00      	nop
 800a3b4:	371c      	adds	r7, #28
 800a3b6:	46bd      	mov	sp, r7
 800a3b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3bc:	4770      	bx	lr
 800a3be:	bf00      	nop
 800a3c0:	40010000 	.word	0x40010000
 800a3c4:	40010400 	.word	0x40010400

0800a3c8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a3c8:	b480      	push	{r7}
 800a3ca:	b087      	sub	sp, #28
 800a3cc:	af00      	add	r7, sp, #0
 800a3ce:	6078      	str	r0, [r7, #4]
 800a3d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a3d2:	687b      	ldr	r3, [r7, #4]
 800a3d4:	6a1b      	ldr	r3, [r3, #32]
 800a3d6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	6a1b      	ldr	r3, [r3, #32]
 800a3dc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	685b      	ldr	r3, [r3, #4]
 800a3e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	69db      	ldr	r3, [r3, #28]
 800a3ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a3f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	f023 0303 	bic.w	r3, r3, #3
 800a3fe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a400:	683b      	ldr	r3, [r7, #0]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	68fa      	ldr	r2, [r7, #12]
 800a406:	4313      	orrs	r3, r2
 800a408:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a40a:	697b      	ldr	r3, [r7, #20]
 800a40c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a410:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a412:	683b      	ldr	r3, [r7, #0]
 800a414:	689b      	ldr	r3, [r3, #8]
 800a416:	021b      	lsls	r3, r3, #8
 800a418:	697a      	ldr	r2, [r7, #20]
 800a41a:	4313      	orrs	r3, r2
 800a41c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	4a21      	ldr	r2, [pc, #132]	@ (800a4a8 <TIM_OC3_SetConfig+0xe0>)
 800a422:	4293      	cmp	r3, r2
 800a424:	d003      	beq.n	800a42e <TIM_OC3_SetConfig+0x66>
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	4a20      	ldr	r2, [pc, #128]	@ (800a4ac <TIM_OC3_SetConfig+0xe4>)
 800a42a:	4293      	cmp	r3, r2
 800a42c:	d10d      	bne.n	800a44a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a42e:	697b      	ldr	r3, [r7, #20]
 800a430:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a434:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a436:	683b      	ldr	r3, [r7, #0]
 800a438:	68db      	ldr	r3, [r3, #12]
 800a43a:	021b      	lsls	r3, r3, #8
 800a43c:	697a      	ldr	r2, [r7, #20]
 800a43e:	4313      	orrs	r3, r2
 800a440:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a442:	697b      	ldr	r3, [r7, #20]
 800a444:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a448:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a44a:	687b      	ldr	r3, [r7, #4]
 800a44c:	4a16      	ldr	r2, [pc, #88]	@ (800a4a8 <TIM_OC3_SetConfig+0xe0>)
 800a44e:	4293      	cmp	r3, r2
 800a450:	d003      	beq.n	800a45a <TIM_OC3_SetConfig+0x92>
 800a452:	687b      	ldr	r3, [r7, #4]
 800a454:	4a15      	ldr	r2, [pc, #84]	@ (800a4ac <TIM_OC3_SetConfig+0xe4>)
 800a456:	4293      	cmp	r3, r2
 800a458:	d113      	bne.n	800a482 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a45a:	693b      	ldr	r3, [r7, #16]
 800a45c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a460:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a462:	693b      	ldr	r3, [r7, #16]
 800a464:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a468:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a46a:	683b      	ldr	r3, [r7, #0]
 800a46c:	695b      	ldr	r3, [r3, #20]
 800a46e:	011b      	lsls	r3, r3, #4
 800a470:	693a      	ldr	r2, [r7, #16]
 800a472:	4313      	orrs	r3, r2
 800a474:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a476:	683b      	ldr	r3, [r7, #0]
 800a478:	699b      	ldr	r3, [r3, #24]
 800a47a:	011b      	lsls	r3, r3, #4
 800a47c:	693a      	ldr	r2, [r7, #16]
 800a47e:	4313      	orrs	r3, r2
 800a480:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	693a      	ldr	r2, [r7, #16]
 800a486:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	68fa      	ldr	r2, [r7, #12]
 800a48c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a48e:	683b      	ldr	r3, [r7, #0]
 800a490:	685a      	ldr	r2, [r3, #4]
 800a492:	687b      	ldr	r3, [r7, #4]
 800a494:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a496:	687b      	ldr	r3, [r7, #4]
 800a498:	697a      	ldr	r2, [r7, #20]
 800a49a:	621a      	str	r2, [r3, #32]
}
 800a49c:	bf00      	nop
 800a49e:	371c      	adds	r7, #28
 800a4a0:	46bd      	mov	sp, r7
 800a4a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a6:	4770      	bx	lr
 800a4a8:	40010000 	.word	0x40010000
 800a4ac:	40010400 	.word	0x40010400

0800a4b0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a4b0:	b480      	push	{r7}
 800a4b2:	b087      	sub	sp, #28
 800a4b4:	af00      	add	r7, sp, #0
 800a4b6:	6078      	str	r0, [r7, #4]
 800a4b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	6a1b      	ldr	r3, [r3, #32]
 800a4be:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a4c0:	687b      	ldr	r3, [r7, #4]
 800a4c2:	6a1b      	ldr	r3, [r3, #32]
 800a4c4:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	685b      	ldr	r3, [r3, #4]
 800a4d0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	69db      	ldr	r3, [r3, #28]
 800a4d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a4de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a4e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a4e8:	683b      	ldr	r3, [r7, #0]
 800a4ea:	681b      	ldr	r3, [r3, #0]
 800a4ec:	021b      	lsls	r3, r3, #8
 800a4ee:	68fa      	ldr	r2, [r7, #12]
 800a4f0:	4313      	orrs	r3, r2
 800a4f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a4f4:	693b      	ldr	r3, [r7, #16]
 800a4f6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a4fa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a4fc:	683b      	ldr	r3, [r7, #0]
 800a4fe:	689b      	ldr	r3, [r3, #8]
 800a500:	031b      	lsls	r3, r3, #12
 800a502:	693a      	ldr	r2, [r7, #16]
 800a504:	4313      	orrs	r3, r2
 800a506:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	4a12      	ldr	r2, [pc, #72]	@ (800a554 <TIM_OC4_SetConfig+0xa4>)
 800a50c:	4293      	cmp	r3, r2
 800a50e:	d003      	beq.n	800a518 <TIM_OC4_SetConfig+0x68>
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	4a11      	ldr	r2, [pc, #68]	@ (800a558 <TIM_OC4_SetConfig+0xa8>)
 800a514:	4293      	cmp	r3, r2
 800a516:	d109      	bne.n	800a52c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a518:	697b      	ldr	r3, [r7, #20]
 800a51a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a51e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a520:	683b      	ldr	r3, [r7, #0]
 800a522:	695b      	ldr	r3, [r3, #20]
 800a524:	019b      	lsls	r3, r3, #6
 800a526:	697a      	ldr	r2, [r7, #20]
 800a528:	4313      	orrs	r3, r2
 800a52a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a52c:	687b      	ldr	r3, [r7, #4]
 800a52e:	697a      	ldr	r2, [r7, #20]
 800a530:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	68fa      	ldr	r2, [r7, #12]
 800a536:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a538:	683b      	ldr	r3, [r7, #0]
 800a53a:	685a      	ldr	r2, [r3, #4]
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	693a      	ldr	r2, [r7, #16]
 800a544:	621a      	str	r2, [r3, #32]
}
 800a546:	bf00      	nop
 800a548:	371c      	adds	r7, #28
 800a54a:	46bd      	mov	sp, r7
 800a54c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a550:	4770      	bx	lr
 800a552:	bf00      	nop
 800a554:	40010000 	.word	0x40010000
 800a558:	40010400 	.word	0x40010400

0800a55c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a55c:	b480      	push	{r7}
 800a55e:	b087      	sub	sp, #28
 800a560:	af00      	add	r7, sp, #0
 800a562:	60f8      	str	r0, [r7, #12]
 800a564:	60b9      	str	r1, [r7, #8]
 800a566:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	6a1b      	ldr	r3, [r3, #32]
 800a56c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a56e:	68fb      	ldr	r3, [r7, #12]
 800a570:	6a1b      	ldr	r3, [r3, #32]
 800a572:	f023 0201 	bic.w	r2, r3, #1
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a57a:	68fb      	ldr	r3, [r7, #12]
 800a57c:	699b      	ldr	r3, [r3, #24]
 800a57e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800a580:	693b      	ldr	r3, [r7, #16]
 800a582:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800a586:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	011b      	lsls	r3, r3, #4
 800a58c:	693a      	ldr	r2, [r7, #16]
 800a58e:	4313      	orrs	r3, r2
 800a590:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800a592:	697b      	ldr	r3, [r7, #20]
 800a594:	f023 030a 	bic.w	r3, r3, #10
 800a598:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800a59a:	697a      	ldr	r2, [r7, #20]
 800a59c:	68bb      	ldr	r3, [r7, #8]
 800a59e:	4313      	orrs	r3, r2
 800a5a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	693a      	ldr	r2, [r7, #16]
 800a5a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	697a      	ldr	r2, [r7, #20]
 800a5ac:	621a      	str	r2, [r3, #32]
}
 800a5ae:	bf00      	nop
 800a5b0:	371c      	adds	r7, #28
 800a5b2:	46bd      	mov	sp, r7
 800a5b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5b8:	4770      	bx	lr

0800a5ba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800a5ba:	b480      	push	{r7}
 800a5bc:	b087      	sub	sp, #28
 800a5be:	af00      	add	r7, sp, #0
 800a5c0:	60f8      	str	r0, [r7, #12]
 800a5c2:	60b9      	str	r1, [r7, #8]
 800a5c4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	6a1b      	ldr	r3, [r3, #32]
 800a5ca:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a5cc:	68fb      	ldr	r3, [r7, #12]
 800a5ce:	6a1b      	ldr	r3, [r3, #32]
 800a5d0:	f023 0210 	bic.w	r2, r3, #16
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800a5d8:	68fb      	ldr	r3, [r7, #12]
 800a5da:	699b      	ldr	r3, [r3, #24]
 800a5dc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800a5de:	693b      	ldr	r3, [r7, #16]
 800a5e0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800a5e4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800a5e6:	687b      	ldr	r3, [r7, #4]
 800a5e8:	031b      	lsls	r3, r3, #12
 800a5ea:	693a      	ldr	r2, [r7, #16]
 800a5ec:	4313      	orrs	r3, r2
 800a5ee:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800a5f0:	697b      	ldr	r3, [r7, #20]
 800a5f2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800a5f6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800a5f8:	68bb      	ldr	r3, [r7, #8]
 800a5fa:	011b      	lsls	r3, r3, #4
 800a5fc:	697a      	ldr	r2, [r7, #20]
 800a5fe:	4313      	orrs	r3, r2
 800a600:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	693a      	ldr	r2, [r7, #16]
 800a606:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	697a      	ldr	r2, [r7, #20]
 800a60c:	621a      	str	r2, [r3, #32]
}
 800a60e:	bf00      	nop
 800a610:	371c      	adds	r7, #28
 800a612:	46bd      	mov	sp, r7
 800a614:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a618:	4770      	bx	lr

0800a61a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800a61a:	b480      	push	{r7}
 800a61c:	b085      	sub	sp, #20
 800a61e:	af00      	add	r7, sp, #0
 800a620:	6078      	str	r0, [r7, #4]
 800a622:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	689b      	ldr	r3, [r3, #8]
 800a628:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800a62a:	68fb      	ldr	r3, [r7, #12]
 800a62c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a630:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800a632:	683a      	ldr	r2, [r7, #0]
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	4313      	orrs	r3, r2
 800a638:	f043 0307 	orr.w	r3, r3, #7
 800a63c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a63e:	687b      	ldr	r3, [r7, #4]
 800a640:	68fa      	ldr	r2, [r7, #12]
 800a642:	609a      	str	r2, [r3, #8]
}
 800a644:	bf00      	nop
 800a646:	3714      	adds	r7, #20
 800a648:	46bd      	mov	sp, r7
 800a64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a64e:	4770      	bx	lr

0800a650 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800a650:	b480      	push	{r7}
 800a652:	b087      	sub	sp, #28
 800a654:	af00      	add	r7, sp, #0
 800a656:	60f8      	str	r0, [r7, #12]
 800a658:	60b9      	str	r1, [r7, #8]
 800a65a:	607a      	str	r2, [r7, #4]
 800a65c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800a65e:	68fb      	ldr	r3, [r7, #12]
 800a660:	689b      	ldr	r3, [r3, #8]
 800a662:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a664:	697b      	ldr	r3, [r7, #20]
 800a666:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a66a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800a66c:	683b      	ldr	r3, [r7, #0]
 800a66e:	021a      	lsls	r2, r3, #8
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	431a      	orrs	r2, r3
 800a674:	68bb      	ldr	r3, [r7, #8]
 800a676:	4313      	orrs	r3, r2
 800a678:	697a      	ldr	r2, [r7, #20]
 800a67a:	4313      	orrs	r3, r2
 800a67c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	697a      	ldr	r2, [r7, #20]
 800a682:	609a      	str	r2, [r3, #8]
}
 800a684:	bf00      	nop
 800a686:	371c      	adds	r7, #28
 800a688:	46bd      	mov	sp, r7
 800a68a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a68e:	4770      	bx	lr

0800a690 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a690:	b480      	push	{r7}
 800a692:	b087      	sub	sp, #28
 800a694:	af00      	add	r7, sp, #0
 800a696:	60f8      	str	r0, [r7, #12]
 800a698:	60b9      	str	r1, [r7, #8]
 800a69a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a69c:	68bb      	ldr	r3, [r7, #8]
 800a69e:	f003 031f 	and.w	r3, r3, #31
 800a6a2:	2201      	movs	r2, #1
 800a6a4:	fa02 f303 	lsl.w	r3, r2, r3
 800a6a8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	6a1a      	ldr	r2, [r3, #32]
 800a6ae:	697b      	ldr	r3, [r7, #20]
 800a6b0:	43db      	mvns	r3, r3
 800a6b2:	401a      	ands	r2, r3
 800a6b4:	68fb      	ldr	r3, [r7, #12]
 800a6b6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a6b8:	68fb      	ldr	r3, [r7, #12]
 800a6ba:	6a1a      	ldr	r2, [r3, #32]
 800a6bc:	68bb      	ldr	r3, [r7, #8]
 800a6be:	f003 031f 	and.w	r3, r3, #31
 800a6c2:	6879      	ldr	r1, [r7, #4]
 800a6c4:	fa01 f303 	lsl.w	r3, r1, r3
 800a6c8:	431a      	orrs	r2, r3
 800a6ca:	68fb      	ldr	r3, [r7, #12]
 800a6cc:	621a      	str	r2, [r3, #32]
}
 800a6ce:	bf00      	nop
 800a6d0:	371c      	adds	r7, #28
 800a6d2:	46bd      	mov	sp, r7
 800a6d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6d8:	4770      	bx	lr
	...

0800a6dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a6dc:	b480      	push	{r7}
 800a6de:	b085      	sub	sp, #20
 800a6e0:	af00      	add	r7, sp, #0
 800a6e2:	6078      	str	r0, [r7, #4]
 800a6e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a6ec:	2b01      	cmp	r3, #1
 800a6ee:	d101      	bne.n	800a6f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a6f0:	2302      	movs	r3, #2
 800a6f2:	e05a      	b.n	800a7aa <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	2201      	movs	r2, #1
 800a6f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	2202      	movs	r2, #2
 800a700:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a704:	687b      	ldr	r3, [r7, #4]
 800a706:	681b      	ldr	r3, [r3, #0]
 800a708:	685b      	ldr	r3, [r3, #4]
 800a70a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a70c:	687b      	ldr	r3, [r7, #4]
 800a70e:	681b      	ldr	r3, [r3, #0]
 800a710:	689b      	ldr	r3, [r3, #8]
 800a712:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a714:	68fb      	ldr	r3, [r7, #12]
 800a716:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a71a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a71c:	683b      	ldr	r3, [r7, #0]
 800a71e:	681b      	ldr	r3, [r3, #0]
 800a720:	68fa      	ldr	r2, [r7, #12]
 800a722:	4313      	orrs	r3, r2
 800a724:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	681b      	ldr	r3, [r3, #0]
 800a72a:	68fa      	ldr	r2, [r7, #12]
 800a72c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a72e:	687b      	ldr	r3, [r7, #4]
 800a730:	681b      	ldr	r3, [r3, #0]
 800a732:	4a21      	ldr	r2, [pc, #132]	@ (800a7b8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a734:	4293      	cmp	r3, r2
 800a736:	d022      	beq.n	800a77e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	681b      	ldr	r3, [r3, #0]
 800a73c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a740:	d01d      	beq.n	800a77e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	681b      	ldr	r3, [r3, #0]
 800a746:	4a1d      	ldr	r2, [pc, #116]	@ (800a7bc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a748:	4293      	cmp	r3, r2
 800a74a:	d018      	beq.n	800a77e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	681b      	ldr	r3, [r3, #0]
 800a750:	4a1b      	ldr	r2, [pc, #108]	@ (800a7c0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a752:	4293      	cmp	r3, r2
 800a754:	d013      	beq.n	800a77e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	4a1a      	ldr	r2, [pc, #104]	@ (800a7c4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a75c:	4293      	cmp	r3, r2
 800a75e:	d00e      	beq.n	800a77e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	681b      	ldr	r3, [r3, #0]
 800a764:	4a18      	ldr	r2, [pc, #96]	@ (800a7c8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a766:	4293      	cmp	r3, r2
 800a768:	d009      	beq.n	800a77e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	681b      	ldr	r3, [r3, #0]
 800a76e:	4a17      	ldr	r2, [pc, #92]	@ (800a7cc <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a770:	4293      	cmp	r3, r2
 800a772:	d004      	beq.n	800a77e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	4a15      	ldr	r2, [pc, #84]	@ (800a7d0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a77a:	4293      	cmp	r3, r2
 800a77c:	d10c      	bne.n	800a798 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a77e:	68bb      	ldr	r3, [r7, #8]
 800a780:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a784:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a786:	683b      	ldr	r3, [r7, #0]
 800a788:	685b      	ldr	r3, [r3, #4]
 800a78a:	68ba      	ldr	r2, [r7, #8]
 800a78c:	4313      	orrs	r3, r2
 800a78e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	681b      	ldr	r3, [r3, #0]
 800a794:	68ba      	ldr	r2, [r7, #8]
 800a796:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	2201      	movs	r2, #1
 800a79c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	2200      	movs	r2, #0
 800a7a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800a7a8:	2300      	movs	r3, #0
}
 800a7aa:	4618      	mov	r0, r3
 800a7ac:	3714      	adds	r7, #20
 800a7ae:	46bd      	mov	sp, r7
 800a7b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7b4:	4770      	bx	lr
 800a7b6:	bf00      	nop
 800a7b8:	40010000 	.word	0x40010000
 800a7bc:	40000400 	.word	0x40000400
 800a7c0:	40000800 	.word	0x40000800
 800a7c4:	40000c00 	.word	0x40000c00
 800a7c8:	40010400 	.word	0x40010400
 800a7cc:	40014000 	.word	0x40014000
 800a7d0:	40001800 	.word	0x40001800

0800a7d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a7d4:	b480      	push	{r7}
 800a7d6:	b083      	sub	sp, #12
 800a7d8:	af00      	add	r7, sp, #0
 800a7da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a7dc:	bf00      	nop
 800a7de:	370c      	adds	r7, #12
 800a7e0:	46bd      	mov	sp, r7
 800a7e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7e6:	4770      	bx	lr

0800a7e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a7e8:	b480      	push	{r7}
 800a7ea:	b083      	sub	sp, #12
 800a7ec:	af00      	add	r7, sp, #0
 800a7ee:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a7f0:	bf00      	nop
 800a7f2:	370c      	adds	r7, #12
 800a7f4:	46bd      	mov	sp, r7
 800a7f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7fa:	4770      	bx	lr

0800a7fc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a7fc:	b580      	push	{r7, lr}
 800a7fe:	b082      	sub	sp, #8
 800a800:	af00      	add	r7, sp, #0
 800a802:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	2b00      	cmp	r3, #0
 800a808:	d101      	bne.n	800a80e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a80a:	2301      	movs	r3, #1
 800a80c:	e042      	b.n	800a894 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a80e:	687b      	ldr	r3, [r7, #4]
 800a810:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a814:	b2db      	uxtb	r3, r3
 800a816:	2b00      	cmp	r3, #0
 800a818:	d106      	bne.n	800a828 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	2200      	movs	r2, #0
 800a81e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a822:	6878      	ldr	r0, [r7, #4]
 800a824:	f7f9 ffba 	bl	800479c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	2224      	movs	r2, #36	@ 0x24
 800a82c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	681b      	ldr	r3, [r3, #0]
 800a834:	68da      	ldr	r2, [r3, #12]
 800a836:	687b      	ldr	r3, [r7, #4]
 800a838:	681b      	ldr	r3, [r3, #0]
 800a83a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a83e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a840:	6878      	ldr	r0, [r7, #4]
 800a842:	f000 fe95 	bl	800b570 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a846:	687b      	ldr	r3, [r7, #4]
 800a848:	681b      	ldr	r3, [r3, #0]
 800a84a:	691a      	ldr	r2, [r3, #16]
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800a854:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a856:	687b      	ldr	r3, [r7, #4]
 800a858:	681b      	ldr	r3, [r3, #0]
 800a85a:	695a      	ldr	r2, [r3, #20]
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	681b      	ldr	r3, [r3, #0]
 800a860:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800a864:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a866:	687b      	ldr	r3, [r7, #4]
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	68da      	ldr	r2, [r3, #12]
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a874:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	2200      	movs	r2, #0
 800a87a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	2220      	movs	r2, #32
 800a880:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	2220      	movs	r2, #32
 800a888:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	2200      	movs	r2, #0
 800a890:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800a892:	2300      	movs	r3, #0
}
 800a894:	4618      	mov	r0, r3
 800a896:	3708      	adds	r7, #8
 800a898:	46bd      	mov	sp, r7
 800a89a:	bd80      	pop	{r7, pc}

0800a89c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a89c:	b580      	push	{r7, lr}
 800a89e:	b084      	sub	sp, #16
 800a8a0:	af00      	add	r7, sp, #0
 800a8a2:	60f8      	str	r0, [r7, #12]
 800a8a4:	60b9      	str	r1, [r7, #8]
 800a8a6:	4613      	mov	r3, r2
 800a8a8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800a8aa:	68fb      	ldr	r3, [r7, #12]
 800a8ac:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a8b0:	b2db      	uxtb	r3, r3
 800a8b2:	2b20      	cmp	r3, #32
 800a8b4:	d112      	bne.n	800a8dc <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 800a8b6:	68bb      	ldr	r3, [r7, #8]
 800a8b8:	2b00      	cmp	r3, #0
 800a8ba:	d002      	beq.n	800a8c2 <HAL_UART_Receive_DMA+0x26>
 800a8bc:	88fb      	ldrh	r3, [r7, #6]
 800a8be:	2b00      	cmp	r3, #0
 800a8c0:	d101      	bne.n	800a8c6 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800a8c2:	2301      	movs	r3, #1
 800a8c4:	e00b      	b.n	800a8de <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a8c6:	68fb      	ldr	r3, [r7, #12]
 800a8c8:	2200      	movs	r2, #0
 800a8ca:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800a8cc:	88fb      	ldrh	r3, [r7, #6]
 800a8ce:	461a      	mov	r2, r3
 800a8d0:	68b9      	ldr	r1, [r7, #8]
 800a8d2:	68f8      	ldr	r0, [r7, #12]
 800a8d4:	f000 fbe4 	bl	800b0a0 <UART_Start_Receive_DMA>
 800a8d8:	4603      	mov	r3, r0
 800a8da:	e000      	b.n	800a8de <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 800a8dc:	2302      	movs	r3, #2
  }
}
 800a8de:	4618      	mov	r0, r3
 800a8e0:	3710      	adds	r7, #16
 800a8e2:	46bd      	mov	sp, r7
 800a8e4:	bd80      	pop	{r7, pc}
	...

0800a8e8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800a8e8:	b580      	push	{r7, lr}
 800a8ea:	b0ba      	sub	sp, #232	@ 0xe8
 800a8ec:	af00      	add	r7, sp, #0
 800a8ee:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	681b      	ldr	r3, [r3, #0]
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	681b      	ldr	r3, [r3, #0]
 800a8fe:	68db      	ldr	r3, [r3, #12]
 800a900:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	695b      	ldr	r3, [r3, #20]
 800a90a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800a90e:	2300      	movs	r3, #0
 800a910:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800a914:	2300      	movs	r3, #0
 800a916:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800a91a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a91e:	f003 030f 	and.w	r3, r3, #15
 800a922:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800a926:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a92a:	2b00      	cmp	r3, #0
 800a92c:	d10f      	bne.n	800a94e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800a92e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a932:	f003 0320 	and.w	r3, r3, #32
 800a936:	2b00      	cmp	r3, #0
 800a938:	d009      	beq.n	800a94e <HAL_UART_IRQHandler+0x66>
 800a93a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a93e:	f003 0320 	and.w	r3, r3, #32
 800a942:	2b00      	cmp	r3, #0
 800a944:	d003      	beq.n	800a94e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800a946:	6878      	ldr	r0, [r7, #4]
 800a948:	f000 fd54 	bl	800b3f4 <UART_Receive_IT>
      return;
 800a94c:	e273      	b.n	800ae36 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800a94e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800a952:	2b00      	cmp	r3, #0
 800a954:	f000 80de 	beq.w	800ab14 <HAL_UART_IRQHandler+0x22c>
 800a958:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a95c:	f003 0301 	and.w	r3, r3, #1
 800a960:	2b00      	cmp	r3, #0
 800a962:	d106      	bne.n	800a972 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800a964:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a968:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	f000 80d1 	beq.w	800ab14 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800a972:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a976:	f003 0301 	and.w	r3, r3, #1
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d00b      	beq.n	800a996 <HAL_UART_IRQHandler+0xae>
 800a97e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a982:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a986:	2b00      	cmp	r3, #0
 800a988:	d005      	beq.n	800a996 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a98e:	f043 0201 	orr.w	r2, r3, #1
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a996:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a99a:	f003 0304 	and.w	r3, r3, #4
 800a99e:	2b00      	cmp	r3, #0
 800a9a0:	d00b      	beq.n	800a9ba <HAL_UART_IRQHandler+0xd2>
 800a9a2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a9a6:	f003 0301 	and.w	r3, r3, #1
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d005      	beq.n	800a9ba <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800a9ae:	687b      	ldr	r3, [r7, #4]
 800a9b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a9b2:	f043 0202 	orr.w	r2, r3, #2
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800a9ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a9be:	f003 0302 	and.w	r3, r3, #2
 800a9c2:	2b00      	cmp	r3, #0
 800a9c4:	d00b      	beq.n	800a9de <HAL_UART_IRQHandler+0xf6>
 800a9c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a9ca:	f003 0301 	and.w	r3, r3, #1
 800a9ce:	2b00      	cmp	r3, #0
 800a9d0:	d005      	beq.n	800a9de <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800a9d2:	687b      	ldr	r3, [r7, #4]
 800a9d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a9d6:	f043 0204 	orr.w	r2, r3, #4
 800a9da:	687b      	ldr	r3, [r7, #4]
 800a9dc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800a9de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800a9e2:	f003 0308 	and.w	r3, r3, #8
 800a9e6:	2b00      	cmp	r3, #0
 800a9e8:	d011      	beq.n	800aa0e <HAL_UART_IRQHandler+0x126>
 800a9ea:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800a9ee:	f003 0320 	and.w	r3, r3, #32
 800a9f2:	2b00      	cmp	r3, #0
 800a9f4:	d105      	bne.n	800aa02 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800a9f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800a9fa:	f003 0301 	and.w	r3, r3, #1
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d005      	beq.n	800aa0e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800aa02:	687b      	ldr	r3, [r7, #4]
 800aa04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa06:	f043 0208 	orr.w	r2, r3, #8
 800aa0a:	687b      	ldr	r3, [r7, #4]
 800aa0c:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	f000 820a 	beq.w	800ae2c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800aa18:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aa1c:	f003 0320 	and.w	r3, r3, #32
 800aa20:	2b00      	cmp	r3, #0
 800aa22:	d008      	beq.n	800aa36 <HAL_UART_IRQHandler+0x14e>
 800aa24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aa28:	f003 0320 	and.w	r3, r3, #32
 800aa2c:	2b00      	cmp	r3, #0
 800aa2e:	d002      	beq.n	800aa36 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800aa30:	6878      	ldr	r0, [r7, #4]
 800aa32:	f000 fcdf 	bl	800b3f4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	695b      	ldr	r3, [r3, #20]
 800aa3c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa40:	2b40      	cmp	r3, #64	@ 0x40
 800aa42:	bf0c      	ite	eq
 800aa44:	2301      	moveq	r3, #1
 800aa46:	2300      	movne	r3, #0
 800aa48:	b2db      	uxtb	r3, r3
 800aa4a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800aa4e:	687b      	ldr	r3, [r7, #4]
 800aa50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aa52:	f003 0308 	and.w	r3, r3, #8
 800aa56:	2b00      	cmp	r3, #0
 800aa58:	d103      	bne.n	800aa62 <HAL_UART_IRQHandler+0x17a>
 800aa5a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d04f      	beq.n	800ab02 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800aa62:	6878      	ldr	r0, [r7, #4]
 800aa64:	f000 fbea 	bl	800b23c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aa68:	687b      	ldr	r3, [r7, #4]
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	695b      	ldr	r3, [r3, #20]
 800aa6e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aa72:	2b40      	cmp	r3, #64	@ 0x40
 800aa74:	d141      	bne.n	800aafa <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	3314      	adds	r3, #20
 800aa7c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aa80:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800aa84:	e853 3f00 	ldrex	r3, [r3]
 800aa88:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800aa8c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800aa90:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800aa94:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800aa98:	687b      	ldr	r3, [r7, #4]
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	3314      	adds	r3, #20
 800aa9e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800aaa2:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800aaa6:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aaaa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800aaae:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800aab2:	e841 2300 	strex	r3, r2, [r1]
 800aab6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800aaba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800aabe:	2b00      	cmp	r3, #0
 800aac0:	d1d9      	bne.n	800aa76 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800aac2:	687b      	ldr	r3, [r7, #4]
 800aac4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aac6:	2b00      	cmp	r3, #0
 800aac8:	d013      	beq.n	800aaf2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800aaca:	687b      	ldr	r3, [r7, #4]
 800aacc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aace:	4a8a      	ldr	r2, [pc, #552]	@ (800acf8 <HAL_UART_IRQHandler+0x410>)
 800aad0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aad6:	4618      	mov	r0, r3
 800aad8:	f7fb f87e 	bl	8005bd8 <HAL_DMA_Abort_IT>
 800aadc:	4603      	mov	r3, r0
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d016      	beq.n	800ab10 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800aae2:	687b      	ldr	r3, [r7, #4]
 800aae4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aae6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800aae8:	687a      	ldr	r2, [r7, #4]
 800aaea:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800aaec:	4610      	mov	r0, r2
 800aaee:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aaf0:	e00e      	b.n	800ab10 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800aaf2:	6878      	ldr	r0, [r7, #4]
 800aaf4:	f000 f9c0 	bl	800ae78 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800aaf8:	e00a      	b.n	800ab10 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800aafa:	6878      	ldr	r0, [r7, #4]
 800aafc:	f000 f9bc 	bl	800ae78 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab00:	e006      	b.n	800ab10 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800ab02:	6878      	ldr	r0, [r7, #4]
 800ab04:	f000 f9b8 	bl	800ae78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	2200      	movs	r2, #0
 800ab0c:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800ab0e:	e18d      	b.n	800ae2c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab10:	bf00      	nop
    return;
 800ab12:	e18b      	b.n	800ae2c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ab18:	2b01      	cmp	r3, #1
 800ab1a:	f040 8167 	bne.w	800adec <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800ab1e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ab22:	f003 0310 	and.w	r3, r3, #16
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	f000 8160 	beq.w	800adec <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800ab2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ab30:	f003 0310 	and.w	r3, r3, #16
 800ab34:	2b00      	cmp	r3, #0
 800ab36:	f000 8159 	beq.w	800adec <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800ab3a:	2300      	movs	r3, #0
 800ab3c:	60bb      	str	r3, [r7, #8]
 800ab3e:	687b      	ldr	r3, [r7, #4]
 800ab40:	681b      	ldr	r3, [r3, #0]
 800ab42:	681b      	ldr	r3, [r3, #0]
 800ab44:	60bb      	str	r3, [r7, #8]
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	681b      	ldr	r3, [r3, #0]
 800ab4a:	685b      	ldr	r3, [r3, #4]
 800ab4c:	60bb      	str	r3, [r7, #8]
 800ab4e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	681b      	ldr	r3, [r3, #0]
 800ab54:	695b      	ldr	r3, [r3, #20]
 800ab56:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ab5a:	2b40      	cmp	r3, #64	@ 0x40
 800ab5c:	f040 80ce 	bne.w	800acfc <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800ab60:	687b      	ldr	r3, [r7, #4]
 800ab62:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab64:	681b      	ldr	r3, [r3, #0]
 800ab66:	685b      	ldr	r3, [r3, #4]
 800ab68:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800ab6c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800ab70:	2b00      	cmp	r3, #0
 800ab72:	f000 80a9 	beq.w	800acc8 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800ab76:	687b      	ldr	r3, [r7, #4]
 800ab78:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800ab7a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ab7e:	429a      	cmp	r2, r3
 800ab80:	f080 80a2 	bcs.w	800acc8 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800ab8a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800ab8c:	687b      	ldr	r3, [r7, #4]
 800ab8e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ab90:	69db      	ldr	r3, [r3, #28]
 800ab92:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ab96:	f000 8088 	beq.w	800acaa <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	681b      	ldr	r3, [r3, #0]
 800ab9e:	330c      	adds	r3, #12
 800aba0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aba4:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800aba8:	e853 3f00 	ldrex	r3, [r3]
 800abac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800abb0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800abb4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800abb8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800abbc:	687b      	ldr	r3, [r7, #4]
 800abbe:	681b      	ldr	r3, [r3, #0]
 800abc0:	330c      	adds	r3, #12
 800abc2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800abc6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800abca:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800abce:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800abd2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800abd6:	e841 2300 	strex	r3, r2, [r1]
 800abda:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800abde:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800abe2:	2b00      	cmp	r3, #0
 800abe4:	d1d9      	bne.n	800ab9a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800abe6:	687b      	ldr	r3, [r7, #4]
 800abe8:	681b      	ldr	r3, [r3, #0]
 800abea:	3314      	adds	r3, #20
 800abec:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800abee:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800abf0:	e853 3f00 	ldrex	r3, [r3]
 800abf4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800abf6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800abf8:	f023 0301 	bic.w	r3, r3, #1
 800abfc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800ac00:	687b      	ldr	r3, [r7, #4]
 800ac02:	681b      	ldr	r3, [r3, #0]
 800ac04:	3314      	adds	r3, #20
 800ac06:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800ac0a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800ac0e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac10:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800ac12:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800ac16:	e841 2300 	strex	r3, r2, [r1]
 800ac1a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800ac1c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d1e1      	bne.n	800abe6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	3314      	adds	r3, #20
 800ac28:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac2a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800ac2c:	e853 3f00 	ldrex	r3, [r3]
 800ac30:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800ac32:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800ac34:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ac38:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	3314      	adds	r3, #20
 800ac42:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800ac46:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800ac48:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac4a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800ac4c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800ac4e:	e841 2300 	strex	r3, r2, [r1]
 800ac52:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800ac54:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ac56:	2b00      	cmp	r3, #0
 800ac58:	d1e3      	bne.n	800ac22 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	2220      	movs	r2, #32
 800ac5e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ac62:	687b      	ldr	r3, [r7, #4]
 800ac64:	2200      	movs	r2, #0
 800ac66:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	681b      	ldr	r3, [r3, #0]
 800ac6c:	330c      	adds	r3, #12
 800ac6e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ac70:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ac72:	e853 3f00 	ldrex	r3, [r3]
 800ac76:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800ac78:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ac7a:	f023 0310 	bic.w	r3, r3, #16
 800ac7e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	330c      	adds	r3, #12
 800ac88:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800ac8c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800ac8e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ac90:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800ac92:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800ac94:	e841 2300 	strex	r3, r2, [r1]
 800ac98:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800ac9a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ac9c:	2b00      	cmp	r3, #0
 800ac9e:	d1e3      	bne.n	800ac68 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800aca0:	687b      	ldr	r3, [r7, #4]
 800aca2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800aca4:	4618      	mov	r0, r3
 800aca6:	f7fa ff27 	bl	8005af8 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800acaa:	687b      	ldr	r3, [r7, #4]
 800acac:	2202      	movs	r2, #2
 800acae:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800acb0:	687b      	ldr	r3, [r7, #4]
 800acb2:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800acb4:	687b      	ldr	r3, [r7, #4]
 800acb6:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800acb8:	b29b      	uxth	r3, r3
 800acba:	1ad3      	subs	r3, r2, r3
 800acbc:	b29b      	uxth	r3, r3
 800acbe:	4619      	mov	r1, r3
 800acc0:	6878      	ldr	r0, [r7, #4]
 800acc2:	f000 f8e3 	bl	800ae8c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800acc6:	e0b3      	b.n	800ae30 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800acc8:	687b      	ldr	r3, [r7, #4]
 800acca:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800accc:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800acd0:	429a      	cmp	r2, r3
 800acd2:	f040 80ad 	bne.w	800ae30 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800acd6:	687b      	ldr	r3, [r7, #4]
 800acd8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800acda:	69db      	ldr	r3, [r3, #28]
 800acdc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800ace0:	f040 80a6 	bne.w	800ae30 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ace4:	687b      	ldr	r3, [r7, #4]
 800ace6:	2202      	movs	r2, #2
 800ace8:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800acee:	4619      	mov	r1, r3
 800acf0:	6878      	ldr	r0, [r7, #4]
 800acf2:	f000 f8cb 	bl	800ae8c <HAL_UARTEx_RxEventCallback>
      return;
 800acf6:	e09b      	b.n	800ae30 <HAL_UART_IRQHandler+0x548>
 800acf8:	0800b303 	.word	0x0800b303
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800acfc:	687b      	ldr	r3, [r7, #4]
 800acfe:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800ad04:	b29b      	uxth	r3, r3
 800ad06:	1ad3      	subs	r3, r2, r3
 800ad08:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800ad0c:	687b      	ldr	r3, [r7, #4]
 800ad0e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800ad10:	b29b      	uxth	r3, r3
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	f000 808e 	beq.w	800ae34 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800ad18:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ad1c:	2b00      	cmp	r3, #0
 800ad1e:	f000 8089 	beq.w	800ae34 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800ad22:	687b      	ldr	r3, [r7, #4]
 800ad24:	681b      	ldr	r3, [r3, #0]
 800ad26:	330c      	adds	r3, #12
 800ad28:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad2a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad2c:	e853 3f00 	ldrex	r3, [r3]
 800ad30:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800ad32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ad34:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800ad38:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800ad3c:	687b      	ldr	r3, [r7, #4]
 800ad3e:	681b      	ldr	r3, [r3, #0]
 800ad40:	330c      	adds	r3, #12
 800ad42:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800ad46:	647a      	str	r2, [r7, #68]	@ 0x44
 800ad48:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad4a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800ad4c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ad4e:	e841 2300 	strex	r3, r2, [r1]
 800ad52:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800ad54:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ad56:	2b00      	cmp	r3, #0
 800ad58:	d1e3      	bne.n	800ad22 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800ad5a:	687b      	ldr	r3, [r7, #4]
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	3314      	adds	r3, #20
 800ad60:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ad62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ad64:	e853 3f00 	ldrex	r3, [r3]
 800ad68:	623b      	str	r3, [r7, #32]
   return(result);
 800ad6a:	6a3b      	ldr	r3, [r7, #32]
 800ad6c:	f023 0301 	bic.w	r3, r3, #1
 800ad70:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	681b      	ldr	r3, [r3, #0]
 800ad78:	3314      	adds	r3, #20
 800ad7a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800ad7e:	633a      	str	r2, [r7, #48]	@ 0x30
 800ad80:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ad82:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ad84:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ad86:	e841 2300 	strex	r3, r2, [r1]
 800ad8a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ad8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d1e3      	bne.n	800ad5a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	2220      	movs	r2, #32
 800ad96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ad9a:	687b      	ldr	r3, [r7, #4]
 800ad9c:	2200      	movs	r2, #0
 800ad9e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	330c      	adds	r3, #12
 800ada6:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ada8:	693b      	ldr	r3, [r7, #16]
 800adaa:	e853 3f00 	ldrex	r3, [r3]
 800adae:	60fb      	str	r3, [r7, #12]
   return(result);
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	f023 0310 	bic.w	r3, r3, #16
 800adb6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800adba:	687b      	ldr	r3, [r7, #4]
 800adbc:	681b      	ldr	r3, [r3, #0]
 800adbe:	330c      	adds	r3, #12
 800adc0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800adc4:	61fa      	str	r2, [r7, #28]
 800adc6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800adc8:	69b9      	ldr	r1, [r7, #24]
 800adca:	69fa      	ldr	r2, [r7, #28]
 800adcc:	e841 2300 	strex	r3, r2, [r1]
 800add0:	617b      	str	r3, [r7, #20]
   return(result);
 800add2:	697b      	ldr	r3, [r7, #20]
 800add4:	2b00      	cmp	r3, #0
 800add6:	d1e3      	bne.n	800ada0 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	2202      	movs	r2, #2
 800addc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800adde:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ade2:	4619      	mov	r1, r3
 800ade4:	6878      	ldr	r0, [r7, #4]
 800ade6:	f000 f851 	bl	800ae8c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800adea:	e023      	b.n	800ae34 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800adec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800adf0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	d009      	beq.n	800ae0c <HAL_UART_IRQHandler+0x524>
 800adf8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800adfc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ae00:	2b00      	cmp	r3, #0
 800ae02:	d003      	beq.n	800ae0c <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800ae04:	6878      	ldr	r0, [r7, #4]
 800ae06:	f000 fa8d 	bl	800b324 <UART_Transmit_IT>
    return;
 800ae0a:	e014      	b.n	800ae36 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800ae0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ae10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d00e      	beq.n	800ae36 <HAL_UART_IRQHandler+0x54e>
 800ae18:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ae1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	d008      	beq.n	800ae36 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800ae24:	6878      	ldr	r0, [r7, #4]
 800ae26:	f000 facd 	bl	800b3c4 <UART_EndTransmit_IT>
    return;
 800ae2a:	e004      	b.n	800ae36 <HAL_UART_IRQHandler+0x54e>
    return;
 800ae2c:	bf00      	nop
 800ae2e:	e002      	b.n	800ae36 <HAL_UART_IRQHandler+0x54e>
      return;
 800ae30:	bf00      	nop
 800ae32:	e000      	b.n	800ae36 <HAL_UART_IRQHandler+0x54e>
      return;
 800ae34:	bf00      	nop
  }
}
 800ae36:	37e8      	adds	r7, #232	@ 0xe8
 800ae38:	46bd      	mov	sp, r7
 800ae3a:	bd80      	pop	{r7, pc}

0800ae3c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800ae3c:	b480      	push	{r7}
 800ae3e:	b083      	sub	sp, #12
 800ae40:	af00      	add	r7, sp, #0
 800ae42:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800ae44:	bf00      	nop
 800ae46:	370c      	adds	r7, #12
 800ae48:	46bd      	mov	sp, r7
 800ae4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae4e:	4770      	bx	lr

0800ae50 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800ae50:	b480      	push	{r7}
 800ae52:	b083      	sub	sp, #12
 800ae54:	af00      	add	r7, sp, #0
 800ae56:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800ae58:	bf00      	nop
 800ae5a:	370c      	adds	r7, #12
 800ae5c:	46bd      	mov	sp, r7
 800ae5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae62:	4770      	bx	lr

0800ae64 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800ae64:	b480      	push	{r7}
 800ae66:	b083      	sub	sp, #12
 800ae68:	af00      	add	r7, sp, #0
 800ae6a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800ae6c:	bf00      	nop
 800ae6e:	370c      	adds	r7, #12
 800ae70:	46bd      	mov	sp, r7
 800ae72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae76:	4770      	bx	lr

0800ae78 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800ae78:	b480      	push	{r7}
 800ae7a:	b083      	sub	sp, #12
 800ae7c:	af00      	add	r7, sp, #0
 800ae7e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800ae80:	bf00      	nop
 800ae82:	370c      	adds	r7, #12
 800ae84:	46bd      	mov	sp, r7
 800ae86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae8a:	4770      	bx	lr

0800ae8c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800ae8c:	b480      	push	{r7}
 800ae8e:	b083      	sub	sp, #12
 800ae90:	af00      	add	r7, sp, #0
 800ae92:	6078      	str	r0, [r7, #4]
 800ae94:	460b      	mov	r3, r1
 800ae96:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800ae98:	bf00      	nop
 800ae9a:	370c      	adds	r7, #12
 800ae9c:	46bd      	mov	sp, r7
 800ae9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aea2:	4770      	bx	lr

0800aea4 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800aea4:	b580      	push	{r7, lr}
 800aea6:	b09c      	sub	sp, #112	@ 0x70
 800aea8:	af00      	add	r7, sp, #0
 800aeaa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800aeac:	687b      	ldr	r3, [r7, #4]
 800aeae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800aeb0:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800aeb2:	687b      	ldr	r3, [r7, #4]
 800aeb4:	681b      	ldr	r3, [r3, #0]
 800aeb6:	681b      	ldr	r3, [r3, #0]
 800aeb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	d172      	bne.n	800afa6 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800aec0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aec2:	2200      	movs	r2, #0
 800aec4:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800aec6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aec8:	681b      	ldr	r3, [r3, #0]
 800aeca:	330c      	adds	r3, #12
 800aecc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800aece:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800aed0:	e853 3f00 	ldrex	r3, [r3]
 800aed4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800aed6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800aed8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800aedc:	66bb      	str	r3, [r7, #104]	@ 0x68
 800aede:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	330c      	adds	r3, #12
 800aee4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800aee6:	65ba      	str	r2, [r7, #88]	@ 0x58
 800aee8:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800aeea:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800aeec:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800aeee:	e841 2300 	strex	r3, r2, [r1]
 800aef2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800aef4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800aef6:	2b00      	cmp	r3, #0
 800aef8:	d1e5      	bne.n	800aec6 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800aefa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800aefc:	681b      	ldr	r3, [r3, #0]
 800aefe:	3314      	adds	r3, #20
 800af00:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800af04:	e853 3f00 	ldrex	r3, [r3]
 800af08:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800af0a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800af0c:	f023 0301 	bic.w	r3, r3, #1
 800af10:	667b      	str	r3, [r7, #100]	@ 0x64
 800af12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	3314      	adds	r3, #20
 800af18:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800af1a:	647a      	str	r2, [r7, #68]	@ 0x44
 800af1c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af1e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800af20:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800af22:	e841 2300 	strex	r3, r2, [r1]
 800af26:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800af28:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d1e5      	bne.n	800aefa <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800af2e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	3314      	adds	r3, #20
 800af34:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af38:	e853 3f00 	ldrex	r3, [r3]
 800af3c:	623b      	str	r3, [r7, #32]
   return(result);
 800af3e:	6a3b      	ldr	r3, [r7, #32]
 800af40:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800af44:	663b      	str	r3, [r7, #96]	@ 0x60
 800af46:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	3314      	adds	r3, #20
 800af4c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800af4e:	633a      	str	r2, [r7, #48]	@ 0x30
 800af50:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af52:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800af54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800af56:	e841 2300 	strex	r3, r2, [r1]
 800af5a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800af5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d1e5      	bne.n	800af2e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800af62:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800af64:	2220      	movs	r2, #32
 800af66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800af6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800af6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800af6e:	2b01      	cmp	r3, #1
 800af70:	d119      	bne.n	800afa6 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800af72:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800af74:	681b      	ldr	r3, [r3, #0]
 800af76:	330c      	adds	r3, #12
 800af78:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af7a:	693b      	ldr	r3, [r7, #16]
 800af7c:	e853 3f00 	ldrex	r3, [r3]
 800af80:	60fb      	str	r3, [r7, #12]
   return(result);
 800af82:	68fb      	ldr	r3, [r7, #12]
 800af84:	f023 0310 	bic.w	r3, r3, #16
 800af88:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800af8a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800af8c:	681b      	ldr	r3, [r3, #0]
 800af8e:	330c      	adds	r3, #12
 800af90:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800af92:	61fa      	str	r2, [r7, #28]
 800af94:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af96:	69b9      	ldr	r1, [r7, #24]
 800af98:	69fa      	ldr	r2, [r7, #28]
 800af9a:	e841 2300 	strex	r3, r2, [r1]
 800af9e:	617b      	str	r3, [r7, #20]
   return(result);
 800afa0:	697b      	ldr	r3, [r7, #20]
 800afa2:	2b00      	cmp	r3, #0
 800afa4:	d1e5      	bne.n	800af72 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800afa6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800afa8:	2200      	movs	r2, #0
 800afaa:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800afac:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800afae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800afb0:	2b01      	cmp	r3, #1
 800afb2:	d106      	bne.n	800afc2 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800afb4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800afb6:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800afb8:	4619      	mov	r1, r3
 800afba:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800afbc:	f7ff ff66 	bl	800ae8c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800afc0:	e002      	b.n	800afc8 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800afc2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800afc4:	f7ff ff44 	bl	800ae50 <HAL_UART_RxCpltCallback>
}
 800afc8:	bf00      	nop
 800afca:	3770      	adds	r7, #112	@ 0x70
 800afcc:	46bd      	mov	sp, r7
 800afce:	bd80      	pop	{r7, pc}

0800afd0 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800afd0:	b580      	push	{r7, lr}
 800afd2:	b084      	sub	sp, #16
 800afd4:	af00      	add	r7, sp, #0
 800afd6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800afdc:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800afde:	68fb      	ldr	r3, [r7, #12]
 800afe0:	2201      	movs	r2, #1
 800afe2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800afe4:	68fb      	ldr	r3, [r7, #12]
 800afe6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800afe8:	2b01      	cmp	r3, #1
 800afea:	d108      	bne.n	800affe <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800afec:	68fb      	ldr	r3, [r7, #12]
 800afee:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800aff0:	085b      	lsrs	r3, r3, #1
 800aff2:	b29b      	uxth	r3, r3
 800aff4:	4619      	mov	r1, r3
 800aff6:	68f8      	ldr	r0, [r7, #12]
 800aff8:	f7ff ff48 	bl	800ae8c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800affc:	e002      	b.n	800b004 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800affe:	68f8      	ldr	r0, [r7, #12]
 800b000:	f7ff ff30 	bl	800ae64 <HAL_UART_RxHalfCpltCallback>
}
 800b004:	bf00      	nop
 800b006:	3710      	adds	r7, #16
 800b008:	46bd      	mov	sp, r7
 800b00a:	bd80      	pop	{r7, pc}

0800b00c <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800b00c:	b580      	push	{r7, lr}
 800b00e:	b084      	sub	sp, #16
 800b010:	af00      	add	r7, sp, #0
 800b012:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800b014:	2300      	movs	r3, #0
 800b016:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b01c:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800b01e:	68bb      	ldr	r3, [r7, #8]
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	695b      	ldr	r3, [r3, #20]
 800b024:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b028:	2b80      	cmp	r3, #128	@ 0x80
 800b02a:	bf0c      	ite	eq
 800b02c:	2301      	moveq	r3, #1
 800b02e:	2300      	movne	r3, #0
 800b030:	b2db      	uxtb	r3, r3
 800b032:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800b034:	68bb      	ldr	r3, [r7, #8]
 800b036:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b03a:	b2db      	uxtb	r3, r3
 800b03c:	2b21      	cmp	r3, #33	@ 0x21
 800b03e:	d108      	bne.n	800b052 <UART_DMAError+0x46>
 800b040:	68fb      	ldr	r3, [r7, #12]
 800b042:	2b00      	cmp	r3, #0
 800b044:	d005      	beq.n	800b052 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800b046:	68bb      	ldr	r3, [r7, #8]
 800b048:	2200      	movs	r2, #0
 800b04a:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800b04c:	68b8      	ldr	r0, [r7, #8]
 800b04e:	f000 f8cd 	bl	800b1ec <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b052:	68bb      	ldr	r3, [r7, #8]
 800b054:	681b      	ldr	r3, [r3, #0]
 800b056:	695b      	ldr	r3, [r3, #20]
 800b058:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b05c:	2b40      	cmp	r3, #64	@ 0x40
 800b05e:	bf0c      	ite	eq
 800b060:	2301      	moveq	r3, #1
 800b062:	2300      	movne	r3, #0
 800b064:	b2db      	uxtb	r3, r3
 800b066:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800b068:	68bb      	ldr	r3, [r7, #8]
 800b06a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b06e:	b2db      	uxtb	r3, r3
 800b070:	2b22      	cmp	r3, #34	@ 0x22
 800b072:	d108      	bne.n	800b086 <UART_DMAError+0x7a>
 800b074:	68fb      	ldr	r3, [r7, #12]
 800b076:	2b00      	cmp	r3, #0
 800b078:	d005      	beq.n	800b086 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800b07a:	68bb      	ldr	r3, [r7, #8]
 800b07c:	2200      	movs	r2, #0
 800b07e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800b080:	68b8      	ldr	r0, [r7, #8]
 800b082:	f000 f8db 	bl	800b23c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800b086:	68bb      	ldr	r3, [r7, #8]
 800b088:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b08a:	f043 0210 	orr.w	r2, r3, #16
 800b08e:	68bb      	ldr	r3, [r7, #8]
 800b090:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b092:	68b8      	ldr	r0, [r7, #8]
 800b094:	f7ff fef0 	bl	800ae78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b098:	bf00      	nop
 800b09a:	3710      	adds	r7, #16
 800b09c:	46bd      	mov	sp, r7
 800b09e:	bd80      	pop	{r7, pc}

0800b0a0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b0a0:	b580      	push	{r7, lr}
 800b0a2:	b098      	sub	sp, #96	@ 0x60
 800b0a4:	af00      	add	r7, sp, #0
 800b0a6:	60f8      	str	r0, [r7, #12]
 800b0a8:	60b9      	str	r1, [r7, #8]
 800b0aa:	4613      	mov	r3, r2
 800b0ac:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800b0ae:	68ba      	ldr	r2, [r7, #8]
 800b0b0:	68fb      	ldr	r3, [r7, #12]
 800b0b2:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	88fa      	ldrh	r2, [r7, #6]
 800b0b8:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	2200      	movs	r2, #0
 800b0be:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b0c0:	68fb      	ldr	r3, [r7, #12]
 800b0c2:	2222      	movs	r2, #34	@ 0x22
 800b0c4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800b0c8:	68fb      	ldr	r3, [r7, #12]
 800b0ca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b0cc:	4a44      	ldr	r2, [pc, #272]	@ (800b1e0 <UART_Start_Receive_DMA+0x140>)
 800b0ce:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800b0d0:	68fb      	ldr	r3, [r7, #12]
 800b0d2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b0d4:	4a43      	ldr	r2, [pc, #268]	@ (800b1e4 <UART_Start_Receive_DMA+0x144>)
 800b0d6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800b0d8:	68fb      	ldr	r3, [r7, #12]
 800b0da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b0dc:	4a42      	ldr	r2, [pc, #264]	@ (800b1e8 <UART_Start_Receive_DMA+0x148>)
 800b0de:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800b0e0:	68fb      	ldr	r3, [r7, #12]
 800b0e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b0e4:	2200      	movs	r2, #0
 800b0e6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800b0e8:	f107 0308 	add.w	r3, r7, #8
 800b0ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 800b0ee:	68fb      	ldr	r3, [r7, #12]
 800b0f0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800b0f2:	68fb      	ldr	r3, [r7, #12]
 800b0f4:	681b      	ldr	r3, [r3, #0]
 800b0f6:	3304      	adds	r3, #4
 800b0f8:	4619      	mov	r1, r3
 800b0fa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b0fc:	681a      	ldr	r2, [r3, #0]
 800b0fe:	88fb      	ldrh	r3, [r7, #6]
 800b100:	f7fa fca2 	bl	8005a48 <HAL_DMA_Start_IT>
 800b104:	4603      	mov	r3, r0
 800b106:	2b00      	cmp	r3, #0
 800b108:	d008      	beq.n	800b11c <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 800b10a:	68fb      	ldr	r3, [r7, #12]
 800b10c:	2210      	movs	r2, #16
 800b10e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 800b110:	68fb      	ldr	r3, [r7, #12]
 800b112:	2220      	movs	r2, #32
 800b114:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 800b118:	2301      	movs	r3, #1
 800b11a:	e05d      	b.n	800b1d8 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800b11c:	2300      	movs	r3, #0
 800b11e:	613b      	str	r3, [r7, #16]
 800b120:	68fb      	ldr	r3, [r7, #12]
 800b122:	681b      	ldr	r3, [r3, #0]
 800b124:	681b      	ldr	r3, [r3, #0]
 800b126:	613b      	str	r3, [r7, #16]
 800b128:	68fb      	ldr	r3, [r7, #12]
 800b12a:	681b      	ldr	r3, [r3, #0]
 800b12c:	685b      	ldr	r3, [r3, #4]
 800b12e:	613b      	str	r3, [r7, #16]
 800b130:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	691b      	ldr	r3, [r3, #16]
 800b136:	2b00      	cmp	r3, #0
 800b138:	d019      	beq.n	800b16e <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b13a:	68fb      	ldr	r3, [r7, #12]
 800b13c:	681b      	ldr	r3, [r3, #0]
 800b13e:	330c      	adds	r3, #12
 800b140:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b142:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800b144:	e853 3f00 	ldrex	r3, [r3]
 800b148:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b14a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b14c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800b150:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b152:	68fb      	ldr	r3, [r7, #12]
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	330c      	adds	r3, #12
 800b158:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b15a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800b15c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b15e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800b160:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b162:	e841 2300 	strex	r3, r2, [r1]
 800b166:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800b168:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800b16a:	2b00      	cmp	r3, #0
 800b16c:	d1e5      	bne.n	800b13a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b16e:	68fb      	ldr	r3, [r7, #12]
 800b170:	681b      	ldr	r3, [r3, #0]
 800b172:	3314      	adds	r3, #20
 800b174:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b176:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b178:	e853 3f00 	ldrex	r3, [r3]
 800b17c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b17e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b180:	f043 0301 	orr.w	r3, r3, #1
 800b184:	657b      	str	r3, [r7, #84]	@ 0x54
 800b186:	68fb      	ldr	r3, [r7, #12]
 800b188:	681b      	ldr	r3, [r3, #0]
 800b18a:	3314      	adds	r3, #20
 800b18c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800b18e:	63ba      	str	r2, [r7, #56]	@ 0x38
 800b190:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b192:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800b194:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800b196:	e841 2300 	strex	r3, r2, [r1]
 800b19a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b19c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b19e:	2b00      	cmp	r3, #0
 800b1a0:	d1e5      	bne.n	800b16e <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b1a2:	68fb      	ldr	r3, [r7, #12]
 800b1a4:	681b      	ldr	r3, [r3, #0]
 800b1a6:	3314      	adds	r3, #20
 800b1a8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1aa:	69bb      	ldr	r3, [r7, #24]
 800b1ac:	e853 3f00 	ldrex	r3, [r3]
 800b1b0:	617b      	str	r3, [r7, #20]
   return(result);
 800b1b2:	697b      	ldr	r3, [r7, #20]
 800b1b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b1b8:	653b      	str	r3, [r7, #80]	@ 0x50
 800b1ba:	68fb      	ldr	r3, [r7, #12]
 800b1bc:	681b      	ldr	r3, [r3, #0]
 800b1be:	3314      	adds	r3, #20
 800b1c0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800b1c2:	627a      	str	r2, [r7, #36]	@ 0x24
 800b1c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1c6:	6a39      	ldr	r1, [r7, #32]
 800b1c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b1ca:	e841 2300 	strex	r3, r2, [r1]
 800b1ce:	61fb      	str	r3, [r7, #28]
   return(result);
 800b1d0:	69fb      	ldr	r3, [r7, #28]
 800b1d2:	2b00      	cmp	r3, #0
 800b1d4:	d1e5      	bne.n	800b1a2 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 800b1d6:	2300      	movs	r3, #0
}
 800b1d8:	4618      	mov	r0, r3
 800b1da:	3760      	adds	r7, #96	@ 0x60
 800b1dc:	46bd      	mov	sp, r7
 800b1de:	bd80      	pop	{r7, pc}
 800b1e0:	0800aea5 	.word	0x0800aea5
 800b1e4:	0800afd1 	.word	0x0800afd1
 800b1e8:	0800b00d 	.word	0x0800b00d

0800b1ec <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800b1ec:	b480      	push	{r7}
 800b1ee:	b089      	sub	sp, #36	@ 0x24
 800b1f0:	af00      	add	r7, sp, #0
 800b1f2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	681b      	ldr	r3, [r3, #0]
 800b1f8:	330c      	adds	r3, #12
 800b1fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	e853 3f00 	ldrex	r3, [r3]
 800b202:	60bb      	str	r3, [r7, #8]
   return(result);
 800b204:	68bb      	ldr	r3, [r7, #8]
 800b206:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800b20a:	61fb      	str	r3, [r7, #28]
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	330c      	adds	r3, #12
 800b212:	69fa      	ldr	r2, [r7, #28]
 800b214:	61ba      	str	r2, [r7, #24]
 800b216:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b218:	6979      	ldr	r1, [r7, #20]
 800b21a:	69ba      	ldr	r2, [r7, #24]
 800b21c:	e841 2300 	strex	r3, r2, [r1]
 800b220:	613b      	str	r3, [r7, #16]
   return(result);
 800b222:	693b      	ldr	r3, [r7, #16]
 800b224:	2b00      	cmp	r3, #0
 800b226:	d1e5      	bne.n	800b1f4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b228:	687b      	ldr	r3, [r7, #4]
 800b22a:	2220      	movs	r2, #32
 800b22c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800b230:	bf00      	nop
 800b232:	3724      	adds	r7, #36	@ 0x24
 800b234:	46bd      	mov	sp, r7
 800b236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b23a:	4770      	bx	lr

0800b23c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b23c:	b480      	push	{r7}
 800b23e:	b095      	sub	sp, #84	@ 0x54
 800b240:	af00      	add	r7, sp, #0
 800b242:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	681b      	ldr	r3, [r3, #0]
 800b248:	330c      	adds	r3, #12
 800b24a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b24c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b24e:	e853 3f00 	ldrex	r3, [r3]
 800b252:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b254:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b256:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b25a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b25c:	687b      	ldr	r3, [r7, #4]
 800b25e:	681b      	ldr	r3, [r3, #0]
 800b260:	330c      	adds	r3, #12
 800b262:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b264:	643a      	str	r2, [r7, #64]	@ 0x40
 800b266:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b268:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b26a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b26c:	e841 2300 	strex	r3, r2, [r1]
 800b270:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b272:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b274:	2b00      	cmp	r3, #0
 800b276:	d1e5      	bne.n	800b244 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	681b      	ldr	r3, [r3, #0]
 800b27c:	3314      	adds	r3, #20
 800b27e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b280:	6a3b      	ldr	r3, [r7, #32]
 800b282:	e853 3f00 	ldrex	r3, [r3]
 800b286:	61fb      	str	r3, [r7, #28]
   return(result);
 800b288:	69fb      	ldr	r3, [r7, #28]
 800b28a:	f023 0301 	bic.w	r3, r3, #1
 800b28e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b290:	687b      	ldr	r3, [r7, #4]
 800b292:	681b      	ldr	r3, [r3, #0]
 800b294:	3314      	adds	r3, #20
 800b296:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b298:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b29a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b29c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b29e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b2a0:	e841 2300 	strex	r3, r2, [r1]
 800b2a4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b2a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b2a8:	2b00      	cmp	r3, #0
 800b2aa:	d1e5      	bne.n	800b278 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b2ac:	687b      	ldr	r3, [r7, #4]
 800b2ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b2b0:	2b01      	cmp	r3, #1
 800b2b2:	d119      	bne.n	800b2e8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	681b      	ldr	r3, [r3, #0]
 800b2b8:	330c      	adds	r3, #12
 800b2ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b2bc:	68fb      	ldr	r3, [r7, #12]
 800b2be:	e853 3f00 	ldrex	r3, [r3]
 800b2c2:	60bb      	str	r3, [r7, #8]
   return(result);
 800b2c4:	68bb      	ldr	r3, [r7, #8]
 800b2c6:	f023 0310 	bic.w	r3, r3, #16
 800b2ca:	647b      	str	r3, [r7, #68]	@ 0x44
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	681b      	ldr	r3, [r3, #0]
 800b2d0:	330c      	adds	r3, #12
 800b2d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b2d4:	61ba      	str	r2, [r7, #24]
 800b2d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b2d8:	6979      	ldr	r1, [r7, #20]
 800b2da:	69ba      	ldr	r2, [r7, #24]
 800b2dc:	e841 2300 	strex	r3, r2, [r1]
 800b2e0:	613b      	str	r3, [r7, #16]
   return(result);
 800b2e2:	693b      	ldr	r3, [r7, #16]
 800b2e4:	2b00      	cmp	r3, #0
 800b2e6:	d1e5      	bne.n	800b2b4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b2e8:	687b      	ldr	r3, [r7, #4]
 800b2ea:	2220      	movs	r2, #32
 800b2ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	2200      	movs	r2, #0
 800b2f4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800b2f6:	bf00      	nop
 800b2f8:	3754      	adds	r7, #84	@ 0x54
 800b2fa:	46bd      	mov	sp, r7
 800b2fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b300:	4770      	bx	lr

0800b302 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b302:	b580      	push	{r7, lr}
 800b304:	b084      	sub	sp, #16
 800b306:	af00      	add	r7, sp, #0
 800b308:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b30a:	687b      	ldr	r3, [r7, #4]
 800b30c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b30e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b310:	68fb      	ldr	r3, [r7, #12]
 800b312:	2200      	movs	r2, #0
 800b314:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b316:	68f8      	ldr	r0, [r7, #12]
 800b318:	f7ff fdae 	bl	800ae78 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b31c:	bf00      	nop
 800b31e:	3710      	adds	r7, #16
 800b320:	46bd      	mov	sp, r7
 800b322:	bd80      	pop	{r7, pc}

0800b324 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b324:	b480      	push	{r7}
 800b326:	b085      	sub	sp, #20
 800b328:	af00      	add	r7, sp, #0
 800b32a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b32c:	687b      	ldr	r3, [r7, #4]
 800b32e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b332:	b2db      	uxtb	r3, r3
 800b334:	2b21      	cmp	r3, #33	@ 0x21
 800b336:	d13e      	bne.n	800b3b6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b338:	687b      	ldr	r3, [r7, #4]
 800b33a:	689b      	ldr	r3, [r3, #8]
 800b33c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b340:	d114      	bne.n	800b36c <UART_Transmit_IT+0x48>
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	691b      	ldr	r3, [r3, #16]
 800b346:	2b00      	cmp	r3, #0
 800b348:	d110      	bne.n	800b36c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800b34a:	687b      	ldr	r3, [r7, #4]
 800b34c:	6a1b      	ldr	r3, [r3, #32]
 800b34e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	881b      	ldrh	r3, [r3, #0]
 800b354:	461a      	mov	r2, r3
 800b356:	687b      	ldr	r3, [r7, #4]
 800b358:	681b      	ldr	r3, [r3, #0]
 800b35a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b35e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800b360:	687b      	ldr	r3, [r7, #4]
 800b362:	6a1b      	ldr	r3, [r3, #32]
 800b364:	1c9a      	adds	r2, r3, #2
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	621a      	str	r2, [r3, #32]
 800b36a:	e008      	b.n	800b37e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b36c:	687b      	ldr	r3, [r7, #4]
 800b36e:	6a1b      	ldr	r3, [r3, #32]
 800b370:	1c59      	adds	r1, r3, #1
 800b372:	687a      	ldr	r2, [r7, #4]
 800b374:	6211      	str	r1, [r2, #32]
 800b376:	781a      	ldrb	r2, [r3, #0]
 800b378:	687b      	ldr	r3, [r7, #4]
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800b382:	b29b      	uxth	r3, r3
 800b384:	3b01      	subs	r3, #1
 800b386:	b29b      	uxth	r3, r3
 800b388:	687a      	ldr	r2, [r7, #4]
 800b38a:	4619      	mov	r1, r3
 800b38c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800b38e:	2b00      	cmp	r3, #0
 800b390:	d10f      	bne.n	800b3b2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b392:	687b      	ldr	r3, [r7, #4]
 800b394:	681b      	ldr	r3, [r3, #0]
 800b396:	68da      	ldr	r2, [r3, #12]
 800b398:	687b      	ldr	r3, [r7, #4]
 800b39a:	681b      	ldr	r3, [r3, #0]
 800b39c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b3a0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b3a2:	687b      	ldr	r3, [r7, #4]
 800b3a4:	681b      	ldr	r3, [r3, #0]
 800b3a6:	68da      	ldr	r2, [r3, #12]
 800b3a8:	687b      	ldr	r3, [r7, #4]
 800b3aa:	681b      	ldr	r3, [r3, #0]
 800b3ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b3b0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b3b2:	2300      	movs	r3, #0
 800b3b4:	e000      	b.n	800b3b8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800b3b6:	2302      	movs	r3, #2
  }
}
 800b3b8:	4618      	mov	r0, r3
 800b3ba:	3714      	adds	r7, #20
 800b3bc:	46bd      	mov	sp, r7
 800b3be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3c2:	4770      	bx	lr

0800b3c4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b3c4:	b580      	push	{r7, lr}
 800b3c6:	b082      	sub	sp, #8
 800b3c8:	af00      	add	r7, sp, #0
 800b3ca:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	681b      	ldr	r3, [r3, #0]
 800b3d0:	68da      	ldr	r2, [r3, #12]
 800b3d2:	687b      	ldr	r3, [r7, #4]
 800b3d4:	681b      	ldr	r3, [r3, #0]
 800b3d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b3da:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b3dc:	687b      	ldr	r3, [r7, #4]
 800b3de:	2220      	movs	r2, #32
 800b3e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b3e4:	6878      	ldr	r0, [r7, #4]
 800b3e6:	f7ff fd29 	bl	800ae3c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800b3ea:	2300      	movs	r3, #0
}
 800b3ec:	4618      	mov	r0, r3
 800b3ee:	3708      	adds	r7, #8
 800b3f0:	46bd      	mov	sp, r7
 800b3f2:	bd80      	pop	{r7, pc}

0800b3f4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800b3f4:	b580      	push	{r7, lr}
 800b3f6:	b08c      	sub	sp, #48	@ 0x30
 800b3f8:	af00      	add	r7, sp, #0
 800b3fa:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800b3fc:	2300      	movs	r3, #0
 800b3fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800b400:	2300      	movs	r3, #0
 800b402:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b404:	687b      	ldr	r3, [r7, #4]
 800b406:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b40a:	b2db      	uxtb	r3, r3
 800b40c:	2b22      	cmp	r3, #34	@ 0x22
 800b40e:	f040 80aa 	bne.w	800b566 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b412:	687b      	ldr	r3, [r7, #4]
 800b414:	689b      	ldr	r3, [r3, #8]
 800b416:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b41a:	d115      	bne.n	800b448 <UART_Receive_IT+0x54>
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	691b      	ldr	r3, [r3, #16]
 800b420:	2b00      	cmp	r3, #0
 800b422:	d111      	bne.n	800b448 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800b424:	687b      	ldr	r3, [r7, #4]
 800b426:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b428:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b42a:	687b      	ldr	r3, [r7, #4]
 800b42c:	681b      	ldr	r3, [r3, #0]
 800b42e:	685b      	ldr	r3, [r3, #4]
 800b430:	b29b      	uxth	r3, r3
 800b432:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b436:	b29a      	uxth	r2, r3
 800b438:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b43a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b440:	1c9a      	adds	r2, r3, #2
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	629a      	str	r2, [r3, #40]	@ 0x28
 800b446:	e024      	b.n	800b492 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800b448:	687b      	ldr	r3, [r7, #4]
 800b44a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b44c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800b44e:	687b      	ldr	r3, [r7, #4]
 800b450:	689b      	ldr	r3, [r3, #8]
 800b452:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b456:	d007      	beq.n	800b468 <UART_Receive_IT+0x74>
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	689b      	ldr	r3, [r3, #8]
 800b45c:	2b00      	cmp	r3, #0
 800b45e:	d10a      	bne.n	800b476 <UART_Receive_IT+0x82>
 800b460:	687b      	ldr	r3, [r7, #4]
 800b462:	691b      	ldr	r3, [r3, #16]
 800b464:	2b00      	cmp	r3, #0
 800b466:	d106      	bne.n	800b476 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	685b      	ldr	r3, [r3, #4]
 800b46e:	b2da      	uxtb	r2, r3
 800b470:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b472:	701a      	strb	r2, [r3, #0]
 800b474:	e008      	b.n	800b488 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b476:	687b      	ldr	r3, [r7, #4]
 800b478:	681b      	ldr	r3, [r3, #0]
 800b47a:	685b      	ldr	r3, [r3, #4]
 800b47c:	b2db      	uxtb	r3, r3
 800b47e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b482:	b2da      	uxtb	r2, r3
 800b484:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b486:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b48c:	1c5a      	adds	r2, r3, #1
 800b48e:	687b      	ldr	r3, [r7, #4]
 800b490:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b496:	b29b      	uxth	r3, r3
 800b498:	3b01      	subs	r3, #1
 800b49a:	b29b      	uxth	r3, r3
 800b49c:	687a      	ldr	r2, [r7, #4]
 800b49e:	4619      	mov	r1, r3
 800b4a0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800b4a2:	2b00      	cmp	r3, #0
 800b4a4:	d15d      	bne.n	800b562 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b4a6:	687b      	ldr	r3, [r7, #4]
 800b4a8:	681b      	ldr	r3, [r3, #0]
 800b4aa:	68da      	ldr	r2, [r3, #12]
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	681b      	ldr	r3, [r3, #0]
 800b4b0:	f022 0220 	bic.w	r2, r2, #32
 800b4b4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	681b      	ldr	r3, [r3, #0]
 800b4ba:	68da      	ldr	r2, [r3, #12]
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b4c4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b4c6:	687b      	ldr	r3, [r7, #4]
 800b4c8:	681b      	ldr	r3, [r3, #0]
 800b4ca:	695a      	ldr	r2, [r3, #20]
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	f022 0201 	bic.w	r2, r2, #1
 800b4d4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	2220      	movs	r2, #32
 800b4da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b4de:	687b      	ldr	r3, [r7, #4]
 800b4e0:	2200      	movs	r2, #0
 800b4e2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b4e4:	687b      	ldr	r3, [r7, #4]
 800b4e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b4e8:	2b01      	cmp	r3, #1
 800b4ea:	d135      	bne.n	800b558 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b4ec:	687b      	ldr	r3, [r7, #4]
 800b4ee:	2200      	movs	r2, #0
 800b4f0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	330c      	adds	r3, #12
 800b4f8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b4fa:	697b      	ldr	r3, [r7, #20]
 800b4fc:	e853 3f00 	ldrex	r3, [r3]
 800b500:	613b      	str	r3, [r7, #16]
   return(result);
 800b502:	693b      	ldr	r3, [r7, #16]
 800b504:	f023 0310 	bic.w	r3, r3, #16
 800b508:	627b      	str	r3, [r7, #36]	@ 0x24
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	330c      	adds	r3, #12
 800b510:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b512:	623a      	str	r2, [r7, #32]
 800b514:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b516:	69f9      	ldr	r1, [r7, #28]
 800b518:	6a3a      	ldr	r2, [r7, #32]
 800b51a:	e841 2300 	strex	r3, r2, [r1]
 800b51e:	61bb      	str	r3, [r7, #24]
   return(result);
 800b520:	69bb      	ldr	r3, [r7, #24]
 800b522:	2b00      	cmp	r3, #0
 800b524:	d1e5      	bne.n	800b4f2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	681b      	ldr	r3, [r3, #0]
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	f003 0310 	and.w	r3, r3, #16
 800b530:	2b10      	cmp	r3, #16
 800b532:	d10a      	bne.n	800b54a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b534:	2300      	movs	r3, #0
 800b536:	60fb      	str	r3, [r7, #12]
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	681b      	ldr	r3, [r3, #0]
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	60fb      	str	r3, [r7, #12]
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	681b      	ldr	r3, [r3, #0]
 800b544:	685b      	ldr	r3, [r3, #4]
 800b546:	60fb      	str	r3, [r7, #12]
 800b548:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b54a:	687b      	ldr	r3, [r7, #4]
 800b54c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800b54e:	4619      	mov	r1, r3
 800b550:	6878      	ldr	r0, [r7, #4]
 800b552:	f7ff fc9b 	bl	800ae8c <HAL_UARTEx_RxEventCallback>
 800b556:	e002      	b.n	800b55e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800b558:	6878      	ldr	r0, [r7, #4]
 800b55a:	f7ff fc79 	bl	800ae50 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800b55e:	2300      	movs	r3, #0
 800b560:	e002      	b.n	800b568 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800b562:	2300      	movs	r3, #0
 800b564:	e000      	b.n	800b568 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800b566:	2302      	movs	r3, #2
  }
}
 800b568:	4618      	mov	r0, r3
 800b56a:	3730      	adds	r7, #48	@ 0x30
 800b56c:	46bd      	mov	sp, r7
 800b56e:	bd80      	pop	{r7, pc}

0800b570 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b570:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b574:	b0c0      	sub	sp, #256	@ 0x100
 800b576:	af00      	add	r7, sp, #0
 800b578:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b57c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b580:	681b      	ldr	r3, [r3, #0]
 800b582:	691b      	ldr	r3, [r3, #16]
 800b584:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800b588:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b58c:	68d9      	ldr	r1, [r3, #12]
 800b58e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b592:	681a      	ldr	r2, [r3, #0]
 800b594:	ea40 0301 	orr.w	r3, r0, r1
 800b598:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b59a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b59e:	689a      	ldr	r2, [r3, #8]
 800b5a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b5a4:	691b      	ldr	r3, [r3, #16]
 800b5a6:	431a      	orrs	r2, r3
 800b5a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b5ac:	695b      	ldr	r3, [r3, #20]
 800b5ae:	431a      	orrs	r2, r3
 800b5b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b5b4:	69db      	ldr	r3, [r3, #28]
 800b5b6:	4313      	orrs	r3, r2
 800b5b8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800b5bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b5c0:	681b      	ldr	r3, [r3, #0]
 800b5c2:	68db      	ldr	r3, [r3, #12]
 800b5c4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800b5c8:	f021 010c 	bic.w	r1, r1, #12
 800b5cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b5d0:	681a      	ldr	r2, [r3, #0]
 800b5d2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800b5d6:	430b      	orrs	r3, r1
 800b5d8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b5da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b5de:	681b      	ldr	r3, [r3, #0]
 800b5e0:	695b      	ldr	r3, [r3, #20]
 800b5e2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800b5e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b5ea:	6999      	ldr	r1, [r3, #24]
 800b5ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b5f0:	681a      	ldr	r2, [r3, #0]
 800b5f2:	ea40 0301 	orr.w	r3, r0, r1
 800b5f6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b5f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b5fc:	681a      	ldr	r2, [r3, #0]
 800b5fe:	4b8f      	ldr	r3, [pc, #572]	@ (800b83c <UART_SetConfig+0x2cc>)
 800b600:	429a      	cmp	r2, r3
 800b602:	d005      	beq.n	800b610 <UART_SetConfig+0xa0>
 800b604:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b608:	681a      	ldr	r2, [r3, #0]
 800b60a:	4b8d      	ldr	r3, [pc, #564]	@ (800b840 <UART_SetConfig+0x2d0>)
 800b60c:	429a      	cmp	r2, r3
 800b60e:	d104      	bne.n	800b61a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b610:	f7fc fdfa 	bl	8008208 <HAL_RCC_GetPCLK2Freq>
 800b614:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800b618:	e003      	b.n	800b622 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b61a:	f7fc fde1 	bl	80081e0 <HAL_RCC_GetPCLK1Freq>
 800b61e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b622:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b626:	69db      	ldr	r3, [r3, #28]
 800b628:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b62c:	f040 810c 	bne.w	800b848 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b630:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b634:	2200      	movs	r2, #0
 800b636:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800b63a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800b63e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800b642:	4622      	mov	r2, r4
 800b644:	462b      	mov	r3, r5
 800b646:	1891      	adds	r1, r2, r2
 800b648:	65b9      	str	r1, [r7, #88]	@ 0x58
 800b64a:	415b      	adcs	r3, r3
 800b64c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b64e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800b652:	4621      	mov	r1, r4
 800b654:	eb12 0801 	adds.w	r8, r2, r1
 800b658:	4629      	mov	r1, r5
 800b65a:	eb43 0901 	adc.w	r9, r3, r1
 800b65e:	f04f 0200 	mov.w	r2, #0
 800b662:	f04f 0300 	mov.w	r3, #0
 800b666:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800b66a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800b66e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800b672:	4690      	mov	r8, r2
 800b674:	4699      	mov	r9, r3
 800b676:	4623      	mov	r3, r4
 800b678:	eb18 0303 	adds.w	r3, r8, r3
 800b67c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800b680:	462b      	mov	r3, r5
 800b682:	eb49 0303 	adc.w	r3, r9, r3
 800b686:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800b68a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b68e:	685b      	ldr	r3, [r3, #4]
 800b690:	2200      	movs	r2, #0
 800b692:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800b696:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800b69a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800b69e:	460b      	mov	r3, r1
 800b6a0:	18db      	adds	r3, r3, r3
 800b6a2:	653b      	str	r3, [r7, #80]	@ 0x50
 800b6a4:	4613      	mov	r3, r2
 800b6a6:	eb42 0303 	adc.w	r3, r2, r3
 800b6aa:	657b      	str	r3, [r7, #84]	@ 0x54
 800b6ac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800b6b0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800b6b4:	f7f5 fad8 	bl	8000c68 <__aeabi_uldivmod>
 800b6b8:	4602      	mov	r2, r0
 800b6ba:	460b      	mov	r3, r1
 800b6bc:	4b61      	ldr	r3, [pc, #388]	@ (800b844 <UART_SetConfig+0x2d4>)
 800b6be:	fba3 2302 	umull	r2, r3, r3, r2
 800b6c2:	095b      	lsrs	r3, r3, #5
 800b6c4:	011c      	lsls	r4, r3, #4
 800b6c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b6ca:	2200      	movs	r2, #0
 800b6cc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b6d0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800b6d4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800b6d8:	4642      	mov	r2, r8
 800b6da:	464b      	mov	r3, r9
 800b6dc:	1891      	adds	r1, r2, r2
 800b6de:	64b9      	str	r1, [r7, #72]	@ 0x48
 800b6e0:	415b      	adcs	r3, r3
 800b6e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b6e4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800b6e8:	4641      	mov	r1, r8
 800b6ea:	eb12 0a01 	adds.w	sl, r2, r1
 800b6ee:	4649      	mov	r1, r9
 800b6f0:	eb43 0b01 	adc.w	fp, r3, r1
 800b6f4:	f04f 0200 	mov.w	r2, #0
 800b6f8:	f04f 0300 	mov.w	r3, #0
 800b6fc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800b700:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800b704:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b708:	4692      	mov	sl, r2
 800b70a:	469b      	mov	fp, r3
 800b70c:	4643      	mov	r3, r8
 800b70e:	eb1a 0303 	adds.w	r3, sl, r3
 800b712:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b716:	464b      	mov	r3, r9
 800b718:	eb4b 0303 	adc.w	r3, fp, r3
 800b71c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800b720:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b724:	685b      	ldr	r3, [r3, #4]
 800b726:	2200      	movs	r2, #0
 800b728:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b72c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800b730:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800b734:	460b      	mov	r3, r1
 800b736:	18db      	adds	r3, r3, r3
 800b738:	643b      	str	r3, [r7, #64]	@ 0x40
 800b73a:	4613      	mov	r3, r2
 800b73c:	eb42 0303 	adc.w	r3, r2, r3
 800b740:	647b      	str	r3, [r7, #68]	@ 0x44
 800b742:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800b746:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800b74a:	f7f5 fa8d 	bl	8000c68 <__aeabi_uldivmod>
 800b74e:	4602      	mov	r2, r0
 800b750:	460b      	mov	r3, r1
 800b752:	4611      	mov	r1, r2
 800b754:	4b3b      	ldr	r3, [pc, #236]	@ (800b844 <UART_SetConfig+0x2d4>)
 800b756:	fba3 2301 	umull	r2, r3, r3, r1
 800b75a:	095b      	lsrs	r3, r3, #5
 800b75c:	2264      	movs	r2, #100	@ 0x64
 800b75e:	fb02 f303 	mul.w	r3, r2, r3
 800b762:	1acb      	subs	r3, r1, r3
 800b764:	00db      	lsls	r3, r3, #3
 800b766:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800b76a:	4b36      	ldr	r3, [pc, #216]	@ (800b844 <UART_SetConfig+0x2d4>)
 800b76c:	fba3 2302 	umull	r2, r3, r3, r2
 800b770:	095b      	lsrs	r3, r3, #5
 800b772:	005b      	lsls	r3, r3, #1
 800b774:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800b778:	441c      	add	r4, r3
 800b77a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b77e:	2200      	movs	r2, #0
 800b780:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b784:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800b788:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800b78c:	4642      	mov	r2, r8
 800b78e:	464b      	mov	r3, r9
 800b790:	1891      	adds	r1, r2, r2
 800b792:	63b9      	str	r1, [r7, #56]	@ 0x38
 800b794:	415b      	adcs	r3, r3
 800b796:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b798:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800b79c:	4641      	mov	r1, r8
 800b79e:	1851      	adds	r1, r2, r1
 800b7a0:	6339      	str	r1, [r7, #48]	@ 0x30
 800b7a2:	4649      	mov	r1, r9
 800b7a4:	414b      	adcs	r3, r1
 800b7a6:	637b      	str	r3, [r7, #52]	@ 0x34
 800b7a8:	f04f 0200 	mov.w	r2, #0
 800b7ac:	f04f 0300 	mov.w	r3, #0
 800b7b0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800b7b4:	4659      	mov	r1, fp
 800b7b6:	00cb      	lsls	r3, r1, #3
 800b7b8:	4651      	mov	r1, sl
 800b7ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b7be:	4651      	mov	r1, sl
 800b7c0:	00ca      	lsls	r2, r1, #3
 800b7c2:	4610      	mov	r0, r2
 800b7c4:	4619      	mov	r1, r3
 800b7c6:	4603      	mov	r3, r0
 800b7c8:	4642      	mov	r2, r8
 800b7ca:	189b      	adds	r3, r3, r2
 800b7cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b7d0:	464b      	mov	r3, r9
 800b7d2:	460a      	mov	r2, r1
 800b7d4:	eb42 0303 	adc.w	r3, r2, r3
 800b7d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b7dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b7e0:	685b      	ldr	r3, [r3, #4]
 800b7e2:	2200      	movs	r2, #0
 800b7e4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b7e8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800b7ec:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800b7f0:	460b      	mov	r3, r1
 800b7f2:	18db      	adds	r3, r3, r3
 800b7f4:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b7f6:	4613      	mov	r3, r2
 800b7f8:	eb42 0303 	adc.w	r3, r2, r3
 800b7fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b7fe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800b802:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800b806:	f7f5 fa2f 	bl	8000c68 <__aeabi_uldivmod>
 800b80a:	4602      	mov	r2, r0
 800b80c:	460b      	mov	r3, r1
 800b80e:	4b0d      	ldr	r3, [pc, #52]	@ (800b844 <UART_SetConfig+0x2d4>)
 800b810:	fba3 1302 	umull	r1, r3, r3, r2
 800b814:	095b      	lsrs	r3, r3, #5
 800b816:	2164      	movs	r1, #100	@ 0x64
 800b818:	fb01 f303 	mul.w	r3, r1, r3
 800b81c:	1ad3      	subs	r3, r2, r3
 800b81e:	00db      	lsls	r3, r3, #3
 800b820:	3332      	adds	r3, #50	@ 0x32
 800b822:	4a08      	ldr	r2, [pc, #32]	@ (800b844 <UART_SetConfig+0x2d4>)
 800b824:	fba2 2303 	umull	r2, r3, r2, r3
 800b828:	095b      	lsrs	r3, r3, #5
 800b82a:	f003 0207 	and.w	r2, r3, #7
 800b82e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b832:	681b      	ldr	r3, [r3, #0]
 800b834:	4422      	add	r2, r4
 800b836:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800b838:	e106      	b.n	800ba48 <UART_SetConfig+0x4d8>
 800b83a:	bf00      	nop
 800b83c:	40011000 	.word	0x40011000
 800b840:	40011400 	.word	0x40011400
 800b844:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b848:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b84c:	2200      	movs	r2, #0
 800b84e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b852:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800b856:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800b85a:	4642      	mov	r2, r8
 800b85c:	464b      	mov	r3, r9
 800b85e:	1891      	adds	r1, r2, r2
 800b860:	6239      	str	r1, [r7, #32]
 800b862:	415b      	adcs	r3, r3
 800b864:	627b      	str	r3, [r7, #36]	@ 0x24
 800b866:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b86a:	4641      	mov	r1, r8
 800b86c:	1854      	adds	r4, r2, r1
 800b86e:	4649      	mov	r1, r9
 800b870:	eb43 0501 	adc.w	r5, r3, r1
 800b874:	f04f 0200 	mov.w	r2, #0
 800b878:	f04f 0300 	mov.w	r3, #0
 800b87c:	00eb      	lsls	r3, r5, #3
 800b87e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b882:	00e2      	lsls	r2, r4, #3
 800b884:	4614      	mov	r4, r2
 800b886:	461d      	mov	r5, r3
 800b888:	4643      	mov	r3, r8
 800b88a:	18e3      	adds	r3, r4, r3
 800b88c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b890:	464b      	mov	r3, r9
 800b892:	eb45 0303 	adc.w	r3, r5, r3
 800b896:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b89a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b89e:	685b      	ldr	r3, [r3, #4]
 800b8a0:	2200      	movs	r2, #0
 800b8a2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b8a6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800b8aa:	f04f 0200 	mov.w	r2, #0
 800b8ae:	f04f 0300 	mov.w	r3, #0
 800b8b2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800b8b6:	4629      	mov	r1, r5
 800b8b8:	008b      	lsls	r3, r1, #2
 800b8ba:	4621      	mov	r1, r4
 800b8bc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b8c0:	4621      	mov	r1, r4
 800b8c2:	008a      	lsls	r2, r1, #2
 800b8c4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800b8c8:	f7f5 f9ce 	bl	8000c68 <__aeabi_uldivmod>
 800b8cc:	4602      	mov	r2, r0
 800b8ce:	460b      	mov	r3, r1
 800b8d0:	4b60      	ldr	r3, [pc, #384]	@ (800ba54 <UART_SetConfig+0x4e4>)
 800b8d2:	fba3 2302 	umull	r2, r3, r3, r2
 800b8d6:	095b      	lsrs	r3, r3, #5
 800b8d8:	011c      	lsls	r4, r3, #4
 800b8da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b8de:	2200      	movs	r2, #0
 800b8e0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b8e4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800b8e8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800b8ec:	4642      	mov	r2, r8
 800b8ee:	464b      	mov	r3, r9
 800b8f0:	1891      	adds	r1, r2, r2
 800b8f2:	61b9      	str	r1, [r7, #24]
 800b8f4:	415b      	adcs	r3, r3
 800b8f6:	61fb      	str	r3, [r7, #28]
 800b8f8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b8fc:	4641      	mov	r1, r8
 800b8fe:	1851      	adds	r1, r2, r1
 800b900:	6139      	str	r1, [r7, #16]
 800b902:	4649      	mov	r1, r9
 800b904:	414b      	adcs	r3, r1
 800b906:	617b      	str	r3, [r7, #20]
 800b908:	f04f 0200 	mov.w	r2, #0
 800b90c:	f04f 0300 	mov.w	r3, #0
 800b910:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800b914:	4659      	mov	r1, fp
 800b916:	00cb      	lsls	r3, r1, #3
 800b918:	4651      	mov	r1, sl
 800b91a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b91e:	4651      	mov	r1, sl
 800b920:	00ca      	lsls	r2, r1, #3
 800b922:	4610      	mov	r0, r2
 800b924:	4619      	mov	r1, r3
 800b926:	4603      	mov	r3, r0
 800b928:	4642      	mov	r2, r8
 800b92a:	189b      	adds	r3, r3, r2
 800b92c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800b930:	464b      	mov	r3, r9
 800b932:	460a      	mov	r2, r1
 800b934:	eb42 0303 	adc.w	r3, r2, r3
 800b938:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800b93c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b940:	685b      	ldr	r3, [r3, #4]
 800b942:	2200      	movs	r2, #0
 800b944:	67bb      	str	r3, [r7, #120]	@ 0x78
 800b946:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800b948:	f04f 0200 	mov.w	r2, #0
 800b94c:	f04f 0300 	mov.w	r3, #0
 800b950:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800b954:	4649      	mov	r1, r9
 800b956:	008b      	lsls	r3, r1, #2
 800b958:	4641      	mov	r1, r8
 800b95a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b95e:	4641      	mov	r1, r8
 800b960:	008a      	lsls	r2, r1, #2
 800b962:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800b966:	f7f5 f97f 	bl	8000c68 <__aeabi_uldivmod>
 800b96a:	4602      	mov	r2, r0
 800b96c:	460b      	mov	r3, r1
 800b96e:	4611      	mov	r1, r2
 800b970:	4b38      	ldr	r3, [pc, #224]	@ (800ba54 <UART_SetConfig+0x4e4>)
 800b972:	fba3 2301 	umull	r2, r3, r3, r1
 800b976:	095b      	lsrs	r3, r3, #5
 800b978:	2264      	movs	r2, #100	@ 0x64
 800b97a:	fb02 f303 	mul.w	r3, r2, r3
 800b97e:	1acb      	subs	r3, r1, r3
 800b980:	011b      	lsls	r3, r3, #4
 800b982:	3332      	adds	r3, #50	@ 0x32
 800b984:	4a33      	ldr	r2, [pc, #204]	@ (800ba54 <UART_SetConfig+0x4e4>)
 800b986:	fba2 2303 	umull	r2, r3, r2, r3
 800b98a:	095b      	lsrs	r3, r3, #5
 800b98c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800b990:	441c      	add	r4, r3
 800b992:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b996:	2200      	movs	r2, #0
 800b998:	673b      	str	r3, [r7, #112]	@ 0x70
 800b99a:	677a      	str	r2, [r7, #116]	@ 0x74
 800b99c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800b9a0:	4642      	mov	r2, r8
 800b9a2:	464b      	mov	r3, r9
 800b9a4:	1891      	adds	r1, r2, r2
 800b9a6:	60b9      	str	r1, [r7, #8]
 800b9a8:	415b      	adcs	r3, r3
 800b9aa:	60fb      	str	r3, [r7, #12]
 800b9ac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b9b0:	4641      	mov	r1, r8
 800b9b2:	1851      	adds	r1, r2, r1
 800b9b4:	6039      	str	r1, [r7, #0]
 800b9b6:	4649      	mov	r1, r9
 800b9b8:	414b      	adcs	r3, r1
 800b9ba:	607b      	str	r3, [r7, #4]
 800b9bc:	f04f 0200 	mov.w	r2, #0
 800b9c0:	f04f 0300 	mov.w	r3, #0
 800b9c4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800b9c8:	4659      	mov	r1, fp
 800b9ca:	00cb      	lsls	r3, r1, #3
 800b9cc:	4651      	mov	r1, sl
 800b9ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b9d2:	4651      	mov	r1, sl
 800b9d4:	00ca      	lsls	r2, r1, #3
 800b9d6:	4610      	mov	r0, r2
 800b9d8:	4619      	mov	r1, r3
 800b9da:	4603      	mov	r3, r0
 800b9dc:	4642      	mov	r2, r8
 800b9de:	189b      	adds	r3, r3, r2
 800b9e0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800b9e2:	464b      	mov	r3, r9
 800b9e4:	460a      	mov	r2, r1
 800b9e6:	eb42 0303 	adc.w	r3, r2, r3
 800b9ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800b9ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b9f0:	685b      	ldr	r3, [r3, #4]
 800b9f2:	2200      	movs	r2, #0
 800b9f4:	663b      	str	r3, [r7, #96]	@ 0x60
 800b9f6:	667a      	str	r2, [r7, #100]	@ 0x64
 800b9f8:	f04f 0200 	mov.w	r2, #0
 800b9fc:	f04f 0300 	mov.w	r3, #0
 800ba00:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800ba04:	4649      	mov	r1, r9
 800ba06:	008b      	lsls	r3, r1, #2
 800ba08:	4641      	mov	r1, r8
 800ba0a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ba0e:	4641      	mov	r1, r8
 800ba10:	008a      	lsls	r2, r1, #2
 800ba12:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800ba16:	f7f5 f927 	bl	8000c68 <__aeabi_uldivmod>
 800ba1a:	4602      	mov	r2, r0
 800ba1c:	460b      	mov	r3, r1
 800ba1e:	4b0d      	ldr	r3, [pc, #52]	@ (800ba54 <UART_SetConfig+0x4e4>)
 800ba20:	fba3 1302 	umull	r1, r3, r3, r2
 800ba24:	095b      	lsrs	r3, r3, #5
 800ba26:	2164      	movs	r1, #100	@ 0x64
 800ba28:	fb01 f303 	mul.w	r3, r1, r3
 800ba2c:	1ad3      	subs	r3, r2, r3
 800ba2e:	011b      	lsls	r3, r3, #4
 800ba30:	3332      	adds	r3, #50	@ 0x32
 800ba32:	4a08      	ldr	r2, [pc, #32]	@ (800ba54 <UART_SetConfig+0x4e4>)
 800ba34:	fba2 2303 	umull	r2, r3, r2, r3
 800ba38:	095b      	lsrs	r3, r3, #5
 800ba3a:	f003 020f 	and.w	r2, r3, #15
 800ba3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ba42:	681b      	ldr	r3, [r3, #0]
 800ba44:	4422      	add	r2, r4
 800ba46:	609a      	str	r2, [r3, #8]
}
 800ba48:	bf00      	nop
 800ba4a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800ba4e:	46bd      	mov	sp, r7
 800ba50:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ba54:	51eb851f 	.word	0x51eb851f

0800ba58 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800ba58:	b084      	sub	sp, #16
 800ba5a:	b580      	push	{r7, lr}
 800ba5c:	b084      	sub	sp, #16
 800ba5e:	af00      	add	r7, sp, #0
 800ba60:	6078      	str	r0, [r7, #4]
 800ba62:	f107 001c 	add.w	r0, r7, #28
 800ba66:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800ba6a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 800ba6e:	2b01      	cmp	r3, #1
 800ba70:	d123      	bne.n	800baba <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800ba72:	687b      	ldr	r3, [r7, #4]
 800ba74:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800ba76:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800ba7a:	687b      	ldr	r3, [r7, #4]
 800ba7c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 800ba7e:	687b      	ldr	r3, [r7, #4]
 800ba80:	68db      	ldr	r3, [r3, #12]
 800ba82:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800ba86:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ba8a:	687a      	ldr	r2, [r7, #4]
 800ba8c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 800ba8e:	687b      	ldr	r3, [r7, #4]
 800ba90:	68db      	ldr	r3, [r3, #12]
 800ba92:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800ba96:	687b      	ldr	r3, [r7, #4]
 800ba98:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 800ba9a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800ba9e:	2b01      	cmp	r3, #1
 800baa0:	d105      	bne.n	800baae <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800baa2:	687b      	ldr	r3, [r7, #4]
 800baa4:	68db      	ldr	r3, [r3, #12]
 800baa6:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 800baaa:	687b      	ldr	r3, [r7, #4]
 800baac:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800baae:	6878      	ldr	r0, [r7, #4]
 800bab0:	f001 fae8 	bl	800d084 <USB_CoreReset>
 800bab4:	4603      	mov	r3, r0
 800bab6:	73fb      	strb	r3, [r7, #15]
 800bab8:	e01b      	b.n	800baf2 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 800baba:	687b      	ldr	r3, [r7, #4]
 800babc:	68db      	ldr	r3, [r3, #12]
 800babe:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800bac2:	687b      	ldr	r3, [r7, #4]
 800bac4:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800bac6:	6878      	ldr	r0, [r7, #4]
 800bac8:	f001 fadc 	bl	800d084 <USB_CoreReset>
 800bacc:	4603      	mov	r3, r0
 800bace:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 800bad0:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d106      	bne.n	800bae6 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800bad8:	687b      	ldr	r3, [r7, #4]
 800bada:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800badc:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 800bae0:	687b      	ldr	r3, [r7, #4]
 800bae2:	639a      	str	r2, [r3, #56]	@ 0x38
 800bae4:	e005      	b.n	800baf2 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800baea:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800baee:	687b      	ldr	r3, [r7, #4]
 800baf0:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 800baf2:	7fbb      	ldrb	r3, [r7, #30]
 800baf4:	2b01      	cmp	r3, #1
 800baf6:	d10b      	bne.n	800bb10 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 800baf8:	687b      	ldr	r3, [r7, #4]
 800bafa:	689b      	ldr	r3, [r3, #8]
 800bafc:	f043 0206 	orr.w	r2, r3, #6
 800bb00:	687b      	ldr	r3, [r7, #4]
 800bb02:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 800bb04:	687b      	ldr	r3, [r7, #4]
 800bb06:	689b      	ldr	r3, [r3, #8]
 800bb08:	f043 0220 	orr.w	r2, r3, #32
 800bb0c:	687b      	ldr	r3, [r7, #4]
 800bb0e:	609a      	str	r2, [r3, #8]
  }

  return ret;
 800bb10:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb12:	4618      	mov	r0, r3
 800bb14:	3710      	adds	r7, #16
 800bb16:	46bd      	mov	sp, r7
 800bb18:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800bb1c:	b004      	add	sp, #16
 800bb1e:	4770      	bx	lr

0800bb20 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 800bb20:	b480      	push	{r7}
 800bb22:	b087      	sub	sp, #28
 800bb24:	af00      	add	r7, sp, #0
 800bb26:	60f8      	str	r0, [r7, #12]
 800bb28:	60b9      	str	r1, [r7, #8]
 800bb2a:	4613      	mov	r3, r2
 800bb2c:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 800bb2e:	79fb      	ldrb	r3, [r7, #7]
 800bb30:	2b02      	cmp	r3, #2
 800bb32:	d165      	bne.n	800bc00 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800bb34:	68bb      	ldr	r3, [r7, #8]
 800bb36:	4a41      	ldr	r2, [pc, #260]	@ (800bc3c <USB_SetTurnaroundTime+0x11c>)
 800bb38:	4293      	cmp	r3, r2
 800bb3a:	d906      	bls.n	800bb4a <USB_SetTurnaroundTime+0x2a>
 800bb3c:	68bb      	ldr	r3, [r7, #8]
 800bb3e:	4a40      	ldr	r2, [pc, #256]	@ (800bc40 <USB_SetTurnaroundTime+0x120>)
 800bb40:	4293      	cmp	r3, r2
 800bb42:	d202      	bcs.n	800bb4a <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800bb44:	230f      	movs	r3, #15
 800bb46:	617b      	str	r3, [r7, #20]
 800bb48:	e062      	b.n	800bc10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800bb4a:	68bb      	ldr	r3, [r7, #8]
 800bb4c:	4a3c      	ldr	r2, [pc, #240]	@ (800bc40 <USB_SetTurnaroundTime+0x120>)
 800bb4e:	4293      	cmp	r3, r2
 800bb50:	d306      	bcc.n	800bb60 <USB_SetTurnaroundTime+0x40>
 800bb52:	68bb      	ldr	r3, [r7, #8]
 800bb54:	4a3b      	ldr	r2, [pc, #236]	@ (800bc44 <USB_SetTurnaroundTime+0x124>)
 800bb56:	4293      	cmp	r3, r2
 800bb58:	d202      	bcs.n	800bb60 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800bb5a:	230e      	movs	r3, #14
 800bb5c:	617b      	str	r3, [r7, #20]
 800bb5e:	e057      	b.n	800bc10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 800bb60:	68bb      	ldr	r3, [r7, #8]
 800bb62:	4a38      	ldr	r2, [pc, #224]	@ (800bc44 <USB_SetTurnaroundTime+0x124>)
 800bb64:	4293      	cmp	r3, r2
 800bb66:	d306      	bcc.n	800bb76 <USB_SetTurnaroundTime+0x56>
 800bb68:	68bb      	ldr	r3, [r7, #8]
 800bb6a:	4a37      	ldr	r2, [pc, #220]	@ (800bc48 <USB_SetTurnaroundTime+0x128>)
 800bb6c:	4293      	cmp	r3, r2
 800bb6e:	d202      	bcs.n	800bb76 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 800bb70:	230d      	movs	r3, #13
 800bb72:	617b      	str	r3, [r7, #20]
 800bb74:	e04c      	b.n	800bc10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800bb76:	68bb      	ldr	r3, [r7, #8]
 800bb78:	4a33      	ldr	r2, [pc, #204]	@ (800bc48 <USB_SetTurnaroundTime+0x128>)
 800bb7a:	4293      	cmp	r3, r2
 800bb7c:	d306      	bcc.n	800bb8c <USB_SetTurnaroundTime+0x6c>
 800bb7e:	68bb      	ldr	r3, [r7, #8]
 800bb80:	4a32      	ldr	r2, [pc, #200]	@ (800bc4c <USB_SetTurnaroundTime+0x12c>)
 800bb82:	4293      	cmp	r3, r2
 800bb84:	d802      	bhi.n	800bb8c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800bb86:	230c      	movs	r3, #12
 800bb88:	617b      	str	r3, [r7, #20]
 800bb8a:	e041      	b.n	800bc10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 800bb8c:	68bb      	ldr	r3, [r7, #8]
 800bb8e:	4a2f      	ldr	r2, [pc, #188]	@ (800bc4c <USB_SetTurnaroundTime+0x12c>)
 800bb90:	4293      	cmp	r3, r2
 800bb92:	d906      	bls.n	800bba2 <USB_SetTurnaroundTime+0x82>
 800bb94:	68bb      	ldr	r3, [r7, #8]
 800bb96:	4a2e      	ldr	r2, [pc, #184]	@ (800bc50 <USB_SetTurnaroundTime+0x130>)
 800bb98:	4293      	cmp	r3, r2
 800bb9a:	d802      	bhi.n	800bba2 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 800bb9c:	230b      	movs	r3, #11
 800bb9e:	617b      	str	r3, [r7, #20]
 800bba0:	e036      	b.n	800bc10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800bba2:	68bb      	ldr	r3, [r7, #8]
 800bba4:	4a2a      	ldr	r2, [pc, #168]	@ (800bc50 <USB_SetTurnaroundTime+0x130>)
 800bba6:	4293      	cmp	r3, r2
 800bba8:	d906      	bls.n	800bbb8 <USB_SetTurnaroundTime+0x98>
 800bbaa:	68bb      	ldr	r3, [r7, #8]
 800bbac:	4a29      	ldr	r2, [pc, #164]	@ (800bc54 <USB_SetTurnaroundTime+0x134>)
 800bbae:	4293      	cmp	r3, r2
 800bbb0:	d802      	bhi.n	800bbb8 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800bbb2:	230a      	movs	r3, #10
 800bbb4:	617b      	str	r3, [r7, #20]
 800bbb6:	e02b      	b.n	800bc10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 800bbb8:	68bb      	ldr	r3, [r7, #8]
 800bbba:	4a26      	ldr	r2, [pc, #152]	@ (800bc54 <USB_SetTurnaroundTime+0x134>)
 800bbbc:	4293      	cmp	r3, r2
 800bbbe:	d906      	bls.n	800bbce <USB_SetTurnaroundTime+0xae>
 800bbc0:	68bb      	ldr	r3, [r7, #8]
 800bbc2:	4a25      	ldr	r2, [pc, #148]	@ (800bc58 <USB_SetTurnaroundTime+0x138>)
 800bbc4:	4293      	cmp	r3, r2
 800bbc6:	d202      	bcs.n	800bbce <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 800bbc8:	2309      	movs	r3, #9
 800bbca:	617b      	str	r3, [r7, #20]
 800bbcc:	e020      	b.n	800bc10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 800bbce:	68bb      	ldr	r3, [r7, #8]
 800bbd0:	4a21      	ldr	r2, [pc, #132]	@ (800bc58 <USB_SetTurnaroundTime+0x138>)
 800bbd2:	4293      	cmp	r3, r2
 800bbd4:	d306      	bcc.n	800bbe4 <USB_SetTurnaroundTime+0xc4>
 800bbd6:	68bb      	ldr	r3, [r7, #8]
 800bbd8:	4a20      	ldr	r2, [pc, #128]	@ (800bc5c <USB_SetTurnaroundTime+0x13c>)
 800bbda:	4293      	cmp	r3, r2
 800bbdc:	d802      	bhi.n	800bbe4 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 800bbde:	2308      	movs	r3, #8
 800bbe0:	617b      	str	r3, [r7, #20]
 800bbe2:	e015      	b.n	800bc10 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800bbe4:	68bb      	ldr	r3, [r7, #8]
 800bbe6:	4a1d      	ldr	r2, [pc, #116]	@ (800bc5c <USB_SetTurnaroundTime+0x13c>)
 800bbe8:	4293      	cmp	r3, r2
 800bbea:	d906      	bls.n	800bbfa <USB_SetTurnaroundTime+0xda>
 800bbec:	68bb      	ldr	r3, [r7, #8]
 800bbee:	4a1c      	ldr	r2, [pc, #112]	@ (800bc60 <USB_SetTurnaroundTime+0x140>)
 800bbf0:	4293      	cmp	r3, r2
 800bbf2:	d202      	bcs.n	800bbfa <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800bbf4:	2307      	movs	r3, #7
 800bbf6:	617b      	str	r3, [r7, #20]
 800bbf8:	e00a      	b.n	800bc10 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 800bbfa:	2306      	movs	r3, #6
 800bbfc:	617b      	str	r3, [r7, #20]
 800bbfe:	e007      	b.n	800bc10 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 800bc00:	79fb      	ldrb	r3, [r7, #7]
 800bc02:	2b00      	cmp	r3, #0
 800bc04:	d102      	bne.n	800bc0c <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800bc06:	2309      	movs	r3, #9
 800bc08:	617b      	str	r3, [r7, #20]
 800bc0a:	e001      	b.n	800bc10 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 800bc0c:	2309      	movs	r3, #9
 800bc0e:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 800bc10:	68fb      	ldr	r3, [r7, #12]
 800bc12:	68db      	ldr	r3, [r3, #12]
 800bc14:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 800bc18:	68fb      	ldr	r3, [r7, #12]
 800bc1a:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 800bc1c:	68fb      	ldr	r3, [r7, #12]
 800bc1e:	68da      	ldr	r2, [r3, #12]
 800bc20:	697b      	ldr	r3, [r7, #20]
 800bc22:	029b      	lsls	r3, r3, #10
 800bc24:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 800bc28:	431a      	orrs	r2, r3
 800bc2a:	68fb      	ldr	r3, [r7, #12]
 800bc2c:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800bc2e:	2300      	movs	r3, #0
}
 800bc30:	4618      	mov	r0, r3
 800bc32:	371c      	adds	r7, #28
 800bc34:	46bd      	mov	sp, r7
 800bc36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc3a:	4770      	bx	lr
 800bc3c:	00d8acbf 	.word	0x00d8acbf
 800bc40:	00e4e1c0 	.word	0x00e4e1c0
 800bc44:	00f42400 	.word	0x00f42400
 800bc48:	01067380 	.word	0x01067380
 800bc4c:	011a499f 	.word	0x011a499f
 800bc50:	01312cff 	.word	0x01312cff
 800bc54:	014ca43f 	.word	0x014ca43f
 800bc58:	016e3600 	.word	0x016e3600
 800bc5c:	01a6ab1f 	.word	0x01a6ab1f
 800bc60:	01e84800 	.word	0x01e84800

0800bc64 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800bc64:	b480      	push	{r7}
 800bc66:	b083      	sub	sp, #12
 800bc68:	af00      	add	r7, sp, #0
 800bc6a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 800bc6c:	687b      	ldr	r3, [r7, #4]
 800bc6e:	689b      	ldr	r3, [r3, #8]
 800bc70:	f043 0201 	orr.w	r2, r3, #1
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800bc78:	2300      	movs	r3, #0
}
 800bc7a:	4618      	mov	r0, r3
 800bc7c:	370c      	adds	r7, #12
 800bc7e:	46bd      	mov	sp, r7
 800bc80:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc84:	4770      	bx	lr

0800bc86 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800bc86:	b480      	push	{r7}
 800bc88:	b083      	sub	sp, #12
 800bc8a:	af00      	add	r7, sp, #0
 800bc8c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800bc8e:	687b      	ldr	r3, [r7, #4]
 800bc90:	689b      	ldr	r3, [r3, #8]
 800bc92:	f023 0201 	bic.w	r2, r3, #1
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800bc9a:	2300      	movs	r3, #0
}
 800bc9c:	4618      	mov	r0, r3
 800bc9e:	370c      	adds	r7, #12
 800bca0:	46bd      	mov	sp, r7
 800bca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bca6:	4770      	bx	lr

0800bca8 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 800bca8:	b580      	push	{r7, lr}
 800bcaa:	b084      	sub	sp, #16
 800bcac:	af00      	add	r7, sp, #0
 800bcae:	6078      	str	r0, [r7, #4]
 800bcb0:	460b      	mov	r3, r1
 800bcb2:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800bcb4:	2300      	movs	r3, #0
 800bcb6:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	68db      	ldr	r3, [r3, #12]
 800bcbc:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800bcc4:	78fb      	ldrb	r3, [r7, #3]
 800bcc6:	2b01      	cmp	r3, #1
 800bcc8:	d115      	bne.n	800bcf6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	68db      	ldr	r3, [r3, #12]
 800bcce:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800bcd6:	200a      	movs	r0, #10
 800bcd8:	f7f8 ffa2 	bl	8004c20 <HAL_Delay>
      ms += 10U;
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	330a      	adds	r3, #10
 800bce0:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800bce2:	6878      	ldr	r0, [r7, #4]
 800bce4:	f001 f93f 	bl	800cf66 <USB_GetMode>
 800bce8:	4603      	mov	r3, r0
 800bcea:	2b01      	cmp	r3, #1
 800bcec:	d01e      	beq.n	800bd2c <USB_SetCurrentMode+0x84>
 800bcee:	68fb      	ldr	r3, [r7, #12]
 800bcf0:	2bc7      	cmp	r3, #199	@ 0xc7
 800bcf2:	d9f0      	bls.n	800bcd6 <USB_SetCurrentMode+0x2e>
 800bcf4:	e01a      	b.n	800bd2c <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800bcf6:	78fb      	ldrb	r3, [r7, #3]
 800bcf8:	2b00      	cmp	r3, #0
 800bcfa:	d115      	bne.n	800bd28 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800bcfc:	687b      	ldr	r3, [r7, #4]
 800bcfe:	68db      	ldr	r3, [r3, #12]
 800bd00:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800bd04:	687b      	ldr	r3, [r7, #4]
 800bd06:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800bd08:	200a      	movs	r0, #10
 800bd0a:	f7f8 ff89 	bl	8004c20 <HAL_Delay>
      ms += 10U;
 800bd0e:	68fb      	ldr	r3, [r7, #12]
 800bd10:	330a      	adds	r3, #10
 800bd12:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800bd14:	6878      	ldr	r0, [r7, #4]
 800bd16:	f001 f926 	bl	800cf66 <USB_GetMode>
 800bd1a:	4603      	mov	r3, r0
 800bd1c:	2b00      	cmp	r3, #0
 800bd1e:	d005      	beq.n	800bd2c <USB_SetCurrentMode+0x84>
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	2bc7      	cmp	r3, #199	@ 0xc7
 800bd24:	d9f0      	bls.n	800bd08 <USB_SetCurrentMode+0x60>
 800bd26:	e001      	b.n	800bd2c <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 800bd28:	2301      	movs	r3, #1
 800bd2a:	e005      	b.n	800bd38 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 800bd2c:	68fb      	ldr	r3, [r7, #12]
 800bd2e:	2bc8      	cmp	r3, #200	@ 0xc8
 800bd30:	d101      	bne.n	800bd36 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800bd32:	2301      	movs	r3, #1
 800bd34:	e000      	b.n	800bd38 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800bd36:	2300      	movs	r3, #0
}
 800bd38:	4618      	mov	r0, r3
 800bd3a:	3710      	adds	r7, #16
 800bd3c:	46bd      	mov	sp, r7
 800bd3e:	bd80      	pop	{r7, pc}

0800bd40 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 800bd40:	b084      	sub	sp, #16
 800bd42:	b580      	push	{r7, lr}
 800bd44:	b086      	sub	sp, #24
 800bd46:	af00      	add	r7, sp, #0
 800bd48:	6078      	str	r0, [r7, #4]
 800bd4a:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800bd4e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800bd52:	2300      	movs	r3, #0
 800bd54:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800bd56:	687b      	ldr	r3, [r7, #4]
 800bd58:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800bd5a:	2300      	movs	r3, #0
 800bd5c:	613b      	str	r3, [r7, #16]
 800bd5e:	e009      	b.n	800bd74 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 800bd60:	687a      	ldr	r2, [r7, #4]
 800bd62:	693b      	ldr	r3, [r7, #16]
 800bd64:	3340      	adds	r3, #64	@ 0x40
 800bd66:	009b      	lsls	r3, r3, #2
 800bd68:	4413      	add	r3, r2
 800bd6a:	2200      	movs	r2, #0
 800bd6c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 800bd6e:	693b      	ldr	r3, [r7, #16]
 800bd70:	3301      	adds	r3, #1
 800bd72:	613b      	str	r3, [r7, #16]
 800bd74:	693b      	ldr	r3, [r7, #16]
 800bd76:	2b0e      	cmp	r3, #14
 800bd78:	d9f2      	bls.n	800bd60 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800bd7a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800bd7e:	2b00      	cmp	r3, #0
 800bd80:	d11c      	bne.n	800bdbc <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800bd82:	68fb      	ldr	r3, [r7, #12]
 800bd84:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bd88:	685b      	ldr	r3, [r3, #4]
 800bd8a:	68fa      	ldr	r2, [r7, #12]
 800bd8c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bd90:	f043 0302 	orr.w	r3, r3, #2
 800bd94:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800bd96:	687b      	ldr	r3, [r7, #4]
 800bd98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bd9a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800bda2:	687b      	ldr	r3, [r7, #4]
 800bda4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bda6:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 800bdaa:	687b      	ldr	r3, [r7, #4]
 800bdac:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 800bdae:	687b      	ldr	r3, [r7, #4]
 800bdb0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bdb2:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	639a      	str	r2, [r3, #56]	@ 0x38
 800bdba:	e00b      	b.n	800bdd4 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 800bdbc:	687b      	ldr	r3, [r7, #4]
 800bdbe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bdc0:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800bdc4:	687b      	ldr	r3, [r7, #4]
 800bdc6:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800bdc8:	687b      	ldr	r3, [r7, #4]
 800bdca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bdcc:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 800bdd0:	687b      	ldr	r3, [r7, #4]
 800bdd2:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800bdd4:	68fb      	ldr	r3, [r7, #12]
 800bdd6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800bdda:	461a      	mov	r2, r3
 800bddc:	2300      	movs	r3, #0
 800bdde:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800bde0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 800bde4:	2b01      	cmp	r3, #1
 800bde6:	d10d      	bne.n	800be04 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 800bde8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800bdec:	2b00      	cmp	r3, #0
 800bdee:	d104      	bne.n	800bdfa <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800bdf0:	2100      	movs	r1, #0
 800bdf2:	6878      	ldr	r0, [r7, #4]
 800bdf4:	f000 f968 	bl	800c0c8 <USB_SetDevSpeed>
 800bdf8:	e008      	b.n	800be0c <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 800bdfa:	2101      	movs	r1, #1
 800bdfc:	6878      	ldr	r0, [r7, #4]
 800bdfe:	f000 f963 	bl	800c0c8 <USB_SetDevSpeed>
 800be02:	e003      	b.n	800be0c <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 800be04:	2103      	movs	r1, #3
 800be06:	6878      	ldr	r0, [r7, #4]
 800be08:	f000 f95e 	bl	800c0c8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800be0c:	2110      	movs	r1, #16
 800be0e:	6878      	ldr	r0, [r7, #4]
 800be10:	f000 f8fa 	bl	800c008 <USB_FlushTxFifo>
 800be14:	4603      	mov	r3, r0
 800be16:	2b00      	cmp	r3, #0
 800be18:	d001      	beq.n	800be1e <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 800be1a:	2301      	movs	r3, #1
 800be1c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800be1e:	6878      	ldr	r0, [r7, #4]
 800be20:	f000 f924 	bl	800c06c <USB_FlushRxFifo>
 800be24:	4603      	mov	r3, r0
 800be26:	2b00      	cmp	r3, #0
 800be28:	d001      	beq.n	800be2e <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 800be2a:	2301      	movs	r3, #1
 800be2c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 800be2e:	68fb      	ldr	r3, [r7, #12]
 800be30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800be34:	461a      	mov	r2, r3
 800be36:	2300      	movs	r3, #0
 800be38:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 800be3a:	68fb      	ldr	r3, [r7, #12]
 800be3c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800be40:	461a      	mov	r2, r3
 800be42:	2300      	movs	r3, #0
 800be44:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800be4c:	461a      	mov	r2, r3
 800be4e:	2300      	movs	r3, #0
 800be50:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800be52:	2300      	movs	r3, #0
 800be54:	613b      	str	r3, [r7, #16]
 800be56:	e043      	b.n	800bee0 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800be58:	693b      	ldr	r3, [r7, #16]
 800be5a:	015a      	lsls	r2, r3, #5
 800be5c:	68fb      	ldr	r3, [r7, #12]
 800be5e:	4413      	add	r3, r2
 800be60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800be64:	681b      	ldr	r3, [r3, #0]
 800be66:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800be6a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800be6e:	d118      	bne.n	800bea2 <USB_DevInit+0x162>
    {
      if (i == 0U)
 800be70:	693b      	ldr	r3, [r7, #16]
 800be72:	2b00      	cmp	r3, #0
 800be74:	d10a      	bne.n	800be8c <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800be76:	693b      	ldr	r3, [r7, #16]
 800be78:	015a      	lsls	r2, r3, #5
 800be7a:	68fb      	ldr	r3, [r7, #12]
 800be7c:	4413      	add	r3, r2
 800be7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800be82:	461a      	mov	r2, r3
 800be84:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800be88:	6013      	str	r3, [r2, #0]
 800be8a:	e013      	b.n	800beb4 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800be8c:	693b      	ldr	r3, [r7, #16]
 800be8e:	015a      	lsls	r2, r3, #5
 800be90:	68fb      	ldr	r3, [r7, #12]
 800be92:	4413      	add	r3, r2
 800be94:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800be98:	461a      	mov	r2, r3
 800be9a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800be9e:	6013      	str	r3, [r2, #0]
 800bea0:	e008      	b.n	800beb4 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800bea2:	693b      	ldr	r3, [r7, #16]
 800bea4:	015a      	lsls	r2, r3, #5
 800bea6:	68fb      	ldr	r3, [r7, #12]
 800bea8:	4413      	add	r3, r2
 800beaa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800beae:	461a      	mov	r2, r3
 800beb0:	2300      	movs	r3, #0
 800beb2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800beb4:	693b      	ldr	r3, [r7, #16]
 800beb6:	015a      	lsls	r2, r3, #5
 800beb8:	68fb      	ldr	r3, [r7, #12]
 800beba:	4413      	add	r3, r2
 800bebc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bec0:	461a      	mov	r2, r3
 800bec2:	2300      	movs	r3, #0
 800bec4:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800bec6:	693b      	ldr	r3, [r7, #16]
 800bec8:	015a      	lsls	r2, r3, #5
 800beca:	68fb      	ldr	r3, [r7, #12]
 800becc:	4413      	add	r3, r2
 800bece:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800bed2:	461a      	mov	r2, r3
 800bed4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800bed8:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800beda:	693b      	ldr	r3, [r7, #16]
 800bedc:	3301      	adds	r3, #1
 800bede:	613b      	str	r3, [r7, #16]
 800bee0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800bee4:	461a      	mov	r2, r3
 800bee6:	693b      	ldr	r3, [r7, #16]
 800bee8:	4293      	cmp	r3, r2
 800beea:	d3b5      	bcc.n	800be58 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800beec:	2300      	movs	r3, #0
 800beee:	613b      	str	r3, [r7, #16]
 800bef0:	e043      	b.n	800bf7a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800bef2:	693b      	ldr	r3, [r7, #16]
 800bef4:	015a      	lsls	r2, r3, #5
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	4413      	add	r3, r2
 800befa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800befe:	681b      	ldr	r3, [r3, #0]
 800bf00:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800bf04:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800bf08:	d118      	bne.n	800bf3c <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 800bf0a:	693b      	ldr	r3, [r7, #16]
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d10a      	bne.n	800bf26 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 800bf10:	693b      	ldr	r3, [r7, #16]
 800bf12:	015a      	lsls	r2, r3, #5
 800bf14:	68fb      	ldr	r3, [r7, #12]
 800bf16:	4413      	add	r3, r2
 800bf18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf1c:	461a      	mov	r2, r3
 800bf1e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 800bf22:	6013      	str	r3, [r2, #0]
 800bf24:	e013      	b.n	800bf4e <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 800bf26:	693b      	ldr	r3, [r7, #16]
 800bf28:	015a      	lsls	r2, r3, #5
 800bf2a:	68fb      	ldr	r3, [r7, #12]
 800bf2c:	4413      	add	r3, r2
 800bf2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf32:	461a      	mov	r2, r3
 800bf34:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800bf38:	6013      	str	r3, [r2, #0]
 800bf3a:	e008      	b.n	800bf4e <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 800bf3c:	693b      	ldr	r3, [r7, #16]
 800bf3e:	015a      	lsls	r2, r3, #5
 800bf40:	68fb      	ldr	r3, [r7, #12]
 800bf42:	4413      	add	r3, r2
 800bf44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf48:	461a      	mov	r2, r3
 800bf4a:	2300      	movs	r3, #0
 800bf4c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800bf4e:	693b      	ldr	r3, [r7, #16]
 800bf50:	015a      	lsls	r2, r3, #5
 800bf52:	68fb      	ldr	r3, [r7, #12]
 800bf54:	4413      	add	r3, r2
 800bf56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf5a:	461a      	mov	r2, r3
 800bf5c:	2300      	movs	r3, #0
 800bf5e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 800bf60:	693b      	ldr	r3, [r7, #16]
 800bf62:	015a      	lsls	r2, r3, #5
 800bf64:	68fb      	ldr	r3, [r7, #12]
 800bf66:	4413      	add	r3, r2
 800bf68:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800bf6c:	461a      	mov	r2, r3
 800bf6e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800bf72:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800bf74:	693b      	ldr	r3, [r7, #16]
 800bf76:	3301      	adds	r3, #1
 800bf78:	613b      	str	r3, [r7, #16]
 800bf7a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800bf7e:	461a      	mov	r2, r3
 800bf80:	693b      	ldr	r3, [r7, #16]
 800bf82:	4293      	cmp	r3, r2
 800bf84:	d3b5      	bcc.n	800bef2 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800bf86:	68fb      	ldr	r3, [r7, #12]
 800bf88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800bf8c:	691b      	ldr	r3, [r3, #16]
 800bf8e:	68fa      	ldr	r2, [r7, #12]
 800bf90:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800bf94:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800bf98:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	2200      	movs	r2, #0
 800bf9e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800bfa0:	687b      	ldr	r3, [r7, #4]
 800bfa2:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800bfa6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 800bfa8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800bfac:	2b00      	cmp	r3, #0
 800bfae:	d105      	bne.n	800bfbc <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	699b      	ldr	r3, [r3, #24]
 800bfb4:	f043 0210 	orr.w	r2, r3, #16
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800bfbc:	687b      	ldr	r3, [r7, #4]
 800bfbe:	699a      	ldr	r2, [r3, #24]
 800bfc0:	4b10      	ldr	r3, [pc, #64]	@ (800c004 <USB_DevInit+0x2c4>)
 800bfc2:	4313      	orrs	r3, r2
 800bfc4:	687a      	ldr	r2, [r7, #4]
 800bfc6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800bfc8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800bfcc:	2b00      	cmp	r3, #0
 800bfce:	d005      	beq.n	800bfdc <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800bfd0:	687b      	ldr	r3, [r7, #4]
 800bfd2:	699b      	ldr	r3, [r3, #24]
 800bfd4:	f043 0208 	orr.w	r2, r3, #8
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800bfdc:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800bfe0:	2b01      	cmp	r3, #1
 800bfe2:	d107      	bne.n	800bff4 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800bfe4:	687b      	ldr	r3, [r7, #4]
 800bfe6:	699b      	ldr	r3, [r3, #24]
 800bfe8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800bfec:	f043 0304 	orr.w	r3, r3, #4
 800bff0:	687a      	ldr	r2, [r7, #4]
 800bff2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 800bff4:	7dfb      	ldrb	r3, [r7, #23]
}
 800bff6:	4618      	mov	r0, r3
 800bff8:	3718      	adds	r7, #24
 800bffa:	46bd      	mov	sp, r7
 800bffc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800c000:	b004      	add	sp, #16
 800c002:	4770      	bx	lr
 800c004:	803c3800 	.word	0x803c3800

0800c008 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800c008:	b480      	push	{r7}
 800c00a:	b085      	sub	sp, #20
 800c00c:	af00      	add	r7, sp, #0
 800c00e:	6078      	str	r0, [r7, #4]
 800c010:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800c012:	2300      	movs	r3, #0
 800c014:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c016:	68fb      	ldr	r3, [r7, #12]
 800c018:	3301      	adds	r3, #1
 800c01a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c01c:	68fb      	ldr	r3, [r7, #12]
 800c01e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c022:	d901      	bls.n	800c028 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 800c024:	2303      	movs	r3, #3
 800c026:	e01b      	b.n	800c060 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c028:	687b      	ldr	r3, [r7, #4]
 800c02a:	691b      	ldr	r3, [r3, #16]
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	daf2      	bge.n	800c016 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 800c030:	2300      	movs	r3, #0
 800c032:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800c034:	683b      	ldr	r3, [r7, #0]
 800c036:	019b      	lsls	r3, r3, #6
 800c038:	f043 0220 	orr.w	r2, r3, #32
 800c03c:	687b      	ldr	r3, [r7, #4]
 800c03e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	3301      	adds	r3, #1
 800c044:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c046:	68fb      	ldr	r3, [r7, #12]
 800c048:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c04c:	d901      	bls.n	800c052 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800c04e:	2303      	movs	r3, #3
 800c050:	e006      	b.n	800c060 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	691b      	ldr	r3, [r3, #16]
 800c056:	f003 0320 	and.w	r3, r3, #32
 800c05a:	2b20      	cmp	r3, #32
 800c05c:	d0f0      	beq.n	800c040 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800c05e:	2300      	movs	r3, #0
}
 800c060:	4618      	mov	r0, r3
 800c062:	3714      	adds	r7, #20
 800c064:	46bd      	mov	sp, r7
 800c066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c06a:	4770      	bx	lr

0800c06c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800c06c:	b480      	push	{r7}
 800c06e:	b085      	sub	sp, #20
 800c070:	af00      	add	r7, sp, #0
 800c072:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800c074:	2300      	movs	r3, #0
 800c076:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800c078:	68fb      	ldr	r3, [r7, #12]
 800c07a:	3301      	adds	r3, #1
 800c07c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c07e:	68fb      	ldr	r3, [r7, #12]
 800c080:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c084:	d901      	bls.n	800c08a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800c086:	2303      	movs	r3, #3
 800c088:	e018      	b.n	800c0bc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800c08a:	687b      	ldr	r3, [r7, #4]
 800c08c:	691b      	ldr	r3, [r3, #16]
 800c08e:	2b00      	cmp	r3, #0
 800c090:	daf2      	bge.n	800c078 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800c092:	2300      	movs	r3, #0
 800c094:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	2210      	movs	r2, #16
 800c09a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800c09c:	68fb      	ldr	r3, [r7, #12]
 800c09e:	3301      	adds	r3, #1
 800c0a0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800c0a2:	68fb      	ldr	r3, [r7, #12]
 800c0a4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800c0a8:	d901      	bls.n	800c0ae <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800c0aa:	2303      	movs	r3, #3
 800c0ac:	e006      	b.n	800c0bc <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800c0ae:	687b      	ldr	r3, [r7, #4]
 800c0b0:	691b      	ldr	r3, [r3, #16]
 800c0b2:	f003 0310 	and.w	r3, r3, #16
 800c0b6:	2b10      	cmp	r3, #16
 800c0b8:	d0f0      	beq.n	800c09c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800c0ba:	2300      	movs	r3, #0
}
 800c0bc:	4618      	mov	r0, r3
 800c0be:	3714      	adds	r7, #20
 800c0c0:	46bd      	mov	sp, r7
 800c0c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0c6:	4770      	bx	lr

0800c0c8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800c0c8:	b480      	push	{r7}
 800c0ca:	b085      	sub	sp, #20
 800c0cc:	af00      	add	r7, sp, #0
 800c0ce:	6078      	str	r0, [r7, #4]
 800c0d0:	460b      	mov	r3, r1
 800c0d2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800c0d8:	68fb      	ldr	r3, [r7, #12]
 800c0da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c0de:	681a      	ldr	r2, [r3, #0]
 800c0e0:	78fb      	ldrb	r3, [r7, #3]
 800c0e2:	68f9      	ldr	r1, [r7, #12]
 800c0e4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c0e8:	4313      	orrs	r3, r2
 800c0ea:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800c0ec:	2300      	movs	r3, #0
}
 800c0ee:	4618      	mov	r0, r3
 800c0f0:	3714      	adds	r7, #20
 800c0f2:	46bd      	mov	sp, r7
 800c0f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c0f8:	4770      	bx	lr

0800c0fa <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 800c0fa:	b480      	push	{r7}
 800c0fc:	b087      	sub	sp, #28
 800c0fe:	af00      	add	r7, sp, #0
 800c100:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c102:	687b      	ldr	r3, [r7, #4]
 800c104:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800c106:	693b      	ldr	r3, [r7, #16]
 800c108:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c10c:	689b      	ldr	r3, [r3, #8]
 800c10e:	f003 0306 	and.w	r3, r3, #6
 800c112:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800c114:	68fb      	ldr	r3, [r7, #12]
 800c116:	2b00      	cmp	r3, #0
 800c118:	d102      	bne.n	800c120 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 800c11a:	2300      	movs	r3, #0
 800c11c:	75fb      	strb	r3, [r7, #23]
 800c11e:	e00a      	b.n	800c136 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 800c120:	68fb      	ldr	r3, [r7, #12]
 800c122:	2b02      	cmp	r3, #2
 800c124:	d002      	beq.n	800c12c <USB_GetDevSpeed+0x32>
 800c126:	68fb      	ldr	r3, [r7, #12]
 800c128:	2b06      	cmp	r3, #6
 800c12a:	d102      	bne.n	800c132 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 800c12c:	2302      	movs	r3, #2
 800c12e:	75fb      	strb	r3, [r7, #23]
 800c130:	e001      	b.n	800c136 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800c132:	230f      	movs	r3, #15
 800c134:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800c136:	7dfb      	ldrb	r3, [r7, #23]
}
 800c138:	4618      	mov	r0, r3
 800c13a:	371c      	adds	r7, #28
 800c13c:	46bd      	mov	sp, r7
 800c13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c142:	4770      	bx	lr

0800c144 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800c144:	b480      	push	{r7}
 800c146:	b085      	sub	sp, #20
 800c148:	af00      	add	r7, sp, #0
 800c14a:	6078      	str	r0, [r7, #4]
 800c14c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c14e:	687b      	ldr	r3, [r7, #4]
 800c150:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c152:	683b      	ldr	r3, [r7, #0]
 800c154:	781b      	ldrb	r3, [r3, #0]
 800c156:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800c158:	683b      	ldr	r3, [r7, #0]
 800c15a:	785b      	ldrb	r3, [r3, #1]
 800c15c:	2b01      	cmp	r3, #1
 800c15e:	d13a      	bne.n	800c1d6 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 800c160:	68fb      	ldr	r3, [r7, #12]
 800c162:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c166:	69da      	ldr	r2, [r3, #28]
 800c168:	683b      	ldr	r3, [r7, #0]
 800c16a:	781b      	ldrb	r3, [r3, #0]
 800c16c:	f003 030f 	and.w	r3, r3, #15
 800c170:	2101      	movs	r1, #1
 800c172:	fa01 f303 	lsl.w	r3, r1, r3
 800c176:	b29b      	uxth	r3, r3
 800c178:	68f9      	ldr	r1, [r7, #12]
 800c17a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c17e:	4313      	orrs	r3, r2
 800c180:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800c182:	68bb      	ldr	r3, [r7, #8]
 800c184:	015a      	lsls	r2, r3, #5
 800c186:	68fb      	ldr	r3, [r7, #12]
 800c188:	4413      	add	r3, r2
 800c18a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c18e:	681b      	ldr	r3, [r3, #0]
 800c190:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c194:	2b00      	cmp	r3, #0
 800c196:	d155      	bne.n	800c244 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c198:	68bb      	ldr	r3, [r7, #8]
 800c19a:	015a      	lsls	r2, r3, #5
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	4413      	add	r3, r2
 800c1a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c1a4:	681a      	ldr	r2, [r3, #0]
 800c1a6:	683b      	ldr	r3, [r7, #0]
 800c1a8:	689b      	ldr	r3, [r3, #8]
 800c1aa:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800c1ae:	683b      	ldr	r3, [r7, #0]
 800c1b0:	791b      	ldrb	r3, [r3, #4]
 800c1b2:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c1b4:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800c1b6:	68bb      	ldr	r3, [r7, #8]
 800c1b8:	059b      	lsls	r3, r3, #22
 800c1ba:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800c1bc:	4313      	orrs	r3, r2
 800c1be:	68ba      	ldr	r2, [r7, #8]
 800c1c0:	0151      	lsls	r1, r2, #5
 800c1c2:	68fa      	ldr	r2, [r7, #12]
 800c1c4:	440a      	add	r2, r1
 800c1c6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c1ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c1ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c1d2:	6013      	str	r3, [r2, #0]
 800c1d4:	e036      	b.n	800c244 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800c1d6:	68fb      	ldr	r3, [r7, #12]
 800c1d8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c1dc:	69da      	ldr	r2, [r3, #28]
 800c1de:	683b      	ldr	r3, [r7, #0]
 800c1e0:	781b      	ldrb	r3, [r3, #0]
 800c1e2:	f003 030f 	and.w	r3, r3, #15
 800c1e6:	2101      	movs	r1, #1
 800c1e8:	fa01 f303 	lsl.w	r3, r1, r3
 800c1ec:	041b      	lsls	r3, r3, #16
 800c1ee:	68f9      	ldr	r1, [r7, #12]
 800c1f0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c1f4:	4313      	orrs	r3, r2
 800c1f6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 800c1f8:	68bb      	ldr	r3, [r7, #8]
 800c1fa:	015a      	lsls	r2, r3, #5
 800c1fc:	68fb      	ldr	r3, [r7, #12]
 800c1fe:	4413      	add	r3, r2
 800c200:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c204:	681b      	ldr	r3, [r3, #0]
 800c206:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c20a:	2b00      	cmp	r3, #0
 800c20c:	d11a      	bne.n	800c244 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800c20e:	68bb      	ldr	r3, [r7, #8]
 800c210:	015a      	lsls	r2, r3, #5
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	4413      	add	r3, r2
 800c216:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c21a:	681a      	ldr	r2, [r3, #0]
 800c21c:	683b      	ldr	r3, [r7, #0]
 800c21e:	689b      	ldr	r3, [r3, #8]
 800c220:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800c224:	683b      	ldr	r3, [r7, #0]
 800c226:	791b      	ldrb	r3, [r3, #4]
 800c228:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 800c22a:	430b      	orrs	r3, r1
 800c22c:	4313      	orrs	r3, r2
 800c22e:	68ba      	ldr	r2, [r7, #8]
 800c230:	0151      	lsls	r1, r2, #5
 800c232:	68fa      	ldr	r2, [r7, #12]
 800c234:	440a      	add	r2, r1
 800c236:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c23a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c23e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800c242:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800c244:	2300      	movs	r3, #0
}
 800c246:	4618      	mov	r0, r3
 800c248:	3714      	adds	r7, #20
 800c24a:	46bd      	mov	sp, r7
 800c24c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c250:	4770      	bx	lr
	...

0800c254 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800c254:	b480      	push	{r7}
 800c256:	b085      	sub	sp, #20
 800c258:	af00      	add	r7, sp, #0
 800c25a:	6078      	str	r0, [r7, #4]
 800c25c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c25e:	687b      	ldr	r3, [r7, #4]
 800c260:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800c262:	683b      	ldr	r3, [r7, #0]
 800c264:	781b      	ldrb	r3, [r3, #0]
 800c266:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 800c268:	683b      	ldr	r3, [r7, #0]
 800c26a:	785b      	ldrb	r3, [r3, #1]
 800c26c:	2b01      	cmp	r3, #1
 800c26e:	d161      	bne.n	800c334 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c270:	68bb      	ldr	r3, [r7, #8]
 800c272:	015a      	lsls	r2, r3, #5
 800c274:	68fb      	ldr	r3, [r7, #12]
 800c276:	4413      	add	r3, r2
 800c278:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c27c:	681b      	ldr	r3, [r3, #0]
 800c27e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c282:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c286:	d11f      	bne.n	800c2c8 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 800c288:	68bb      	ldr	r3, [r7, #8]
 800c28a:	015a      	lsls	r2, r3, #5
 800c28c:	68fb      	ldr	r3, [r7, #12]
 800c28e:	4413      	add	r3, r2
 800c290:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c294:	681b      	ldr	r3, [r3, #0]
 800c296:	68ba      	ldr	r2, [r7, #8]
 800c298:	0151      	lsls	r1, r2, #5
 800c29a:	68fa      	ldr	r2, [r7, #12]
 800c29c:	440a      	add	r2, r1
 800c29e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c2a2:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c2a6:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 800c2a8:	68bb      	ldr	r3, [r7, #8]
 800c2aa:	015a      	lsls	r2, r3, #5
 800c2ac:	68fb      	ldr	r3, [r7, #12]
 800c2ae:	4413      	add	r3, r2
 800c2b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c2b4:	681b      	ldr	r3, [r3, #0]
 800c2b6:	68ba      	ldr	r2, [r7, #8]
 800c2b8:	0151      	lsls	r1, r2, #5
 800c2ba:	68fa      	ldr	r2, [r7, #12]
 800c2bc:	440a      	add	r2, r1
 800c2be:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c2c2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c2c6:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800c2c8:	68fb      	ldr	r3, [r7, #12]
 800c2ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c2ce:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c2d0:	683b      	ldr	r3, [r7, #0]
 800c2d2:	781b      	ldrb	r3, [r3, #0]
 800c2d4:	f003 030f 	and.w	r3, r3, #15
 800c2d8:	2101      	movs	r1, #1
 800c2da:	fa01 f303 	lsl.w	r3, r1, r3
 800c2de:	b29b      	uxth	r3, r3
 800c2e0:	43db      	mvns	r3, r3
 800c2e2:	68f9      	ldr	r1, [r7, #12]
 800c2e4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c2e8:	4013      	ands	r3, r2
 800c2ea:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800c2ec:	68fb      	ldr	r3, [r7, #12]
 800c2ee:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c2f2:	69da      	ldr	r2, [r3, #28]
 800c2f4:	683b      	ldr	r3, [r7, #0]
 800c2f6:	781b      	ldrb	r3, [r3, #0]
 800c2f8:	f003 030f 	and.w	r3, r3, #15
 800c2fc:	2101      	movs	r1, #1
 800c2fe:	fa01 f303 	lsl.w	r3, r1, r3
 800c302:	b29b      	uxth	r3, r3
 800c304:	43db      	mvns	r3, r3
 800c306:	68f9      	ldr	r1, [r7, #12]
 800c308:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c30c:	4013      	ands	r3, r2
 800c30e:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 800c310:	68bb      	ldr	r3, [r7, #8]
 800c312:	015a      	lsls	r2, r3, #5
 800c314:	68fb      	ldr	r3, [r7, #12]
 800c316:	4413      	add	r3, r2
 800c318:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c31c:	681a      	ldr	r2, [r3, #0]
 800c31e:	68bb      	ldr	r3, [r7, #8]
 800c320:	0159      	lsls	r1, r3, #5
 800c322:	68fb      	ldr	r3, [r7, #12]
 800c324:	440b      	add	r3, r1
 800c326:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c32a:	4619      	mov	r1, r3
 800c32c:	4b35      	ldr	r3, [pc, #212]	@ (800c404 <USB_DeactivateEndpoint+0x1b0>)
 800c32e:	4013      	ands	r3, r2
 800c330:	600b      	str	r3, [r1, #0]
 800c332:	e060      	b.n	800c3f6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c334:	68bb      	ldr	r3, [r7, #8]
 800c336:	015a      	lsls	r2, r3, #5
 800c338:	68fb      	ldr	r3, [r7, #12]
 800c33a:	4413      	add	r3, r2
 800c33c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c340:	681b      	ldr	r3, [r3, #0]
 800c342:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c346:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c34a:	d11f      	bne.n	800c38c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800c34c:	68bb      	ldr	r3, [r7, #8]
 800c34e:	015a      	lsls	r2, r3, #5
 800c350:	68fb      	ldr	r3, [r7, #12]
 800c352:	4413      	add	r3, r2
 800c354:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c358:	681b      	ldr	r3, [r3, #0]
 800c35a:	68ba      	ldr	r2, [r7, #8]
 800c35c:	0151      	lsls	r1, r2, #5
 800c35e:	68fa      	ldr	r2, [r7, #12]
 800c360:	440a      	add	r2, r1
 800c362:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c366:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c36a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800c36c:	68bb      	ldr	r3, [r7, #8]
 800c36e:	015a      	lsls	r2, r3, #5
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	4413      	add	r3, r2
 800c374:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c378:	681b      	ldr	r3, [r3, #0]
 800c37a:	68ba      	ldr	r2, [r7, #8]
 800c37c:	0151      	lsls	r1, r2, #5
 800c37e:	68fa      	ldr	r2, [r7, #12]
 800c380:	440a      	add	r2, r1
 800c382:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c386:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c38a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800c38c:	68fb      	ldr	r3, [r7, #12]
 800c38e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c392:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c394:	683b      	ldr	r3, [r7, #0]
 800c396:	781b      	ldrb	r3, [r3, #0]
 800c398:	f003 030f 	and.w	r3, r3, #15
 800c39c:	2101      	movs	r1, #1
 800c39e:	fa01 f303 	lsl.w	r3, r1, r3
 800c3a2:	041b      	lsls	r3, r3, #16
 800c3a4:	43db      	mvns	r3, r3
 800c3a6:	68f9      	ldr	r1, [r7, #12]
 800c3a8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c3ac:	4013      	ands	r3, r2
 800c3ae:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800c3b0:	68fb      	ldr	r3, [r7, #12]
 800c3b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c3b6:	69da      	ldr	r2, [r3, #28]
 800c3b8:	683b      	ldr	r3, [r7, #0]
 800c3ba:	781b      	ldrb	r3, [r3, #0]
 800c3bc:	f003 030f 	and.w	r3, r3, #15
 800c3c0:	2101      	movs	r1, #1
 800c3c2:	fa01 f303 	lsl.w	r3, r1, r3
 800c3c6:	041b      	lsls	r3, r3, #16
 800c3c8:	43db      	mvns	r3, r3
 800c3ca:	68f9      	ldr	r1, [r7, #12]
 800c3cc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c3d0:	4013      	ands	r3, r2
 800c3d2:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800c3d4:	68bb      	ldr	r3, [r7, #8]
 800c3d6:	015a      	lsls	r2, r3, #5
 800c3d8:	68fb      	ldr	r3, [r7, #12]
 800c3da:	4413      	add	r3, r2
 800c3dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c3e0:	681a      	ldr	r2, [r3, #0]
 800c3e2:	68bb      	ldr	r3, [r7, #8]
 800c3e4:	0159      	lsls	r1, r3, #5
 800c3e6:	68fb      	ldr	r3, [r7, #12]
 800c3e8:	440b      	add	r3, r1
 800c3ea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c3ee:	4619      	mov	r1, r3
 800c3f0:	4b05      	ldr	r3, [pc, #20]	@ (800c408 <USB_DeactivateEndpoint+0x1b4>)
 800c3f2:	4013      	ands	r3, r2
 800c3f4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800c3f6:	2300      	movs	r3, #0
}
 800c3f8:	4618      	mov	r0, r3
 800c3fa:	3714      	adds	r7, #20
 800c3fc:	46bd      	mov	sp, r7
 800c3fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c402:	4770      	bx	lr
 800c404:	ec337800 	.word	0xec337800
 800c408:	eff37800 	.word	0xeff37800

0800c40c <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 800c40c:	b580      	push	{r7, lr}
 800c40e:	b08a      	sub	sp, #40	@ 0x28
 800c410:	af02      	add	r7, sp, #8
 800c412:	60f8      	str	r0, [r7, #12]
 800c414:	60b9      	str	r1, [r7, #8]
 800c416:	4613      	mov	r3, r2
 800c418:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c41a:	68fb      	ldr	r3, [r7, #12]
 800c41c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800c41e:	68bb      	ldr	r3, [r7, #8]
 800c420:	781b      	ldrb	r3, [r3, #0]
 800c422:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c424:	68bb      	ldr	r3, [r7, #8]
 800c426:	785b      	ldrb	r3, [r3, #1]
 800c428:	2b01      	cmp	r3, #1
 800c42a:	f040 817f 	bne.w	800c72c <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800c42e:	68bb      	ldr	r3, [r7, #8]
 800c430:	691b      	ldr	r3, [r3, #16]
 800c432:	2b00      	cmp	r3, #0
 800c434:	d132      	bne.n	800c49c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c436:	69bb      	ldr	r3, [r7, #24]
 800c438:	015a      	lsls	r2, r3, #5
 800c43a:	69fb      	ldr	r3, [r7, #28]
 800c43c:	4413      	add	r3, r2
 800c43e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c442:	691b      	ldr	r3, [r3, #16]
 800c444:	69ba      	ldr	r2, [r7, #24]
 800c446:	0151      	lsls	r1, r2, #5
 800c448:	69fa      	ldr	r2, [r7, #28]
 800c44a:	440a      	add	r2, r1
 800c44c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c450:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800c454:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800c458:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c45a:	69bb      	ldr	r3, [r7, #24]
 800c45c:	015a      	lsls	r2, r3, #5
 800c45e:	69fb      	ldr	r3, [r7, #28]
 800c460:	4413      	add	r3, r2
 800c462:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c466:	691b      	ldr	r3, [r3, #16]
 800c468:	69ba      	ldr	r2, [r7, #24]
 800c46a:	0151      	lsls	r1, r2, #5
 800c46c:	69fa      	ldr	r2, [r7, #28]
 800c46e:	440a      	add	r2, r1
 800c470:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c474:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c478:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c47a:	69bb      	ldr	r3, [r7, #24]
 800c47c:	015a      	lsls	r2, r3, #5
 800c47e:	69fb      	ldr	r3, [r7, #28]
 800c480:	4413      	add	r3, r2
 800c482:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c486:	691b      	ldr	r3, [r3, #16]
 800c488:	69ba      	ldr	r2, [r7, #24]
 800c48a:	0151      	lsls	r1, r2, #5
 800c48c:	69fa      	ldr	r2, [r7, #28]
 800c48e:	440a      	add	r2, r1
 800c490:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c494:	0cdb      	lsrs	r3, r3, #19
 800c496:	04db      	lsls	r3, r3, #19
 800c498:	6113      	str	r3, [r2, #16]
 800c49a:	e097      	b.n	800c5cc <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800c49c:	69bb      	ldr	r3, [r7, #24]
 800c49e:	015a      	lsls	r2, r3, #5
 800c4a0:	69fb      	ldr	r3, [r7, #28]
 800c4a2:	4413      	add	r3, r2
 800c4a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c4a8:	691b      	ldr	r3, [r3, #16]
 800c4aa:	69ba      	ldr	r2, [r7, #24]
 800c4ac:	0151      	lsls	r1, r2, #5
 800c4ae:	69fa      	ldr	r2, [r7, #28]
 800c4b0:	440a      	add	r2, r1
 800c4b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c4b6:	0cdb      	lsrs	r3, r3, #19
 800c4b8:	04db      	lsls	r3, r3, #19
 800c4ba:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800c4bc:	69bb      	ldr	r3, [r7, #24]
 800c4be:	015a      	lsls	r2, r3, #5
 800c4c0:	69fb      	ldr	r3, [r7, #28]
 800c4c2:	4413      	add	r3, r2
 800c4c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c4c8:	691b      	ldr	r3, [r3, #16]
 800c4ca:	69ba      	ldr	r2, [r7, #24]
 800c4cc:	0151      	lsls	r1, r2, #5
 800c4ce:	69fa      	ldr	r2, [r7, #28]
 800c4d0:	440a      	add	r2, r1
 800c4d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c4d6:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800c4da:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800c4de:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800c4e0:	69bb      	ldr	r3, [r7, #24]
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	d11a      	bne.n	800c51c <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 800c4e6:	68bb      	ldr	r3, [r7, #8]
 800c4e8:	691a      	ldr	r2, [r3, #16]
 800c4ea:	68bb      	ldr	r3, [r7, #8]
 800c4ec:	689b      	ldr	r3, [r3, #8]
 800c4ee:	429a      	cmp	r2, r3
 800c4f0:	d903      	bls.n	800c4fa <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800c4f2:	68bb      	ldr	r3, [r7, #8]
 800c4f4:	689a      	ldr	r2, [r3, #8]
 800c4f6:	68bb      	ldr	r3, [r7, #8]
 800c4f8:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800c4fa:	69bb      	ldr	r3, [r7, #24]
 800c4fc:	015a      	lsls	r2, r3, #5
 800c4fe:	69fb      	ldr	r3, [r7, #28]
 800c500:	4413      	add	r3, r2
 800c502:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c506:	691b      	ldr	r3, [r3, #16]
 800c508:	69ba      	ldr	r2, [r7, #24]
 800c50a:	0151      	lsls	r1, r2, #5
 800c50c:	69fa      	ldr	r2, [r7, #28]
 800c50e:	440a      	add	r2, r1
 800c510:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c514:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c518:	6113      	str	r3, [r2, #16]
 800c51a:	e044      	b.n	800c5a6 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800c51c:	68bb      	ldr	r3, [r7, #8]
 800c51e:	691a      	ldr	r2, [r3, #16]
 800c520:	68bb      	ldr	r3, [r7, #8]
 800c522:	689b      	ldr	r3, [r3, #8]
 800c524:	4413      	add	r3, r2
 800c526:	1e5a      	subs	r2, r3, #1
 800c528:	68bb      	ldr	r3, [r7, #8]
 800c52a:	689b      	ldr	r3, [r3, #8]
 800c52c:	fbb2 f3f3 	udiv	r3, r2, r3
 800c530:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800c532:	69bb      	ldr	r3, [r7, #24]
 800c534:	015a      	lsls	r2, r3, #5
 800c536:	69fb      	ldr	r3, [r7, #28]
 800c538:	4413      	add	r3, r2
 800c53a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c53e:	691a      	ldr	r2, [r3, #16]
 800c540:	8afb      	ldrh	r3, [r7, #22]
 800c542:	04d9      	lsls	r1, r3, #19
 800c544:	4ba4      	ldr	r3, [pc, #656]	@ (800c7d8 <USB_EPStartXfer+0x3cc>)
 800c546:	400b      	ands	r3, r1
 800c548:	69b9      	ldr	r1, [r7, #24]
 800c54a:	0148      	lsls	r0, r1, #5
 800c54c:	69f9      	ldr	r1, [r7, #28]
 800c54e:	4401      	add	r1, r0
 800c550:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800c554:	4313      	orrs	r3, r2
 800c556:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 800c558:	68bb      	ldr	r3, [r7, #8]
 800c55a:	791b      	ldrb	r3, [r3, #4]
 800c55c:	2b01      	cmp	r3, #1
 800c55e:	d122      	bne.n	800c5a6 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800c560:	69bb      	ldr	r3, [r7, #24]
 800c562:	015a      	lsls	r2, r3, #5
 800c564:	69fb      	ldr	r3, [r7, #28]
 800c566:	4413      	add	r3, r2
 800c568:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c56c:	691b      	ldr	r3, [r3, #16]
 800c56e:	69ba      	ldr	r2, [r7, #24]
 800c570:	0151      	lsls	r1, r2, #5
 800c572:	69fa      	ldr	r2, [r7, #28]
 800c574:	440a      	add	r2, r1
 800c576:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c57a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800c57e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 800c580:	69bb      	ldr	r3, [r7, #24]
 800c582:	015a      	lsls	r2, r3, #5
 800c584:	69fb      	ldr	r3, [r7, #28]
 800c586:	4413      	add	r3, r2
 800c588:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c58c:	691a      	ldr	r2, [r3, #16]
 800c58e:	8afb      	ldrh	r3, [r7, #22]
 800c590:	075b      	lsls	r3, r3, #29
 800c592:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 800c596:	69b9      	ldr	r1, [r7, #24]
 800c598:	0148      	lsls	r0, r1, #5
 800c59a:	69f9      	ldr	r1, [r7, #28]
 800c59c:	4401      	add	r1, r0
 800c59e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800c5a2:	4313      	orrs	r3, r2
 800c5a4:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800c5a6:	69bb      	ldr	r3, [r7, #24]
 800c5a8:	015a      	lsls	r2, r3, #5
 800c5aa:	69fb      	ldr	r3, [r7, #28]
 800c5ac:	4413      	add	r3, r2
 800c5ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c5b2:	691a      	ldr	r2, [r3, #16]
 800c5b4:	68bb      	ldr	r3, [r7, #8]
 800c5b6:	691b      	ldr	r3, [r3, #16]
 800c5b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c5bc:	69b9      	ldr	r1, [r7, #24]
 800c5be:	0148      	lsls	r0, r1, #5
 800c5c0:	69f9      	ldr	r1, [r7, #28]
 800c5c2:	4401      	add	r1, r0
 800c5c4:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 800c5c8:	4313      	orrs	r3, r2
 800c5ca:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800c5cc:	79fb      	ldrb	r3, [r7, #7]
 800c5ce:	2b01      	cmp	r3, #1
 800c5d0:	d14b      	bne.n	800c66a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800c5d2:	68bb      	ldr	r3, [r7, #8]
 800c5d4:	69db      	ldr	r3, [r3, #28]
 800c5d6:	2b00      	cmp	r3, #0
 800c5d8:	d009      	beq.n	800c5ee <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800c5da:	69bb      	ldr	r3, [r7, #24]
 800c5dc:	015a      	lsls	r2, r3, #5
 800c5de:	69fb      	ldr	r3, [r7, #28]
 800c5e0:	4413      	add	r3, r2
 800c5e2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c5e6:	461a      	mov	r2, r3
 800c5e8:	68bb      	ldr	r3, [r7, #8]
 800c5ea:	69db      	ldr	r3, [r3, #28]
 800c5ec:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800c5ee:	68bb      	ldr	r3, [r7, #8]
 800c5f0:	791b      	ldrb	r3, [r3, #4]
 800c5f2:	2b01      	cmp	r3, #1
 800c5f4:	d128      	bne.n	800c648 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c5f6:	69fb      	ldr	r3, [r7, #28]
 800c5f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c5fc:	689b      	ldr	r3, [r3, #8]
 800c5fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c602:	2b00      	cmp	r3, #0
 800c604:	d110      	bne.n	800c628 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800c606:	69bb      	ldr	r3, [r7, #24]
 800c608:	015a      	lsls	r2, r3, #5
 800c60a:	69fb      	ldr	r3, [r7, #28]
 800c60c:	4413      	add	r3, r2
 800c60e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c612:	681b      	ldr	r3, [r3, #0]
 800c614:	69ba      	ldr	r2, [r7, #24]
 800c616:	0151      	lsls	r1, r2, #5
 800c618:	69fa      	ldr	r2, [r7, #28]
 800c61a:	440a      	add	r2, r1
 800c61c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c620:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800c624:	6013      	str	r3, [r2, #0]
 800c626:	e00f      	b.n	800c648 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c628:	69bb      	ldr	r3, [r7, #24]
 800c62a:	015a      	lsls	r2, r3, #5
 800c62c:	69fb      	ldr	r3, [r7, #28]
 800c62e:	4413      	add	r3, r2
 800c630:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c634:	681b      	ldr	r3, [r3, #0]
 800c636:	69ba      	ldr	r2, [r7, #24]
 800c638:	0151      	lsls	r1, r2, #5
 800c63a:	69fa      	ldr	r2, [r7, #28]
 800c63c:	440a      	add	r2, r1
 800c63e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c642:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c646:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c648:	69bb      	ldr	r3, [r7, #24]
 800c64a:	015a      	lsls	r2, r3, #5
 800c64c:	69fb      	ldr	r3, [r7, #28]
 800c64e:	4413      	add	r3, r2
 800c650:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c654:	681b      	ldr	r3, [r3, #0]
 800c656:	69ba      	ldr	r2, [r7, #24]
 800c658:	0151      	lsls	r1, r2, #5
 800c65a:	69fa      	ldr	r2, [r7, #28]
 800c65c:	440a      	add	r2, r1
 800c65e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c662:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800c666:	6013      	str	r3, [r2, #0]
 800c668:	e166      	b.n	800c938 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800c66a:	69bb      	ldr	r3, [r7, #24]
 800c66c:	015a      	lsls	r2, r3, #5
 800c66e:	69fb      	ldr	r3, [r7, #28]
 800c670:	4413      	add	r3, r2
 800c672:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c676:	681b      	ldr	r3, [r3, #0]
 800c678:	69ba      	ldr	r2, [r7, #24]
 800c67a:	0151      	lsls	r1, r2, #5
 800c67c:	69fa      	ldr	r2, [r7, #28]
 800c67e:	440a      	add	r2, r1
 800c680:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c684:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800c688:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800c68a:	68bb      	ldr	r3, [r7, #8]
 800c68c:	791b      	ldrb	r3, [r3, #4]
 800c68e:	2b01      	cmp	r3, #1
 800c690:	d015      	beq.n	800c6be <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 800c692:	68bb      	ldr	r3, [r7, #8]
 800c694:	691b      	ldr	r3, [r3, #16]
 800c696:	2b00      	cmp	r3, #0
 800c698:	f000 814e 	beq.w	800c938 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800c69c:	69fb      	ldr	r3, [r7, #28]
 800c69e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c6a2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c6a4:	68bb      	ldr	r3, [r7, #8]
 800c6a6:	781b      	ldrb	r3, [r3, #0]
 800c6a8:	f003 030f 	and.w	r3, r3, #15
 800c6ac:	2101      	movs	r1, #1
 800c6ae:	fa01 f303 	lsl.w	r3, r1, r3
 800c6b2:	69f9      	ldr	r1, [r7, #28]
 800c6b4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800c6b8:	4313      	orrs	r3, r2
 800c6ba:	634b      	str	r3, [r1, #52]	@ 0x34
 800c6bc:	e13c      	b.n	800c938 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c6be:	69fb      	ldr	r3, [r7, #28]
 800c6c0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c6c4:	689b      	ldr	r3, [r3, #8]
 800c6c6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c6ca:	2b00      	cmp	r3, #0
 800c6cc:	d110      	bne.n	800c6f0 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800c6ce:	69bb      	ldr	r3, [r7, #24]
 800c6d0:	015a      	lsls	r2, r3, #5
 800c6d2:	69fb      	ldr	r3, [r7, #28]
 800c6d4:	4413      	add	r3, r2
 800c6d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c6da:	681b      	ldr	r3, [r3, #0]
 800c6dc:	69ba      	ldr	r2, [r7, #24]
 800c6de:	0151      	lsls	r1, r2, #5
 800c6e0:	69fa      	ldr	r2, [r7, #28]
 800c6e2:	440a      	add	r2, r1
 800c6e4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c6e8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800c6ec:	6013      	str	r3, [r2, #0]
 800c6ee:	e00f      	b.n	800c710 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800c6f0:	69bb      	ldr	r3, [r7, #24]
 800c6f2:	015a      	lsls	r2, r3, #5
 800c6f4:	69fb      	ldr	r3, [r7, #28]
 800c6f6:	4413      	add	r3, r2
 800c6f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c6fc:	681b      	ldr	r3, [r3, #0]
 800c6fe:	69ba      	ldr	r2, [r7, #24]
 800c700:	0151      	lsls	r1, r2, #5
 800c702:	69fa      	ldr	r2, [r7, #28]
 800c704:	440a      	add	r2, r1
 800c706:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c70a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c70e:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800c710:	68bb      	ldr	r3, [r7, #8]
 800c712:	68d9      	ldr	r1, [r3, #12]
 800c714:	68bb      	ldr	r3, [r7, #8]
 800c716:	781a      	ldrb	r2, [r3, #0]
 800c718:	68bb      	ldr	r3, [r7, #8]
 800c71a:	691b      	ldr	r3, [r3, #16]
 800c71c:	b298      	uxth	r0, r3
 800c71e:	79fb      	ldrb	r3, [r7, #7]
 800c720:	9300      	str	r3, [sp, #0]
 800c722:	4603      	mov	r3, r0
 800c724:	68f8      	ldr	r0, [r7, #12]
 800c726:	f000 f9b9 	bl	800ca9c <USB_WritePacket>
 800c72a:	e105      	b.n	800c938 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800c72c:	69bb      	ldr	r3, [r7, #24]
 800c72e:	015a      	lsls	r2, r3, #5
 800c730:	69fb      	ldr	r3, [r7, #28]
 800c732:	4413      	add	r3, r2
 800c734:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c738:	691b      	ldr	r3, [r3, #16]
 800c73a:	69ba      	ldr	r2, [r7, #24]
 800c73c:	0151      	lsls	r1, r2, #5
 800c73e:	69fa      	ldr	r2, [r7, #28]
 800c740:	440a      	add	r2, r1
 800c742:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c746:	0cdb      	lsrs	r3, r3, #19
 800c748:	04db      	lsls	r3, r3, #19
 800c74a:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800c74c:	69bb      	ldr	r3, [r7, #24]
 800c74e:	015a      	lsls	r2, r3, #5
 800c750:	69fb      	ldr	r3, [r7, #28]
 800c752:	4413      	add	r3, r2
 800c754:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c758:	691b      	ldr	r3, [r3, #16]
 800c75a:	69ba      	ldr	r2, [r7, #24]
 800c75c:	0151      	lsls	r1, r2, #5
 800c75e:	69fa      	ldr	r2, [r7, #28]
 800c760:	440a      	add	r2, r1
 800c762:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c766:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800c76a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800c76e:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 800c770:	69bb      	ldr	r3, [r7, #24]
 800c772:	2b00      	cmp	r3, #0
 800c774:	d132      	bne.n	800c7dc <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 800c776:	68bb      	ldr	r3, [r7, #8]
 800c778:	691b      	ldr	r3, [r3, #16]
 800c77a:	2b00      	cmp	r3, #0
 800c77c:	d003      	beq.n	800c786 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800c77e:	68bb      	ldr	r3, [r7, #8]
 800c780:	689a      	ldr	r2, [r3, #8]
 800c782:	68bb      	ldr	r3, [r7, #8]
 800c784:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 800c786:	68bb      	ldr	r3, [r7, #8]
 800c788:	689a      	ldr	r2, [r3, #8]
 800c78a:	68bb      	ldr	r3, [r7, #8]
 800c78c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800c78e:	69bb      	ldr	r3, [r7, #24]
 800c790:	015a      	lsls	r2, r3, #5
 800c792:	69fb      	ldr	r3, [r7, #28]
 800c794:	4413      	add	r3, r2
 800c796:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c79a:	691a      	ldr	r2, [r3, #16]
 800c79c:	68bb      	ldr	r3, [r7, #8]
 800c79e:	6a1b      	ldr	r3, [r3, #32]
 800c7a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c7a4:	69b9      	ldr	r1, [r7, #24]
 800c7a6:	0148      	lsls	r0, r1, #5
 800c7a8:	69f9      	ldr	r1, [r7, #28]
 800c7aa:	4401      	add	r1, r0
 800c7ac:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800c7b0:	4313      	orrs	r3, r2
 800c7b2:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c7b4:	69bb      	ldr	r3, [r7, #24]
 800c7b6:	015a      	lsls	r2, r3, #5
 800c7b8:	69fb      	ldr	r3, [r7, #28]
 800c7ba:	4413      	add	r3, r2
 800c7bc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c7c0:	691b      	ldr	r3, [r3, #16]
 800c7c2:	69ba      	ldr	r2, [r7, #24]
 800c7c4:	0151      	lsls	r1, r2, #5
 800c7c6:	69fa      	ldr	r2, [r7, #28]
 800c7c8:	440a      	add	r2, r1
 800c7ca:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c7ce:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c7d2:	6113      	str	r3, [r2, #16]
 800c7d4:	e062      	b.n	800c89c <USB_EPStartXfer+0x490>
 800c7d6:	bf00      	nop
 800c7d8:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800c7dc:	68bb      	ldr	r3, [r7, #8]
 800c7de:	691b      	ldr	r3, [r3, #16]
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	d123      	bne.n	800c82c <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800c7e4:	69bb      	ldr	r3, [r7, #24]
 800c7e6:	015a      	lsls	r2, r3, #5
 800c7e8:	69fb      	ldr	r3, [r7, #28]
 800c7ea:	4413      	add	r3, r2
 800c7ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c7f0:	691a      	ldr	r2, [r3, #16]
 800c7f2:	68bb      	ldr	r3, [r7, #8]
 800c7f4:	689b      	ldr	r3, [r3, #8]
 800c7f6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c7fa:	69b9      	ldr	r1, [r7, #24]
 800c7fc:	0148      	lsls	r0, r1, #5
 800c7fe:	69f9      	ldr	r1, [r7, #28]
 800c800:	4401      	add	r1, r0
 800c802:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800c806:	4313      	orrs	r3, r2
 800c808:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800c80a:	69bb      	ldr	r3, [r7, #24]
 800c80c:	015a      	lsls	r2, r3, #5
 800c80e:	69fb      	ldr	r3, [r7, #28]
 800c810:	4413      	add	r3, r2
 800c812:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c816:	691b      	ldr	r3, [r3, #16]
 800c818:	69ba      	ldr	r2, [r7, #24]
 800c81a:	0151      	lsls	r1, r2, #5
 800c81c:	69fa      	ldr	r2, [r7, #28]
 800c81e:	440a      	add	r2, r1
 800c820:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c824:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800c828:	6113      	str	r3, [r2, #16]
 800c82a:	e037      	b.n	800c89c <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800c82c:	68bb      	ldr	r3, [r7, #8]
 800c82e:	691a      	ldr	r2, [r3, #16]
 800c830:	68bb      	ldr	r3, [r7, #8]
 800c832:	689b      	ldr	r3, [r3, #8]
 800c834:	4413      	add	r3, r2
 800c836:	1e5a      	subs	r2, r3, #1
 800c838:	68bb      	ldr	r3, [r7, #8]
 800c83a:	689b      	ldr	r3, [r3, #8]
 800c83c:	fbb2 f3f3 	udiv	r3, r2, r3
 800c840:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800c842:	68bb      	ldr	r3, [r7, #8]
 800c844:	689b      	ldr	r3, [r3, #8]
 800c846:	8afa      	ldrh	r2, [r7, #22]
 800c848:	fb03 f202 	mul.w	r2, r3, r2
 800c84c:	68bb      	ldr	r3, [r7, #8]
 800c84e:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800c850:	69bb      	ldr	r3, [r7, #24]
 800c852:	015a      	lsls	r2, r3, #5
 800c854:	69fb      	ldr	r3, [r7, #28]
 800c856:	4413      	add	r3, r2
 800c858:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c85c:	691a      	ldr	r2, [r3, #16]
 800c85e:	8afb      	ldrh	r3, [r7, #22]
 800c860:	04d9      	lsls	r1, r3, #19
 800c862:	4b38      	ldr	r3, [pc, #224]	@ (800c944 <USB_EPStartXfer+0x538>)
 800c864:	400b      	ands	r3, r1
 800c866:	69b9      	ldr	r1, [r7, #24]
 800c868:	0148      	lsls	r0, r1, #5
 800c86a:	69f9      	ldr	r1, [r7, #28]
 800c86c:	4401      	add	r1, r0
 800c86e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800c872:	4313      	orrs	r3, r2
 800c874:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 800c876:	69bb      	ldr	r3, [r7, #24]
 800c878:	015a      	lsls	r2, r3, #5
 800c87a:	69fb      	ldr	r3, [r7, #28]
 800c87c:	4413      	add	r3, r2
 800c87e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c882:	691a      	ldr	r2, [r3, #16]
 800c884:	68bb      	ldr	r3, [r7, #8]
 800c886:	6a1b      	ldr	r3, [r3, #32]
 800c888:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800c88c:	69b9      	ldr	r1, [r7, #24]
 800c88e:	0148      	lsls	r0, r1, #5
 800c890:	69f9      	ldr	r1, [r7, #28]
 800c892:	4401      	add	r1, r0
 800c894:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 800c898:	4313      	orrs	r3, r2
 800c89a:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800c89c:	79fb      	ldrb	r3, [r7, #7]
 800c89e:	2b01      	cmp	r3, #1
 800c8a0:	d10d      	bne.n	800c8be <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 800c8a2:	68bb      	ldr	r3, [r7, #8]
 800c8a4:	68db      	ldr	r3, [r3, #12]
 800c8a6:	2b00      	cmp	r3, #0
 800c8a8:	d009      	beq.n	800c8be <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800c8aa:	68bb      	ldr	r3, [r7, #8]
 800c8ac:	68d9      	ldr	r1, [r3, #12]
 800c8ae:	69bb      	ldr	r3, [r7, #24]
 800c8b0:	015a      	lsls	r2, r3, #5
 800c8b2:	69fb      	ldr	r3, [r7, #28]
 800c8b4:	4413      	add	r3, r2
 800c8b6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c8ba:	460a      	mov	r2, r1
 800c8bc:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800c8be:	68bb      	ldr	r3, [r7, #8]
 800c8c0:	791b      	ldrb	r3, [r3, #4]
 800c8c2:	2b01      	cmp	r3, #1
 800c8c4:	d128      	bne.n	800c918 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800c8c6:	69fb      	ldr	r3, [r7, #28]
 800c8c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800c8cc:	689b      	ldr	r3, [r3, #8]
 800c8ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800c8d2:	2b00      	cmp	r3, #0
 800c8d4:	d110      	bne.n	800c8f8 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800c8d6:	69bb      	ldr	r3, [r7, #24]
 800c8d8:	015a      	lsls	r2, r3, #5
 800c8da:	69fb      	ldr	r3, [r7, #28]
 800c8dc:	4413      	add	r3, r2
 800c8de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c8e2:	681b      	ldr	r3, [r3, #0]
 800c8e4:	69ba      	ldr	r2, [r7, #24]
 800c8e6:	0151      	lsls	r1, r2, #5
 800c8e8:	69fa      	ldr	r2, [r7, #28]
 800c8ea:	440a      	add	r2, r1
 800c8ec:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c8f0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800c8f4:	6013      	str	r3, [r2, #0]
 800c8f6:	e00f      	b.n	800c918 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 800c8f8:	69bb      	ldr	r3, [r7, #24]
 800c8fa:	015a      	lsls	r2, r3, #5
 800c8fc:	69fb      	ldr	r3, [r7, #28]
 800c8fe:	4413      	add	r3, r2
 800c900:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c904:	681b      	ldr	r3, [r3, #0]
 800c906:	69ba      	ldr	r2, [r7, #24]
 800c908:	0151      	lsls	r1, r2, #5
 800c90a:	69fa      	ldr	r2, [r7, #28]
 800c90c:	440a      	add	r2, r1
 800c90e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c912:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c916:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 800c918:	69bb      	ldr	r3, [r7, #24]
 800c91a:	015a      	lsls	r2, r3, #5
 800c91c:	69fb      	ldr	r3, [r7, #28]
 800c91e:	4413      	add	r3, r2
 800c920:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800c924:	681b      	ldr	r3, [r3, #0]
 800c926:	69ba      	ldr	r2, [r7, #24]
 800c928:	0151      	lsls	r1, r2, #5
 800c92a:	69fa      	ldr	r2, [r7, #28]
 800c92c:	440a      	add	r2, r1
 800c92e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800c932:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 800c936:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800c938:	2300      	movs	r3, #0
}
 800c93a:	4618      	mov	r0, r3
 800c93c:	3720      	adds	r7, #32
 800c93e:	46bd      	mov	sp, r7
 800c940:	bd80      	pop	{r7, pc}
 800c942:	bf00      	nop
 800c944:	1ff80000 	.word	0x1ff80000

0800c948 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800c948:	b480      	push	{r7}
 800c94a:	b087      	sub	sp, #28
 800c94c:	af00      	add	r7, sp, #0
 800c94e:	6078      	str	r0, [r7, #4]
 800c950:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800c952:	2300      	movs	r3, #0
 800c954:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800c956:	2300      	movs	r3, #0
 800c958:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800c95a:	687b      	ldr	r3, [r7, #4]
 800c95c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 800c95e:	683b      	ldr	r3, [r7, #0]
 800c960:	785b      	ldrb	r3, [r3, #1]
 800c962:	2b01      	cmp	r3, #1
 800c964:	d14a      	bne.n	800c9fc <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800c966:	683b      	ldr	r3, [r7, #0]
 800c968:	781b      	ldrb	r3, [r3, #0]
 800c96a:	015a      	lsls	r2, r3, #5
 800c96c:	693b      	ldr	r3, [r7, #16]
 800c96e:	4413      	add	r3, r2
 800c970:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c974:	681b      	ldr	r3, [r3, #0]
 800c976:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c97a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c97e:	f040 8086 	bne.w	800ca8e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 800c982:	683b      	ldr	r3, [r7, #0]
 800c984:	781b      	ldrb	r3, [r3, #0]
 800c986:	015a      	lsls	r2, r3, #5
 800c988:	693b      	ldr	r3, [r7, #16]
 800c98a:	4413      	add	r3, r2
 800c98c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c990:	681b      	ldr	r3, [r3, #0]
 800c992:	683a      	ldr	r2, [r7, #0]
 800c994:	7812      	ldrb	r2, [r2, #0]
 800c996:	0151      	lsls	r1, r2, #5
 800c998:	693a      	ldr	r2, [r7, #16]
 800c99a:	440a      	add	r2, r1
 800c99c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c9a0:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800c9a4:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800c9a6:	683b      	ldr	r3, [r7, #0]
 800c9a8:	781b      	ldrb	r3, [r3, #0]
 800c9aa:	015a      	lsls	r2, r3, #5
 800c9ac:	693b      	ldr	r3, [r7, #16]
 800c9ae:	4413      	add	r3, r2
 800c9b0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c9b4:	681b      	ldr	r3, [r3, #0]
 800c9b6:	683a      	ldr	r2, [r7, #0]
 800c9b8:	7812      	ldrb	r2, [r2, #0]
 800c9ba:	0151      	lsls	r1, r2, #5
 800c9bc:	693a      	ldr	r2, [r7, #16]
 800c9be:	440a      	add	r2, r1
 800c9c0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800c9c4:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800c9c8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800c9ca:	68fb      	ldr	r3, [r7, #12]
 800c9cc:	3301      	adds	r3, #1
 800c9ce:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800c9d0:	68fb      	ldr	r3, [r7, #12]
 800c9d2:	f242 7210 	movw	r2, #10000	@ 0x2710
 800c9d6:	4293      	cmp	r3, r2
 800c9d8:	d902      	bls.n	800c9e0 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800c9da:	2301      	movs	r3, #1
 800c9dc:	75fb      	strb	r3, [r7, #23]
          break;
 800c9de:	e056      	b.n	800ca8e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800c9e0:	683b      	ldr	r3, [r7, #0]
 800c9e2:	781b      	ldrb	r3, [r3, #0]
 800c9e4:	015a      	lsls	r2, r3, #5
 800c9e6:	693b      	ldr	r3, [r7, #16]
 800c9e8:	4413      	add	r3, r2
 800c9ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800c9f4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800c9f8:	d0e7      	beq.n	800c9ca <USB_EPStopXfer+0x82>
 800c9fa:	e048      	b.n	800ca8e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800c9fc:	683b      	ldr	r3, [r7, #0]
 800c9fe:	781b      	ldrb	r3, [r3, #0]
 800ca00:	015a      	lsls	r2, r3, #5
 800ca02:	693b      	ldr	r3, [r7, #16]
 800ca04:	4413      	add	r3, r2
 800ca06:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ca0a:	681b      	ldr	r3, [r3, #0]
 800ca0c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ca10:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ca14:	d13b      	bne.n	800ca8e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 800ca16:	683b      	ldr	r3, [r7, #0]
 800ca18:	781b      	ldrb	r3, [r3, #0]
 800ca1a:	015a      	lsls	r2, r3, #5
 800ca1c:	693b      	ldr	r3, [r7, #16]
 800ca1e:	4413      	add	r3, r2
 800ca20:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ca24:	681b      	ldr	r3, [r3, #0]
 800ca26:	683a      	ldr	r2, [r7, #0]
 800ca28:	7812      	ldrb	r2, [r2, #0]
 800ca2a:	0151      	lsls	r1, r2, #5
 800ca2c:	693a      	ldr	r2, [r7, #16]
 800ca2e:	440a      	add	r2, r1
 800ca30:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ca34:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800ca38:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800ca3a:	683b      	ldr	r3, [r7, #0]
 800ca3c:	781b      	ldrb	r3, [r3, #0]
 800ca3e:	015a      	lsls	r2, r3, #5
 800ca40:	693b      	ldr	r3, [r7, #16]
 800ca42:	4413      	add	r3, r2
 800ca44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ca48:	681b      	ldr	r3, [r3, #0]
 800ca4a:	683a      	ldr	r2, [r7, #0]
 800ca4c:	7812      	ldrb	r2, [r2, #0]
 800ca4e:	0151      	lsls	r1, r2, #5
 800ca50:	693a      	ldr	r2, [r7, #16]
 800ca52:	440a      	add	r2, r1
 800ca54:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800ca58:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800ca5c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800ca5e:	68fb      	ldr	r3, [r7, #12]
 800ca60:	3301      	adds	r3, #1
 800ca62:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800ca64:	68fb      	ldr	r3, [r7, #12]
 800ca66:	f242 7210 	movw	r2, #10000	@ 0x2710
 800ca6a:	4293      	cmp	r3, r2
 800ca6c:	d902      	bls.n	800ca74 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800ca6e:	2301      	movs	r3, #1
 800ca70:	75fb      	strb	r3, [r7, #23]
          break;
 800ca72:	e00c      	b.n	800ca8e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800ca74:	683b      	ldr	r3, [r7, #0]
 800ca76:	781b      	ldrb	r3, [r3, #0]
 800ca78:	015a      	lsls	r2, r3, #5
 800ca7a:	693b      	ldr	r3, [r7, #16]
 800ca7c:	4413      	add	r3, r2
 800ca7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ca82:	681b      	ldr	r3, [r3, #0]
 800ca84:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800ca88:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800ca8c:	d0e7      	beq.n	800ca5e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800ca8e:	7dfb      	ldrb	r3, [r7, #23]
}
 800ca90:	4618      	mov	r0, r3
 800ca92:	371c      	adds	r7, #28
 800ca94:	46bd      	mov	sp, r7
 800ca96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca9a:	4770      	bx	lr

0800ca9c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800ca9c:	b480      	push	{r7}
 800ca9e:	b089      	sub	sp, #36	@ 0x24
 800caa0:	af00      	add	r7, sp, #0
 800caa2:	60f8      	str	r0, [r7, #12]
 800caa4:	60b9      	str	r1, [r7, #8]
 800caa6:	4611      	mov	r1, r2
 800caa8:	461a      	mov	r2, r3
 800caaa:	460b      	mov	r3, r1
 800caac:	71fb      	strb	r3, [r7, #7]
 800caae:	4613      	mov	r3, r2
 800cab0:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cab2:	68fb      	ldr	r3, [r7, #12]
 800cab4:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800cab6:	68bb      	ldr	r3, [r7, #8]
 800cab8:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800caba:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800cabe:	2b00      	cmp	r3, #0
 800cac0:	d123      	bne.n	800cb0a <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800cac2:	88bb      	ldrh	r3, [r7, #4]
 800cac4:	3303      	adds	r3, #3
 800cac6:	089b      	lsrs	r3, r3, #2
 800cac8:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800caca:	2300      	movs	r3, #0
 800cacc:	61bb      	str	r3, [r7, #24]
 800cace:	e018      	b.n	800cb02 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800cad0:	79fb      	ldrb	r3, [r7, #7]
 800cad2:	031a      	lsls	r2, r3, #12
 800cad4:	697b      	ldr	r3, [r7, #20]
 800cad6:	4413      	add	r3, r2
 800cad8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800cadc:	461a      	mov	r2, r3
 800cade:	69fb      	ldr	r3, [r7, #28]
 800cae0:	681b      	ldr	r3, [r3, #0]
 800cae2:	6013      	str	r3, [r2, #0]
      pSrc++;
 800cae4:	69fb      	ldr	r3, [r7, #28]
 800cae6:	3301      	adds	r3, #1
 800cae8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800caea:	69fb      	ldr	r3, [r7, #28]
 800caec:	3301      	adds	r3, #1
 800caee:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800caf0:	69fb      	ldr	r3, [r7, #28]
 800caf2:	3301      	adds	r3, #1
 800caf4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800caf6:	69fb      	ldr	r3, [r7, #28]
 800caf8:	3301      	adds	r3, #1
 800cafa:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800cafc:	69bb      	ldr	r3, [r7, #24]
 800cafe:	3301      	adds	r3, #1
 800cb00:	61bb      	str	r3, [r7, #24]
 800cb02:	69ba      	ldr	r2, [r7, #24]
 800cb04:	693b      	ldr	r3, [r7, #16]
 800cb06:	429a      	cmp	r2, r3
 800cb08:	d3e2      	bcc.n	800cad0 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800cb0a:	2300      	movs	r3, #0
}
 800cb0c:	4618      	mov	r0, r3
 800cb0e:	3724      	adds	r7, #36	@ 0x24
 800cb10:	46bd      	mov	sp, r7
 800cb12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb16:	4770      	bx	lr

0800cb18 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800cb18:	b480      	push	{r7}
 800cb1a:	b08b      	sub	sp, #44	@ 0x2c
 800cb1c:	af00      	add	r7, sp, #0
 800cb1e:	60f8      	str	r0, [r7, #12]
 800cb20:	60b9      	str	r1, [r7, #8]
 800cb22:	4613      	mov	r3, r2
 800cb24:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cb26:	68fb      	ldr	r3, [r7, #12]
 800cb28:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800cb2a:	68bb      	ldr	r3, [r7, #8]
 800cb2c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800cb2e:	88fb      	ldrh	r3, [r7, #6]
 800cb30:	089b      	lsrs	r3, r3, #2
 800cb32:	b29b      	uxth	r3, r3
 800cb34:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800cb36:	88fb      	ldrh	r3, [r7, #6]
 800cb38:	f003 0303 	and.w	r3, r3, #3
 800cb3c:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800cb3e:	2300      	movs	r3, #0
 800cb40:	623b      	str	r3, [r7, #32]
 800cb42:	e014      	b.n	800cb6e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800cb44:	69bb      	ldr	r3, [r7, #24]
 800cb46:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800cb4a:	681a      	ldr	r2, [r3, #0]
 800cb4c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb4e:	601a      	str	r2, [r3, #0]
    pDest++;
 800cb50:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb52:	3301      	adds	r3, #1
 800cb54:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800cb56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb58:	3301      	adds	r3, #1
 800cb5a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800cb5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb5e:	3301      	adds	r3, #1
 800cb60:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800cb62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb64:	3301      	adds	r3, #1
 800cb66:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800cb68:	6a3b      	ldr	r3, [r7, #32]
 800cb6a:	3301      	adds	r3, #1
 800cb6c:	623b      	str	r3, [r7, #32]
 800cb6e:	6a3a      	ldr	r2, [r7, #32]
 800cb70:	697b      	ldr	r3, [r7, #20]
 800cb72:	429a      	cmp	r2, r3
 800cb74:	d3e6      	bcc.n	800cb44 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800cb76:	8bfb      	ldrh	r3, [r7, #30]
 800cb78:	2b00      	cmp	r3, #0
 800cb7a:	d01e      	beq.n	800cbba <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800cb7c:	2300      	movs	r3, #0
 800cb7e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800cb80:	69bb      	ldr	r3, [r7, #24]
 800cb82:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800cb86:	461a      	mov	r2, r3
 800cb88:	f107 0310 	add.w	r3, r7, #16
 800cb8c:	6812      	ldr	r2, [r2, #0]
 800cb8e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800cb90:	693a      	ldr	r2, [r7, #16]
 800cb92:	6a3b      	ldr	r3, [r7, #32]
 800cb94:	b2db      	uxtb	r3, r3
 800cb96:	00db      	lsls	r3, r3, #3
 800cb98:	fa22 f303 	lsr.w	r3, r2, r3
 800cb9c:	b2da      	uxtb	r2, r3
 800cb9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cba0:	701a      	strb	r2, [r3, #0]
      i++;
 800cba2:	6a3b      	ldr	r3, [r7, #32]
 800cba4:	3301      	adds	r3, #1
 800cba6:	623b      	str	r3, [r7, #32]
      pDest++;
 800cba8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cbaa:	3301      	adds	r3, #1
 800cbac:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800cbae:	8bfb      	ldrh	r3, [r7, #30]
 800cbb0:	3b01      	subs	r3, #1
 800cbb2:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800cbb4:	8bfb      	ldrh	r3, [r7, #30]
 800cbb6:	2b00      	cmp	r3, #0
 800cbb8:	d1ea      	bne.n	800cb90 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800cbba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800cbbc:	4618      	mov	r0, r3
 800cbbe:	372c      	adds	r7, #44	@ 0x2c
 800cbc0:	46bd      	mov	sp, r7
 800cbc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbc6:	4770      	bx	lr

0800cbc8 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800cbc8:	b480      	push	{r7}
 800cbca:	b085      	sub	sp, #20
 800cbcc:	af00      	add	r7, sp, #0
 800cbce:	6078      	str	r0, [r7, #4]
 800cbd0:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800cbd6:	683b      	ldr	r3, [r7, #0]
 800cbd8:	781b      	ldrb	r3, [r3, #0]
 800cbda:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800cbdc:	683b      	ldr	r3, [r7, #0]
 800cbde:	785b      	ldrb	r3, [r3, #1]
 800cbe0:	2b01      	cmp	r3, #1
 800cbe2:	d12c      	bne.n	800cc3e <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800cbe4:	68bb      	ldr	r3, [r7, #8]
 800cbe6:	015a      	lsls	r2, r3, #5
 800cbe8:	68fb      	ldr	r3, [r7, #12]
 800cbea:	4413      	add	r3, r2
 800cbec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cbf0:	681b      	ldr	r3, [r3, #0]
 800cbf2:	2b00      	cmp	r3, #0
 800cbf4:	db12      	blt.n	800cc1c <USB_EPSetStall+0x54>
 800cbf6:	68bb      	ldr	r3, [r7, #8]
 800cbf8:	2b00      	cmp	r3, #0
 800cbfa:	d00f      	beq.n	800cc1c <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800cbfc:	68bb      	ldr	r3, [r7, #8]
 800cbfe:	015a      	lsls	r2, r3, #5
 800cc00:	68fb      	ldr	r3, [r7, #12]
 800cc02:	4413      	add	r3, r2
 800cc04:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cc08:	681b      	ldr	r3, [r3, #0]
 800cc0a:	68ba      	ldr	r2, [r7, #8]
 800cc0c:	0151      	lsls	r1, r2, #5
 800cc0e:	68fa      	ldr	r2, [r7, #12]
 800cc10:	440a      	add	r2, r1
 800cc12:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cc16:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800cc1a:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800cc1c:	68bb      	ldr	r3, [r7, #8]
 800cc1e:	015a      	lsls	r2, r3, #5
 800cc20:	68fb      	ldr	r3, [r7, #12]
 800cc22:	4413      	add	r3, r2
 800cc24:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cc28:	681b      	ldr	r3, [r3, #0]
 800cc2a:	68ba      	ldr	r2, [r7, #8]
 800cc2c:	0151      	lsls	r1, r2, #5
 800cc2e:	68fa      	ldr	r2, [r7, #12]
 800cc30:	440a      	add	r2, r1
 800cc32:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cc36:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800cc3a:	6013      	str	r3, [r2, #0]
 800cc3c:	e02b      	b.n	800cc96 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800cc3e:	68bb      	ldr	r3, [r7, #8]
 800cc40:	015a      	lsls	r2, r3, #5
 800cc42:	68fb      	ldr	r3, [r7, #12]
 800cc44:	4413      	add	r3, r2
 800cc46:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cc4a:	681b      	ldr	r3, [r3, #0]
 800cc4c:	2b00      	cmp	r3, #0
 800cc4e:	db12      	blt.n	800cc76 <USB_EPSetStall+0xae>
 800cc50:	68bb      	ldr	r3, [r7, #8]
 800cc52:	2b00      	cmp	r3, #0
 800cc54:	d00f      	beq.n	800cc76 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800cc56:	68bb      	ldr	r3, [r7, #8]
 800cc58:	015a      	lsls	r2, r3, #5
 800cc5a:	68fb      	ldr	r3, [r7, #12]
 800cc5c:	4413      	add	r3, r2
 800cc5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cc62:	681b      	ldr	r3, [r3, #0]
 800cc64:	68ba      	ldr	r2, [r7, #8]
 800cc66:	0151      	lsls	r1, r2, #5
 800cc68:	68fa      	ldr	r2, [r7, #12]
 800cc6a:	440a      	add	r2, r1
 800cc6c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cc70:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800cc74:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800cc76:	68bb      	ldr	r3, [r7, #8]
 800cc78:	015a      	lsls	r2, r3, #5
 800cc7a:	68fb      	ldr	r3, [r7, #12]
 800cc7c:	4413      	add	r3, r2
 800cc7e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cc82:	681b      	ldr	r3, [r3, #0]
 800cc84:	68ba      	ldr	r2, [r7, #8]
 800cc86:	0151      	lsls	r1, r2, #5
 800cc88:	68fa      	ldr	r2, [r7, #12]
 800cc8a:	440a      	add	r2, r1
 800cc8c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cc90:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800cc94:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800cc96:	2300      	movs	r3, #0
}
 800cc98:	4618      	mov	r0, r3
 800cc9a:	3714      	adds	r7, #20
 800cc9c:	46bd      	mov	sp, r7
 800cc9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cca2:	4770      	bx	lr

0800cca4 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800cca4:	b480      	push	{r7}
 800cca6:	b085      	sub	sp, #20
 800cca8:	af00      	add	r7, sp, #0
 800ccaa:	6078      	str	r0, [r7, #4]
 800ccac:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800ccb2:	683b      	ldr	r3, [r7, #0]
 800ccb4:	781b      	ldrb	r3, [r3, #0]
 800ccb6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800ccb8:	683b      	ldr	r3, [r7, #0]
 800ccba:	785b      	ldrb	r3, [r3, #1]
 800ccbc:	2b01      	cmp	r3, #1
 800ccbe:	d128      	bne.n	800cd12 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800ccc0:	68bb      	ldr	r3, [r7, #8]
 800ccc2:	015a      	lsls	r2, r3, #5
 800ccc4:	68fb      	ldr	r3, [r7, #12]
 800ccc6:	4413      	add	r3, r2
 800ccc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cccc:	681b      	ldr	r3, [r3, #0]
 800ccce:	68ba      	ldr	r2, [r7, #8]
 800ccd0:	0151      	lsls	r1, r2, #5
 800ccd2:	68fa      	ldr	r2, [r7, #12]
 800ccd4:	440a      	add	r2, r1
 800ccd6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800ccda:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800ccde:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800cce0:	683b      	ldr	r3, [r7, #0]
 800cce2:	791b      	ldrb	r3, [r3, #4]
 800cce4:	2b03      	cmp	r3, #3
 800cce6:	d003      	beq.n	800ccf0 <USB_EPClearStall+0x4c>
 800cce8:	683b      	ldr	r3, [r7, #0]
 800ccea:	791b      	ldrb	r3, [r3, #4]
 800ccec:	2b02      	cmp	r3, #2
 800ccee:	d138      	bne.n	800cd62 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800ccf0:	68bb      	ldr	r3, [r7, #8]
 800ccf2:	015a      	lsls	r2, r3, #5
 800ccf4:	68fb      	ldr	r3, [r7, #12]
 800ccf6:	4413      	add	r3, r2
 800ccf8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800ccfc:	681b      	ldr	r3, [r3, #0]
 800ccfe:	68ba      	ldr	r2, [r7, #8]
 800cd00:	0151      	lsls	r1, r2, #5
 800cd02:	68fa      	ldr	r2, [r7, #12]
 800cd04:	440a      	add	r2, r1
 800cd06:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cd0a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800cd0e:	6013      	str	r3, [r2, #0]
 800cd10:	e027      	b.n	800cd62 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800cd12:	68bb      	ldr	r3, [r7, #8]
 800cd14:	015a      	lsls	r2, r3, #5
 800cd16:	68fb      	ldr	r3, [r7, #12]
 800cd18:	4413      	add	r3, r2
 800cd1a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cd1e:	681b      	ldr	r3, [r3, #0]
 800cd20:	68ba      	ldr	r2, [r7, #8]
 800cd22:	0151      	lsls	r1, r2, #5
 800cd24:	68fa      	ldr	r2, [r7, #12]
 800cd26:	440a      	add	r2, r1
 800cd28:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cd2c:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800cd30:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800cd32:	683b      	ldr	r3, [r7, #0]
 800cd34:	791b      	ldrb	r3, [r3, #4]
 800cd36:	2b03      	cmp	r3, #3
 800cd38:	d003      	beq.n	800cd42 <USB_EPClearStall+0x9e>
 800cd3a:	683b      	ldr	r3, [r7, #0]
 800cd3c:	791b      	ldrb	r3, [r3, #4]
 800cd3e:	2b02      	cmp	r3, #2
 800cd40:	d10f      	bne.n	800cd62 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800cd42:	68bb      	ldr	r3, [r7, #8]
 800cd44:	015a      	lsls	r2, r3, #5
 800cd46:	68fb      	ldr	r3, [r7, #12]
 800cd48:	4413      	add	r3, r2
 800cd4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cd4e:	681b      	ldr	r3, [r3, #0]
 800cd50:	68ba      	ldr	r2, [r7, #8]
 800cd52:	0151      	lsls	r1, r2, #5
 800cd54:	68fa      	ldr	r2, [r7, #12]
 800cd56:	440a      	add	r2, r1
 800cd58:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800cd5c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800cd60:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800cd62:	2300      	movs	r3, #0
}
 800cd64:	4618      	mov	r0, r3
 800cd66:	3714      	adds	r7, #20
 800cd68:	46bd      	mov	sp, r7
 800cd6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd6e:	4770      	bx	lr

0800cd70 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800cd70:	b480      	push	{r7}
 800cd72:	b085      	sub	sp, #20
 800cd74:	af00      	add	r7, sp, #0
 800cd76:	6078      	str	r0, [r7, #4]
 800cd78:	460b      	mov	r3, r1
 800cd7a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cd7c:	687b      	ldr	r3, [r7, #4]
 800cd7e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800cd80:	68fb      	ldr	r3, [r7, #12]
 800cd82:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cd86:	681b      	ldr	r3, [r3, #0]
 800cd88:	68fa      	ldr	r2, [r7, #12]
 800cd8a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800cd8e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800cd92:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800cd94:	68fb      	ldr	r3, [r7, #12]
 800cd96:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cd9a:	681a      	ldr	r2, [r3, #0]
 800cd9c:	78fb      	ldrb	r3, [r7, #3]
 800cd9e:	011b      	lsls	r3, r3, #4
 800cda0:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800cda4:	68f9      	ldr	r1, [r7, #12]
 800cda6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800cdaa:	4313      	orrs	r3, r2
 800cdac:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800cdae:	2300      	movs	r3, #0
}
 800cdb0:	4618      	mov	r0, r3
 800cdb2:	3714      	adds	r7, #20
 800cdb4:	46bd      	mov	sp, r7
 800cdb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdba:	4770      	bx	lr

0800cdbc <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800cdbc:	b480      	push	{r7}
 800cdbe:	b085      	sub	sp, #20
 800cdc0:	af00      	add	r7, sp, #0
 800cdc2:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cdc4:	687b      	ldr	r3, [r7, #4]
 800cdc6:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800cdc8:	68fb      	ldr	r3, [r7, #12]
 800cdca:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800cdce:	681b      	ldr	r3, [r3, #0]
 800cdd0:	68fa      	ldr	r2, [r7, #12]
 800cdd2:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800cdd6:	f023 0303 	bic.w	r3, r3, #3
 800cdda:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800cddc:	68fb      	ldr	r3, [r7, #12]
 800cdde:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cde2:	685b      	ldr	r3, [r3, #4]
 800cde4:	68fa      	ldr	r2, [r7, #12]
 800cde6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800cdea:	f023 0302 	bic.w	r3, r3, #2
 800cdee:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800cdf0:	2300      	movs	r3, #0
}
 800cdf2:	4618      	mov	r0, r3
 800cdf4:	3714      	adds	r7, #20
 800cdf6:	46bd      	mov	sp, r7
 800cdf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdfc:	4770      	bx	lr

0800cdfe <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800cdfe:	b480      	push	{r7}
 800ce00:	b085      	sub	sp, #20
 800ce02:	af00      	add	r7, sp, #0
 800ce04:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ce06:	687b      	ldr	r3, [r7, #4]
 800ce08:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800ce0a:	68fb      	ldr	r3, [r7, #12]
 800ce0c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	68fa      	ldr	r2, [r7, #12]
 800ce14:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800ce18:	f023 0303 	bic.w	r3, r3, #3
 800ce1c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800ce1e:	68fb      	ldr	r3, [r7, #12]
 800ce20:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ce24:	685b      	ldr	r3, [r3, #4]
 800ce26:	68fa      	ldr	r2, [r7, #12]
 800ce28:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800ce2c:	f043 0302 	orr.w	r3, r3, #2
 800ce30:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800ce32:	2300      	movs	r3, #0
}
 800ce34:	4618      	mov	r0, r3
 800ce36:	3714      	adds	r7, #20
 800ce38:	46bd      	mov	sp, r7
 800ce3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce3e:	4770      	bx	lr

0800ce40 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800ce40:	b480      	push	{r7}
 800ce42:	b085      	sub	sp, #20
 800ce44:	af00      	add	r7, sp, #0
 800ce46:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800ce48:	687b      	ldr	r3, [r7, #4]
 800ce4a:	695b      	ldr	r3, [r3, #20]
 800ce4c:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800ce4e:	687b      	ldr	r3, [r7, #4]
 800ce50:	699b      	ldr	r3, [r3, #24]
 800ce52:	68fa      	ldr	r2, [r7, #12]
 800ce54:	4013      	ands	r3, r2
 800ce56:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800ce58:	68fb      	ldr	r3, [r7, #12]
}
 800ce5a:	4618      	mov	r0, r3
 800ce5c:	3714      	adds	r7, #20
 800ce5e:	46bd      	mov	sp, r7
 800ce60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce64:	4770      	bx	lr

0800ce66 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800ce66:	b480      	push	{r7}
 800ce68:	b085      	sub	sp, #20
 800ce6a:	af00      	add	r7, sp, #0
 800ce6c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ce78:	699b      	ldr	r3, [r3, #24]
 800ce7a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800ce7c:	68fb      	ldr	r3, [r7, #12]
 800ce7e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ce82:	69db      	ldr	r3, [r3, #28]
 800ce84:	68ba      	ldr	r2, [r7, #8]
 800ce86:	4013      	ands	r3, r2
 800ce88:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800ce8a:	68bb      	ldr	r3, [r7, #8]
 800ce8c:	0c1b      	lsrs	r3, r3, #16
}
 800ce8e:	4618      	mov	r0, r3
 800ce90:	3714      	adds	r7, #20
 800ce92:	46bd      	mov	sp, r7
 800ce94:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce98:	4770      	bx	lr

0800ce9a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800ce9a:	b480      	push	{r7}
 800ce9c:	b085      	sub	sp, #20
 800ce9e:	af00      	add	r7, sp, #0
 800cea0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cea2:	687b      	ldr	r3, [r7, #4]
 800cea4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800cea6:	68fb      	ldr	r3, [r7, #12]
 800cea8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ceac:	699b      	ldr	r3, [r3, #24]
 800ceae:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800ceb0:	68fb      	ldr	r3, [r7, #12]
 800ceb2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800ceb6:	69db      	ldr	r3, [r3, #28]
 800ceb8:	68ba      	ldr	r2, [r7, #8]
 800ceba:	4013      	ands	r3, r2
 800cebc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800cebe:	68bb      	ldr	r3, [r7, #8]
 800cec0:	b29b      	uxth	r3, r3
}
 800cec2:	4618      	mov	r0, r3
 800cec4:	3714      	adds	r7, #20
 800cec6:	46bd      	mov	sp, r7
 800cec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cecc:	4770      	bx	lr

0800cece <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800cece:	b480      	push	{r7}
 800ced0:	b085      	sub	sp, #20
 800ced2:	af00      	add	r7, sp, #0
 800ced4:	6078      	str	r0, [r7, #4]
 800ced6:	460b      	mov	r3, r1
 800ced8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800ceda:	687b      	ldr	r3, [r7, #4]
 800cedc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800cede:	78fb      	ldrb	r3, [r7, #3]
 800cee0:	015a      	lsls	r2, r3, #5
 800cee2:	68fb      	ldr	r3, [r7, #12]
 800cee4:	4413      	add	r3, r2
 800cee6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800ceea:	689b      	ldr	r3, [r3, #8]
 800ceec:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800ceee:	68fb      	ldr	r3, [r7, #12]
 800cef0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cef4:	695b      	ldr	r3, [r3, #20]
 800cef6:	68ba      	ldr	r2, [r7, #8]
 800cef8:	4013      	ands	r3, r2
 800cefa:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800cefc:	68bb      	ldr	r3, [r7, #8]
}
 800cefe:	4618      	mov	r0, r3
 800cf00:	3714      	adds	r7, #20
 800cf02:	46bd      	mov	sp, r7
 800cf04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf08:	4770      	bx	lr

0800cf0a <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800cf0a:	b480      	push	{r7}
 800cf0c:	b087      	sub	sp, #28
 800cf0e:	af00      	add	r7, sp, #0
 800cf10:	6078      	str	r0, [r7, #4]
 800cf12:	460b      	mov	r3, r1
 800cf14:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cf16:	687b      	ldr	r3, [r7, #4]
 800cf18:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800cf1a:	697b      	ldr	r3, [r7, #20]
 800cf1c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cf20:	691b      	ldr	r3, [r3, #16]
 800cf22:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800cf24:	697b      	ldr	r3, [r7, #20]
 800cf26:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cf2a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800cf2c:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800cf2e:	78fb      	ldrb	r3, [r7, #3]
 800cf30:	f003 030f 	and.w	r3, r3, #15
 800cf34:	68fa      	ldr	r2, [r7, #12]
 800cf36:	fa22 f303 	lsr.w	r3, r2, r3
 800cf3a:	01db      	lsls	r3, r3, #7
 800cf3c:	b2db      	uxtb	r3, r3
 800cf3e:	693a      	ldr	r2, [r7, #16]
 800cf40:	4313      	orrs	r3, r2
 800cf42:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800cf44:	78fb      	ldrb	r3, [r7, #3]
 800cf46:	015a      	lsls	r2, r3, #5
 800cf48:	697b      	ldr	r3, [r7, #20]
 800cf4a:	4413      	add	r3, r2
 800cf4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cf50:	689b      	ldr	r3, [r3, #8]
 800cf52:	693a      	ldr	r2, [r7, #16]
 800cf54:	4013      	ands	r3, r2
 800cf56:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800cf58:	68bb      	ldr	r3, [r7, #8]
}
 800cf5a:	4618      	mov	r0, r3
 800cf5c:	371c      	adds	r7, #28
 800cf5e:	46bd      	mov	sp, r7
 800cf60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf64:	4770      	bx	lr

0800cf66 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800cf66:	b480      	push	{r7}
 800cf68:	b083      	sub	sp, #12
 800cf6a:	af00      	add	r7, sp, #0
 800cf6c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800cf6e:	687b      	ldr	r3, [r7, #4]
 800cf70:	695b      	ldr	r3, [r3, #20]
 800cf72:	f003 0301 	and.w	r3, r3, #1
}
 800cf76:	4618      	mov	r0, r3
 800cf78:	370c      	adds	r7, #12
 800cf7a:	46bd      	mov	sp, r7
 800cf7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf80:	4770      	bx	lr

0800cf82 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800cf82:	b480      	push	{r7}
 800cf84:	b085      	sub	sp, #20
 800cf86:	af00      	add	r7, sp, #0
 800cf88:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cf8a:	687b      	ldr	r3, [r7, #4]
 800cf8c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800cf8e:	68fb      	ldr	r3, [r7, #12]
 800cf90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800cf94:	681b      	ldr	r3, [r3, #0]
 800cf96:	68fa      	ldr	r2, [r7, #12]
 800cf98:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800cf9c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800cfa0:	f023 0307 	bic.w	r3, r3, #7
 800cfa4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800cfa6:	68fb      	ldr	r3, [r7, #12]
 800cfa8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800cfac:	685b      	ldr	r3, [r3, #4]
 800cfae:	68fa      	ldr	r2, [r7, #12]
 800cfb0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800cfb4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800cfb8:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800cfba:	2300      	movs	r3, #0
}
 800cfbc:	4618      	mov	r0, r3
 800cfbe:	3714      	adds	r7, #20
 800cfc0:	46bd      	mov	sp, r7
 800cfc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfc6:	4770      	bx	lr

0800cfc8 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800cfc8:	b480      	push	{r7}
 800cfca:	b087      	sub	sp, #28
 800cfcc:	af00      	add	r7, sp, #0
 800cfce:	60f8      	str	r0, [r7, #12]
 800cfd0:	460b      	mov	r3, r1
 800cfd2:	607a      	str	r2, [r7, #4]
 800cfd4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800cfd6:	68fb      	ldr	r3, [r7, #12]
 800cfd8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800cfda:	68fb      	ldr	r3, [r7, #12]
 800cfdc:	333c      	adds	r3, #60	@ 0x3c
 800cfde:	3304      	adds	r3, #4
 800cfe0:	681b      	ldr	r3, [r3, #0]
 800cfe2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800cfe4:	693b      	ldr	r3, [r7, #16]
 800cfe6:	4a26      	ldr	r2, [pc, #152]	@ (800d080 <USB_EP0_OutStart+0xb8>)
 800cfe8:	4293      	cmp	r3, r2
 800cfea:	d90a      	bls.n	800d002 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800cfec:	697b      	ldr	r3, [r7, #20]
 800cfee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800cff2:	681b      	ldr	r3, [r3, #0]
 800cff4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800cff8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800cffc:	d101      	bne.n	800d002 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800cffe:	2300      	movs	r3, #0
 800d000:	e037      	b.n	800d072 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800d002:	697b      	ldr	r3, [r7, #20]
 800d004:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d008:	461a      	mov	r2, r3
 800d00a:	2300      	movs	r3, #0
 800d00c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800d00e:	697b      	ldr	r3, [r7, #20]
 800d010:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d014:	691b      	ldr	r3, [r3, #16]
 800d016:	697a      	ldr	r2, [r7, #20]
 800d018:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d01c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800d020:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800d022:	697b      	ldr	r3, [r7, #20]
 800d024:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d028:	691b      	ldr	r3, [r3, #16]
 800d02a:	697a      	ldr	r2, [r7, #20]
 800d02c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d030:	f043 0318 	orr.w	r3, r3, #24
 800d034:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800d036:	697b      	ldr	r3, [r7, #20]
 800d038:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d03c:	691b      	ldr	r3, [r3, #16]
 800d03e:	697a      	ldr	r2, [r7, #20]
 800d040:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d044:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800d048:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800d04a:	7afb      	ldrb	r3, [r7, #11]
 800d04c:	2b01      	cmp	r3, #1
 800d04e:	d10f      	bne.n	800d070 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800d050:	697b      	ldr	r3, [r7, #20]
 800d052:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d056:	461a      	mov	r2, r3
 800d058:	687b      	ldr	r3, [r7, #4]
 800d05a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800d05c:	697b      	ldr	r3, [r7, #20]
 800d05e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800d062:	681b      	ldr	r3, [r3, #0]
 800d064:	697a      	ldr	r2, [r7, #20]
 800d066:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800d06a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800d06e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800d070:	2300      	movs	r3, #0
}
 800d072:	4618      	mov	r0, r3
 800d074:	371c      	adds	r7, #28
 800d076:	46bd      	mov	sp, r7
 800d078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d07c:	4770      	bx	lr
 800d07e:	bf00      	nop
 800d080:	4f54300a 	.word	0x4f54300a

0800d084 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800d084:	b480      	push	{r7}
 800d086:	b085      	sub	sp, #20
 800d088:	af00      	add	r7, sp, #0
 800d08a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800d08c:	2300      	movs	r3, #0
 800d08e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800d090:	68fb      	ldr	r3, [r7, #12]
 800d092:	3301      	adds	r3, #1
 800d094:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800d096:	68fb      	ldr	r3, [r7, #12]
 800d098:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800d09c:	d901      	bls.n	800d0a2 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800d09e:	2303      	movs	r3, #3
 800d0a0:	e022      	b.n	800d0e8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800d0a2:	687b      	ldr	r3, [r7, #4]
 800d0a4:	691b      	ldr	r3, [r3, #16]
 800d0a6:	2b00      	cmp	r3, #0
 800d0a8:	daf2      	bge.n	800d090 <USB_CoreReset+0xc>

  count = 10U;
 800d0aa:	230a      	movs	r3, #10
 800d0ac:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800d0ae:	e002      	b.n	800d0b6 <USB_CoreReset+0x32>
  {
    count--;
 800d0b0:	68fb      	ldr	r3, [r7, #12]
 800d0b2:	3b01      	subs	r3, #1
 800d0b4:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800d0b6:	68fb      	ldr	r3, [r7, #12]
 800d0b8:	2b00      	cmp	r3, #0
 800d0ba:	d1f9      	bne.n	800d0b0 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800d0bc:	687b      	ldr	r3, [r7, #4]
 800d0be:	691b      	ldr	r3, [r3, #16]
 800d0c0:	f043 0201 	orr.w	r2, r3, #1
 800d0c4:	687b      	ldr	r3, [r7, #4]
 800d0c6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800d0c8:	68fb      	ldr	r3, [r7, #12]
 800d0ca:	3301      	adds	r3, #1
 800d0cc:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800d0ce:	68fb      	ldr	r3, [r7, #12]
 800d0d0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800d0d4:	d901      	bls.n	800d0da <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800d0d6:	2303      	movs	r3, #3
 800d0d8:	e006      	b.n	800d0e8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800d0da:	687b      	ldr	r3, [r7, #4]
 800d0dc:	691b      	ldr	r3, [r3, #16]
 800d0de:	f003 0301 	and.w	r3, r3, #1
 800d0e2:	2b01      	cmp	r3, #1
 800d0e4:	d0f0      	beq.n	800d0c8 <USB_CoreReset+0x44>

  return HAL_OK;
 800d0e6:	2300      	movs	r3, #0
}
 800d0e8:	4618      	mov	r0, r3
 800d0ea:	3714      	adds	r7, #20
 800d0ec:	46bd      	mov	sp, r7
 800d0ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0f2:	4770      	bx	lr

0800d0f4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d0f4:	b580      	push	{r7, lr}
 800d0f6:	b084      	sub	sp, #16
 800d0f8:	af00      	add	r7, sp, #0
 800d0fa:	6078      	str	r0, [r7, #4]
 800d0fc:	460b      	mov	r3, r1
 800d0fe:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800d100:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800d104:	f002 fd20 	bl	800fb48 <USBD_static_malloc>
 800d108:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800d10a:	68fb      	ldr	r3, [r7, #12]
 800d10c:	2b00      	cmp	r3, #0
 800d10e:	d109      	bne.n	800d124 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800d110:	687b      	ldr	r3, [r7, #4]
 800d112:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d116:	687b      	ldr	r3, [r7, #4]
 800d118:	32b0      	adds	r2, #176	@ 0xb0
 800d11a:	2100      	movs	r1, #0
 800d11c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800d120:	2302      	movs	r3, #2
 800d122:	e0d4      	b.n	800d2ce <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800d124:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800d128:	2100      	movs	r1, #0
 800d12a:	68f8      	ldr	r0, [r7, #12]
 800d12c:	f003 faab 	bl	8010686 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800d130:	687b      	ldr	r3, [r7, #4]
 800d132:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d136:	687b      	ldr	r3, [r7, #4]
 800d138:	32b0      	adds	r2, #176	@ 0xb0
 800d13a:	68f9      	ldr	r1, [r7, #12]
 800d13c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800d140:	687b      	ldr	r3, [r7, #4]
 800d142:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	32b0      	adds	r2, #176	@ 0xb0
 800d14a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d154:	687b      	ldr	r3, [r7, #4]
 800d156:	7c1b      	ldrb	r3, [r3, #16]
 800d158:	2b00      	cmp	r3, #0
 800d15a:	d138      	bne.n	800d1ce <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800d15c:	4b5e      	ldr	r3, [pc, #376]	@ (800d2d8 <USBD_CDC_Init+0x1e4>)
 800d15e:	7819      	ldrb	r1, [r3, #0]
 800d160:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d164:	2202      	movs	r2, #2
 800d166:	6878      	ldr	r0, [r7, #4]
 800d168:	f002 fbcb 	bl	800f902 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800d16c:	4b5a      	ldr	r3, [pc, #360]	@ (800d2d8 <USBD_CDC_Init+0x1e4>)
 800d16e:	781b      	ldrb	r3, [r3, #0]
 800d170:	f003 020f 	and.w	r2, r3, #15
 800d174:	6879      	ldr	r1, [r7, #4]
 800d176:	4613      	mov	r3, r2
 800d178:	009b      	lsls	r3, r3, #2
 800d17a:	4413      	add	r3, r2
 800d17c:	009b      	lsls	r3, r3, #2
 800d17e:	440b      	add	r3, r1
 800d180:	3323      	adds	r3, #35	@ 0x23
 800d182:	2201      	movs	r2, #1
 800d184:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800d186:	4b55      	ldr	r3, [pc, #340]	@ (800d2dc <USBD_CDC_Init+0x1e8>)
 800d188:	7819      	ldrb	r1, [r3, #0]
 800d18a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d18e:	2202      	movs	r2, #2
 800d190:	6878      	ldr	r0, [r7, #4]
 800d192:	f002 fbb6 	bl	800f902 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800d196:	4b51      	ldr	r3, [pc, #324]	@ (800d2dc <USBD_CDC_Init+0x1e8>)
 800d198:	781b      	ldrb	r3, [r3, #0]
 800d19a:	f003 020f 	and.w	r2, r3, #15
 800d19e:	6879      	ldr	r1, [r7, #4]
 800d1a0:	4613      	mov	r3, r2
 800d1a2:	009b      	lsls	r3, r3, #2
 800d1a4:	4413      	add	r3, r2
 800d1a6:	009b      	lsls	r3, r3, #2
 800d1a8:	440b      	add	r3, r1
 800d1aa:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800d1ae:	2201      	movs	r2, #1
 800d1b0:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800d1b2:	4b4b      	ldr	r3, [pc, #300]	@ (800d2e0 <USBD_CDC_Init+0x1ec>)
 800d1b4:	781b      	ldrb	r3, [r3, #0]
 800d1b6:	f003 020f 	and.w	r2, r3, #15
 800d1ba:	6879      	ldr	r1, [r7, #4]
 800d1bc:	4613      	mov	r3, r2
 800d1be:	009b      	lsls	r3, r3, #2
 800d1c0:	4413      	add	r3, r2
 800d1c2:	009b      	lsls	r3, r3, #2
 800d1c4:	440b      	add	r3, r1
 800d1c6:	331c      	adds	r3, #28
 800d1c8:	2210      	movs	r2, #16
 800d1ca:	601a      	str	r2, [r3, #0]
 800d1cc:	e035      	b.n	800d23a <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800d1ce:	4b42      	ldr	r3, [pc, #264]	@ (800d2d8 <USBD_CDC_Init+0x1e4>)
 800d1d0:	7819      	ldrb	r1, [r3, #0]
 800d1d2:	2340      	movs	r3, #64	@ 0x40
 800d1d4:	2202      	movs	r2, #2
 800d1d6:	6878      	ldr	r0, [r7, #4]
 800d1d8:	f002 fb93 	bl	800f902 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800d1dc:	4b3e      	ldr	r3, [pc, #248]	@ (800d2d8 <USBD_CDC_Init+0x1e4>)
 800d1de:	781b      	ldrb	r3, [r3, #0]
 800d1e0:	f003 020f 	and.w	r2, r3, #15
 800d1e4:	6879      	ldr	r1, [r7, #4]
 800d1e6:	4613      	mov	r3, r2
 800d1e8:	009b      	lsls	r3, r3, #2
 800d1ea:	4413      	add	r3, r2
 800d1ec:	009b      	lsls	r3, r3, #2
 800d1ee:	440b      	add	r3, r1
 800d1f0:	3323      	adds	r3, #35	@ 0x23
 800d1f2:	2201      	movs	r2, #1
 800d1f4:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800d1f6:	4b39      	ldr	r3, [pc, #228]	@ (800d2dc <USBD_CDC_Init+0x1e8>)
 800d1f8:	7819      	ldrb	r1, [r3, #0]
 800d1fa:	2340      	movs	r3, #64	@ 0x40
 800d1fc:	2202      	movs	r2, #2
 800d1fe:	6878      	ldr	r0, [r7, #4]
 800d200:	f002 fb7f 	bl	800f902 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800d204:	4b35      	ldr	r3, [pc, #212]	@ (800d2dc <USBD_CDC_Init+0x1e8>)
 800d206:	781b      	ldrb	r3, [r3, #0]
 800d208:	f003 020f 	and.w	r2, r3, #15
 800d20c:	6879      	ldr	r1, [r7, #4]
 800d20e:	4613      	mov	r3, r2
 800d210:	009b      	lsls	r3, r3, #2
 800d212:	4413      	add	r3, r2
 800d214:	009b      	lsls	r3, r3, #2
 800d216:	440b      	add	r3, r1
 800d218:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800d21c:	2201      	movs	r2, #1
 800d21e:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800d220:	4b2f      	ldr	r3, [pc, #188]	@ (800d2e0 <USBD_CDC_Init+0x1ec>)
 800d222:	781b      	ldrb	r3, [r3, #0]
 800d224:	f003 020f 	and.w	r2, r3, #15
 800d228:	6879      	ldr	r1, [r7, #4]
 800d22a:	4613      	mov	r3, r2
 800d22c:	009b      	lsls	r3, r3, #2
 800d22e:	4413      	add	r3, r2
 800d230:	009b      	lsls	r3, r3, #2
 800d232:	440b      	add	r3, r1
 800d234:	331c      	adds	r3, #28
 800d236:	2210      	movs	r2, #16
 800d238:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800d23a:	4b29      	ldr	r3, [pc, #164]	@ (800d2e0 <USBD_CDC_Init+0x1ec>)
 800d23c:	7819      	ldrb	r1, [r3, #0]
 800d23e:	2308      	movs	r3, #8
 800d240:	2203      	movs	r2, #3
 800d242:	6878      	ldr	r0, [r7, #4]
 800d244:	f002 fb5d 	bl	800f902 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800d248:	4b25      	ldr	r3, [pc, #148]	@ (800d2e0 <USBD_CDC_Init+0x1ec>)
 800d24a:	781b      	ldrb	r3, [r3, #0]
 800d24c:	f003 020f 	and.w	r2, r3, #15
 800d250:	6879      	ldr	r1, [r7, #4]
 800d252:	4613      	mov	r3, r2
 800d254:	009b      	lsls	r3, r3, #2
 800d256:	4413      	add	r3, r2
 800d258:	009b      	lsls	r3, r3, #2
 800d25a:	440b      	add	r3, r1
 800d25c:	3323      	adds	r3, #35	@ 0x23
 800d25e:	2201      	movs	r2, #1
 800d260:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800d262:	68fb      	ldr	r3, [r7, #12]
 800d264:	2200      	movs	r2, #0
 800d266:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800d26a:	687b      	ldr	r3, [r7, #4]
 800d26c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d270:	687a      	ldr	r2, [r7, #4]
 800d272:	33b0      	adds	r3, #176	@ 0xb0
 800d274:	009b      	lsls	r3, r3, #2
 800d276:	4413      	add	r3, r2
 800d278:	685b      	ldr	r3, [r3, #4]
 800d27a:	681b      	ldr	r3, [r3, #0]
 800d27c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800d27e:	68fb      	ldr	r3, [r7, #12]
 800d280:	2200      	movs	r2, #0
 800d282:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800d286:	68fb      	ldr	r3, [r7, #12]
 800d288:	2200      	movs	r2, #0
 800d28a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800d28e:	68fb      	ldr	r3, [r7, #12]
 800d290:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800d294:	2b00      	cmp	r3, #0
 800d296:	d101      	bne.n	800d29c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800d298:	2302      	movs	r3, #2
 800d29a:	e018      	b.n	800d2ce <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800d29c:	687b      	ldr	r3, [r7, #4]
 800d29e:	7c1b      	ldrb	r3, [r3, #16]
 800d2a0:	2b00      	cmp	r3, #0
 800d2a2:	d10a      	bne.n	800d2ba <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800d2a4:	4b0d      	ldr	r3, [pc, #52]	@ (800d2dc <USBD_CDC_Init+0x1e8>)
 800d2a6:	7819      	ldrb	r1, [r3, #0]
 800d2a8:	68fb      	ldr	r3, [r7, #12]
 800d2aa:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800d2ae:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800d2b2:	6878      	ldr	r0, [r7, #4]
 800d2b4:	f002 fc14 	bl	800fae0 <USBD_LL_PrepareReceive>
 800d2b8:	e008      	b.n	800d2cc <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800d2ba:	4b08      	ldr	r3, [pc, #32]	@ (800d2dc <USBD_CDC_Init+0x1e8>)
 800d2bc:	7819      	ldrb	r1, [r3, #0]
 800d2be:	68fb      	ldr	r3, [r7, #12]
 800d2c0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800d2c4:	2340      	movs	r3, #64	@ 0x40
 800d2c6:	6878      	ldr	r0, [r7, #4]
 800d2c8:	f002 fc0a 	bl	800fae0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800d2cc:	2300      	movs	r3, #0
}
 800d2ce:	4618      	mov	r0, r3
 800d2d0:	3710      	adds	r7, #16
 800d2d2:	46bd      	mov	sp, r7
 800d2d4:	bd80      	pop	{r7, pc}
 800d2d6:	bf00      	nop
 800d2d8:	2000009b 	.word	0x2000009b
 800d2dc:	2000009c 	.word	0x2000009c
 800d2e0:	2000009d 	.word	0x2000009d

0800d2e4 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800d2e4:	b580      	push	{r7, lr}
 800d2e6:	b082      	sub	sp, #8
 800d2e8:	af00      	add	r7, sp, #0
 800d2ea:	6078      	str	r0, [r7, #4]
 800d2ec:	460b      	mov	r3, r1
 800d2ee:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800d2f0:	4b3a      	ldr	r3, [pc, #232]	@ (800d3dc <USBD_CDC_DeInit+0xf8>)
 800d2f2:	781b      	ldrb	r3, [r3, #0]
 800d2f4:	4619      	mov	r1, r3
 800d2f6:	6878      	ldr	r0, [r7, #4]
 800d2f8:	f002 fb29 	bl	800f94e <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800d2fc:	4b37      	ldr	r3, [pc, #220]	@ (800d3dc <USBD_CDC_DeInit+0xf8>)
 800d2fe:	781b      	ldrb	r3, [r3, #0]
 800d300:	f003 020f 	and.w	r2, r3, #15
 800d304:	6879      	ldr	r1, [r7, #4]
 800d306:	4613      	mov	r3, r2
 800d308:	009b      	lsls	r3, r3, #2
 800d30a:	4413      	add	r3, r2
 800d30c:	009b      	lsls	r3, r3, #2
 800d30e:	440b      	add	r3, r1
 800d310:	3323      	adds	r3, #35	@ 0x23
 800d312:	2200      	movs	r2, #0
 800d314:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800d316:	4b32      	ldr	r3, [pc, #200]	@ (800d3e0 <USBD_CDC_DeInit+0xfc>)
 800d318:	781b      	ldrb	r3, [r3, #0]
 800d31a:	4619      	mov	r1, r3
 800d31c:	6878      	ldr	r0, [r7, #4]
 800d31e:	f002 fb16 	bl	800f94e <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800d322:	4b2f      	ldr	r3, [pc, #188]	@ (800d3e0 <USBD_CDC_DeInit+0xfc>)
 800d324:	781b      	ldrb	r3, [r3, #0]
 800d326:	f003 020f 	and.w	r2, r3, #15
 800d32a:	6879      	ldr	r1, [r7, #4]
 800d32c:	4613      	mov	r3, r2
 800d32e:	009b      	lsls	r3, r3, #2
 800d330:	4413      	add	r3, r2
 800d332:	009b      	lsls	r3, r3, #2
 800d334:	440b      	add	r3, r1
 800d336:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800d33a:	2200      	movs	r2, #0
 800d33c:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800d33e:	4b29      	ldr	r3, [pc, #164]	@ (800d3e4 <USBD_CDC_DeInit+0x100>)
 800d340:	781b      	ldrb	r3, [r3, #0]
 800d342:	4619      	mov	r1, r3
 800d344:	6878      	ldr	r0, [r7, #4]
 800d346:	f002 fb02 	bl	800f94e <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800d34a:	4b26      	ldr	r3, [pc, #152]	@ (800d3e4 <USBD_CDC_DeInit+0x100>)
 800d34c:	781b      	ldrb	r3, [r3, #0]
 800d34e:	f003 020f 	and.w	r2, r3, #15
 800d352:	6879      	ldr	r1, [r7, #4]
 800d354:	4613      	mov	r3, r2
 800d356:	009b      	lsls	r3, r3, #2
 800d358:	4413      	add	r3, r2
 800d35a:	009b      	lsls	r3, r3, #2
 800d35c:	440b      	add	r3, r1
 800d35e:	3323      	adds	r3, #35	@ 0x23
 800d360:	2200      	movs	r2, #0
 800d362:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800d364:	4b1f      	ldr	r3, [pc, #124]	@ (800d3e4 <USBD_CDC_DeInit+0x100>)
 800d366:	781b      	ldrb	r3, [r3, #0]
 800d368:	f003 020f 	and.w	r2, r3, #15
 800d36c:	6879      	ldr	r1, [r7, #4]
 800d36e:	4613      	mov	r3, r2
 800d370:	009b      	lsls	r3, r3, #2
 800d372:	4413      	add	r3, r2
 800d374:	009b      	lsls	r3, r3, #2
 800d376:	440b      	add	r3, r1
 800d378:	331c      	adds	r3, #28
 800d37a:	2200      	movs	r2, #0
 800d37c:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800d37e:	687b      	ldr	r3, [r7, #4]
 800d380:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d384:	687b      	ldr	r3, [r7, #4]
 800d386:	32b0      	adds	r2, #176	@ 0xb0
 800d388:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d38c:	2b00      	cmp	r3, #0
 800d38e:	d01f      	beq.n	800d3d0 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800d390:	687b      	ldr	r3, [r7, #4]
 800d392:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d396:	687a      	ldr	r2, [r7, #4]
 800d398:	33b0      	adds	r3, #176	@ 0xb0
 800d39a:	009b      	lsls	r3, r3, #2
 800d39c:	4413      	add	r3, r2
 800d39e:	685b      	ldr	r3, [r3, #4]
 800d3a0:	685b      	ldr	r3, [r3, #4]
 800d3a2:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d3aa:	687b      	ldr	r3, [r7, #4]
 800d3ac:	32b0      	adds	r2, #176	@ 0xb0
 800d3ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d3b2:	4618      	mov	r0, r3
 800d3b4:	f002 fbd6 	bl	800fb64 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	32b0      	adds	r2, #176	@ 0xb0
 800d3c2:	2100      	movs	r1, #0
 800d3c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	2200      	movs	r2, #0
 800d3cc:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800d3d0:	2300      	movs	r3, #0
}
 800d3d2:	4618      	mov	r0, r3
 800d3d4:	3708      	adds	r7, #8
 800d3d6:	46bd      	mov	sp, r7
 800d3d8:	bd80      	pop	{r7, pc}
 800d3da:	bf00      	nop
 800d3dc:	2000009b 	.word	0x2000009b
 800d3e0:	2000009c 	.word	0x2000009c
 800d3e4:	2000009d 	.word	0x2000009d

0800d3e8 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800d3e8:	b580      	push	{r7, lr}
 800d3ea:	b086      	sub	sp, #24
 800d3ec:	af00      	add	r7, sp, #0
 800d3ee:	6078      	str	r0, [r7, #4]
 800d3f0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d3f8:	687b      	ldr	r3, [r7, #4]
 800d3fa:	32b0      	adds	r2, #176	@ 0xb0
 800d3fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d400:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800d402:	2300      	movs	r3, #0
 800d404:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800d406:	2300      	movs	r3, #0
 800d408:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800d40a:	2300      	movs	r3, #0
 800d40c:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800d40e:	693b      	ldr	r3, [r7, #16]
 800d410:	2b00      	cmp	r3, #0
 800d412:	d101      	bne.n	800d418 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800d414:	2303      	movs	r3, #3
 800d416:	e0bf      	b.n	800d598 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800d418:	683b      	ldr	r3, [r7, #0]
 800d41a:	781b      	ldrb	r3, [r3, #0]
 800d41c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800d420:	2b00      	cmp	r3, #0
 800d422:	d050      	beq.n	800d4c6 <USBD_CDC_Setup+0xde>
 800d424:	2b20      	cmp	r3, #32
 800d426:	f040 80af 	bne.w	800d588 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800d42a:	683b      	ldr	r3, [r7, #0]
 800d42c:	88db      	ldrh	r3, [r3, #6]
 800d42e:	2b00      	cmp	r3, #0
 800d430:	d03a      	beq.n	800d4a8 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800d432:	683b      	ldr	r3, [r7, #0]
 800d434:	781b      	ldrb	r3, [r3, #0]
 800d436:	b25b      	sxtb	r3, r3
 800d438:	2b00      	cmp	r3, #0
 800d43a:	da1b      	bge.n	800d474 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800d43c:	687b      	ldr	r3, [r7, #4]
 800d43e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d442:	687a      	ldr	r2, [r7, #4]
 800d444:	33b0      	adds	r3, #176	@ 0xb0
 800d446:	009b      	lsls	r3, r3, #2
 800d448:	4413      	add	r3, r2
 800d44a:	685b      	ldr	r3, [r3, #4]
 800d44c:	689b      	ldr	r3, [r3, #8]
 800d44e:	683a      	ldr	r2, [r7, #0]
 800d450:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800d452:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800d454:	683a      	ldr	r2, [r7, #0]
 800d456:	88d2      	ldrh	r2, [r2, #6]
 800d458:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800d45a:	683b      	ldr	r3, [r7, #0]
 800d45c:	88db      	ldrh	r3, [r3, #6]
 800d45e:	2b07      	cmp	r3, #7
 800d460:	bf28      	it	cs
 800d462:	2307      	movcs	r3, #7
 800d464:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800d466:	693b      	ldr	r3, [r7, #16]
 800d468:	89fa      	ldrh	r2, [r7, #14]
 800d46a:	4619      	mov	r1, r3
 800d46c:	6878      	ldr	r0, [r7, #4]
 800d46e:	f001 fda9 	bl	800efc4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800d472:	e090      	b.n	800d596 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800d474:	683b      	ldr	r3, [r7, #0]
 800d476:	785a      	ldrb	r2, [r3, #1]
 800d478:	693b      	ldr	r3, [r7, #16]
 800d47a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800d47e:	683b      	ldr	r3, [r7, #0]
 800d480:	88db      	ldrh	r3, [r3, #6]
 800d482:	2b3f      	cmp	r3, #63	@ 0x3f
 800d484:	d803      	bhi.n	800d48e <USBD_CDC_Setup+0xa6>
 800d486:	683b      	ldr	r3, [r7, #0]
 800d488:	88db      	ldrh	r3, [r3, #6]
 800d48a:	b2da      	uxtb	r2, r3
 800d48c:	e000      	b.n	800d490 <USBD_CDC_Setup+0xa8>
 800d48e:	2240      	movs	r2, #64	@ 0x40
 800d490:	693b      	ldr	r3, [r7, #16]
 800d492:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800d496:	6939      	ldr	r1, [r7, #16]
 800d498:	693b      	ldr	r3, [r7, #16]
 800d49a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800d49e:	461a      	mov	r2, r3
 800d4a0:	6878      	ldr	r0, [r7, #4]
 800d4a2:	f001 fdbe 	bl	800f022 <USBD_CtlPrepareRx>
      break;
 800d4a6:	e076      	b.n	800d596 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800d4a8:	687b      	ldr	r3, [r7, #4]
 800d4aa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d4ae:	687a      	ldr	r2, [r7, #4]
 800d4b0:	33b0      	adds	r3, #176	@ 0xb0
 800d4b2:	009b      	lsls	r3, r3, #2
 800d4b4:	4413      	add	r3, r2
 800d4b6:	685b      	ldr	r3, [r3, #4]
 800d4b8:	689b      	ldr	r3, [r3, #8]
 800d4ba:	683a      	ldr	r2, [r7, #0]
 800d4bc:	7850      	ldrb	r0, [r2, #1]
 800d4be:	2200      	movs	r2, #0
 800d4c0:	6839      	ldr	r1, [r7, #0]
 800d4c2:	4798      	blx	r3
      break;
 800d4c4:	e067      	b.n	800d596 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800d4c6:	683b      	ldr	r3, [r7, #0]
 800d4c8:	785b      	ldrb	r3, [r3, #1]
 800d4ca:	2b0b      	cmp	r3, #11
 800d4cc:	d851      	bhi.n	800d572 <USBD_CDC_Setup+0x18a>
 800d4ce:	a201      	add	r2, pc, #4	@ (adr r2, 800d4d4 <USBD_CDC_Setup+0xec>)
 800d4d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d4d4:	0800d505 	.word	0x0800d505
 800d4d8:	0800d581 	.word	0x0800d581
 800d4dc:	0800d573 	.word	0x0800d573
 800d4e0:	0800d573 	.word	0x0800d573
 800d4e4:	0800d573 	.word	0x0800d573
 800d4e8:	0800d573 	.word	0x0800d573
 800d4ec:	0800d573 	.word	0x0800d573
 800d4f0:	0800d573 	.word	0x0800d573
 800d4f4:	0800d573 	.word	0x0800d573
 800d4f8:	0800d573 	.word	0x0800d573
 800d4fc:	0800d52f 	.word	0x0800d52f
 800d500:	0800d559 	.word	0x0800d559
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d504:	687b      	ldr	r3, [r7, #4]
 800d506:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d50a:	b2db      	uxtb	r3, r3
 800d50c:	2b03      	cmp	r3, #3
 800d50e:	d107      	bne.n	800d520 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800d510:	f107 030a 	add.w	r3, r7, #10
 800d514:	2202      	movs	r2, #2
 800d516:	4619      	mov	r1, r3
 800d518:	6878      	ldr	r0, [r7, #4]
 800d51a:	f001 fd53 	bl	800efc4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d51e:	e032      	b.n	800d586 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800d520:	6839      	ldr	r1, [r7, #0]
 800d522:	6878      	ldr	r0, [r7, #4]
 800d524:	f001 fcd1 	bl	800eeca <USBD_CtlError>
            ret = USBD_FAIL;
 800d528:	2303      	movs	r3, #3
 800d52a:	75fb      	strb	r3, [r7, #23]
          break;
 800d52c:	e02b      	b.n	800d586 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800d52e:	687b      	ldr	r3, [r7, #4]
 800d530:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d534:	b2db      	uxtb	r3, r3
 800d536:	2b03      	cmp	r3, #3
 800d538:	d107      	bne.n	800d54a <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800d53a:	f107 030d 	add.w	r3, r7, #13
 800d53e:	2201      	movs	r2, #1
 800d540:	4619      	mov	r1, r3
 800d542:	6878      	ldr	r0, [r7, #4]
 800d544:	f001 fd3e 	bl	800efc4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800d548:	e01d      	b.n	800d586 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800d54a:	6839      	ldr	r1, [r7, #0]
 800d54c:	6878      	ldr	r0, [r7, #4]
 800d54e:	f001 fcbc 	bl	800eeca <USBD_CtlError>
            ret = USBD_FAIL;
 800d552:	2303      	movs	r3, #3
 800d554:	75fb      	strb	r3, [r7, #23]
          break;
 800d556:	e016      	b.n	800d586 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800d558:	687b      	ldr	r3, [r7, #4]
 800d55a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800d55e:	b2db      	uxtb	r3, r3
 800d560:	2b03      	cmp	r3, #3
 800d562:	d00f      	beq.n	800d584 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800d564:	6839      	ldr	r1, [r7, #0]
 800d566:	6878      	ldr	r0, [r7, #4]
 800d568:	f001 fcaf 	bl	800eeca <USBD_CtlError>
            ret = USBD_FAIL;
 800d56c:	2303      	movs	r3, #3
 800d56e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800d570:	e008      	b.n	800d584 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800d572:	6839      	ldr	r1, [r7, #0]
 800d574:	6878      	ldr	r0, [r7, #4]
 800d576:	f001 fca8 	bl	800eeca <USBD_CtlError>
          ret = USBD_FAIL;
 800d57a:	2303      	movs	r3, #3
 800d57c:	75fb      	strb	r3, [r7, #23]
          break;
 800d57e:	e002      	b.n	800d586 <USBD_CDC_Setup+0x19e>
          break;
 800d580:	bf00      	nop
 800d582:	e008      	b.n	800d596 <USBD_CDC_Setup+0x1ae>
          break;
 800d584:	bf00      	nop
      }
      break;
 800d586:	e006      	b.n	800d596 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800d588:	6839      	ldr	r1, [r7, #0]
 800d58a:	6878      	ldr	r0, [r7, #4]
 800d58c:	f001 fc9d 	bl	800eeca <USBD_CtlError>
      ret = USBD_FAIL;
 800d590:	2303      	movs	r3, #3
 800d592:	75fb      	strb	r3, [r7, #23]
      break;
 800d594:	bf00      	nop
  }

  return (uint8_t)ret;
 800d596:	7dfb      	ldrb	r3, [r7, #23]
}
 800d598:	4618      	mov	r0, r3
 800d59a:	3718      	adds	r7, #24
 800d59c:	46bd      	mov	sp, r7
 800d59e:	bd80      	pop	{r7, pc}

0800d5a0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d5a0:	b580      	push	{r7, lr}
 800d5a2:	b084      	sub	sp, #16
 800d5a4:	af00      	add	r7, sp, #0
 800d5a6:	6078      	str	r0, [r7, #4]
 800d5a8:	460b      	mov	r3, r1
 800d5aa:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800d5ac:	687b      	ldr	r3, [r7, #4]
 800d5ae:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d5b2:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800d5b4:	687b      	ldr	r3, [r7, #4]
 800d5b6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d5ba:	687b      	ldr	r3, [r7, #4]
 800d5bc:	32b0      	adds	r2, #176	@ 0xb0
 800d5be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d5c2:	2b00      	cmp	r3, #0
 800d5c4:	d101      	bne.n	800d5ca <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800d5c6:	2303      	movs	r3, #3
 800d5c8:	e065      	b.n	800d696 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d5ca:	687b      	ldr	r3, [r7, #4]
 800d5cc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d5d0:	687b      	ldr	r3, [r7, #4]
 800d5d2:	32b0      	adds	r2, #176	@ 0xb0
 800d5d4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d5d8:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800d5da:	78fb      	ldrb	r3, [r7, #3]
 800d5dc:	f003 020f 	and.w	r2, r3, #15
 800d5e0:	6879      	ldr	r1, [r7, #4]
 800d5e2:	4613      	mov	r3, r2
 800d5e4:	009b      	lsls	r3, r3, #2
 800d5e6:	4413      	add	r3, r2
 800d5e8:	009b      	lsls	r3, r3, #2
 800d5ea:	440b      	add	r3, r1
 800d5ec:	3314      	adds	r3, #20
 800d5ee:	681b      	ldr	r3, [r3, #0]
 800d5f0:	2b00      	cmp	r3, #0
 800d5f2:	d02f      	beq.n	800d654 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800d5f4:	78fb      	ldrb	r3, [r7, #3]
 800d5f6:	f003 020f 	and.w	r2, r3, #15
 800d5fa:	6879      	ldr	r1, [r7, #4]
 800d5fc:	4613      	mov	r3, r2
 800d5fe:	009b      	lsls	r3, r3, #2
 800d600:	4413      	add	r3, r2
 800d602:	009b      	lsls	r3, r3, #2
 800d604:	440b      	add	r3, r1
 800d606:	3314      	adds	r3, #20
 800d608:	681a      	ldr	r2, [r3, #0]
 800d60a:	78fb      	ldrb	r3, [r7, #3]
 800d60c:	f003 010f 	and.w	r1, r3, #15
 800d610:	68f8      	ldr	r0, [r7, #12]
 800d612:	460b      	mov	r3, r1
 800d614:	00db      	lsls	r3, r3, #3
 800d616:	440b      	add	r3, r1
 800d618:	009b      	lsls	r3, r3, #2
 800d61a:	4403      	add	r3, r0
 800d61c:	331c      	adds	r3, #28
 800d61e:	681b      	ldr	r3, [r3, #0]
 800d620:	fbb2 f1f3 	udiv	r1, r2, r3
 800d624:	fb01 f303 	mul.w	r3, r1, r3
 800d628:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800d62a:	2b00      	cmp	r3, #0
 800d62c:	d112      	bne.n	800d654 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800d62e:	78fb      	ldrb	r3, [r7, #3]
 800d630:	f003 020f 	and.w	r2, r3, #15
 800d634:	6879      	ldr	r1, [r7, #4]
 800d636:	4613      	mov	r3, r2
 800d638:	009b      	lsls	r3, r3, #2
 800d63a:	4413      	add	r3, r2
 800d63c:	009b      	lsls	r3, r3, #2
 800d63e:	440b      	add	r3, r1
 800d640:	3314      	adds	r3, #20
 800d642:	2200      	movs	r2, #0
 800d644:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800d646:	78f9      	ldrb	r1, [r7, #3]
 800d648:	2300      	movs	r3, #0
 800d64a:	2200      	movs	r2, #0
 800d64c:	6878      	ldr	r0, [r7, #4]
 800d64e:	f002 fa26 	bl	800fa9e <USBD_LL_Transmit>
 800d652:	e01f      	b.n	800d694 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800d654:	68bb      	ldr	r3, [r7, #8]
 800d656:	2200      	movs	r2, #0
 800d658:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800d65c:	687b      	ldr	r3, [r7, #4]
 800d65e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d662:	687a      	ldr	r2, [r7, #4]
 800d664:	33b0      	adds	r3, #176	@ 0xb0
 800d666:	009b      	lsls	r3, r3, #2
 800d668:	4413      	add	r3, r2
 800d66a:	685b      	ldr	r3, [r3, #4]
 800d66c:	691b      	ldr	r3, [r3, #16]
 800d66e:	2b00      	cmp	r3, #0
 800d670:	d010      	beq.n	800d694 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800d672:	687b      	ldr	r3, [r7, #4]
 800d674:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d678:	687a      	ldr	r2, [r7, #4]
 800d67a:	33b0      	adds	r3, #176	@ 0xb0
 800d67c:	009b      	lsls	r3, r3, #2
 800d67e:	4413      	add	r3, r2
 800d680:	685b      	ldr	r3, [r3, #4]
 800d682:	691b      	ldr	r3, [r3, #16]
 800d684:	68ba      	ldr	r2, [r7, #8]
 800d686:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800d68a:	68ba      	ldr	r2, [r7, #8]
 800d68c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800d690:	78fa      	ldrb	r2, [r7, #3]
 800d692:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800d694:	2300      	movs	r3, #0
}
 800d696:	4618      	mov	r0, r3
 800d698:	3710      	adds	r7, #16
 800d69a:	46bd      	mov	sp, r7
 800d69c:	bd80      	pop	{r7, pc}

0800d69e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800d69e:	b580      	push	{r7, lr}
 800d6a0:	b084      	sub	sp, #16
 800d6a2:	af00      	add	r7, sp, #0
 800d6a4:	6078      	str	r0, [r7, #4]
 800d6a6:	460b      	mov	r3, r1
 800d6a8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d6aa:	687b      	ldr	r3, [r7, #4]
 800d6ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d6b0:	687b      	ldr	r3, [r7, #4]
 800d6b2:	32b0      	adds	r2, #176	@ 0xb0
 800d6b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d6b8:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d6c0:	687b      	ldr	r3, [r7, #4]
 800d6c2:	32b0      	adds	r2, #176	@ 0xb0
 800d6c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	d101      	bne.n	800d6d0 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800d6cc:	2303      	movs	r3, #3
 800d6ce:	e01a      	b.n	800d706 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800d6d0:	78fb      	ldrb	r3, [r7, #3]
 800d6d2:	4619      	mov	r1, r3
 800d6d4:	6878      	ldr	r0, [r7, #4]
 800d6d6:	f002 fa24 	bl	800fb22 <USBD_LL_GetRxDataSize>
 800d6da:	4602      	mov	r2, r0
 800d6dc:	68fb      	ldr	r3, [r7, #12]
 800d6de:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d6e8:	687a      	ldr	r2, [r7, #4]
 800d6ea:	33b0      	adds	r3, #176	@ 0xb0
 800d6ec:	009b      	lsls	r3, r3, #2
 800d6ee:	4413      	add	r3, r2
 800d6f0:	685b      	ldr	r3, [r3, #4]
 800d6f2:	68db      	ldr	r3, [r3, #12]
 800d6f4:	68fa      	ldr	r2, [r7, #12]
 800d6f6:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800d6fa:	68fa      	ldr	r2, [r7, #12]
 800d6fc:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800d700:	4611      	mov	r1, r2
 800d702:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800d704:	2300      	movs	r3, #0
}
 800d706:	4618      	mov	r0, r3
 800d708:	3710      	adds	r7, #16
 800d70a:	46bd      	mov	sp, r7
 800d70c:	bd80      	pop	{r7, pc}

0800d70e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800d70e:	b580      	push	{r7, lr}
 800d710:	b084      	sub	sp, #16
 800d712:	af00      	add	r7, sp, #0
 800d714:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d716:	687b      	ldr	r3, [r7, #4]
 800d718:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	32b0      	adds	r2, #176	@ 0xb0
 800d720:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d724:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800d726:	68fb      	ldr	r3, [r7, #12]
 800d728:	2b00      	cmp	r3, #0
 800d72a:	d101      	bne.n	800d730 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800d72c:	2303      	movs	r3, #3
 800d72e:	e024      	b.n	800d77a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d736:	687a      	ldr	r2, [r7, #4]
 800d738:	33b0      	adds	r3, #176	@ 0xb0
 800d73a:	009b      	lsls	r3, r3, #2
 800d73c:	4413      	add	r3, r2
 800d73e:	685b      	ldr	r3, [r3, #4]
 800d740:	2b00      	cmp	r3, #0
 800d742:	d019      	beq.n	800d778 <USBD_CDC_EP0_RxReady+0x6a>
 800d744:	68fb      	ldr	r3, [r7, #12]
 800d746:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800d74a:	2bff      	cmp	r3, #255	@ 0xff
 800d74c:	d014      	beq.n	800d778 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800d74e:	687b      	ldr	r3, [r7, #4]
 800d750:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d754:	687a      	ldr	r2, [r7, #4]
 800d756:	33b0      	adds	r3, #176	@ 0xb0
 800d758:	009b      	lsls	r3, r3, #2
 800d75a:	4413      	add	r3, r2
 800d75c:	685b      	ldr	r3, [r3, #4]
 800d75e:	689b      	ldr	r3, [r3, #8]
 800d760:	68fa      	ldr	r2, [r7, #12]
 800d762:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800d766:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800d768:	68fa      	ldr	r2, [r7, #12]
 800d76a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800d76e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800d770:	68fb      	ldr	r3, [r7, #12]
 800d772:	22ff      	movs	r2, #255	@ 0xff
 800d774:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800d778:	2300      	movs	r3, #0
}
 800d77a:	4618      	mov	r0, r3
 800d77c:	3710      	adds	r7, #16
 800d77e:	46bd      	mov	sp, r7
 800d780:	bd80      	pop	{r7, pc}
	...

0800d784 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800d784:	b580      	push	{r7, lr}
 800d786:	b086      	sub	sp, #24
 800d788:	af00      	add	r7, sp, #0
 800d78a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800d78c:	2182      	movs	r1, #130	@ 0x82
 800d78e:	4818      	ldr	r0, [pc, #96]	@ (800d7f0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800d790:	f000 fd62 	bl	800e258 <USBD_GetEpDesc>
 800d794:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800d796:	2101      	movs	r1, #1
 800d798:	4815      	ldr	r0, [pc, #84]	@ (800d7f0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800d79a:	f000 fd5d 	bl	800e258 <USBD_GetEpDesc>
 800d79e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800d7a0:	2181      	movs	r1, #129	@ 0x81
 800d7a2:	4813      	ldr	r0, [pc, #76]	@ (800d7f0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800d7a4:	f000 fd58 	bl	800e258 <USBD_GetEpDesc>
 800d7a8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800d7aa:	697b      	ldr	r3, [r7, #20]
 800d7ac:	2b00      	cmp	r3, #0
 800d7ae:	d002      	beq.n	800d7b6 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800d7b0:	697b      	ldr	r3, [r7, #20]
 800d7b2:	2210      	movs	r2, #16
 800d7b4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800d7b6:	693b      	ldr	r3, [r7, #16]
 800d7b8:	2b00      	cmp	r3, #0
 800d7ba:	d006      	beq.n	800d7ca <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800d7bc:	693b      	ldr	r3, [r7, #16]
 800d7be:	2200      	movs	r2, #0
 800d7c0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d7c4:	711a      	strb	r2, [r3, #4]
 800d7c6:	2200      	movs	r2, #0
 800d7c8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800d7ca:	68fb      	ldr	r3, [r7, #12]
 800d7cc:	2b00      	cmp	r3, #0
 800d7ce:	d006      	beq.n	800d7de <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800d7d0:	68fb      	ldr	r3, [r7, #12]
 800d7d2:	2200      	movs	r2, #0
 800d7d4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d7d8:	711a      	strb	r2, [r3, #4]
 800d7da:	2200      	movs	r2, #0
 800d7dc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800d7de:	687b      	ldr	r3, [r7, #4]
 800d7e0:	2243      	movs	r2, #67	@ 0x43
 800d7e2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800d7e4:	4b02      	ldr	r3, [pc, #8]	@ (800d7f0 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800d7e6:	4618      	mov	r0, r3
 800d7e8:	3718      	adds	r7, #24
 800d7ea:	46bd      	mov	sp, r7
 800d7ec:	bd80      	pop	{r7, pc}
 800d7ee:	bf00      	nop
 800d7f0:	20000058 	.word	0x20000058

0800d7f4 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800d7f4:	b580      	push	{r7, lr}
 800d7f6:	b086      	sub	sp, #24
 800d7f8:	af00      	add	r7, sp, #0
 800d7fa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800d7fc:	2182      	movs	r1, #130	@ 0x82
 800d7fe:	4818      	ldr	r0, [pc, #96]	@ (800d860 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800d800:	f000 fd2a 	bl	800e258 <USBD_GetEpDesc>
 800d804:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800d806:	2101      	movs	r1, #1
 800d808:	4815      	ldr	r0, [pc, #84]	@ (800d860 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800d80a:	f000 fd25 	bl	800e258 <USBD_GetEpDesc>
 800d80e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800d810:	2181      	movs	r1, #129	@ 0x81
 800d812:	4813      	ldr	r0, [pc, #76]	@ (800d860 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800d814:	f000 fd20 	bl	800e258 <USBD_GetEpDesc>
 800d818:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800d81a:	697b      	ldr	r3, [r7, #20]
 800d81c:	2b00      	cmp	r3, #0
 800d81e:	d002      	beq.n	800d826 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800d820:	697b      	ldr	r3, [r7, #20]
 800d822:	2210      	movs	r2, #16
 800d824:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800d826:	693b      	ldr	r3, [r7, #16]
 800d828:	2b00      	cmp	r3, #0
 800d82a:	d006      	beq.n	800d83a <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800d82c:	693b      	ldr	r3, [r7, #16]
 800d82e:	2200      	movs	r2, #0
 800d830:	711a      	strb	r2, [r3, #4]
 800d832:	2200      	movs	r2, #0
 800d834:	f042 0202 	orr.w	r2, r2, #2
 800d838:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800d83a:	68fb      	ldr	r3, [r7, #12]
 800d83c:	2b00      	cmp	r3, #0
 800d83e:	d006      	beq.n	800d84e <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800d840:	68fb      	ldr	r3, [r7, #12]
 800d842:	2200      	movs	r2, #0
 800d844:	711a      	strb	r2, [r3, #4]
 800d846:	2200      	movs	r2, #0
 800d848:	f042 0202 	orr.w	r2, r2, #2
 800d84c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800d84e:	687b      	ldr	r3, [r7, #4]
 800d850:	2243      	movs	r2, #67	@ 0x43
 800d852:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800d854:	4b02      	ldr	r3, [pc, #8]	@ (800d860 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800d856:	4618      	mov	r0, r3
 800d858:	3718      	adds	r7, #24
 800d85a:	46bd      	mov	sp, r7
 800d85c:	bd80      	pop	{r7, pc}
 800d85e:	bf00      	nop
 800d860:	20000058 	.word	0x20000058

0800d864 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800d864:	b580      	push	{r7, lr}
 800d866:	b086      	sub	sp, #24
 800d868:	af00      	add	r7, sp, #0
 800d86a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800d86c:	2182      	movs	r1, #130	@ 0x82
 800d86e:	4818      	ldr	r0, [pc, #96]	@ (800d8d0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800d870:	f000 fcf2 	bl	800e258 <USBD_GetEpDesc>
 800d874:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800d876:	2101      	movs	r1, #1
 800d878:	4815      	ldr	r0, [pc, #84]	@ (800d8d0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800d87a:	f000 fced 	bl	800e258 <USBD_GetEpDesc>
 800d87e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800d880:	2181      	movs	r1, #129	@ 0x81
 800d882:	4813      	ldr	r0, [pc, #76]	@ (800d8d0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800d884:	f000 fce8 	bl	800e258 <USBD_GetEpDesc>
 800d888:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800d88a:	697b      	ldr	r3, [r7, #20]
 800d88c:	2b00      	cmp	r3, #0
 800d88e:	d002      	beq.n	800d896 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800d890:	697b      	ldr	r3, [r7, #20]
 800d892:	2210      	movs	r2, #16
 800d894:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800d896:	693b      	ldr	r3, [r7, #16]
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d006      	beq.n	800d8aa <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800d89c:	693b      	ldr	r3, [r7, #16]
 800d89e:	2200      	movs	r2, #0
 800d8a0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d8a4:	711a      	strb	r2, [r3, #4]
 800d8a6:	2200      	movs	r2, #0
 800d8a8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800d8aa:	68fb      	ldr	r3, [r7, #12]
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	d006      	beq.n	800d8be <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800d8b0:	68fb      	ldr	r3, [r7, #12]
 800d8b2:	2200      	movs	r2, #0
 800d8b4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800d8b8:	711a      	strb	r2, [r3, #4]
 800d8ba:	2200      	movs	r2, #0
 800d8bc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800d8be:	687b      	ldr	r3, [r7, #4]
 800d8c0:	2243      	movs	r2, #67	@ 0x43
 800d8c2:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800d8c4:	4b02      	ldr	r3, [pc, #8]	@ (800d8d0 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800d8c6:	4618      	mov	r0, r3
 800d8c8:	3718      	adds	r7, #24
 800d8ca:	46bd      	mov	sp, r7
 800d8cc:	bd80      	pop	{r7, pc}
 800d8ce:	bf00      	nop
 800d8d0:	20000058 	.word	0x20000058

0800d8d4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800d8d4:	b480      	push	{r7}
 800d8d6:	b083      	sub	sp, #12
 800d8d8:	af00      	add	r7, sp, #0
 800d8da:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800d8dc:	687b      	ldr	r3, [r7, #4]
 800d8de:	220a      	movs	r2, #10
 800d8e0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800d8e2:	4b03      	ldr	r3, [pc, #12]	@ (800d8f0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800d8e4:	4618      	mov	r0, r3
 800d8e6:	370c      	adds	r7, #12
 800d8e8:	46bd      	mov	sp, r7
 800d8ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8ee:	4770      	bx	lr
 800d8f0:	20000014 	.word	0x20000014

0800d8f4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800d8f4:	b480      	push	{r7}
 800d8f6:	b083      	sub	sp, #12
 800d8f8:	af00      	add	r7, sp, #0
 800d8fa:	6078      	str	r0, [r7, #4]
 800d8fc:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800d8fe:	683b      	ldr	r3, [r7, #0]
 800d900:	2b00      	cmp	r3, #0
 800d902:	d101      	bne.n	800d908 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800d904:	2303      	movs	r3, #3
 800d906:	e009      	b.n	800d91c <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800d90e:	687a      	ldr	r2, [r7, #4]
 800d910:	33b0      	adds	r3, #176	@ 0xb0
 800d912:	009b      	lsls	r3, r3, #2
 800d914:	4413      	add	r3, r2
 800d916:	683a      	ldr	r2, [r7, #0]
 800d918:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800d91a:	2300      	movs	r3, #0
}
 800d91c:	4618      	mov	r0, r3
 800d91e:	370c      	adds	r7, #12
 800d920:	46bd      	mov	sp, r7
 800d922:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d926:	4770      	bx	lr

0800d928 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800d928:	b480      	push	{r7}
 800d92a:	b087      	sub	sp, #28
 800d92c:	af00      	add	r7, sp, #0
 800d92e:	60f8      	str	r0, [r7, #12]
 800d930:	60b9      	str	r1, [r7, #8]
 800d932:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d934:	68fb      	ldr	r3, [r7, #12]
 800d936:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d93a:	68fb      	ldr	r3, [r7, #12]
 800d93c:	32b0      	adds	r2, #176	@ 0xb0
 800d93e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d942:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800d944:	697b      	ldr	r3, [r7, #20]
 800d946:	2b00      	cmp	r3, #0
 800d948:	d101      	bne.n	800d94e <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800d94a:	2303      	movs	r3, #3
 800d94c:	e008      	b.n	800d960 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800d94e:	697b      	ldr	r3, [r7, #20]
 800d950:	68ba      	ldr	r2, [r7, #8]
 800d952:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800d956:	697b      	ldr	r3, [r7, #20]
 800d958:	687a      	ldr	r2, [r7, #4]
 800d95a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800d95e:	2300      	movs	r3, #0
}
 800d960:	4618      	mov	r0, r3
 800d962:	371c      	adds	r7, #28
 800d964:	46bd      	mov	sp, r7
 800d966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d96a:	4770      	bx	lr

0800d96c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800d96c:	b480      	push	{r7}
 800d96e:	b085      	sub	sp, #20
 800d970:	af00      	add	r7, sp, #0
 800d972:	6078      	str	r0, [r7, #4]
 800d974:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d976:	687b      	ldr	r3, [r7, #4]
 800d978:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d97c:	687b      	ldr	r3, [r7, #4]
 800d97e:	32b0      	adds	r2, #176	@ 0xb0
 800d980:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d984:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800d986:	68fb      	ldr	r3, [r7, #12]
 800d988:	2b00      	cmp	r3, #0
 800d98a:	d101      	bne.n	800d990 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800d98c:	2303      	movs	r3, #3
 800d98e:	e004      	b.n	800d99a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800d990:	68fb      	ldr	r3, [r7, #12]
 800d992:	683a      	ldr	r2, [r7, #0]
 800d994:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800d998:	2300      	movs	r3, #0
}
 800d99a:	4618      	mov	r0, r3
 800d99c:	3714      	adds	r7, #20
 800d99e:	46bd      	mov	sp, r7
 800d9a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d9a4:	4770      	bx	lr
	...

0800d9a8 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800d9a8:	b580      	push	{r7, lr}
 800d9aa:	b084      	sub	sp, #16
 800d9ac:	af00      	add	r7, sp, #0
 800d9ae:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	32b0      	adds	r2, #176	@ 0xb0
 800d9ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800d9be:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800d9c0:	2301      	movs	r3, #1
 800d9c2:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800d9c4:	68bb      	ldr	r3, [r7, #8]
 800d9c6:	2b00      	cmp	r3, #0
 800d9c8:	d101      	bne.n	800d9ce <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800d9ca:	2303      	movs	r3, #3
 800d9cc:	e025      	b.n	800da1a <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800d9ce:	68bb      	ldr	r3, [r7, #8]
 800d9d0:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800d9d4:	2b00      	cmp	r3, #0
 800d9d6:	d11f      	bne.n	800da18 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800d9d8:	68bb      	ldr	r3, [r7, #8]
 800d9da:	2201      	movs	r2, #1
 800d9dc:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800d9e0:	4b10      	ldr	r3, [pc, #64]	@ (800da24 <USBD_CDC_TransmitPacket+0x7c>)
 800d9e2:	781b      	ldrb	r3, [r3, #0]
 800d9e4:	f003 020f 	and.w	r2, r3, #15
 800d9e8:	68bb      	ldr	r3, [r7, #8]
 800d9ea:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800d9ee:	6878      	ldr	r0, [r7, #4]
 800d9f0:	4613      	mov	r3, r2
 800d9f2:	009b      	lsls	r3, r3, #2
 800d9f4:	4413      	add	r3, r2
 800d9f6:	009b      	lsls	r3, r3, #2
 800d9f8:	4403      	add	r3, r0
 800d9fa:	3314      	adds	r3, #20
 800d9fc:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800d9fe:	4b09      	ldr	r3, [pc, #36]	@ (800da24 <USBD_CDC_TransmitPacket+0x7c>)
 800da00:	7819      	ldrb	r1, [r3, #0]
 800da02:	68bb      	ldr	r3, [r7, #8]
 800da04:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800da08:	68bb      	ldr	r3, [r7, #8]
 800da0a:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800da0e:	6878      	ldr	r0, [r7, #4]
 800da10:	f002 f845 	bl	800fa9e <USBD_LL_Transmit>

    ret = USBD_OK;
 800da14:	2300      	movs	r3, #0
 800da16:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800da18:	7bfb      	ldrb	r3, [r7, #15]
}
 800da1a:	4618      	mov	r0, r3
 800da1c:	3710      	adds	r7, #16
 800da1e:	46bd      	mov	sp, r7
 800da20:	bd80      	pop	{r7, pc}
 800da22:	bf00      	nop
 800da24:	2000009b 	.word	0x2000009b

0800da28 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800da28:	b580      	push	{r7, lr}
 800da2a:	b084      	sub	sp, #16
 800da2c:	af00      	add	r7, sp, #0
 800da2e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800da36:	687b      	ldr	r3, [r7, #4]
 800da38:	32b0      	adds	r2, #176	@ 0xb0
 800da3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800da3e:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800da40:	687b      	ldr	r3, [r7, #4]
 800da42:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	32b0      	adds	r2, #176	@ 0xb0
 800da4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800da4e:	2b00      	cmp	r3, #0
 800da50:	d101      	bne.n	800da56 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800da52:	2303      	movs	r3, #3
 800da54:	e018      	b.n	800da88 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800da56:	687b      	ldr	r3, [r7, #4]
 800da58:	7c1b      	ldrb	r3, [r3, #16]
 800da5a:	2b00      	cmp	r3, #0
 800da5c:	d10a      	bne.n	800da74 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800da5e:	4b0c      	ldr	r3, [pc, #48]	@ (800da90 <USBD_CDC_ReceivePacket+0x68>)
 800da60:	7819      	ldrb	r1, [r3, #0]
 800da62:	68fb      	ldr	r3, [r7, #12]
 800da64:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800da68:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800da6c:	6878      	ldr	r0, [r7, #4]
 800da6e:	f002 f837 	bl	800fae0 <USBD_LL_PrepareReceive>
 800da72:	e008      	b.n	800da86 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800da74:	4b06      	ldr	r3, [pc, #24]	@ (800da90 <USBD_CDC_ReceivePacket+0x68>)
 800da76:	7819      	ldrb	r1, [r3, #0]
 800da78:	68fb      	ldr	r3, [r7, #12]
 800da7a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800da7e:	2340      	movs	r3, #64	@ 0x40
 800da80:	6878      	ldr	r0, [r7, #4]
 800da82:	f002 f82d 	bl	800fae0 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800da86:	2300      	movs	r3, #0
}
 800da88:	4618      	mov	r0, r3
 800da8a:	3710      	adds	r7, #16
 800da8c:	46bd      	mov	sp, r7
 800da8e:	bd80      	pop	{r7, pc}
 800da90:	2000009c 	.word	0x2000009c

0800da94 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800da94:	b580      	push	{r7, lr}
 800da96:	b086      	sub	sp, #24
 800da98:	af00      	add	r7, sp, #0
 800da9a:	60f8      	str	r0, [r7, #12]
 800da9c:	60b9      	str	r1, [r7, #8]
 800da9e:	4613      	mov	r3, r2
 800daa0:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800daa2:	68fb      	ldr	r3, [r7, #12]
 800daa4:	2b00      	cmp	r3, #0
 800daa6:	d101      	bne.n	800daac <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800daa8:	2303      	movs	r3, #3
 800daaa:	e01f      	b.n	800daec <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800daac:	68fb      	ldr	r3, [r7, #12]
 800daae:	2200      	movs	r2, #0
 800dab0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800dab4:	68fb      	ldr	r3, [r7, #12]
 800dab6:	2200      	movs	r2, #0
 800dab8:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800dabc:	68fb      	ldr	r3, [r7, #12]
 800dabe:	2200      	movs	r2, #0
 800dac0:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800dac4:	68bb      	ldr	r3, [r7, #8]
 800dac6:	2b00      	cmp	r3, #0
 800dac8:	d003      	beq.n	800dad2 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800daca:	68fb      	ldr	r3, [r7, #12]
 800dacc:	68ba      	ldr	r2, [r7, #8]
 800dace:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800dad2:	68fb      	ldr	r3, [r7, #12]
 800dad4:	2201      	movs	r2, #1
 800dad6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800dada:	68fb      	ldr	r3, [r7, #12]
 800dadc:	79fa      	ldrb	r2, [r7, #7]
 800dade:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800dae0:	68f8      	ldr	r0, [r7, #12]
 800dae2:	f001 fea7 	bl	800f834 <USBD_LL_Init>
 800dae6:	4603      	mov	r3, r0
 800dae8:	75fb      	strb	r3, [r7, #23]

  return ret;
 800daea:	7dfb      	ldrb	r3, [r7, #23]
}
 800daec:	4618      	mov	r0, r3
 800daee:	3718      	adds	r7, #24
 800daf0:	46bd      	mov	sp, r7
 800daf2:	bd80      	pop	{r7, pc}

0800daf4 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800daf4:	b580      	push	{r7, lr}
 800daf6:	b084      	sub	sp, #16
 800daf8:	af00      	add	r7, sp, #0
 800dafa:	6078      	str	r0, [r7, #4]
 800dafc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800dafe:	2300      	movs	r3, #0
 800db00:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800db02:	683b      	ldr	r3, [r7, #0]
 800db04:	2b00      	cmp	r3, #0
 800db06:	d101      	bne.n	800db0c <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800db08:	2303      	movs	r3, #3
 800db0a:	e025      	b.n	800db58 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	683a      	ldr	r2, [r7, #0]
 800db10:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800db14:	687b      	ldr	r3, [r7, #4]
 800db16:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800db1a:	687b      	ldr	r3, [r7, #4]
 800db1c:	32ae      	adds	r2, #174	@ 0xae
 800db1e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800db22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db24:	2b00      	cmp	r3, #0
 800db26:	d00f      	beq.n	800db48 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800db2e:	687b      	ldr	r3, [r7, #4]
 800db30:	32ae      	adds	r2, #174	@ 0xae
 800db32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800db36:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800db38:	f107 020e 	add.w	r2, r7, #14
 800db3c:	4610      	mov	r0, r2
 800db3e:	4798      	blx	r3
 800db40:	4602      	mov	r2, r0
 800db42:	687b      	ldr	r3, [r7, #4]
 800db44:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800db4e:	1c5a      	adds	r2, r3, #1
 800db50:	687b      	ldr	r3, [r7, #4]
 800db52:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800db56:	2300      	movs	r3, #0
}
 800db58:	4618      	mov	r0, r3
 800db5a:	3710      	adds	r7, #16
 800db5c:	46bd      	mov	sp, r7
 800db5e:	bd80      	pop	{r7, pc}

0800db60 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800db60:	b580      	push	{r7, lr}
 800db62:	b082      	sub	sp, #8
 800db64:	af00      	add	r7, sp, #0
 800db66:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800db68:	6878      	ldr	r0, [r7, #4]
 800db6a:	f001 feaf 	bl	800f8cc <USBD_LL_Start>
 800db6e:	4603      	mov	r3, r0
}
 800db70:	4618      	mov	r0, r3
 800db72:	3708      	adds	r7, #8
 800db74:	46bd      	mov	sp, r7
 800db76:	bd80      	pop	{r7, pc}

0800db78 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800db78:	b480      	push	{r7}
 800db7a:	b083      	sub	sp, #12
 800db7c:	af00      	add	r7, sp, #0
 800db7e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800db80:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800db82:	4618      	mov	r0, r3
 800db84:	370c      	adds	r7, #12
 800db86:	46bd      	mov	sp, r7
 800db88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db8c:	4770      	bx	lr

0800db8e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800db8e:	b580      	push	{r7, lr}
 800db90:	b084      	sub	sp, #16
 800db92:	af00      	add	r7, sp, #0
 800db94:	6078      	str	r0, [r7, #4]
 800db96:	460b      	mov	r3, r1
 800db98:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800db9a:	2300      	movs	r3, #0
 800db9c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800db9e:	687b      	ldr	r3, [r7, #4]
 800dba0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dba4:	2b00      	cmp	r3, #0
 800dba6:	d009      	beq.n	800dbbc <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dbae:	681b      	ldr	r3, [r3, #0]
 800dbb0:	78fa      	ldrb	r2, [r7, #3]
 800dbb2:	4611      	mov	r1, r2
 800dbb4:	6878      	ldr	r0, [r7, #4]
 800dbb6:	4798      	blx	r3
 800dbb8:	4603      	mov	r3, r0
 800dbba:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800dbbc:	7bfb      	ldrb	r3, [r7, #15]
}
 800dbbe:	4618      	mov	r0, r3
 800dbc0:	3710      	adds	r7, #16
 800dbc2:	46bd      	mov	sp, r7
 800dbc4:	bd80      	pop	{r7, pc}

0800dbc6 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800dbc6:	b580      	push	{r7, lr}
 800dbc8:	b084      	sub	sp, #16
 800dbca:	af00      	add	r7, sp, #0
 800dbcc:	6078      	str	r0, [r7, #4]
 800dbce:	460b      	mov	r3, r1
 800dbd0:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800dbd2:	2300      	movs	r3, #0
 800dbd4:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800dbd6:	687b      	ldr	r3, [r7, #4]
 800dbd8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dbdc:	685b      	ldr	r3, [r3, #4]
 800dbde:	78fa      	ldrb	r2, [r7, #3]
 800dbe0:	4611      	mov	r1, r2
 800dbe2:	6878      	ldr	r0, [r7, #4]
 800dbe4:	4798      	blx	r3
 800dbe6:	4603      	mov	r3, r0
 800dbe8:	2b00      	cmp	r3, #0
 800dbea:	d001      	beq.n	800dbf0 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800dbec:	2303      	movs	r3, #3
 800dbee:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800dbf0:	7bfb      	ldrb	r3, [r7, #15]
}
 800dbf2:	4618      	mov	r0, r3
 800dbf4:	3710      	adds	r7, #16
 800dbf6:	46bd      	mov	sp, r7
 800dbf8:	bd80      	pop	{r7, pc}

0800dbfa <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800dbfa:	b580      	push	{r7, lr}
 800dbfc:	b084      	sub	sp, #16
 800dbfe:	af00      	add	r7, sp, #0
 800dc00:	6078      	str	r0, [r7, #4]
 800dc02:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800dc04:	687b      	ldr	r3, [r7, #4]
 800dc06:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800dc0a:	6839      	ldr	r1, [r7, #0]
 800dc0c:	4618      	mov	r0, r3
 800dc0e:	f001 f922 	bl	800ee56 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800dc12:	687b      	ldr	r3, [r7, #4]
 800dc14:	2201      	movs	r2, #1
 800dc16:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800dc1a:	687b      	ldr	r3, [r7, #4]
 800dc1c:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800dc20:	461a      	mov	r2, r3
 800dc22:	687b      	ldr	r3, [r7, #4]
 800dc24:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800dc28:	687b      	ldr	r3, [r7, #4]
 800dc2a:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800dc2e:	f003 031f 	and.w	r3, r3, #31
 800dc32:	2b02      	cmp	r3, #2
 800dc34:	d01a      	beq.n	800dc6c <USBD_LL_SetupStage+0x72>
 800dc36:	2b02      	cmp	r3, #2
 800dc38:	d822      	bhi.n	800dc80 <USBD_LL_SetupStage+0x86>
 800dc3a:	2b00      	cmp	r3, #0
 800dc3c:	d002      	beq.n	800dc44 <USBD_LL_SetupStage+0x4a>
 800dc3e:	2b01      	cmp	r3, #1
 800dc40:	d00a      	beq.n	800dc58 <USBD_LL_SetupStage+0x5e>
 800dc42:	e01d      	b.n	800dc80 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800dc44:	687b      	ldr	r3, [r7, #4]
 800dc46:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800dc4a:	4619      	mov	r1, r3
 800dc4c:	6878      	ldr	r0, [r7, #4]
 800dc4e:	f000 fb77 	bl	800e340 <USBD_StdDevReq>
 800dc52:	4603      	mov	r3, r0
 800dc54:	73fb      	strb	r3, [r7, #15]
      break;
 800dc56:	e020      	b.n	800dc9a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800dc58:	687b      	ldr	r3, [r7, #4]
 800dc5a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800dc5e:	4619      	mov	r1, r3
 800dc60:	6878      	ldr	r0, [r7, #4]
 800dc62:	f000 fbdf 	bl	800e424 <USBD_StdItfReq>
 800dc66:	4603      	mov	r3, r0
 800dc68:	73fb      	strb	r3, [r7, #15]
      break;
 800dc6a:	e016      	b.n	800dc9a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800dc6c:	687b      	ldr	r3, [r7, #4]
 800dc6e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800dc72:	4619      	mov	r1, r3
 800dc74:	6878      	ldr	r0, [r7, #4]
 800dc76:	f000 fc41 	bl	800e4fc <USBD_StdEPReq>
 800dc7a:	4603      	mov	r3, r0
 800dc7c:	73fb      	strb	r3, [r7, #15]
      break;
 800dc7e:	e00c      	b.n	800dc9a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800dc80:	687b      	ldr	r3, [r7, #4]
 800dc82:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800dc86:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800dc8a:	b2db      	uxtb	r3, r3
 800dc8c:	4619      	mov	r1, r3
 800dc8e:	6878      	ldr	r0, [r7, #4]
 800dc90:	f001 fe7c 	bl	800f98c <USBD_LL_StallEP>
 800dc94:	4603      	mov	r3, r0
 800dc96:	73fb      	strb	r3, [r7, #15]
      break;
 800dc98:	bf00      	nop
  }

  return ret;
 800dc9a:	7bfb      	ldrb	r3, [r7, #15]
}
 800dc9c:	4618      	mov	r0, r3
 800dc9e:	3710      	adds	r7, #16
 800dca0:	46bd      	mov	sp, r7
 800dca2:	bd80      	pop	{r7, pc}

0800dca4 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800dca4:	b580      	push	{r7, lr}
 800dca6:	b086      	sub	sp, #24
 800dca8:	af00      	add	r7, sp, #0
 800dcaa:	60f8      	str	r0, [r7, #12]
 800dcac:	460b      	mov	r3, r1
 800dcae:	607a      	str	r2, [r7, #4]
 800dcb0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800dcb2:	2300      	movs	r3, #0
 800dcb4:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800dcb6:	7afb      	ldrb	r3, [r7, #11]
 800dcb8:	2b00      	cmp	r3, #0
 800dcba:	d177      	bne.n	800ddac <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800dcbc:	68fb      	ldr	r3, [r7, #12]
 800dcbe:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800dcc2:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800dcc4:	68fb      	ldr	r3, [r7, #12]
 800dcc6:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800dcca:	2b03      	cmp	r3, #3
 800dccc:	f040 80a1 	bne.w	800de12 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800dcd0:	693b      	ldr	r3, [r7, #16]
 800dcd2:	685b      	ldr	r3, [r3, #4]
 800dcd4:	693a      	ldr	r2, [r7, #16]
 800dcd6:	8992      	ldrh	r2, [r2, #12]
 800dcd8:	4293      	cmp	r3, r2
 800dcda:	d91c      	bls.n	800dd16 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800dcdc:	693b      	ldr	r3, [r7, #16]
 800dcde:	685b      	ldr	r3, [r3, #4]
 800dce0:	693a      	ldr	r2, [r7, #16]
 800dce2:	8992      	ldrh	r2, [r2, #12]
 800dce4:	1a9a      	subs	r2, r3, r2
 800dce6:	693b      	ldr	r3, [r7, #16]
 800dce8:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800dcea:	693b      	ldr	r3, [r7, #16]
 800dcec:	691b      	ldr	r3, [r3, #16]
 800dcee:	693a      	ldr	r2, [r7, #16]
 800dcf0:	8992      	ldrh	r2, [r2, #12]
 800dcf2:	441a      	add	r2, r3
 800dcf4:	693b      	ldr	r3, [r7, #16]
 800dcf6:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800dcf8:	693b      	ldr	r3, [r7, #16]
 800dcfa:	6919      	ldr	r1, [r3, #16]
 800dcfc:	693b      	ldr	r3, [r7, #16]
 800dcfe:	899b      	ldrh	r3, [r3, #12]
 800dd00:	461a      	mov	r2, r3
 800dd02:	693b      	ldr	r3, [r7, #16]
 800dd04:	685b      	ldr	r3, [r3, #4]
 800dd06:	4293      	cmp	r3, r2
 800dd08:	bf38      	it	cc
 800dd0a:	4613      	movcc	r3, r2
 800dd0c:	461a      	mov	r2, r3
 800dd0e:	68f8      	ldr	r0, [r7, #12]
 800dd10:	f001 f9a8 	bl	800f064 <USBD_CtlContinueRx>
 800dd14:	e07d      	b.n	800de12 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800dd16:	68fb      	ldr	r3, [r7, #12]
 800dd18:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800dd1c:	f003 031f 	and.w	r3, r3, #31
 800dd20:	2b02      	cmp	r3, #2
 800dd22:	d014      	beq.n	800dd4e <USBD_LL_DataOutStage+0xaa>
 800dd24:	2b02      	cmp	r3, #2
 800dd26:	d81d      	bhi.n	800dd64 <USBD_LL_DataOutStage+0xc0>
 800dd28:	2b00      	cmp	r3, #0
 800dd2a:	d002      	beq.n	800dd32 <USBD_LL_DataOutStage+0x8e>
 800dd2c:	2b01      	cmp	r3, #1
 800dd2e:	d003      	beq.n	800dd38 <USBD_LL_DataOutStage+0x94>
 800dd30:	e018      	b.n	800dd64 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800dd32:	2300      	movs	r3, #0
 800dd34:	75bb      	strb	r3, [r7, #22]
            break;
 800dd36:	e018      	b.n	800dd6a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800dd38:	68fb      	ldr	r3, [r7, #12]
 800dd3a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800dd3e:	b2db      	uxtb	r3, r3
 800dd40:	4619      	mov	r1, r3
 800dd42:	68f8      	ldr	r0, [r7, #12]
 800dd44:	f000 fa6e 	bl	800e224 <USBD_CoreFindIF>
 800dd48:	4603      	mov	r3, r0
 800dd4a:	75bb      	strb	r3, [r7, #22]
            break;
 800dd4c:	e00d      	b.n	800dd6a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800dd4e:	68fb      	ldr	r3, [r7, #12]
 800dd50:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800dd54:	b2db      	uxtb	r3, r3
 800dd56:	4619      	mov	r1, r3
 800dd58:	68f8      	ldr	r0, [r7, #12]
 800dd5a:	f000 fa70 	bl	800e23e <USBD_CoreFindEP>
 800dd5e:	4603      	mov	r3, r0
 800dd60:	75bb      	strb	r3, [r7, #22]
            break;
 800dd62:	e002      	b.n	800dd6a <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800dd64:	2300      	movs	r3, #0
 800dd66:	75bb      	strb	r3, [r7, #22]
            break;
 800dd68:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800dd6a:	7dbb      	ldrb	r3, [r7, #22]
 800dd6c:	2b00      	cmp	r3, #0
 800dd6e:	d119      	bne.n	800dda4 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dd70:	68fb      	ldr	r3, [r7, #12]
 800dd72:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800dd76:	b2db      	uxtb	r3, r3
 800dd78:	2b03      	cmp	r3, #3
 800dd7a:	d113      	bne.n	800dda4 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800dd7c:	7dba      	ldrb	r2, [r7, #22]
 800dd7e:	68fb      	ldr	r3, [r7, #12]
 800dd80:	32ae      	adds	r2, #174	@ 0xae
 800dd82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dd86:	691b      	ldr	r3, [r3, #16]
 800dd88:	2b00      	cmp	r3, #0
 800dd8a:	d00b      	beq.n	800dda4 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800dd8c:	7dba      	ldrb	r2, [r7, #22]
 800dd8e:	68fb      	ldr	r3, [r7, #12]
 800dd90:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800dd94:	7dba      	ldrb	r2, [r7, #22]
 800dd96:	68fb      	ldr	r3, [r7, #12]
 800dd98:	32ae      	adds	r2, #174	@ 0xae
 800dd9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dd9e:	691b      	ldr	r3, [r3, #16]
 800dda0:	68f8      	ldr	r0, [r7, #12]
 800dda2:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800dda4:	68f8      	ldr	r0, [r7, #12]
 800dda6:	f001 f96e 	bl	800f086 <USBD_CtlSendStatus>
 800ddaa:	e032      	b.n	800de12 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800ddac:	7afb      	ldrb	r3, [r7, #11]
 800ddae:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ddb2:	b2db      	uxtb	r3, r3
 800ddb4:	4619      	mov	r1, r3
 800ddb6:	68f8      	ldr	r0, [r7, #12]
 800ddb8:	f000 fa41 	bl	800e23e <USBD_CoreFindEP>
 800ddbc:	4603      	mov	r3, r0
 800ddbe:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ddc0:	7dbb      	ldrb	r3, [r7, #22]
 800ddc2:	2bff      	cmp	r3, #255	@ 0xff
 800ddc4:	d025      	beq.n	800de12 <USBD_LL_DataOutStage+0x16e>
 800ddc6:	7dbb      	ldrb	r3, [r7, #22]
 800ddc8:	2b00      	cmp	r3, #0
 800ddca:	d122      	bne.n	800de12 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ddcc:	68fb      	ldr	r3, [r7, #12]
 800ddce:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ddd2:	b2db      	uxtb	r3, r3
 800ddd4:	2b03      	cmp	r3, #3
 800ddd6:	d117      	bne.n	800de08 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800ddd8:	7dba      	ldrb	r2, [r7, #22]
 800ddda:	68fb      	ldr	r3, [r7, #12]
 800dddc:	32ae      	adds	r2, #174	@ 0xae
 800ddde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800dde2:	699b      	ldr	r3, [r3, #24]
 800dde4:	2b00      	cmp	r3, #0
 800dde6:	d00f      	beq.n	800de08 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800dde8:	7dba      	ldrb	r2, [r7, #22]
 800ddea:	68fb      	ldr	r3, [r7, #12]
 800ddec:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800ddf0:	7dba      	ldrb	r2, [r7, #22]
 800ddf2:	68fb      	ldr	r3, [r7, #12]
 800ddf4:	32ae      	adds	r2, #174	@ 0xae
 800ddf6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ddfa:	699b      	ldr	r3, [r3, #24]
 800ddfc:	7afa      	ldrb	r2, [r7, #11]
 800ddfe:	4611      	mov	r1, r2
 800de00:	68f8      	ldr	r0, [r7, #12]
 800de02:	4798      	blx	r3
 800de04:	4603      	mov	r3, r0
 800de06:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800de08:	7dfb      	ldrb	r3, [r7, #23]
 800de0a:	2b00      	cmp	r3, #0
 800de0c:	d001      	beq.n	800de12 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800de0e:	7dfb      	ldrb	r3, [r7, #23]
 800de10:	e000      	b.n	800de14 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800de12:	2300      	movs	r3, #0
}
 800de14:	4618      	mov	r0, r3
 800de16:	3718      	adds	r7, #24
 800de18:	46bd      	mov	sp, r7
 800de1a:	bd80      	pop	{r7, pc}

0800de1c <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800de1c:	b580      	push	{r7, lr}
 800de1e:	b086      	sub	sp, #24
 800de20:	af00      	add	r7, sp, #0
 800de22:	60f8      	str	r0, [r7, #12]
 800de24:	460b      	mov	r3, r1
 800de26:	607a      	str	r2, [r7, #4]
 800de28:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800de2a:	7afb      	ldrb	r3, [r7, #11]
 800de2c:	2b00      	cmp	r3, #0
 800de2e:	d178      	bne.n	800df22 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800de30:	68fb      	ldr	r3, [r7, #12]
 800de32:	3314      	adds	r3, #20
 800de34:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800de36:	68fb      	ldr	r3, [r7, #12]
 800de38:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800de3c:	2b02      	cmp	r3, #2
 800de3e:	d163      	bne.n	800df08 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800de40:	693b      	ldr	r3, [r7, #16]
 800de42:	685b      	ldr	r3, [r3, #4]
 800de44:	693a      	ldr	r2, [r7, #16]
 800de46:	8992      	ldrh	r2, [r2, #12]
 800de48:	4293      	cmp	r3, r2
 800de4a:	d91c      	bls.n	800de86 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800de4c:	693b      	ldr	r3, [r7, #16]
 800de4e:	685b      	ldr	r3, [r3, #4]
 800de50:	693a      	ldr	r2, [r7, #16]
 800de52:	8992      	ldrh	r2, [r2, #12]
 800de54:	1a9a      	subs	r2, r3, r2
 800de56:	693b      	ldr	r3, [r7, #16]
 800de58:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800de5a:	693b      	ldr	r3, [r7, #16]
 800de5c:	691b      	ldr	r3, [r3, #16]
 800de5e:	693a      	ldr	r2, [r7, #16]
 800de60:	8992      	ldrh	r2, [r2, #12]
 800de62:	441a      	add	r2, r3
 800de64:	693b      	ldr	r3, [r7, #16]
 800de66:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800de68:	693b      	ldr	r3, [r7, #16]
 800de6a:	6919      	ldr	r1, [r3, #16]
 800de6c:	693b      	ldr	r3, [r7, #16]
 800de6e:	685b      	ldr	r3, [r3, #4]
 800de70:	461a      	mov	r2, r3
 800de72:	68f8      	ldr	r0, [r7, #12]
 800de74:	f001 f8c4 	bl	800f000 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800de78:	2300      	movs	r3, #0
 800de7a:	2200      	movs	r2, #0
 800de7c:	2100      	movs	r1, #0
 800de7e:	68f8      	ldr	r0, [r7, #12]
 800de80:	f001 fe2e 	bl	800fae0 <USBD_LL_PrepareReceive>
 800de84:	e040      	b.n	800df08 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800de86:	693b      	ldr	r3, [r7, #16]
 800de88:	899b      	ldrh	r3, [r3, #12]
 800de8a:	461a      	mov	r2, r3
 800de8c:	693b      	ldr	r3, [r7, #16]
 800de8e:	685b      	ldr	r3, [r3, #4]
 800de90:	429a      	cmp	r2, r3
 800de92:	d11c      	bne.n	800dece <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800de94:	693b      	ldr	r3, [r7, #16]
 800de96:	681b      	ldr	r3, [r3, #0]
 800de98:	693a      	ldr	r2, [r7, #16]
 800de9a:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800de9c:	4293      	cmp	r3, r2
 800de9e:	d316      	bcc.n	800dece <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800dea0:	693b      	ldr	r3, [r7, #16]
 800dea2:	681a      	ldr	r2, [r3, #0]
 800dea4:	68fb      	ldr	r3, [r7, #12]
 800dea6:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800deaa:	429a      	cmp	r2, r3
 800deac:	d20f      	bcs.n	800dece <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800deae:	2200      	movs	r2, #0
 800deb0:	2100      	movs	r1, #0
 800deb2:	68f8      	ldr	r0, [r7, #12]
 800deb4:	f001 f8a4 	bl	800f000 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800deb8:	68fb      	ldr	r3, [r7, #12]
 800deba:	2200      	movs	r2, #0
 800debc:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800dec0:	2300      	movs	r3, #0
 800dec2:	2200      	movs	r2, #0
 800dec4:	2100      	movs	r1, #0
 800dec6:	68f8      	ldr	r0, [r7, #12]
 800dec8:	f001 fe0a 	bl	800fae0 <USBD_LL_PrepareReceive>
 800decc:	e01c      	b.n	800df08 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800dece:	68fb      	ldr	r3, [r7, #12]
 800ded0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ded4:	b2db      	uxtb	r3, r3
 800ded6:	2b03      	cmp	r3, #3
 800ded8:	d10f      	bne.n	800defa <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800deda:	68fb      	ldr	r3, [r7, #12]
 800dedc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dee0:	68db      	ldr	r3, [r3, #12]
 800dee2:	2b00      	cmp	r3, #0
 800dee4:	d009      	beq.n	800defa <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800dee6:	68fb      	ldr	r3, [r7, #12]
 800dee8:	2200      	movs	r2, #0
 800deea:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800deee:	68fb      	ldr	r3, [r7, #12]
 800def0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800def4:	68db      	ldr	r3, [r3, #12]
 800def6:	68f8      	ldr	r0, [r7, #12]
 800def8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800defa:	2180      	movs	r1, #128	@ 0x80
 800defc:	68f8      	ldr	r0, [r7, #12]
 800defe:	f001 fd45 	bl	800f98c <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800df02:	68f8      	ldr	r0, [r7, #12]
 800df04:	f001 f8d2 	bl	800f0ac <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800df08:	68fb      	ldr	r3, [r7, #12]
 800df0a:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800df0e:	2b00      	cmp	r3, #0
 800df10:	d03a      	beq.n	800df88 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800df12:	68f8      	ldr	r0, [r7, #12]
 800df14:	f7ff fe30 	bl	800db78 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800df18:	68fb      	ldr	r3, [r7, #12]
 800df1a:	2200      	movs	r2, #0
 800df1c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800df20:	e032      	b.n	800df88 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800df22:	7afb      	ldrb	r3, [r7, #11]
 800df24:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800df28:	b2db      	uxtb	r3, r3
 800df2a:	4619      	mov	r1, r3
 800df2c:	68f8      	ldr	r0, [r7, #12]
 800df2e:	f000 f986 	bl	800e23e <USBD_CoreFindEP>
 800df32:	4603      	mov	r3, r0
 800df34:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800df36:	7dfb      	ldrb	r3, [r7, #23]
 800df38:	2bff      	cmp	r3, #255	@ 0xff
 800df3a:	d025      	beq.n	800df88 <USBD_LL_DataInStage+0x16c>
 800df3c:	7dfb      	ldrb	r3, [r7, #23]
 800df3e:	2b00      	cmp	r3, #0
 800df40:	d122      	bne.n	800df88 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800df42:	68fb      	ldr	r3, [r7, #12]
 800df44:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800df48:	b2db      	uxtb	r3, r3
 800df4a:	2b03      	cmp	r3, #3
 800df4c:	d11c      	bne.n	800df88 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800df4e:	7dfa      	ldrb	r2, [r7, #23]
 800df50:	68fb      	ldr	r3, [r7, #12]
 800df52:	32ae      	adds	r2, #174	@ 0xae
 800df54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800df58:	695b      	ldr	r3, [r3, #20]
 800df5a:	2b00      	cmp	r3, #0
 800df5c:	d014      	beq.n	800df88 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800df5e:	7dfa      	ldrb	r2, [r7, #23]
 800df60:	68fb      	ldr	r3, [r7, #12]
 800df62:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800df66:	7dfa      	ldrb	r2, [r7, #23]
 800df68:	68fb      	ldr	r3, [r7, #12]
 800df6a:	32ae      	adds	r2, #174	@ 0xae
 800df6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800df70:	695b      	ldr	r3, [r3, #20]
 800df72:	7afa      	ldrb	r2, [r7, #11]
 800df74:	4611      	mov	r1, r2
 800df76:	68f8      	ldr	r0, [r7, #12]
 800df78:	4798      	blx	r3
 800df7a:	4603      	mov	r3, r0
 800df7c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800df7e:	7dbb      	ldrb	r3, [r7, #22]
 800df80:	2b00      	cmp	r3, #0
 800df82:	d001      	beq.n	800df88 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800df84:	7dbb      	ldrb	r3, [r7, #22]
 800df86:	e000      	b.n	800df8a <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800df88:	2300      	movs	r3, #0
}
 800df8a:	4618      	mov	r0, r3
 800df8c:	3718      	adds	r7, #24
 800df8e:	46bd      	mov	sp, r7
 800df90:	bd80      	pop	{r7, pc}

0800df92 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800df92:	b580      	push	{r7, lr}
 800df94:	b084      	sub	sp, #16
 800df96:	af00      	add	r7, sp, #0
 800df98:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800df9a:	2300      	movs	r3, #0
 800df9c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800df9e:	687b      	ldr	r3, [r7, #4]
 800dfa0:	2201      	movs	r2, #1
 800dfa2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800dfa6:	687b      	ldr	r3, [r7, #4]
 800dfa8:	2200      	movs	r2, #0
 800dfaa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800dfae:	687b      	ldr	r3, [r7, #4]
 800dfb0:	2200      	movs	r2, #0
 800dfb2:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800dfb4:	687b      	ldr	r3, [r7, #4]
 800dfb6:	2200      	movs	r2, #0
 800dfb8:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800dfbc:	687b      	ldr	r3, [r7, #4]
 800dfbe:	2200      	movs	r2, #0
 800dfc0:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800dfc4:	687b      	ldr	r3, [r7, #4]
 800dfc6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dfca:	2b00      	cmp	r3, #0
 800dfcc:	d014      	beq.n	800dff8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800dfce:	687b      	ldr	r3, [r7, #4]
 800dfd0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dfd4:	685b      	ldr	r3, [r3, #4]
 800dfd6:	2b00      	cmp	r3, #0
 800dfd8:	d00e      	beq.n	800dff8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800dfe0:	685b      	ldr	r3, [r3, #4]
 800dfe2:	687a      	ldr	r2, [r7, #4]
 800dfe4:	6852      	ldr	r2, [r2, #4]
 800dfe6:	b2d2      	uxtb	r2, r2
 800dfe8:	4611      	mov	r1, r2
 800dfea:	6878      	ldr	r0, [r7, #4]
 800dfec:	4798      	blx	r3
 800dfee:	4603      	mov	r3, r0
 800dff0:	2b00      	cmp	r3, #0
 800dff2:	d001      	beq.n	800dff8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800dff4:	2303      	movs	r3, #3
 800dff6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800dff8:	2340      	movs	r3, #64	@ 0x40
 800dffa:	2200      	movs	r2, #0
 800dffc:	2100      	movs	r1, #0
 800dffe:	6878      	ldr	r0, [r7, #4]
 800e000:	f001 fc7f 	bl	800f902 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800e004:	687b      	ldr	r3, [r7, #4]
 800e006:	2201      	movs	r2, #1
 800e008:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	2240      	movs	r2, #64	@ 0x40
 800e010:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800e014:	2340      	movs	r3, #64	@ 0x40
 800e016:	2200      	movs	r2, #0
 800e018:	2180      	movs	r1, #128	@ 0x80
 800e01a:	6878      	ldr	r0, [r7, #4]
 800e01c:	f001 fc71 	bl	800f902 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800e020:	687b      	ldr	r3, [r7, #4]
 800e022:	2201      	movs	r2, #1
 800e024:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800e028:	687b      	ldr	r3, [r7, #4]
 800e02a:	2240      	movs	r2, #64	@ 0x40
 800e02c:	841a      	strh	r2, [r3, #32]

  return ret;
 800e02e:	7bfb      	ldrb	r3, [r7, #15]
}
 800e030:	4618      	mov	r0, r3
 800e032:	3710      	adds	r7, #16
 800e034:	46bd      	mov	sp, r7
 800e036:	bd80      	pop	{r7, pc}

0800e038 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800e038:	b480      	push	{r7}
 800e03a:	b083      	sub	sp, #12
 800e03c:	af00      	add	r7, sp, #0
 800e03e:	6078      	str	r0, [r7, #4]
 800e040:	460b      	mov	r3, r1
 800e042:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800e044:	687b      	ldr	r3, [r7, #4]
 800e046:	78fa      	ldrb	r2, [r7, #3]
 800e048:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800e04a:	2300      	movs	r3, #0
}
 800e04c:	4618      	mov	r0, r3
 800e04e:	370c      	adds	r7, #12
 800e050:	46bd      	mov	sp, r7
 800e052:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e056:	4770      	bx	lr

0800e058 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800e058:	b480      	push	{r7}
 800e05a:	b083      	sub	sp, #12
 800e05c:	af00      	add	r7, sp, #0
 800e05e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800e060:	687b      	ldr	r3, [r7, #4]
 800e062:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e066:	b2db      	uxtb	r3, r3
 800e068:	2b04      	cmp	r3, #4
 800e06a:	d006      	beq.n	800e07a <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800e06c:	687b      	ldr	r3, [r7, #4]
 800e06e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e072:	b2da      	uxtb	r2, r3
 800e074:	687b      	ldr	r3, [r7, #4]
 800e076:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800e07a:	687b      	ldr	r3, [r7, #4]
 800e07c:	2204      	movs	r2, #4
 800e07e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800e082:	2300      	movs	r3, #0
}
 800e084:	4618      	mov	r0, r3
 800e086:	370c      	adds	r7, #12
 800e088:	46bd      	mov	sp, r7
 800e08a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e08e:	4770      	bx	lr

0800e090 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800e090:	b480      	push	{r7}
 800e092:	b083      	sub	sp, #12
 800e094:	af00      	add	r7, sp, #0
 800e096:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800e098:	687b      	ldr	r3, [r7, #4]
 800e09a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e09e:	b2db      	uxtb	r3, r3
 800e0a0:	2b04      	cmp	r3, #4
 800e0a2:	d106      	bne.n	800e0b2 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800e0a4:	687b      	ldr	r3, [r7, #4]
 800e0a6:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800e0aa:	b2da      	uxtb	r2, r3
 800e0ac:	687b      	ldr	r3, [r7, #4]
 800e0ae:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800e0b2:	2300      	movs	r3, #0
}
 800e0b4:	4618      	mov	r0, r3
 800e0b6:	370c      	adds	r7, #12
 800e0b8:	46bd      	mov	sp, r7
 800e0ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e0be:	4770      	bx	lr

0800e0c0 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800e0c0:	b580      	push	{r7, lr}
 800e0c2:	b082      	sub	sp, #8
 800e0c4:	af00      	add	r7, sp, #0
 800e0c6:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e0c8:	687b      	ldr	r3, [r7, #4]
 800e0ca:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e0ce:	b2db      	uxtb	r3, r3
 800e0d0:	2b03      	cmp	r3, #3
 800e0d2:	d110      	bne.n	800e0f6 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800e0d4:	687b      	ldr	r3, [r7, #4]
 800e0d6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e0da:	2b00      	cmp	r3, #0
 800e0dc:	d00b      	beq.n	800e0f6 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800e0de:	687b      	ldr	r3, [r7, #4]
 800e0e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e0e4:	69db      	ldr	r3, [r3, #28]
 800e0e6:	2b00      	cmp	r3, #0
 800e0e8:	d005      	beq.n	800e0f6 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800e0ea:	687b      	ldr	r3, [r7, #4]
 800e0ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e0f0:	69db      	ldr	r3, [r3, #28]
 800e0f2:	6878      	ldr	r0, [r7, #4]
 800e0f4:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800e0f6:	2300      	movs	r3, #0
}
 800e0f8:	4618      	mov	r0, r3
 800e0fa:	3708      	adds	r7, #8
 800e0fc:	46bd      	mov	sp, r7
 800e0fe:	bd80      	pop	{r7, pc}

0800e100 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800e100:	b580      	push	{r7, lr}
 800e102:	b082      	sub	sp, #8
 800e104:	af00      	add	r7, sp, #0
 800e106:	6078      	str	r0, [r7, #4]
 800e108:	460b      	mov	r3, r1
 800e10a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800e10c:	687b      	ldr	r3, [r7, #4]
 800e10e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e112:	687b      	ldr	r3, [r7, #4]
 800e114:	32ae      	adds	r2, #174	@ 0xae
 800e116:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e11a:	2b00      	cmp	r3, #0
 800e11c:	d101      	bne.n	800e122 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800e11e:	2303      	movs	r3, #3
 800e120:	e01c      	b.n	800e15c <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e122:	687b      	ldr	r3, [r7, #4]
 800e124:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e128:	b2db      	uxtb	r3, r3
 800e12a:	2b03      	cmp	r3, #3
 800e12c:	d115      	bne.n	800e15a <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800e12e:	687b      	ldr	r3, [r7, #4]
 800e130:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e134:	687b      	ldr	r3, [r7, #4]
 800e136:	32ae      	adds	r2, #174	@ 0xae
 800e138:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e13c:	6a1b      	ldr	r3, [r3, #32]
 800e13e:	2b00      	cmp	r3, #0
 800e140:	d00b      	beq.n	800e15a <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800e142:	687b      	ldr	r3, [r7, #4]
 800e144:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e148:	687b      	ldr	r3, [r7, #4]
 800e14a:	32ae      	adds	r2, #174	@ 0xae
 800e14c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e150:	6a1b      	ldr	r3, [r3, #32]
 800e152:	78fa      	ldrb	r2, [r7, #3]
 800e154:	4611      	mov	r1, r2
 800e156:	6878      	ldr	r0, [r7, #4]
 800e158:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800e15a:	2300      	movs	r3, #0
}
 800e15c:	4618      	mov	r0, r3
 800e15e:	3708      	adds	r7, #8
 800e160:	46bd      	mov	sp, r7
 800e162:	bd80      	pop	{r7, pc}

0800e164 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800e164:	b580      	push	{r7, lr}
 800e166:	b082      	sub	sp, #8
 800e168:	af00      	add	r7, sp, #0
 800e16a:	6078      	str	r0, [r7, #4]
 800e16c:	460b      	mov	r3, r1
 800e16e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800e170:	687b      	ldr	r3, [r7, #4]
 800e172:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	32ae      	adds	r2, #174	@ 0xae
 800e17a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e17e:	2b00      	cmp	r3, #0
 800e180:	d101      	bne.n	800e186 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800e182:	2303      	movs	r3, #3
 800e184:	e01c      	b.n	800e1c0 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e18c:	b2db      	uxtb	r3, r3
 800e18e:	2b03      	cmp	r3, #3
 800e190:	d115      	bne.n	800e1be <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e198:	687b      	ldr	r3, [r7, #4]
 800e19a:	32ae      	adds	r2, #174	@ 0xae
 800e19c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e1a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e1a2:	2b00      	cmp	r3, #0
 800e1a4:	d00b      	beq.n	800e1be <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800e1a6:	687b      	ldr	r3, [r7, #4]
 800e1a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	32ae      	adds	r2, #174	@ 0xae
 800e1b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e1b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e1b6:	78fa      	ldrb	r2, [r7, #3]
 800e1b8:	4611      	mov	r1, r2
 800e1ba:	6878      	ldr	r0, [r7, #4]
 800e1bc:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800e1be:	2300      	movs	r3, #0
}
 800e1c0:	4618      	mov	r0, r3
 800e1c2:	3708      	adds	r7, #8
 800e1c4:	46bd      	mov	sp, r7
 800e1c6:	bd80      	pop	{r7, pc}

0800e1c8 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800e1c8:	b480      	push	{r7}
 800e1ca:	b083      	sub	sp, #12
 800e1cc:	af00      	add	r7, sp, #0
 800e1ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800e1d0:	2300      	movs	r3, #0
}
 800e1d2:	4618      	mov	r0, r3
 800e1d4:	370c      	adds	r7, #12
 800e1d6:	46bd      	mov	sp, r7
 800e1d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1dc:	4770      	bx	lr

0800e1de <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800e1de:	b580      	push	{r7, lr}
 800e1e0:	b084      	sub	sp, #16
 800e1e2:	af00      	add	r7, sp, #0
 800e1e4:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800e1e6:	2300      	movs	r3, #0
 800e1e8:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800e1ea:	687b      	ldr	r3, [r7, #4]
 800e1ec:	2201      	movs	r2, #1
 800e1ee:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e1f8:	2b00      	cmp	r3, #0
 800e1fa:	d00e      	beq.n	800e21a <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800e1fc:	687b      	ldr	r3, [r7, #4]
 800e1fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e202:	685b      	ldr	r3, [r3, #4]
 800e204:	687a      	ldr	r2, [r7, #4]
 800e206:	6852      	ldr	r2, [r2, #4]
 800e208:	b2d2      	uxtb	r2, r2
 800e20a:	4611      	mov	r1, r2
 800e20c:	6878      	ldr	r0, [r7, #4]
 800e20e:	4798      	blx	r3
 800e210:	4603      	mov	r3, r0
 800e212:	2b00      	cmp	r3, #0
 800e214:	d001      	beq.n	800e21a <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800e216:	2303      	movs	r3, #3
 800e218:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800e21a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e21c:	4618      	mov	r0, r3
 800e21e:	3710      	adds	r7, #16
 800e220:	46bd      	mov	sp, r7
 800e222:	bd80      	pop	{r7, pc}

0800e224 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800e224:	b480      	push	{r7}
 800e226:	b083      	sub	sp, #12
 800e228:	af00      	add	r7, sp, #0
 800e22a:	6078      	str	r0, [r7, #4]
 800e22c:	460b      	mov	r3, r1
 800e22e:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800e230:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800e232:	4618      	mov	r0, r3
 800e234:	370c      	adds	r7, #12
 800e236:	46bd      	mov	sp, r7
 800e238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e23c:	4770      	bx	lr

0800e23e <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800e23e:	b480      	push	{r7}
 800e240:	b083      	sub	sp, #12
 800e242:	af00      	add	r7, sp, #0
 800e244:	6078      	str	r0, [r7, #4]
 800e246:	460b      	mov	r3, r1
 800e248:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800e24a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800e24c:	4618      	mov	r0, r3
 800e24e:	370c      	adds	r7, #12
 800e250:	46bd      	mov	sp, r7
 800e252:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e256:	4770      	bx	lr

0800e258 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800e258:	b580      	push	{r7, lr}
 800e25a:	b086      	sub	sp, #24
 800e25c:	af00      	add	r7, sp, #0
 800e25e:	6078      	str	r0, [r7, #4]
 800e260:	460b      	mov	r3, r1
 800e262:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800e264:	687b      	ldr	r3, [r7, #4]
 800e266:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800e268:	687b      	ldr	r3, [r7, #4]
 800e26a:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800e26c:	2300      	movs	r3, #0
 800e26e:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800e270:	68fb      	ldr	r3, [r7, #12]
 800e272:	885b      	ldrh	r3, [r3, #2]
 800e274:	b29b      	uxth	r3, r3
 800e276:	68fa      	ldr	r2, [r7, #12]
 800e278:	7812      	ldrb	r2, [r2, #0]
 800e27a:	4293      	cmp	r3, r2
 800e27c:	d91f      	bls.n	800e2be <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800e27e:	68fb      	ldr	r3, [r7, #12]
 800e280:	781b      	ldrb	r3, [r3, #0]
 800e282:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800e284:	e013      	b.n	800e2ae <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800e286:	f107 030a 	add.w	r3, r7, #10
 800e28a:	4619      	mov	r1, r3
 800e28c:	6978      	ldr	r0, [r7, #20]
 800e28e:	f000 f81b 	bl	800e2c8 <USBD_GetNextDesc>
 800e292:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800e294:	697b      	ldr	r3, [r7, #20]
 800e296:	785b      	ldrb	r3, [r3, #1]
 800e298:	2b05      	cmp	r3, #5
 800e29a:	d108      	bne.n	800e2ae <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800e29c:	697b      	ldr	r3, [r7, #20]
 800e29e:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800e2a0:	693b      	ldr	r3, [r7, #16]
 800e2a2:	789b      	ldrb	r3, [r3, #2]
 800e2a4:	78fa      	ldrb	r2, [r7, #3]
 800e2a6:	429a      	cmp	r2, r3
 800e2a8:	d008      	beq.n	800e2bc <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800e2aa:	2300      	movs	r3, #0
 800e2ac:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800e2ae:	68fb      	ldr	r3, [r7, #12]
 800e2b0:	885b      	ldrh	r3, [r3, #2]
 800e2b2:	b29a      	uxth	r2, r3
 800e2b4:	897b      	ldrh	r3, [r7, #10]
 800e2b6:	429a      	cmp	r2, r3
 800e2b8:	d8e5      	bhi.n	800e286 <USBD_GetEpDesc+0x2e>
 800e2ba:	e000      	b.n	800e2be <USBD_GetEpDesc+0x66>
          break;
 800e2bc:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800e2be:	693b      	ldr	r3, [r7, #16]
}
 800e2c0:	4618      	mov	r0, r3
 800e2c2:	3718      	adds	r7, #24
 800e2c4:	46bd      	mov	sp, r7
 800e2c6:	bd80      	pop	{r7, pc}

0800e2c8 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800e2c8:	b480      	push	{r7}
 800e2ca:	b085      	sub	sp, #20
 800e2cc:	af00      	add	r7, sp, #0
 800e2ce:	6078      	str	r0, [r7, #4]
 800e2d0:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800e2d2:	687b      	ldr	r3, [r7, #4]
 800e2d4:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800e2d6:	683b      	ldr	r3, [r7, #0]
 800e2d8:	881b      	ldrh	r3, [r3, #0]
 800e2da:	68fa      	ldr	r2, [r7, #12]
 800e2dc:	7812      	ldrb	r2, [r2, #0]
 800e2de:	4413      	add	r3, r2
 800e2e0:	b29a      	uxth	r2, r3
 800e2e2:	683b      	ldr	r3, [r7, #0]
 800e2e4:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800e2e6:	68fb      	ldr	r3, [r7, #12]
 800e2e8:	781b      	ldrb	r3, [r3, #0]
 800e2ea:	461a      	mov	r2, r3
 800e2ec:	687b      	ldr	r3, [r7, #4]
 800e2ee:	4413      	add	r3, r2
 800e2f0:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800e2f2:	68fb      	ldr	r3, [r7, #12]
}
 800e2f4:	4618      	mov	r0, r3
 800e2f6:	3714      	adds	r7, #20
 800e2f8:	46bd      	mov	sp, r7
 800e2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2fe:	4770      	bx	lr

0800e300 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800e300:	b480      	push	{r7}
 800e302:	b087      	sub	sp, #28
 800e304:	af00      	add	r7, sp, #0
 800e306:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800e308:	687b      	ldr	r3, [r7, #4]
 800e30a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800e30c:	697b      	ldr	r3, [r7, #20]
 800e30e:	781b      	ldrb	r3, [r3, #0]
 800e310:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800e312:	697b      	ldr	r3, [r7, #20]
 800e314:	3301      	adds	r3, #1
 800e316:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800e318:	697b      	ldr	r3, [r7, #20]
 800e31a:	781b      	ldrb	r3, [r3, #0]
 800e31c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800e31e:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800e322:	021b      	lsls	r3, r3, #8
 800e324:	b21a      	sxth	r2, r3
 800e326:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800e32a:	4313      	orrs	r3, r2
 800e32c:	b21b      	sxth	r3, r3
 800e32e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800e330:	89fb      	ldrh	r3, [r7, #14]
}
 800e332:	4618      	mov	r0, r3
 800e334:	371c      	adds	r7, #28
 800e336:	46bd      	mov	sp, r7
 800e338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e33c:	4770      	bx	lr
	...

0800e340 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e340:	b580      	push	{r7, lr}
 800e342:	b084      	sub	sp, #16
 800e344:	af00      	add	r7, sp, #0
 800e346:	6078      	str	r0, [r7, #4]
 800e348:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e34a:	2300      	movs	r3, #0
 800e34c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e34e:	683b      	ldr	r3, [r7, #0]
 800e350:	781b      	ldrb	r3, [r3, #0]
 800e352:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e356:	2b40      	cmp	r3, #64	@ 0x40
 800e358:	d005      	beq.n	800e366 <USBD_StdDevReq+0x26>
 800e35a:	2b40      	cmp	r3, #64	@ 0x40
 800e35c:	d857      	bhi.n	800e40e <USBD_StdDevReq+0xce>
 800e35e:	2b00      	cmp	r3, #0
 800e360:	d00f      	beq.n	800e382 <USBD_StdDevReq+0x42>
 800e362:	2b20      	cmp	r3, #32
 800e364:	d153      	bne.n	800e40e <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800e366:	687b      	ldr	r3, [r7, #4]
 800e368:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800e36c:	687b      	ldr	r3, [r7, #4]
 800e36e:	32ae      	adds	r2, #174	@ 0xae
 800e370:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e374:	689b      	ldr	r3, [r3, #8]
 800e376:	6839      	ldr	r1, [r7, #0]
 800e378:	6878      	ldr	r0, [r7, #4]
 800e37a:	4798      	blx	r3
 800e37c:	4603      	mov	r3, r0
 800e37e:	73fb      	strb	r3, [r7, #15]
      break;
 800e380:	e04a      	b.n	800e418 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e382:	683b      	ldr	r3, [r7, #0]
 800e384:	785b      	ldrb	r3, [r3, #1]
 800e386:	2b09      	cmp	r3, #9
 800e388:	d83b      	bhi.n	800e402 <USBD_StdDevReq+0xc2>
 800e38a:	a201      	add	r2, pc, #4	@ (adr r2, 800e390 <USBD_StdDevReq+0x50>)
 800e38c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e390:	0800e3e5 	.word	0x0800e3e5
 800e394:	0800e3f9 	.word	0x0800e3f9
 800e398:	0800e403 	.word	0x0800e403
 800e39c:	0800e3ef 	.word	0x0800e3ef
 800e3a0:	0800e403 	.word	0x0800e403
 800e3a4:	0800e3c3 	.word	0x0800e3c3
 800e3a8:	0800e3b9 	.word	0x0800e3b9
 800e3ac:	0800e403 	.word	0x0800e403
 800e3b0:	0800e3db 	.word	0x0800e3db
 800e3b4:	0800e3cd 	.word	0x0800e3cd
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800e3b8:	6839      	ldr	r1, [r7, #0]
 800e3ba:	6878      	ldr	r0, [r7, #4]
 800e3bc:	f000 fa3e 	bl	800e83c <USBD_GetDescriptor>
          break;
 800e3c0:	e024      	b.n	800e40c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800e3c2:	6839      	ldr	r1, [r7, #0]
 800e3c4:	6878      	ldr	r0, [r7, #4]
 800e3c6:	f000 fba3 	bl	800eb10 <USBD_SetAddress>
          break;
 800e3ca:	e01f      	b.n	800e40c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800e3cc:	6839      	ldr	r1, [r7, #0]
 800e3ce:	6878      	ldr	r0, [r7, #4]
 800e3d0:	f000 fbe2 	bl	800eb98 <USBD_SetConfig>
 800e3d4:	4603      	mov	r3, r0
 800e3d6:	73fb      	strb	r3, [r7, #15]
          break;
 800e3d8:	e018      	b.n	800e40c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800e3da:	6839      	ldr	r1, [r7, #0]
 800e3dc:	6878      	ldr	r0, [r7, #4]
 800e3de:	f000 fc85 	bl	800ecec <USBD_GetConfig>
          break;
 800e3e2:	e013      	b.n	800e40c <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800e3e4:	6839      	ldr	r1, [r7, #0]
 800e3e6:	6878      	ldr	r0, [r7, #4]
 800e3e8:	f000 fcb6 	bl	800ed58 <USBD_GetStatus>
          break;
 800e3ec:	e00e      	b.n	800e40c <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800e3ee:	6839      	ldr	r1, [r7, #0]
 800e3f0:	6878      	ldr	r0, [r7, #4]
 800e3f2:	f000 fce5 	bl	800edc0 <USBD_SetFeature>
          break;
 800e3f6:	e009      	b.n	800e40c <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800e3f8:	6839      	ldr	r1, [r7, #0]
 800e3fa:	6878      	ldr	r0, [r7, #4]
 800e3fc:	f000 fd09 	bl	800ee12 <USBD_ClrFeature>
          break;
 800e400:	e004      	b.n	800e40c <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800e402:	6839      	ldr	r1, [r7, #0]
 800e404:	6878      	ldr	r0, [r7, #4]
 800e406:	f000 fd60 	bl	800eeca <USBD_CtlError>
          break;
 800e40a:	bf00      	nop
      }
      break;
 800e40c:	e004      	b.n	800e418 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800e40e:	6839      	ldr	r1, [r7, #0]
 800e410:	6878      	ldr	r0, [r7, #4]
 800e412:	f000 fd5a 	bl	800eeca <USBD_CtlError>
      break;
 800e416:	bf00      	nop
  }

  return ret;
 800e418:	7bfb      	ldrb	r3, [r7, #15]
}
 800e41a:	4618      	mov	r0, r3
 800e41c:	3710      	adds	r7, #16
 800e41e:	46bd      	mov	sp, r7
 800e420:	bd80      	pop	{r7, pc}
 800e422:	bf00      	nop

0800e424 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e424:	b580      	push	{r7, lr}
 800e426:	b084      	sub	sp, #16
 800e428:	af00      	add	r7, sp, #0
 800e42a:	6078      	str	r0, [r7, #4]
 800e42c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800e42e:	2300      	movs	r3, #0
 800e430:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e432:	683b      	ldr	r3, [r7, #0]
 800e434:	781b      	ldrb	r3, [r3, #0]
 800e436:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e43a:	2b40      	cmp	r3, #64	@ 0x40
 800e43c:	d005      	beq.n	800e44a <USBD_StdItfReq+0x26>
 800e43e:	2b40      	cmp	r3, #64	@ 0x40
 800e440:	d852      	bhi.n	800e4e8 <USBD_StdItfReq+0xc4>
 800e442:	2b00      	cmp	r3, #0
 800e444:	d001      	beq.n	800e44a <USBD_StdItfReq+0x26>
 800e446:	2b20      	cmp	r3, #32
 800e448:	d14e      	bne.n	800e4e8 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800e44a:	687b      	ldr	r3, [r7, #4]
 800e44c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e450:	b2db      	uxtb	r3, r3
 800e452:	3b01      	subs	r3, #1
 800e454:	2b02      	cmp	r3, #2
 800e456:	d840      	bhi.n	800e4da <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800e458:	683b      	ldr	r3, [r7, #0]
 800e45a:	889b      	ldrh	r3, [r3, #4]
 800e45c:	b2db      	uxtb	r3, r3
 800e45e:	2b01      	cmp	r3, #1
 800e460:	d836      	bhi.n	800e4d0 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800e462:	683b      	ldr	r3, [r7, #0]
 800e464:	889b      	ldrh	r3, [r3, #4]
 800e466:	b2db      	uxtb	r3, r3
 800e468:	4619      	mov	r1, r3
 800e46a:	6878      	ldr	r0, [r7, #4]
 800e46c:	f7ff feda 	bl	800e224 <USBD_CoreFindIF>
 800e470:	4603      	mov	r3, r0
 800e472:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800e474:	7bbb      	ldrb	r3, [r7, #14]
 800e476:	2bff      	cmp	r3, #255	@ 0xff
 800e478:	d01d      	beq.n	800e4b6 <USBD_StdItfReq+0x92>
 800e47a:	7bbb      	ldrb	r3, [r7, #14]
 800e47c:	2b00      	cmp	r3, #0
 800e47e:	d11a      	bne.n	800e4b6 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800e480:	7bba      	ldrb	r2, [r7, #14]
 800e482:	687b      	ldr	r3, [r7, #4]
 800e484:	32ae      	adds	r2, #174	@ 0xae
 800e486:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e48a:	689b      	ldr	r3, [r3, #8]
 800e48c:	2b00      	cmp	r3, #0
 800e48e:	d00f      	beq.n	800e4b0 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800e490:	7bba      	ldrb	r2, [r7, #14]
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800e498:	7bba      	ldrb	r2, [r7, #14]
 800e49a:	687b      	ldr	r3, [r7, #4]
 800e49c:	32ae      	adds	r2, #174	@ 0xae
 800e49e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e4a2:	689b      	ldr	r3, [r3, #8]
 800e4a4:	6839      	ldr	r1, [r7, #0]
 800e4a6:	6878      	ldr	r0, [r7, #4]
 800e4a8:	4798      	blx	r3
 800e4aa:	4603      	mov	r3, r0
 800e4ac:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800e4ae:	e004      	b.n	800e4ba <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800e4b0:	2303      	movs	r3, #3
 800e4b2:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800e4b4:	e001      	b.n	800e4ba <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800e4b6:	2303      	movs	r3, #3
 800e4b8:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800e4ba:	683b      	ldr	r3, [r7, #0]
 800e4bc:	88db      	ldrh	r3, [r3, #6]
 800e4be:	2b00      	cmp	r3, #0
 800e4c0:	d110      	bne.n	800e4e4 <USBD_StdItfReq+0xc0>
 800e4c2:	7bfb      	ldrb	r3, [r7, #15]
 800e4c4:	2b00      	cmp	r3, #0
 800e4c6:	d10d      	bne.n	800e4e4 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800e4c8:	6878      	ldr	r0, [r7, #4]
 800e4ca:	f000 fddc 	bl	800f086 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800e4ce:	e009      	b.n	800e4e4 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800e4d0:	6839      	ldr	r1, [r7, #0]
 800e4d2:	6878      	ldr	r0, [r7, #4]
 800e4d4:	f000 fcf9 	bl	800eeca <USBD_CtlError>
          break;
 800e4d8:	e004      	b.n	800e4e4 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800e4da:	6839      	ldr	r1, [r7, #0]
 800e4dc:	6878      	ldr	r0, [r7, #4]
 800e4de:	f000 fcf4 	bl	800eeca <USBD_CtlError>
          break;
 800e4e2:	e000      	b.n	800e4e6 <USBD_StdItfReq+0xc2>
          break;
 800e4e4:	bf00      	nop
      }
      break;
 800e4e6:	e004      	b.n	800e4f2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800e4e8:	6839      	ldr	r1, [r7, #0]
 800e4ea:	6878      	ldr	r0, [r7, #4]
 800e4ec:	f000 fced 	bl	800eeca <USBD_CtlError>
      break;
 800e4f0:	bf00      	nop
  }

  return ret;
 800e4f2:	7bfb      	ldrb	r3, [r7, #15]
}
 800e4f4:	4618      	mov	r0, r3
 800e4f6:	3710      	adds	r7, #16
 800e4f8:	46bd      	mov	sp, r7
 800e4fa:	bd80      	pop	{r7, pc}

0800e4fc <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e4fc:	b580      	push	{r7, lr}
 800e4fe:	b084      	sub	sp, #16
 800e500:	af00      	add	r7, sp, #0
 800e502:	6078      	str	r0, [r7, #4]
 800e504:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800e506:	2300      	movs	r3, #0
 800e508:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800e50a:	683b      	ldr	r3, [r7, #0]
 800e50c:	889b      	ldrh	r3, [r3, #4]
 800e50e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800e510:	683b      	ldr	r3, [r7, #0]
 800e512:	781b      	ldrb	r3, [r3, #0]
 800e514:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800e518:	2b40      	cmp	r3, #64	@ 0x40
 800e51a:	d007      	beq.n	800e52c <USBD_StdEPReq+0x30>
 800e51c:	2b40      	cmp	r3, #64	@ 0x40
 800e51e:	f200 8181 	bhi.w	800e824 <USBD_StdEPReq+0x328>
 800e522:	2b00      	cmp	r3, #0
 800e524:	d02a      	beq.n	800e57c <USBD_StdEPReq+0x80>
 800e526:	2b20      	cmp	r3, #32
 800e528:	f040 817c 	bne.w	800e824 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800e52c:	7bbb      	ldrb	r3, [r7, #14]
 800e52e:	4619      	mov	r1, r3
 800e530:	6878      	ldr	r0, [r7, #4]
 800e532:	f7ff fe84 	bl	800e23e <USBD_CoreFindEP>
 800e536:	4603      	mov	r3, r0
 800e538:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800e53a:	7b7b      	ldrb	r3, [r7, #13]
 800e53c:	2bff      	cmp	r3, #255	@ 0xff
 800e53e:	f000 8176 	beq.w	800e82e <USBD_StdEPReq+0x332>
 800e542:	7b7b      	ldrb	r3, [r7, #13]
 800e544:	2b00      	cmp	r3, #0
 800e546:	f040 8172 	bne.w	800e82e <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800e54a:	7b7a      	ldrb	r2, [r7, #13]
 800e54c:	687b      	ldr	r3, [r7, #4]
 800e54e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800e552:	7b7a      	ldrb	r2, [r7, #13]
 800e554:	687b      	ldr	r3, [r7, #4]
 800e556:	32ae      	adds	r2, #174	@ 0xae
 800e558:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e55c:	689b      	ldr	r3, [r3, #8]
 800e55e:	2b00      	cmp	r3, #0
 800e560:	f000 8165 	beq.w	800e82e <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800e564:	7b7a      	ldrb	r2, [r7, #13]
 800e566:	687b      	ldr	r3, [r7, #4]
 800e568:	32ae      	adds	r2, #174	@ 0xae
 800e56a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e56e:	689b      	ldr	r3, [r3, #8]
 800e570:	6839      	ldr	r1, [r7, #0]
 800e572:	6878      	ldr	r0, [r7, #4]
 800e574:	4798      	blx	r3
 800e576:	4603      	mov	r3, r0
 800e578:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800e57a:	e158      	b.n	800e82e <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800e57c:	683b      	ldr	r3, [r7, #0]
 800e57e:	785b      	ldrb	r3, [r3, #1]
 800e580:	2b03      	cmp	r3, #3
 800e582:	d008      	beq.n	800e596 <USBD_StdEPReq+0x9a>
 800e584:	2b03      	cmp	r3, #3
 800e586:	f300 8147 	bgt.w	800e818 <USBD_StdEPReq+0x31c>
 800e58a:	2b00      	cmp	r3, #0
 800e58c:	f000 809b 	beq.w	800e6c6 <USBD_StdEPReq+0x1ca>
 800e590:	2b01      	cmp	r3, #1
 800e592:	d03c      	beq.n	800e60e <USBD_StdEPReq+0x112>
 800e594:	e140      	b.n	800e818 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800e596:	687b      	ldr	r3, [r7, #4]
 800e598:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e59c:	b2db      	uxtb	r3, r3
 800e59e:	2b02      	cmp	r3, #2
 800e5a0:	d002      	beq.n	800e5a8 <USBD_StdEPReq+0xac>
 800e5a2:	2b03      	cmp	r3, #3
 800e5a4:	d016      	beq.n	800e5d4 <USBD_StdEPReq+0xd8>
 800e5a6:	e02c      	b.n	800e602 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e5a8:	7bbb      	ldrb	r3, [r7, #14]
 800e5aa:	2b00      	cmp	r3, #0
 800e5ac:	d00d      	beq.n	800e5ca <USBD_StdEPReq+0xce>
 800e5ae:	7bbb      	ldrb	r3, [r7, #14]
 800e5b0:	2b80      	cmp	r3, #128	@ 0x80
 800e5b2:	d00a      	beq.n	800e5ca <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800e5b4:	7bbb      	ldrb	r3, [r7, #14]
 800e5b6:	4619      	mov	r1, r3
 800e5b8:	6878      	ldr	r0, [r7, #4]
 800e5ba:	f001 f9e7 	bl	800f98c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800e5be:	2180      	movs	r1, #128	@ 0x80
 800e5c0:	6878      	ldr	r0, [r7, #4]
 800e5c2:	f001 f9e3 	bl	800f98c <USBD_LL_StallEP>
 800e5c6:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800e5c8:	e020      	b.n	800e60c <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800e5ca:	6839      	ldr	r1, [r7, #0]
 800e5cc:	6878      	ldr	r0, [r7, #4]
 800e5ce:	f000 fc7c 	bl	800eeca <USBD_CtlError>
              break;
 800e5d2:	e01b      	b.n	800e60c <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e5d4:	683b      	ldr	r3, [r7, #0]
 800e5d6:	885b      	ldrh	r3, [r3, #2]
 800e5d8:	2b00      	cmp	r3, #0
 800e5da:	d10e      	bne.n	800e5fa <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800e5dc:	7bbb      	ldrb	r3, [r7, #14]
 800e5de:	2b00      	cmp	r3, #0
 800e5e0:	d00b      	beq.n	800e5fa <USBD_StdEPReq+0xfe>
 800e5e2:	7bbb      	ldrb	r3, [r7, #14]
 800e5e4:	2b80      	cmp	r3, #128	@ 0x80
 800e5e6:	d008      	beq.n	800e5fa <USBD_StdEPReq+0xfe>
 800e5e8:	683b      	ldr	r3, [r7, #0]
 800e5ea:	88db      	ldrh	r3, [r3, #6]
 800e5ec:	2b00      	cmp	r3, #0
 800e5ee:	d104      	bne.n	800e5fa <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800e5f0:	7bbb      	ldrb	r3, [r7, #14]
 800e5f2:	4619      	mov	r1, r3
 800e5f4:	6878      	ldr	r0, [r7, #4]
 800e5f6:	f001 f9c9 	bl	800f98c <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800e5fa:	6878      	ldr	r0, [r7, #4]
 800e5fc:	f000 fd43 	bl	800f086 <USBD_CtlSendStatus>

              break;
 800e600:	e004      	b.n	800e60c <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800e602:	6839      	ldr	r1, [r7, #0]
 800e604:	6878      	ldr	r0, [r7, #4]
 800e606:	f000 fc60 	bl	800eeca <USBD_CtlError>
              break;
 800e60a:	bf00      	nop
          }
          break;
 800e60c:	e109      	b.n	800e822 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800e60e:	687b      	ldr	r3, [r7, #4]
 800e610:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e614:	b2db      	uxtb	r3, r3
 800e616:	2b02      	cmp	r3, #2
 800e618:	d002      	beq.n	800e620 <USBD_StdEPReq+0x124>
 800e61a:	2b03      	cmp	r3, #3
 800e61c:	d016      	beq.n	800e64c <USBD_StdEPReq+0x150>
 800e61e:	e04b      	b.n	800e6b8 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e620:	7bbb      	ldrb	r3, [r7, #14]
 800e622:	2b00      	cmp	r3, #0
 800e624:	d00d      	beq.n	800e642 <USBD_StdEPReq+0x146>
 800e626:	7bbb      	ldrb	r3, [r7, #14]
 800e628:	2b80      	cmp	r3, #128	@ 0x80
 800e62a:	d00a      	beq.n	800e642 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800e62c:	7bbb      	ldrb	r3, [r7, #14]
 800e62e:	4619      	mov	r1, r3
 800e630:	6878      	ldr	r0, [r7, #4]
 800e632:	f001 f9ab 	bl	800f98c <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800e636:	2180      	movs	r1, #128	@ 0x80
 800e638:	6878      	ldr	r0, [r7, #4]
 800e63a:	f001 f9a7 	bl	800f98c <USBD_LL_StallEP>
 800e63e:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800e640:	e040      	b.n	800e6c4 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800e642:	6839      	ldr	r1, [r7, #0]
 800e644:	6878      	ldr	r0, [r7, #4]
 800e646:	f000 fc40 	bl	800eeca <USBD_CtlError>
              break;
 800e64a:	e03b      	b.n	800e6c4 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800e64c:	683b      	ldr	r3, [r7, #0]
 800e64e:	885b      	ldrh	r3, [r3, #2]
 800e650:	2b00      	cmp	r3, #0
 800e652:	d136      	bne.n	800e6c2 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800e654:	7bbb      	ldrb	r3, [r7, #14]
 800e656:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800e65a:	2b00      	cmp	r3, #0
 800e65c:	d004      	beq.n	800e668 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800e65e:	7bbb      	ldrb	r3, [r7, #14]
 800e660:	4619      	mov	r1, r3
 800e662:	6878      	ldr	r0, [r7, #4]
 800e664:	f001 f9b1 	bl	800f9ca <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800e668:	6878      	ldr	r0, [r7, #4]
 800e66a:	f000 fd0c 	bl	800f086 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800e66e:	7bbb      	ldrb	r3, [r7, #14]
 800e670:	4619      	mov	r1, r3
 800e672:	6878      	ldr	r0, [r7, #4]
 800e674:	f7ff fde3 	bl	800e23e <USBD_CoreFindEP>
 800e678:	4603      	mov	r3, r0
 800e67a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800e67c:	7b7b      	ldrb	r3, [r7, #13]
 800e67e:	2bff      	cmp	r3, #255	@ 0xff
 800e680:	d01f      	beq.n	800e6c2 <USBD_StdEPReq+0x1c6>
 800e682:	7b7b      	ldrb	r3, [r7, #13]
 800e684:	2b00      	cmp	r3, #0
 800e686:	d11c      	bne.n	800e6c2 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800e688:	7b7a      	ldrb	r2, [r7, #13]
 800e68a:	687b      	ldr	r3, [r7, #4]
 800e68c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800e690:	7b7a      	ldrb	r2, [r7, #13]
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	32ae      	adds	r2, #174	@ 0xae
 800e696:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e69a:	689b      	ldr	r3, [r3, #8]
 800e69c:	2b00      	cmp	r3, #0
 800e69e:	d010      	beq.n	800e6c2 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800e6a0:	7b7a      	ldrb	r2, [r7, #13]
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	32ae      	adds	r2, #174	@ 0xae
 800e6a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800e6aa:	689b      	ldr	r3, [r3, #8]
 800e6ac:	6839      	ldr	r1, [r7, #0]
 800e6ae:	6878      	ldr	r0, [r7, #4]
 800e6b0:	4798      	blx	r3
 800e6b2:	4603      	mov	r3, r0
 800e6b4:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800e6b6:	e004      	b.n	800e6c2 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800e6b8:	6839      	ldr	r1, [r7, #0]
 800e6ba:	6878      	ldr	r0, [r7, #4]
 800e6bc:	f000 fc05 	bl	800eeca <USBD_CtlError>
              break;
 800e6c0:	e000      	b.n	800e6c4 <USBD_StdEPReq+0x1c8>
              break;
 800e6c2:	bf00      	nop
          }
          break;
 800e6c4:	e0ad      	b.n	800e822 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800e6c6:	687b      	ldr	r3, [r7, #4]
 800e6c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800e6cc:	b2db      	uxtb	r3, r3
 800e6ce:	2b02      	cmp	r3, #2
 800e6d0:	d002      	beq.n	800e6d8 <USBD_StdEPReq+0x1dc>
 800e6d2:	2b03      	cmp	r3, #3
 800e6d4:	d033      	beq.n	800e73e <USBD_StdEPReq+0x242>
 800e6d6:	e099      	b.n	800e80c <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800e6d8:	7bbb      	ldrb	r3, [r7, #14]
 800e6da:	2b00      	cmp	r3, #0
 800e6dc:	d007      	beq.n	800e6ee <USBD_StdEPReq+0x1f2>
 800e6de:	7bbb      	ldrb	r3, [r7, #14]
 800e6e0:	2b80      	cmp	r3, #128	@ 0x80
 800e6e2:	d004      	beq.n	800e6ee <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800e6e4:	6839      	ldr	r1, [r7, #0]
 800e6e6:	6878      	ldr	r0, [r7, #4]
 800e6e8:	f000 fbef 	bl	800eeca <USBD_CtlError>
                break;
 800e6ec:	e093      	b.n	800e816 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e6ee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e6f2:	2b00      	cmp	r3, #0
 800e6f4:	da0b      	bge.n	800e70e <USBD_StdEPReq+0x212>
 800e6f6:	7bbb      	ldrb	r3, [r7, #14]
 800e6f8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e6fc:	4613      	mov	r3, r2
 800e6fe:	009b      	lsls	r3, r3, #2
 800e700:	4413      	add	r3, r2
 800e702:	009b      	lsls	r3, r3, #2
 800e704:	3310      	adds	r3, #16
 800e706:	687a      	ldr	r2, [r7, #4]
 800e708:	4413      	add	r3, r2
 800e70a:	3304      	adds	r3, #4
 800e70c:	e00b      	b.n	800e726 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e70e:	7bbb      	ldrb	r3, [r7, #14]
 800e710:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e714:	4613      	mov	r3, r2
 800e716:	009b      	lsls	r3, r3, #2
 800e718:	4413      	add	r3, r2
 800e71a:	009b      	lsls	r3, r3, #2
 800e71c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e720:	687a      	ldr	r2, [r7, #4]
 800e722:	4413      	add	r3, r2
 800e724:	3304      	adds	r3, #4
 800e726:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800e728:	68bb      	ldr	r3, [r7, #8]
 800e72a:	2200      	movs	r2, #0
 800e72c:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e72e:	68bb      	ldr	r3, [r7, #8]
 800e730:	330e      	adds	r3, #14
 800e732:	2202      	movs	r2, #2
 800e734:	4619      	mov	r1, r3
 800e736:	6878      	ldr	r0, [r7, #4]
 800e738:	f000 fc44 	bl	800efc4 <USBD_CtlSendData>
              break;
 800e73c:	e06b      	b.n	800e816 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800e73e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e742:	2b00      	cmp	r3, #0
 800e744:	da11      	bge.n	800e76a <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800e746:	7bbb      	ldrb	r3, [r7, #14]
 800e748:	f003 020f 	and.w	r2, r3, #15
 800e74c:	6879      	ldr	r1, [r7, #4]
 800e74e:	4613      	mov	r3, r2
 800e750:	009b      	lsls	r3, r3, #2
 800e752:	4413      	add	r3, r2
 800e754:	009b      	lsls	r3, r3, #2
 800e756:	440b      	add	r3, r1
 800e758:	3323      	adds	r3, #35	@ 0x23
 800e75a:	781b      	ldrb	r3, [r3, #0]
 800e75c:	2b00      	cmp	r3, #0
 800e75e:	d117      	bne.n	800e790 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800e760:	6839      	ldr	r1, [r7, #0]
 800e762:	6878      	ldr	r0, [r7, #4]
 800e764:	f000 fbb1 	bl	800eeca <USBD_CtlError>
                  break;
 800e768:	e055      	b.n	800e816 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800e76a:	7bbb      	ldrb	r3, [r7, #14]
 800e76c:	f003 020f 	and.w	r2, r3, #15
 800e770:	6879      	ldr	r1, [r7, #4]
 800e772:	4613      	mov	r3, r2
 800e774:	009b      	lsls	r3, r3, #2
 800e776:	4413      	add	r3, r2
 800e778:	009b      	lsls	r3, r3, #2
 800e77a:	440b      	add	r3, r1
 800e77c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800e780:	781b      	ldrb	r3, [r3, #0]
 800e782:	2b00      	cmp	r3, #0
 800e784:	d104      	bne.n	800e790 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800e786:	6839      	ldr	r1, [r7, #0]
 800e788:	6878      	ldr	r0, [r7, #4]
 800e78a:	f000 fb9e 	bl	800eeca <USBD_CtlError>
                  break;
 800e78e:	e042      	b.n	800e816 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e790:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800e794:	2b00      	cmp	r3, #0
 800e796:	da0b      	bge.n	800e7b0 <USBD_StdEPReq+0x2b4>
 800e798:	7bbb      	ldrb	r3, [r7, #14]
 800e79a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800e79e:	4613      	mov	r3, r2
 800e7a0:	009b      	lsls	r3, r3, #2
 800e7a2:	4413      	add	r3, r2
 800e7a4:	009b      	lsls	r3, r3, #2
 800e7a6:	3310      	adds	r3, #16
 800e7a8:	687a      	ldr	r2, [r7, #4]
 800e7aa:	4413      	add	r3, r2
 800e7ac:	3304      	adds	r3, #4
 800e7ae:	e00b      	b.n	800e7c8 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800e7b0:	7bbb      	ldrb	r3, [r7, #14]
 800e7b2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800e7b6:	4613      	mov	r3, r2
 800e7b8:	009b      	lsls	r3, r3, #2
 800e7ba:	4413      	add	r3, r2
 800e7bc:	009b      	lsls	r3, r3, #2
 800e7be:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800e7c2:	687a      	ldr	r2, [r7, #4]
 800e7c4:	4413      	add	r3, r2
 800e7c6:	3304      	adds	r3, #4
 800e7c8:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800e7ca:	7bbb      	ldrb	r3, [r7, #14]
 800e7cc:	2b00      	cmp	r3, #0
 800e7ce:	d002      	beq.n	800e7d6 <USBD_StdEPReq+0x2da>
 800e7d0:	7bbb      	ldrb	r3, [r7, #14]
 800e7d2:	2b80      	cmp	r3, #128	@ 0x80
 800e7d4:	d103      	bne.n	800e7de <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800e7d6:	68bb      	ldr	r3, [r7, #8]
 800e7d8:	2200      	movs	r2, #0
 800e7da:	739a      	strb	r2, [r3, #14]
 800e7dc:	e00e      	b.n	800e7fc <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800e7de:	7bbb      	ldrb	r3, [r7, #14]
 800e7e0:	4619      	mov	r1, r3
 800e7e2:	6878      	ldr	r0, [r7, #4]
 800e7e4:	f001 f910 	bl	800fa08 <USBD_LL_IsStallEP>
 800e7e8:	4603      	mov	r3, r0
 800e7ea:	2b00      	cmp	r3, #0
 800e7ec:	d003      	beq.n	800e7f6 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800e7ee:	68bb      	ldr	r3, [r7, #8]
 800e7f0:	2201      	movs	r2, #1
 800e7f2:	739a      	strb	r2, [r3, #14]
 800e7f4:	e002      	b.n	800e7fc <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800e7f6:	68bb      	ldr	r3, [r7, #8]
 800e7f8:	2200      	movs	r2, #0
 800e7fa:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800e7fc:	68bb      	ldr	r3, [r7, #8]
 800e7fe:	330e      	adds	r3, #14
 800e800:	2202      	movs	r2, #2
 800e802:	4619      	mov	r1, r3
 800e804:	6878      	ldr	r0, [r7, #4]
 800e806:	f000 fbdd 	bl	800efc4 <USBD_CtlSendData>
              break;
 800e80a:	e004      	b.n	800e816 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800e80c:	6839      	ldr	r1, [r7, #0]
 800e80e:	6878      	ldr	r0, [r7, #4]
 800e810:	f000 fb5b 	bl	800eeca <USBD_CtlError>
              break;
 800e814:	bf00      	nop
          }
          break;
 800e816:	e004      	b.n	800e822 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800e818:	6839      	ldr	r1, [r7, #0]
 800e81a:	6878      	ldr	r0, [r7, #4]
 800e81c:	f000 fb55 	bl	800eeca <USBD_CtlError>
          break;
 800e820:	bf00      	nop
      }
      break;
 800e822:	e005      	b.n	800e830 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800e824:	6839      	ldr	r1, [r7, #0]
 800e826:	6878      	ldr	r0, [r7, #4]
 800e828:	f000 fb4f 	bl	800eeca <USBD_CtlError>
      break;
 800e82c:	e000      	b.n	800e830 <USBD_StdEPReq+0x334>
      break;
 800e82e:	bf00      	nop
  }

  return ret;
 800e830:	7bfb      	ldrb	r3, [r7, #15]
}
 800e832:	4618      	mov	r0, r3
 800e834:	3710      	adds	r7, #16
 800e836:	46bd      	mov	sp, r7
 800e838:	bd80      	pop	{r7, pc}
	...

0800e83c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800e83c:	b580      	push	{r7, lr}
 800e83e:	b084      	sub	sp, #16
 800e840:	af00      	add	r7, sp, #0
 800e842:	6078      	str	r0, [r7, #4]
 800e844:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800e846:	2300      	movs	r3, #0
 800e848:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800e84a:	2300      	movs	r3, #0
 800e84c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800e84e:	2300      	movs	r3, #0
 800e850:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800e852:	683b      	ldr	r3, [r7, #0]
 800e854:	885b      	ldrh	r3, [r3, #2]
 800e856:	0a1b      	lsrs	r3, r3, #8
 800e858:	b29b      	uxth	r3, r3
 800e85a:	3b01      	subs	r3, #1
 800e85c:	2b06      	cmp	r3, #6
 800e85e:	f200 8128 	bhi.w	800eab2 <USBD_GetDescriptor+0x276>
 800e862:	a201      	add	r2, pc, #4	@ (adr r2, 800e868 <USBD_GetDescriptor+0x2c>)
 800e864:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e868:	0800e885 	.word	0x0800e885
 800e86c:	0800e89d 	.word	0x0800e89d
 800e870:	0800e8dd 	.word	0x0800e8dd
 800e874:	0800eab3 	.word	0x0800eab3
 800e878:	0800eab3 	.word	0x0800eab3
 800e87c:	0800ea53 	.word	0x0800ea53
 800e880:	0800ea7f 	.word	0x0800ea7f
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800e884:	687b      	ldr	r3, [r7, #4]
 800e886:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e88a:	681b      	ldr	r3, [r3, #0]
 800e88c:	687a      	ldr	r2, [r7, #4]
 800e88e:	7c12      	ldrb	r2, [r2, #16]
 800e890:	f107 0108 	add.w	r1, r7, #8
 800e894:	4610      	mov	r0, r2
 800e896:	4798      	blx	r3
 800e898:	60f8      	str	r0, [r7, #12]
      break;
 800e89a:	e112      	b.n	800eac2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800e89c:	687b      	ldr	r3, [r7, #4]
 800e89e:	7c1b      	ldrb	r3, [r3, #16]
 800e8a0:	2b00      	cmp	r3, #0
 800e8a2:	d10d      	bne.n	800e8c0 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800e8a4:	687b      	ldr	r3, [r7, #4]
 800e8a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e8aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e8ac:	f107 0208 	add.w	r2, r7, #8
 800e8b0:	4610      	mov	r0, r2
 800e8b2:	4798      	blx	r3
 800e8b4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e8b6:	68fb      	ldr	r3, [r7, #12]
 800e8b8:	3301      	adds	r3, #1
 800e8ba:	2202      	movs	r2, #2
 800e8bc:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800e8be:	e100      	b.n	800eac2 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800e8c0:	687b      	ldr	r3, [r7, #4]
 800e8c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800e8c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e8c8:	f107 0208 	add.w	r2, r7, #8
 800e8cc:	4610      	mov	r0, r2
 800e8ce:	4798      	blx	r3
 800e8d0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800e8d2:	68fb      	ldr	r3, [r7, #12]
 800e8d4:	3301      	adds	r3, #1
 800e8d6:	2202      	movs	r2, #2
 800e8d8:	701a      	strb	r2, [r3, #0]
      break;
 800e8da:	e0f2      	b.n	800eac2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800e8dc:	683b      	ldr	r3, [r7, #0]
 800e8de:	885b      	ldrh	r3, [r3, #2]
 800e8e0:	b2db      	uxtb	r3, r3
 800e8e2:	2b05      	cmp	r3, #5
 800e8e4:	f200 80ac 	bhi.w	800ea40 <USBD_GetDescriptor+0x204>
 800e8e8:	a201      	add	r2, pc, #4	@ (adr r2, 800e8f0 <USBD_GetDescriptor+0xb4>)
 800e8ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e8ee:	bf00      	nop
 800e8f0:	0800e909 	.word	0x0800e909
 800e8f4:	0800e93d 	.word	0x0800e93d
 800e8f8:	0800e971 	.word	0x0800e971
 800e8fc:	0800e9a5 	.word	0x0800e9a5
 800e900:	0800e9d9 	.word	0x0800e9d9
 800e904:	0800ea0d 	.word	0x0800ea0d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800e908:	687b      	ldr	r3, [r7, #4]
 800e90a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e90e:	685b      	ldr	r3, [r3, #4]
 800e910:	2b00      	cmp	r3, #0
 800e912:	d00b      	beq.n	800e92c <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800e914:	687b      	ldr	r3, [r7, #4]
 800e916:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e91a:	685b      	ldr	r3, [r3, #4]
 800e91c:	687a      	ldr	r2, [r7, #4]
 800e91e:	7c12      	ldrb	r2, [r2, #16]
 800e920:	f107 0108 	add.w	r1, r7, #8
 800e924:	4610      	mov	r0, r2
 800e926:	4798      	blx	r3
 800e928:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e92a:	e091      	b.n	800ea50 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e92c:	6839      	ldr	r1, [r7, #0]
 800e92e:	6878      	ldr	r0, [r7, #4]
 800e930:	f000 facb 	bl	800eeca <USBD_CtlError>
            err++;
 800e934:	7afb      	ldrb	r3, [r7, #11]
 800e936:	3301      	adds	r3, #1
 800e938:	72fb      	strb	r3, [r7, #11]
          break;
 800e93a:	e089      	b.n	800ea50 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800e93c:	687b      	ldr	r3, [r7, #4]
 800e93e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e942:	689b      	ldr	r3, [r3, #8]
 800e944:	2b00      	cmp	r3, #0
 800e946:	d00b      	beq.n	800e960 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800e948:	687b      	ldr	r3, [r7, #4]
 800e94a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e94e:	689b      	ldr	r3, [r3, #8]
 800e950:	687a      	ldr	r2, [r7, #4]
 800e952:	7c12      	ldrb	r2, [r2, #16]
 800e954:	f107 0108 	add.w	r1, r7, #8
 800e958:	4610      	mov	r0, r2
 800e95a:	4798      	blx	r3
 800e95c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e95e:	e077      	b.n	800ea50 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e960:	6839      	ldr	r1, [r7, #0]
 800e962:	6878      	ldr	r0, [r7, #4]
 800e964:	f000 fab1 	bl	800eeca <USBD_CtlError>
            err++;
 800e968:	7afb      	ldrb	r3, [r7, #11]
 800e96a:	3301      	adds	r3, #1
 800e96c:	72fb      	strb	r3, [r7, #11]
          break;
 800e96e:	e06f      	b.n	800ea50 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800e970:	687b      	ldr	r3, [r7, #4]
 800e972:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e976:	68db      	ldr	r3, [r3, #12]
 800e978:	2b00      	cmp	r3, #0
 800e97a:	d00b      	beq.n	800e994 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800e97c:	687b      	ldr	r3, [r7, #4]
 800e97e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e982:	68db      	ldr	r3, [r3, #12]
 800e984:	687a      	ldr	r2, [r7, #4]
 800e986:	7c12      	ldrb	r2, [r2, #16]
 800e988:	f107 0108 	add.w	r1, r7, #8
 800e98c:	4610      	mov	r0, r2
 800e98e:	4798      	blx	r3
 800e990:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e992:	e05d      	b.n	800ea50 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e994:	6839      	ldr	r1, [r7, #0]
 800e996:	6878      	ldr	r0, [r7, #4]
 800e998:	f000 fa97 	bl	800eeca <USBD_CtlError>
            err++;
 800e99c:	7afb      	ldrb	r3, [r7, #11]
 800e99e:	3301      	adds	r3, #1
 800e9a0:	72fb      	strb	r3, [r7, #11]
          break;
 800e9a2:	e055      	b.n	800ea50 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800e9a4:	687b      	ldr	r3, [r7, #4]
 800e9a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e9aa:	691b      	ldr	r3, [r3, #16]
 800e9ac:	2b00      	cmp	r3, #0
 800e9ae:	d00b      	beq.n	800e9c8 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800e9b0:	687b      	ldr	r3, [r7, #4]
 800e9b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e9b6:	691b      	ldr	r3, [r3, #16]
 800e9b8:	687a      	ldr	r2, [r7, #4]
 800e9ba:	7c12      	ldrb	r2, [r2, #16]
 800e9bc:	f107 0108 	add.w	r1, r7, #8
 800e9c0:	4610      	mov	r0, r2
 800e9c2:	4798      	blx	r3
 800e9c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e9c6:	e043      	b.n	800ea50 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e9c8:	6839      	ldr	r1, [r7, #0]
 800e9ca:	6878      	ldr	r0, [r7, #4]
 800e9cc:	f000 fa7d 	bl	800eeca <USBD_CtlError>
            err++;
 800e9d0:	7afb      	ldrb	r3, [r7, #11]
 800e9d2:	3301      	adds	r3, #1
 800e9d4:	72fb      	strb	r3, [r7, #11]
          break;
 800e9d6:	e03b      	b.n	800ea50 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800e9d8:	687b      	ldr	r3, [r7, #4]
 800e9da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e9de:	695b      	ldr	r3, [r3, #20]
 800e9e0:	2b00      	cmp	r3, #0
 800e9e2:	d00b      	beq.n	800e9fc <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800e9e4:	687b      	ldr	r3, [r7, #4]
 800e9e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800e9ea:	695b      	ldr	r3, [r3, #20]
 800e9ec:	687a      	ldr	r2, [r7, #4]
 800e9ee:	7c12      	ldrb	r2, [r2, #16]
 800e9f0:	f107 0108 	add.w	r1, r7, #8
 800e9f4:	4610      	mov	r0, r2
 800e9f6:	4798      	blx	r3
 800e9f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800e9fa:	e029      	b.n	800ea50 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800e9fc:	6839      	ldr	r1, [r7, #0]
 800e9fe:	6878      	ldr	r0, [r7, #4]
 800ea00:	f000 fa63 	bl	800eeca <USBD_CtlError>
            err++;
 800ea04:	7afb      	ldrb	r3, [r7, #11]
 800ea06:	3301      	adds	r3, #1
 800ea08:	72fb      	strb	r3, [r7, #11]
          break;
 800ea0a:	e021      	b.n	800ea50 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800ea0c:	687b      	ldr	r3, [r7, #4]
 800ea0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ea12:	699b      	ldr	r3, [r3, #24]
 800ea14:	2b00      	cmp	r3, #0
 800ea16:	d00b      	beq.n	800ea30 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800ea18:	687b      	ldr	r3, [r7, #4]
 800ea1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800ea1e:	699b      	ldr	r3, [r3, #24]
 800ea20:	687a      	ldr	r2, [r7, #4]
 800ea22:	7c12      	ldrb	r2, [r2, #16]
 800ea24:	f107 0108 	add.w	r1, r7, #8
 800ea28:	4610      	mov	r0, r2
 800ea2a:	4798      	blx	r3
 800ea2c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ea2e:	e00f      	b.n	800ea50 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800ea30:	6839      	ldr	r1, [r7, #0]
 800ea32:	6878      	ldr	r0, [r7, #4]
 800ea34:	f000 fa49 	bl	800eeca <USBD_CtlError>
            err++;
 800ea38:	7afb      	ldrb	r3, [r7, #11]
 800ea3a:	3301      	adds	r3, #1
 800ea3c:	72fb      	strb	r3, [r7, #11]
          break;
 800ea3e:	e007      	b.n	800ea50 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800ea40:	6839      	ldr	r1, [r7, #0]
 800ea42:	6878      	ldr	r0, [r7, #4]
 800ea44:	f000 fa41 	bl	800eeca <USBD_CtlError>
          err++;
 800ea48:	7afb      	ldrb	r3, [r7, #11]
 800ea4a:	3301      	adds	r3, #1
 800ea4c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800ea4e:	bf00      	nop
      }
      break;
 800ea50:	e037      	b.n	800eac2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ea52:	687b      	ldr	r3, [r7, #4]
 800ea54:	7c1b      	ldrb	r3, [r3, #16]
 800ea56:	2b00      	cmp	r3, #0
 800ea58:	d109      	bne.n	800ea6e <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800ea5a:	687b      	ldr	r3, [r7, #4]
 800ea5c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ea60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800ea62:	f107 0208 	add.w	r2, r7, #8
 800ea66:	4610      	mov	r0, r2
 800ea68:	4798      	blx	r3
 800ea6a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ea6c:	e029      	b.n	800eac2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800ea6e:	6839      	ldr	r1, [r7, #0]
 800ea70:	6878      	ldr	r0, [r7, #4]
 800ea72:	f000 fa2a 	bl	800eeca <USBD_CtlError>
        err++;
 800ea76:	7afb      	ldrb	r3, [r7, #11]
 800ea78:	3301      	adds	r3, #1
 800ea7a:	72fb      	strb	r3, [r7, #11]
      break;
 800ea7c:	e021      	b.n	800eac2 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ea7e:	687b      	ldr	r3, [r7, #4]
 800ea80:	7c1b      	ldrb	r3, [r3, #16]
 800ea82:	2b00      	cmp	r3, #0
 800ea84:	d10d      	bne.n	800eaa2 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800ea86:	687b      	ldr	r3, [r7, #4]
 800ea88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ea8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800ea8e:	f107 0208 	add.w	r2, r7, #8
 800ea92:	4610      	mov	r0, r2
 800ea94:	4798      	blx	r3
 800ea96:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800ea98:	68fb      	ldr	r3, [r7, #12]
 800ea9a:	3301      	adds	r3, #1
 800ea9c:	2207      	movs	r2, #7
 800ea9e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800eaa0:	e00f      	b.n	800eac2 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800eaa2:	6839      	ldr	r1, [r7, #0]
 800eaa4:	6878      	ldr	r0, [r7, #4]
 800eaa6:	f000 fa10 	bl	800eeca <USBD_CtlError>
        err++;
 800eaaa:	7afb      	ldrb	r3, [r7, #11]
 800eaac:	3301      	adds	r3, #1
 800eaae:	72fb      	strb	r3, [r7, #11]
      break;
 800eab0:	e007      	b.n	800eac2 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800eab2:	6839      	ldr	r1, [r7, #0]
 800eab4:	6878      	ldr	r0, [r7, #4]
 800eab6:	f000 fa08 	bl	800eeca <USBD_CtlError>
      err++;
 800eaba:	7afb      	ldrb	r3, [r7, #11]
 800eabc:	3301      	adds	r3, #1
 800eabe:	72fb      	strb	r3, [r7, #11]
      break;
 800eac0:	bf00      	nop
  }

  if (err != 0U)
 800eac2:	7afb      	ldrb	r3, [r7, #11]
 800eac4:	2b00      	cmp	r3, #0
 800eac6:	d11e      	bne.n	800eb06 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800eac8:	683b      	ldr	r3, [r7, #0]
 800eaca:	88db      	ldrh	r3, [r3, #6]
 800eacc:	2b00      	cmp	r3, #0
 800eace:	d016      	beq.n	800eafe <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800ead0:	893b      	ldrh	r3, [r7, #8]
 800ead2:	2b00      	cmp	r3, #0
 800ead4:	d00e      	beq.n	800eaf4 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800ead6:	683b      	ldr	r3, [r7, #0]
 800ead8:	88da      	ldrh	r2, [r3, #6]
 800eada:	893b      	ldrh	r3, [r7, #8]
 800eadc:	4293      	cmp	r3, r2
 800eade:	bf28      	it	cs
 800eae0:	4613      	movcs	r3, r2
 800eae2:	b29b      	uxth	r3, r3
 800eae4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800eae6:	893b      	ldrh	r3, [r7, #8]
 800eae8:	461a      	mov	r2, r3
 800eaea:	68f9      	ldr	r1, [r7, #12]
 800eaec:	6878      	ldr	r0, [r7, #4]
 800eaee:	f000 fa69 	bl	800efc4 <USBD_CtlSendData>
 800eaf2:	e009      	b.n	800eb08 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800eaf4:	6839      	ldr	r1, [r7, #0]
 800eaf6:	6878      	ldr	r0, [r7, #4]
 800eaf8:	f000 f9e7 	bl	800eeca <USBD_CtlError>
 800eafc:	e004      	b.n	800eb08 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800eafe:	6878      	ldr	r0, [r7, #4]
 800eb00:	f000 fac1 	bl	800f086 <USBD_CtlSendStatus>
 800eb04:	e000      	b.n	800eb08 <USBD_GetDescriptor+0x2cc>
    return;
 800eb06:	bf00      	nop
  }
}
 800eb08:	3710      	adds	r7, #16
 800eb0a:	46bd      	mov	sp, r7
 800eb0c:	bd80      	pop	{r7, pc}
 800eb0e:	bf00      	nop

0800eb10 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800eb10:	b580      	push	{r7, lr}
 800eb12:	b084      	sub	sp, #16
 800eb14:	af00      	add	r7, sp, #0
 800eb16:	6078      	str	r0, [r7, #4]
 800eb18:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800eb1a:	683b      	ldr	r3, [r7, #0]
 800eb1c:	889b      	ldrh	r3, [r3, #4]
 800eb1e:	2b00      	cmp	r3, #0
 800eb20:	d131      	bne.n	800eb86 <USBD_SetAddress+0x76>
 800eb22:	683b      	ldr	r3, [r7, #0]
 800eb24:	88db      	ldrh	r3, [r3, #6]
 800eb26:	2b00      	cmp	r3, #0
 800eb28:	d12d      	bne.n	800eb86 <USBD_SetAddress+0x76>
 800eb2a:	683b      	ldr	r3, [r7, #0]
 800eb2c:	885b      	ldrh	r3, [r3, #2]
 800eb2e:	2b7f      	cmp	r3, #127	@ 0x7f
 800eb30:	d829      	bhi.n	800eb86 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800eb32:	683b      	ldr	r3, [r7, #0]
 800eb34:	885b      	ldrh	r3, [r3, #2]
 800eb36:	b2db      	uxtb	r3, r3
 800eb38:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800eb3c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800eb3e:	687b      	ldr	r3, [r7, #4]
 800eb40:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800eb44:	b2db      	uxtb	r3, r3
 800eb46:	2b03      	cmp	r3, #3
 800eb48:	d104      	bne.n	800eb54 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800eb4a:	6839      	ldr	r1, [r7, #0]
 800eb4c:	6878      	ldr	r0, [r7, #4]
 800eb4e:	f000 f9bc 	bl	800eeca <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800eb52:	e01d      	b.n	800eb90 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800eb54:	687b      	ldr	r3, [r7, #4]
 800eb56:	7bfa      	ldrb	r2, [r7, #15]
 800eb58:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800eb5c:	7bfb      	ldrb	r3, [r7, #15]
 800eb5e:	4619      	mov	r1, r3
 800eb60:	6878      	ldr	r0, [r7, #4]
 800eb62:	f000 ff7d 	bl	800fa60 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800eb66:	6878      	ldr	r0, [r7, #4]
 800eb68:	f000 fa8d 	bl	800f086 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800eb6c:	7bfb      	ldrb	r3, [r7, #15]
 800eb6e:	2b00      	cmp	r3, #0
 800eb70:	d004      	beq.n	800eb7c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800eb72:	687b      	ldr	r3, [r7, #4]
 800eb74:	2202      	movs	r2, #2
 800eb76:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800eb7a:	e009      	b.n	800eb90 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800eb7c:	687b      	ldr	r3, [r7, #4]
 800eb7e:	2201      	movs	r2, #1
 800eb80:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800eb84:	e004      	b.n	800eb90 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800eb86:	6839      	ldr	r1, [r7, #0]
 800eb88:	6878      	ldr	r0, [r7, #4]
 800eb8a:	f000 f99e 	bl	800eeca <USBD_CtlError>
  }
}
 800eb8e:	bf00      	nop
 800eb90:	bf00      	nop
 800eb92:	3710      	adds	r7, #16
 800eb94:	46bd      	mov	sp, r7
 800eb96:	bd80      	pop	{r7, pc}

0800eb98 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800eb98:	b580      	push	{r7, lr}
 800eb9a:	b084      	sub	sp, #16
 800eb9c:	af00      	add	r7, sp, #0
 800eb9e:	6078      	str	r0, [r7, #4]
 800eba0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800eba2:	2300      	movs	r3, #0
 800eba4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800eba6:	683b      	ldr	r3, [r7, #0]
 800eba8:	885b      	ldrh	r3, [r3, #2]
 800ebaa:	b2da      	uxtb	r2, r3
 800ebac:	4b4e      	ldr	r3, [pc, #312]	@ (800ece8 <USBD_SetConfig+0x150>)
 800ebae:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800ebb0:	4b4d      	ldr	r3, [pc, #308]	@ (800ece8 <USBD_SetConfig+0x150>)
 800ebb2:	781b      	ldrb	r3, [r3, #0]
 800ebb4:	2b01      	cmp	r3, #1
 800ebb6:	d905      	bls.n	800ebc4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800ebb8:	6839      	ldr	r1, [r7, #0]
 800ebba:	6878      	ldr	r0, [r7, #4]
 800ebbc:	f000 f985 	bl	800eeca <USBD_CtlError>
    return USBD_FAIL;
 800ebc0:	2303      	movs	r3, #3
 800ebc2:	e08c      	b.n	800ecde <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800ebc4:	687b      	ldr	r3, [r7, #4]
 800ebc6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ebca:	b2db      	uxtb	r3, r3
 800ebcc:	2b02      	cmp	r3, #2
 800ebce:	d002      	beq.n	800ebd6 <USBD_SetConfig+0x3e>
 800ebd0:	2b03      	cmp	r3, #3
 800ebd2:	d029      	beq.n	800ec28 <USBD_SetConfig+0x90>
 800ebd4:	e075      	b.n	800ecc2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800ebd6:	4b44      	ldr	r3, [pc, #272]	@ (800ece8 <USBD_SetConfig+0x150>)
 800ebd8:	781b      	ldrb	r3, [r3, #0]
 800ebda:	2b00      	cmp	r3, #0
 800ebdc:	d020      	beq.n	800ec20 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800ebde:	4b42      	ldr	r3, [pc, #264]	@ (800ece8 <USBD_SetConfig+0x150>)
 800ebe0:	781b      	ldrb	r3, [r3, #0]
 800ebe2:	461a      	mov	r2, r3
 800ebe4:	687b      	ldr	r3, [r7, #4]
 800ebe6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ebe8:	4b3f      	ldr	r3, [pc, #252]	@ (800ece8 <USBD_SetConfig+0x150>)
 800ebea:	781b      	ldrb	r3, [r3, #0]
 800ebec:	4619      	mov	r1, r3
 800ebee:	6878      	ldr	r0, [r7, #4]
 800ebf0:	f7fe ffcd 	bl	800db8e <USBD_SetClassConfig>
 800ebf4:	4603      	mov	r3, r0
 800ebf6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800ebf8:	7bfb      	ldrb	r3, [r7, #15]
 800ebfa:	2b00      	cmp	r3, #0
 800ebfc:	d008      	beq.n	800ec10 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800ebfe:	6839      	ldr	r1, [r7, #0]
 800ec00:	6878      	ldr	r0, [r7, #4]
 800ec02:	f000 f962 	bl	800eeca <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800ec06:	687b      	ldr	r3, [r7, #4]
 800ec08:	2202      	movs	r2, #2
 800ec0a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ec0e:	e065      	b.n	800ecdc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800ec10:	6878      	ldr	r0, [r7, #4]
 800ec12:	f000 fa38 	bl	800f086 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800ec16:	687b      	ldr	r3, [r7, #4]
 800ec18:	2203      	movs	r2, #3
 800ec1a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800ec1e:	e05d      	b.n	800ecdc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800ec20:	6878      	ldr	r0, [r7, #4]
 800ec22:	f000 fa30 	bl	800f086 <USBD_CtlSendStatus>
      break;
 800ec26:	e059      	b.n	800ecdc <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800ec28:	4b2f      	ldr	r3, [pc, #188]	@ (800ece8 <USBD_SetConfig+0x150>)
 800ec2a:	781b      	ldrb	r3, [r3, #0]
 800ec2c:	2b00      	cmp	r3, #0
 800ec2e:	d112      	bne.n	800ec56 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ec30:	687b      	ldr	r3, [r7, #4]
 800ec32:	2202      	movs	r2, #2
 800ec34:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800ec38:	4b2b      	ldr	r3, [pc, #172]	@ (800ece8 <USBD_SetConfig+0x150>)
 800ec3a:	781b      	ldrb	r3, [r3, #0]
 800ec3c:	461a      	mov	r2, r3
 800ec3e:	687b      	ldr	r3, [r7, #4]
 800ec40:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ec42:	4b29      	ldr	r3, [pc, #164]	@ (800ece8 <USBD_SetConfig+0x150>)
 800ec44:	781b      	ldrb	r3, [r3, #0]
 800ec46:	4619      	mov	r1, r3
 800ec48:	6878      	ldr	r0, [r7, #4]
 800ec4a:	f7fe ffbc 	bl	800dbc6 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800ec4e:	6878      	ldr	r0, [r7, #4]
 800ec50:	f000 fa19 	bl	800f086 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ec54:	e042      	b.n	800ecdc <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800ec56:	4b24      	ldr	r3, [pc, #144]	@ (800ece8 <USBD_SetConfig+0x150>)
 800ec58:	781b      	ldrb	r3, [r3, #0]
 800ec5a:	461a      	mov	r2, r3
 800ec5c:	687b      	ldr	r3, [r7, #4]
 800ec5e:	685b      	ldr	r3, [r3, #4]
 800ec60:	429a      	cmp	r2, r3
 800ec62:	d02a      	beq.n	800ecba <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ec64:	687b      	ldr	r3, [r7, #4]
 800ec66:	685b      	ldr	r3, [r3, #4]
 800ec68:	b2db      	uxtb	r3, r3
 800ec6a:	4619      	mov	r1, r3
 800ec6c:	6878      	ldr	r0, [r7, #4]
 800ec6e:	f7fe ffaa 	bl	800dbc6 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800ec72:	4b1d      	ldr	r3, [pc, #116]	@ (800ece8 <USBD_SetConfig+0x150>)
 800ec74:	781b      	ldrb	r3, [r3, #0]
 800ec76:	461a      	mov	r2, r3
 800ec78:	687b      	ldr	r3, [r7, #4]
 800ec7a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ec7c:	4b1a      	ldr	r3, [pc, #104]	@ (800ece8 <USBD_SetConfig+0x150>)
 800ec7e:	781b      	ldrb	r3, [r3, #0]
 800ec80:	4619      	mov	r1, r3
 800ec82:	6878      	ldr	r0, [r7, #4]
 800ec84:	f7fe ff83 	bl	800db8e <USBD_SetClassConfig>
 800ec88:	4603      	mov	r3, r0
 800ec8a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800ec8c:	7bfb      	ldrb	r3, [r7, #15]
 800ec8e:	2b00      	cmp	r3, #0
 800ec90:	d00f      	beq.n	800ecb2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800ec92:	6839      	ldr	r1, [r7, #0]
 800ec94:	6878      	ldr	r0, [r7, #4]
 800ec96:	f000 f918 	bl	800eeca <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ec9a:	687b      	ldr	r3, [r7, #4]
 800ec9c:	685b      	ldr	r3, [r3, #4]
 800ec9e:	b2db      	uxtb	r3, r3
 800eca0:	4619      	mov	r1, r3
 800eca2:	6878      	ldr	r0, [r7, #4]
 800eca4:	f7fe ff8f 	bl	800dbc6 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800eca8:	687b      	ldr	r3, [r7, #4]
 800ecaa:	2202      	movs	r2, #2
 800ecac:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800ecb0:	e014      	b.n	800ecdc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800ecb2:	6878      	ldr	r0, [r7, #4]
 800ecb4:	f000 f9e7 	bl	800f086 <USBD_CtlSendStatus>
      break;
 800ecb8:	e010      	b.n	800ecdc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800ecba:	6878      	ldr	r0, [r7, #4]
 800ecbc:	f000 f9e3 	bl	800f086 <USBD_CtlSendStatus>
      break;
 800ecc0:	e00c      	b.n	800ecdc <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800ecc2:	6839      	ldr	r1, [r7, #0]
 800ecc4:	6878      	ldr	r0, [r7, #4]
 800ecc6:	f000 f900 	bl	800eeca <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ecca:	4b07      	ldr	r3, [pc, #28]	@ (800ece8 <USBD_SetConfig+0x150>)
 800eccc:	781b      	ldrb	r3, [r3, #0]
 800ecce:	4619      	mov	r1, r3
 800ecd0:	6878      	ldr	r0, [r7, #4]
 800ecd2:	f7fe ff78 	bl	800dbc6 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800ecd6:	2303      	movs	r3, #3
 800ecd8:	73fb      	strb	r3, [r7, #15]
      break;
 800ecda:	bf00      	nop
  }

  return ret;
 800ecdc:	7bfb      	ldrb	r3, [r7, #15]
}
 800ecde:	4618      	mov	r0, r3
 800ece0:	3710      	adds	r7, #16
 800ece2:	46bd      	mov	sp, r7
 800ece4:	bd80      	pop	{r7, pc}
 800ece6:	bf00      	nop
 800ece8:	200010c0 	.word	0x200010c0

0800ecec <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ecec:	b580      	push	{r7, lr}
 800ecee:	b082      	sub	sp, #8
 800ecf0:	af00      	add	r7, sp, #0
 800ecf2:	6078      	str	r0, [r7, #4]
 800ecf4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800ecf6:	683b      	ldr	r3, [r7, #0]
 800ecf8:	88db      	ldrh	r3, [r3, #6]
 800ecfa:	2b01      	cmp	r3, #1
 800ecfc:	d004      	beq.n	800ed08 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800ecfe:	6839      	ldr	r1, [r7, #0]
 800ed00:	6878      	ldr	r0, [r7, #4]
 800ed02:	f000 f8e2 	bl	800eeca <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800ed06:	e023      	b.n	800ed50 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800ed08:	687b      	ldr	r3, [r7, #4]
 800ed0a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ed0e:	b2db      	uxtb	r3, r3
 800ed10:	2b02      	cmp	r3, #2
 800ed12:	dc02      	bgt.n	800ed1a <USBD_GetConfig+0x2e>
 800ed14:	2b00      	cmp	r3, #0
 800ed16:	dc03      	bgt.n	800ed20 <USBD_GetConfig+0x34>
 800ed18:	e015      	b.n	800ed46 <USBD_GetConfig+0x5a>
 800ed1a:	2b03      	cmp	r3, #3
 800ed1c:	d00b      	beq.n	800ed36 <USBD_GetConfig+0x4a>
 800ed1e:	e012      	b.n	800ed46 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800ed20:	687b      	ldr	r3, [r7, #4]
 800ed22:	2200      	movs	r2, #0
 800ed24:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800ed26:	687b      	ldr	r3, [r7, #4]
 800ed28:	3308      	adds	r3, #8
 800ed2a:	2201      	movs	r2, #1
 800ed2c:	4619      	mov	r1, r3
 800ed2e:	6878      	ldr	r0, [r7, #4]
 800ed30:	f000 f948 	bl	800efc4 <USBD_CtlSendData>
        break;
 800ed34:	e00c      	b.n	800ed50 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800ed36:	687b      	ldr	r3, [r7, #4]
 800ed38:	3304      	adds	r3, #4
 800ed3a:	2201      	movs	r2, #1
 800ed3c:	4619      	mov	r1, r3
 800ed3e:	6878      	ldr	r0, [r7, #4]
 800ed40:	f000 f940 	bl	800efc4 <USBD_CtlSendData>
        break;
 800ed44:	e004      	b.n	800ed50 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800ed46:	6839      	ldr	r1, [r7, #0]
 800ed48:	6878      	ldr	r0, [r7, #4]
 800ed4a:	f000 f8be 	bl	800eeca <USBD_CtlError>
        break;
 800ed4e:	bf00      	nop
}
 800ed50:	bf00      	nop
 800ed52:	3708      	adds	r7, #8
 800ed54:	46bd      	mov	sp, r7
 800ed56:	bd80      	pop	{r7, pc}

0800ed58 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ed58:	b580      	push	{r7, lr}
 800ed5a:	b082      	sub	sp, #8
 800ed5c:	af00      	add	r7, sp, #0
 800ed5e:	6078      	str	r0, [r7, #4]
 800ed60:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ed62:	687b      	ldr	r3, [r7, #4]
 800ed64:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ed68:	b2db      	uxtb	r3, r3
 800ed6a:	3b01      	subs	r3, #1
 800ed6c:	2b02      	cmp	r3, #2
 800ed6e:	d81e      	bhi.n	800edae <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800ed70:	683b      	ldr	r3, [r7, #0]
 800ed72:	88db      	ldrh	r3, [r3, #6]
 800ed74:	2b02      	cmp	r3, #2
 800ed76:	d004      	beq.n	800ed82 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800ed78:	6839      	ldr	r1, [r7, #0]
 800ed7a:	6878      	ldr	r0, [r7, #4]
 800ed7c:	f000 f8a5 	bl	800eeca <USBD_CtlError>
        break;
 800ed80:	e01a      	b.n	800edb8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800ed82:	687b      	ldr	r3, [r7, #4]
 800ed84:	2201      	movs	r2, #1
 800ed86:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800ed88:	687b      	ldr	r3, [r7, #4]
 800ed8a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800ed8e:	2b00      	cmp	r3, #0
 800ed90:	d005      	beq.n	800ed9e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800ed92:	687b      	ldr	r3, [r7, #4]
 800ed94:	68db      	ldr	r3, [r3, #12]
 800ed96:	f043 0202 	orr.w	r2, r3, #2
 800ed9a:	687b      	ldr	r3, [r7, #4]
 800ed9c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800ed9e:	687b      	ldr	r3, [r7, #4]
 800eda0:	330c      	adds	r3, #12
 800eda2:	2202      	movs	r2, #2
 800eda4:	4619      	mov	r1, r3
 800eda6:	6878      	ldr	r0, [r7, #4]
 800eda8:	f000 f90c 	bl	800efc4 <USBD_CtlSendData>
      break;
 800edac:	e004      	b.n	800edb8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800edae:	6839      	ldr	r1, [r7, #0]
 800edb0:	6878      	ldr	r0, [r7, #4]
 800edb2:	f000 f88a 	bl	800eeca <USBD_CtlError>
      break;
 800edb6:	bf00      	nop
  }
}
 800edb8:	bf00      	nop
 800edba:	3708      	adds	r7, #8
 800edbc:	46bd      	mov	sp, r7
 800edbe:	bd80      	pop	{r7, pc}

0800edc0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800edc0:	b580      	push	{r7, lr}
 800edc2:	b082      	sub	sp, #8
 800edc4:	af00      	add	r7, sp, #0
 800edc6:	6078      	str	r0, [r7, #4]
 800edc8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800edca:	683b      	ldr	r3, [r7, #0]
 800edcc:	885b      	ldrh	r3, [r3, #2]
 800edce:	2b01      	cmp	r3, #1
 800edd0:	d107      	bne.n	800ede2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800edd2:	687b      	ldr	r3, [r7, #4]
 800edd4:	2201      	movs	r2, #1
 800edd6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800edda:	6878      	ldr	r0, [r7, #4]
 800eddc:	f000 f953 	bl	800f086 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800ede0:	e013      	b.n	800ee0a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800ede2:	683b      	ldr	r3, [r7, #0]
 800ede4:	885b      	ldrh	r3, [r3, #2]
 800ede6:	2b02      	cmp	r3, #2
 800ede8:	d10b      	bne.n	800ee02 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800edea:	683b      	ldr	r3, [r7, #0]
 800edec:	889b      	ldrh	r3, [r3, #4]
 800edee:	0a1b      	lsrs	r3, r3, #8
 800edf0:	b29b      	uxth	r3, r3
 800edf2:	b2da      	uxtb	r2, r3
 800edf4:	687b      	ldr	r3, [r7, #4]
 800edf6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800edfa:	6878      	ldr	r0, [r7, #4]
 800edfc:	f000 f943 	bl	800f086 <USBD_CtlSendStatus>
}
 800ee00:	e003      	b.n	800ee0a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800ee02:	6839      	ldr	r1, [r7, #0]
 800ee04:	6878      	ldr	r0, [r7, #4]
 800ee06:	f000 f860 	bl	800eeca <USBD_CtlError>
}
 800ee0a:	bf00      	nop
 800ee0c:	3708      	adds	r7, #8
 800ee0e:	46bd      	mov	sp, r7
 800ee10:	bd80      	pop	{r7, pc}

0800ee12 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ee12:	b580      	push	{r7, lr}
 800ee14:	b082      	sub	sp, #8
 800ee16:	af00      	add	r7, sp, #0
 800ee18:	6078      	str	r0, [r7, #4]
 800ee1a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800ee1c:	687b      	ldr	r3, [r7, #4]
 800ee1e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ee22:	b2db      	uxtb	r3, r3
 800ee24:	3b01      	subs	r3, #1
 800ee26:	2b02      	cmp	r3, #2
 800ee28:	d80b      	bhi.n	800ee42 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800ee2a:	683b      	ldr	r3, [r7, #0]
 800ee2c:	885b      	ldrh	r3, [r3, #2]
 800ee2e:	2b01      	cmp	r3, #1
 800ee30:	d10c      	bne.n	800ee4c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800ee32:	687b      	ldr	r3, [r7, #4]
 800ee34:	2200      	movs	r2, #0
 800ee36:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800ee3a:	6878      	ldr	r0, [r7, #4]
 800ee3c:	f000 f923 	bl	800f086 <USBD_CtlSendStatus>
      }
      break;
 800ee40:	e004      	b.n	800ee4c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800ee42:	6839      	ldr	r1, [r7, #0]
 800ee44:	6878      	ldr	r0, [r7, #4]
 800ee46:	f000 f840 	bl	800eeca <USBD_CtlError>
      break;
 800ee4a:	e000      	b.n	800ee4e <USBD_ClrFeature+0x3c>
      break;
 800ee4c:	bf00      	nop
  }
}
 800ee4e:	bf00      	nop
 800ee50:	3708      	adds	r7, #8
 800ee52:	46bd      	mov	sp, r7
 800ee54:	bd80      	pop	{r7, pc}

0800ee56 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800ee56:	b580      	push	{r7, lr}
 800ee58:	b084      	sub	sp, #16
 800ee5a:	af00      	add	r7, sp, #0
 800ee5c:	6078      	str	r0, [r7, #4]
 800ee5e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800ee60:	683b      	ldr	r3, [r7, #0]
 800ee62:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800ee64:	68fb      	ldr	r3, [r7, #12]
 800ee66:	781a      	ldrb	r2, [r3, #0]
 800ee68:	687b      	ldr	r3, [r7, #4]
 800ee6a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800ee6c:	68fb      	ldr	r3, [r7, #12]
 800ee6e:	3301      	adds	r3, #1
 800ee70:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800ee72:	68fb      	ldr	r3, [r7, #12]
 800ee74:	781a      	ldrb	r2, [r3, #0]
 800ee76:	687b      	ldr	r3, [r7, #4]
 800ee78:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800ee7a:	68fb      	ldr	r3, [r7, #12]
 800ee7c:	3301      	adds	r3, #1
 800ee7e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800ee80:	68f8      	ldr	r0, [r7, #12]
 800ee82:	f7ff fa3d 	bl	800e300 <SWAPBYTE>
 800ee86:	4603      	mov	r3, r0
 800ee88:	461a      	mov	r2, r3
 800ee8a:	687b      	ldr	r3, [r7, #4]
 800ee8c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800ee8e:	68fb      	ldr	r3, [r7, #12]
 800ee90:	3301      	adds	r3, #1
 800ee92:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ee94:	68fb      	ldr	r3, [r7, #12]
 800ee96:	3301      	adds	r3, #1
 800ee98:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800ee9a:	68f8      	ldr	r0, [r7, #12]
 800ee9c:	f7ff fa30 	bl	800e300 <SWAPBYTE>
 800eea0:	4603      	mov	r3, r0
 800eea2:	461a      	mov	r2, r3
 800eea4:	687b      	ldr	r3, [r7, #4]
 800eea6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800eea8:	68fb      	ldr	r3, [r7, #12]
 800eeaa:	3301      	adds	r3, #1
 800eeac:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800eeae:	68fb      	ldr	r3, [r7, #12]
 800eeb0:	3301      	adds	r3, #1
 800eeb2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800eeb4:	68f8      	ldr	r0, [r7, #12]
 800eeb6:	f7ff fa23 	bl	800e300 <SWAPBYTE>
 800eeba:	4603      	mov	r3, r0
 800eebc:	461a      	mov	r2, r3
 800eebe:	687b      	ldr	r3, [r7, #4]
 800eec0:	80da      	strh	r2, [r3, #6]
}
 800eec2:	bf00      	nop
 800eec4:	3710      	adds	r7, #16
 800eec6:	46bd      	mov	sp, r7
 800eec8:	bd80      	pop	{r7, pc}

0800eeca <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800eeca:	b580      	push	{r7, lr}
 800eecc:	b082      	sub	sp, #8
 800eece:	af00      	add	r7, sp, #0
 800eed0:	6078      	str	r0, [r7, #4]
 800eed2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800eed4:	2180      	movs	r1, #128	@ 0x80
 800eed6:	6878      	ldr	r0, [r7, #4]
 800eed8:	f000 fd58 	bl	800f98c <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800eedc:	2100      	movs	r1, #0
 800eede:	6878      	ldr	r0, [r7, #4]
 800eee0:	f000 fd54 	bl	800f98c <USBD_LL_StallEP>
}
 800eee4:	bf00      	nop
 800eee6:	3708      	adds	r7, #8
 800eee8:	46bd      	mov	sp, r7
 800eeea:	bd80      	pop	{r7, pc}

0800eeec <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800eeec:	b580      	push	{r7, lr}
 800eeee:	b086      	sub	sp, #24
 800eef0:	af00      	add	r7, sp, #0
 800eef2:	60f8      	str	r0, [r7, #12]
 800eef4:	60b9      	str	r1, [r7, #8]
 800eef6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800eef8:	2300      	movs	r3, #0
 800eefa:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800eefc:	68fb      	ldr	r3, [r7, #12]
 800eefe:	2b00      	cmp	r3, #0
 800ef00:	d042      	beq.n	800ef88 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800ef02:	68fb      	ldr	r3, [r7, #12]
 800ef04:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800ef06:	6938      	ldr	r0, [r7, #16]
 800ef08:	f000 f842 	bl	800ef90 <USBD_GetLen>
 800ef0c:	4603      	mov	r3, r0
 800ef0e:	3301      	adds	r3, #1
 800ef10:	005b      	lsls	r3, r3, #1
 800ef12:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ef16:	d808      	bhi.n	800ef2a <USBD_GetString+0x3e>
 800ef18:	6938      	ldr	r0, [r7, #16]
 800ef1a:	f000 f839 	bl	800ef90 <USBD_GetLen>
 800ef1e:	4603      	mov	r3, r0
 800ef20:	3301      	adds	r3, #1
 800ef22:	b29b      	uxth	r3, r3
 800ef24:	005b      	lsls	r3, r3, #1
 800ef26:	b29a      	uxth	r2, r3
 800ef28:	e001      	b.n	800ef2e <USBD_GetString+0x42>
 800ef2a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ef2e:	687b      	ldr	r3, [r7, #4]
 800ef30:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800ef32:	7dfb      	ldrb	r3, [r7, #23]
 800ef34:	68ba      	ldr	r2, [r7, #8]
 800ef36:	4413      	add	r3, r2
 800ef38:	687a      	ldr	r2, [r7, #4]
 800ef3a:	7812      	ldrb	r2, [r2, #0]
 800ef3c:	701a      	strb	r2, [r3, #0]
  idx++;
 800ef3e:	7dfb      	ldrb	r3, [r7, #23]
 800ef40:	3301      	adds	r3, #1
 800ef42:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800ef44:	7dfb      	ldrb	r3, [r7, #23]
 800ef46:	68ba      	ldr	r2, [r7, #8]
 800ef48:	4413      	add	r3, r2
 800ef4a:	2203      	movs	r2, #3
 800ef4c:	701a      	strb	r2, [r3, #0]
  idx++;
 800ef4e:	7dfb      	ldrb	r3, [r7, #23]
 800ef50:	3301      	adds	r3, #1
 800ef52:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800ef54:	e013      	b.n	800ef7e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800ef56:	7dfb      	ldrb	r3, [r7, #23]
 800ef58:	68ba      	ldr	r2, [r7, #8]
 800ef5a:	4413      	add	r3, r2
 800ef5c:	693a      	ldr	r2, [r7, #16]
 800ef5e:	7812      	ldrb	r2, [r2, #0]
 800ef60:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800ef62:	693b      	ldr	r3, [r7, #16]
 800ef64:	3301      	adds	r3, #1
 800ef66:	613b      	str	r3, [r7, #16]
    idx++;
 800ef68:	7dfb      	ldrb	r3, [r7, #23]
 800ef6a:	3301      	adds	r3, #1
 800ef6c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800ef6e:	7dfb      	ldrb	r3, [r7, #23]
 800ef70:	68ba      	ldr	r2, [r7, #8]
 800ef72:	4413      	add	r3, r2
 800ef74:	2200      	movs	r2, #0
 800ef76:	701a      	strb	r2, [r3, #0]
    idx++;
 800ef78:	7dfb      	ldrb	r3, [r7, #23]
 800ef7a:	3301      	adds	r3, #1
 800ef7c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800ef7e:	693b      	ldr	r3, [r7, #16]
 800ef80:	781b      	ldrb	r3, [r3, #0]
 800ef82:	2b00      	cmp	r3, #0
 800ef84:	d1e7      	bne.n	800ef56 <USBD_GetString+0x6a>
 800ef86:	e000      	b.n	800ef8a <USBD_GetString+0x9e>
    return;
 800ef88:	bf00      	nop
  }
}
 800ef8a:	3718      	adds	r7, #24
 800ef8c:	46bd      	mov	sp, r7
 800ef8e:	bd80      	pop	{r7, pc}

0800ef90 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800ef90:	b480      	push	{r7}
 800ef92:	b085      	sub	sp, #20
 800ef94:	af00      	add	r7, sp, #0
 800ef96:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800ef98:	2300      	movs	r3, #0
 800ef9a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800ef9c:	687b      	ldr	r3, [r7, #4]
 800ef9e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800efa0:	e005      	b.n	800efae <USBD_GetLen+0x1e>
  {
    len++;
 800efa2:	7bfb      	ldrb	r3, [r7, #15]
 800efa4:	3301      	adds	r3, #1
 800efa6:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800efa8:	68bb      	ldr	r3, [r7, #8]
 800efaa:	3301      	adds	r3, #1
 800efac:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800efae:	68bb      	ldr	r3, [r7, #8]
 800efb0:	781b      	ldrb	r3, [r3, #0]
 800efb2:	2b00      	cmp	r3, #0
 800efb4:	d1f5      	bne.n	800efa2 <USBD_GetLen+0x12>
  }

  return len;
 800efb6:	7bfb      	ldrb	r3, [r7, #15]
}
 800efb8:	4618      	mov	r0, r3
 800efba:	3714      	adds	r7, #20
 800efbc:	46bd      	mov	sp, r7
 800efbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800efc2:	4770      	bx	lr

0800efc4 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800efc4:	b580      	push	{r7, lr}
 800efc6:	b084      	sub	sp, #16
 800efc8:	af00      	add	r7, sp, #0
 800efca:	60f8      	str	r0, [r7, #12]
 800efcc:	60b9      	str	r1, [r7, #8]
 800efce:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800efd0:	68fb      	ldr	r3, [r7, #12]
 800efd2:	2202      	movs	r2, #2
 800efd4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800efd8:	68fb      	ldr	r3, [r7, #12]
 800efda:	687a      	ldr	r2, [r7, #4]
 800efdc:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800efde:	68fb      	ldr	r3, [r7, #12]
 800efe0:	68ba      	ldr	r2, [r7, #8]
 800efe2:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800efe4:	68fb      	ldr	r3, [r7, #12]
 800efe6:	687a      	ldr	r2, [r7, #4]
 800efe8:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800efea:	687b      	ldr	r3, [r7, #4]
 800efec:	68ba      	ldr	r2, [r7, #8]
 800efee:	2100      	movs	r1, #0
 800eff0:	68f8      	ldr	r0, [r7, #12]
 800eff2:	f000 fd54 	bl	800fa9e <USBD_LL_Transmit>

  return USBD_OK;
 800eff6:	2300      	movs	r3, #0
}
 800eff8:	4618      	mov	r0, r3
 800effa:	3710      	adds	r7, #16
 800effc:	46bd      	mov	sp, r7
 800effe:	bd80      	pop	{r7, pc}

0800f000 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800f000:	b580      	push	{r7, lr}
 800f002:	b084      	sub	sp, #16
 800f004:	af00      	add	r7, sp, #0
 800f006:	60f8      	str	r0, [r7, #12]
 800f008:	60b9      	str	r1, [r7, #8]
 800f00a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800f00c:	687b      	ldr	r3, [r7, #4]
 800f00e:	68ba      	ldr	r2, [r7, #8]
 800f010:	2100      	movs	r1, #0
 800f012:	68f8      	ldr	r0, [r7, #12]
 800f014:	f000 fd43 	bl	800fa9e <USBD_LL_Transmit>

  return USBD_OK;
 800f018:	2300      	movs	r3, #0
}
 800f01a:	4618      	mov	r0, r3
 800f01c:	3710      	adds	r7, #16
 800f01e:	46bd      	mov	sp, r7
 800f020:	bd80      	pop	{r7, pc}

0800f022 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800f022:	b580      	push	{r7, lr}
 800f024:	b084      	sub	sp, #16
 800f026:	af00      	add	r7, sp, #0
 800f028:	60f8      	str	r0, [r7, #12]
 800f02a:	60b9      	str	r1, [r7, #8]
 800f02c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800f02e:	68fb      	ldr	r3, [r7, #12]
 800f030:	2203      	movs	r2, #3
 800f032:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800f036:	68fb      	ldr	r3, [r7, #12]
 800f038:	687a      	ldr	r2, [r7, #4]
 800f03a:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800f03e:	68fb      	ldr	r3, [r7, #12]
 800f040:	68ba      	ldr	r2, [r7, #8]
 800f042:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800f046:	68fb      	ldr	r3, [r7, #12]
 800f048:	687a      	ldr	r2, [r7, #4]
 800f04a:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f04e:	687b      	ldr	r3, [r7, #4]
 800f050:	68ba      	ldr	r2, [r7, #8]
 800f052:	2100      	movs	r1, #0
 800f054:	68f8      	ldr	r0, [r7, #12]
 800f056:	f000 fd43 	bl	800fae0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f05a:	2300      	movs	r3, #0
}
 800f05c:	4618      	mov	r0, r3
 800f05e:	3710      	adds	r7, #16
 800f060:	46bd      	mov	sp, r7
 800f062:	bd80      	pop	{r7, pc}

0800f064 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800f064:	b580      	push	{r7, lr}
 800f066:	b084      	sub	sp, #16
 800f068:	af00      	add	r7, sp, #0
 800f06a:	60f8      	str	r0, [r7, #12]
 800f06c:	60b9      	str	r1, [r7, #8]
 800f06e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800f070:	687b      	ldr	r3, [r7, #4]
 800f072:	68ba      	ldr	r2, [r7, #8]
 800f074:	2100      	movs	r1, #0
 800f076:	68f8      	ldr	r0, [r7, #12]
 800f078:	f000 fd32 	bl	800fae0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f07c:	2300      	movs	r3, #0
}
 800f07e:	4618      	mov	r0, r3
 800f080:	3710      	adds	r7, #16
 800f082:	46bd      	mov	sp, r7
 800f084:	bd80      	pop	{r7, pc}

0800f086 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800f086:	b580      	push	{r7, lr}
 800f088:	b082      	sub	sp, #8
 800f08a:	af00      	add	r7, sp, #0
 800f08c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800f08e:	687b      	ldr	r3, [r7, #4]
 800f090:	2204      	movs	r2, #4
 800f092:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800f096:	2300      	movs	r3, #0
 800f098:	2200      	movs	r2, #0
 800f09a:	2100      	movs	r1, #0
 800f09c:	6878      	ldr	r0, [r7, #4]
 800f09e:	f000 fcfe 	bl	800fa9e <USBD_LL_Transmit>

  return USBD_OK;
 800f0a2:	2300      	movs	r3, #0
}
 800f0a4:	4618      	mov	r0, r3
 800f0a6:	3708      	adds	r7, #8
 800f0a8:	46bd      	mov	sp, r7
 800f0aa:	bd80      	pop	{r7, pc}

0800f0ac <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800f0ac:	b580      	push	{r7, lr}
 800f0ae:	b082      	sub	sp, #8
 800f0b0:	af00      	add	r7, sp, #0
 800f0b2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800f0b4:	687b      	ldr	r3, [r7, #4]
 800f0b6:	2205      	movs	r2, #5
 800f0b8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800f0bc:	2300      	movs	r3, #0
 800f0be:	2200      	movs	r2, #0
 800f0c0:	2100      	movs	r1, #0
 800f0c2:	6878      	ldr	r0, [r7, #4]
 800f0c4:	f000 fd0c 	bl	800fae0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800f0c8:	2300      	movs	r3, #0
}
 800f0ca:	4618      	mov	r0, r3
 800f0cc:	3708      	adds	r7, #8
 800f0ce:	46bd      	mov	sp, r7
 800f0d0:	bd80      	pop	{r7, pc}
	...

0800f0d4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800f0d4:	b580      	push	{r7, lr}
 800f0d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800f0d8:	2200      	movs	r2, #0
 800f0da:	4912      	ldr	r1, [pc, #72]	@ (800f124 <MX_USB_DEVICE_Init+0x50>)
 800f0dc:	4812      	ldr	r0, [pc, #72]	@ (800f128 <MX_USB_DEVICE_Init+0x54>)
 800f0de:	f7fe fcd9 	bl	800da94 <USBD_Init>
 800f0e2:	4603      	mov	r3, r0
 800f0e4:	2b00      	cmp	r3, #0
 800f0e6:	d001      	beq.n	800f0ec <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800f0e8:	f7f3 fe9c 	bl	8002e24 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800f0ec:	490f      	ldr	r1, [pc, #60]	@ (800f12c <MX_USB_DEVICE_Init+0x58>)
 800f0ee:	480e      	ldr	r0, [pc, #56]	@ (800f128 <MX_USB_DEVICE_Init+0x54>)
 800f0f0:	f7fe fd00 	bl	800daf4 <USBD_RegisterClass>
 800f0f4:	4603      	mov	r3, r0
 800f0f6:	2b00      	cmp	r3, #0
 800f0f8:	d001      	beq.n	800f0fe <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800f0fa:	f7f3 fe93 	bl	8002e24 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800f0fe:	490c      	ldr	r1, [pc, #48]	@ (800f130 <MX_USB_DEVICE_Init+0x5c>)
 800f100:	4809      	ldr	r0, [pc, #36]	@ (800f128 <MX_USB_DEVICE_Init+0x54>)
 800f102:	f7fe fbf7 	bl	800d8f4 <USBD_CDC_RegisterInterface>
 800f106:	4603      	mov	r3, r0
 800f108:	2b00      	cmp	r3, #0
 800f10a:	d001      	beq.n	800f110 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800f10c:	f7f3 fe8a 	bl	8002e24 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800f110:	4805      	ldr	r0, [pc, #20]	@ (800f128 <MX_USB_DEVICE_Init+0x54>)
 800f112:	f7fe fd25 	bl	800db60 <USBD_Start>
 800f116:	4603      	mov	r3, r0
 800f118:	2b00      	cmp	r3, #0
 800f11a:	d001      	beq.n	800f120 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800f11c:	f7f3 fe82 	bl	8002e24 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800f120:	bf00      	nop
 800f122:	bd80      	pop	{r7, pc}
 800f124:	200000b4 	.word	0x200000b4
 800f128:	200010c4 	.word	0x200010c4
 800f12c:	20000020 	.word	0x20000020
 800f130:	200000a0 	.word	0x200000a0

0800f134 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800f134:	b580      	push	{r7, lr}
 800f136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800f138:	2200      	movs	r2, #0
 800f13a:	4905      	ldr	r1, [pc, #20]	@ (800f150 <CDC_Init_FS+0x1c>)
 800f13c:	4805      	ldr	r0, [pc, #20]	@ (800f154 <CDC_Init_FS+0x20>)
 800f13e:	f7fe fbf3 	bl	800d928 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800f142:	4905      	ldr	r1, [pc, #20]	@ (800f158 <CDC_Init_FS+0x24>)
 800f144:	4803      	ldr	r0, [pc, #12]	@ (800f154 <CDC_Init_FS+0x20>)
 800f146:	f7fe fc11 	bl	800d96c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800f14a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800f14c:	4618      	mov	r0, r3
 800f14e:	bd80      	pop	{r7, pc}
 800f150:	20001be4 	.word	0x20001be4
 800f154:	200010c4 	.word	0x200010c4
 800f158:	200013e4 	.word	0x200013e4

0800f15c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800f15c:	b480      	push	{r7}
 800f15e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800f160:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800f162:	4618      	mov	r0, r3
 800f164:	46bd      	mov	sp, r7
 800f166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f16a:	4770      	bx	lr

0800f16c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800f16c:	b480      	push	{r7}
 800f16e:	b083      	sub	sp, #12
 800f170:	af00      	add	r7, sp, #0
 800f172:	4603      	mov	r3, r0
 800f174:	6039      	str	r1, [r7, #0]
 800f176:	71fb      	strb	r3, [r7, #7]
 800f178:	4613      	mov	r3, r2
 800f17a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800f17c:	79fb      	ldrb	r3, [r7, #7]
 800f17e:	2b23      	cmp	r3, #35	@ 0x23
 800f180:	d84a      	bhi.n	800f218 <CDC_Control_FS+0xac>
 800f182:	a201      	add	r2, pc, #4	@ (adr r2, 800f188 <CDC_Control_FS+0x1c>)
 800f184:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f188:	0800f219 	.word	0x0800f219
 800f18c:	0800f219 	.word	0x0800f219
 800f190:	0800f219 	.word	0x0800f219
 800f194:	0800f219 	.word	0x0800f219
 800f198:	0800f219 	.word	0x0800f219
 800f19c:	0800f219 	.word	0x0800f219
 800f1a0:	0800f219 	.word	0x0800f219
 800f1a4:	0800f219 	.word	0x0800f219
 800f1a8:	0800f219 	.word	0x0800f219
 800f1ac:	0800f219 	.word	0x0800f219
 800f1b0:	0800f219 	.word	0x0800f219
 800f1b4:	0800f219 	.word	0x0800f219
 800f1b8:	0800f219 	.word	0x0800f219
 800f1bc:	0800f219 	.word	0x0800f219
 800f1c0:	0800f219 	.word	0x0800f219
 800f1c4:	0800f219 	.word	0x0800f219
 800f1c8:	0800f219 	.word	0x0800f219
 800f1cc:	0800f219 	.word	0x0800f219
 800f1d0:	0800f219 	.word	0x0800f219
 800f1d4:	0800f219 	.word	0x0800f219
 800f1d8:	0800f219 	.word	0x0800f219
 800f1dc:	0800f219 	.word	0x0800f219
 800f1e0:	0800f219 	.word	0x0800f219
 800f1e4:	0800f219 	.word	0x0800f219
 800f1e8:	0800f219 	.word	0x0800f219
 800f1ec:	0800f219 	.word	0x0800f219
 800f1f0:	0800f219 	.word	0x0800f219
 800f1f4:	0800f219 	.word	0x0800f219
 800f1f8:	0800f219 	.word	0x0800f219
 800f1fc:	0800f219 	.word	0x0800f219
 800f200:	0800f219 	.word	0x0800f219
 800f204:	0800f219 	.word	0x0800f219
 800f208:	0800f219 	.word	0x0800f219
 800f20c:	0800f219 	.word	0x0800f219
 800f210:	0800f219 	.word	0x0800f219
 800f214:	0800f219 	.word	0x0800f219
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800f218:	bf00      	nop
  }

  return (USBD_OK);
 800f21a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800f21c:	4618      	mov	r0, r3
 800f21e:	370c      	adds	r7, #12
 800f220:	46bd      	mov	sp, r7
 800f222:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f226:	4770      	bx	lr

0800f228 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800f228:	b580      	push	{r7, lr}
 800f22a:	b084      	sub	sp, #16
 800f22c:	af00      	add	r7, sp, #0
 800f22e:	6078      	str	r0, [r7, #4]
 800f230:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
    for (uint32_t i = 0; i < *Len; i++) {
 800f232:	2300      	movs	r3, #0
 800f234:	60fb      	str	r3, [r7, #12]
 800f236:	e04b      	b.n	800f2d0 <CDC_Receive_FS+0xa8>
        char c = (char)Buf[i];
 800f238:	687a      	ldr	r2, [r7, #4]
 800f23a:	68fb      	ldr	r3, [r7, #12]
 800f23c:	4413      	add	r3, r2
 800f23e:	781b      	ldrb	r3, [r3, #0]
 800f240:	72fb      	strb	r3, [r7, #11]

        // End of command
        if (c == '\r' || c == '\n') {
 800f242:	7afb      	ldrb	r3, [r7, #11]
 800f244:	2b0d      	cmp	r3, #13
 800f246:	d002      	beq.n	800f24e <CDC_Receive_FS+0x26>
 800f248:	7afb      	ldrb	r3, [r7, #11]
 800f24a:	2b0a      	cmp	r3, #10
 800f24c:	d12f      	bne.n	800f2ae <CDC_Receive_FS+0x86>
            if (cmd_index > 0) {
 800f24e:	4b29      	ldr	r3, [pc, #164]	@ (800f2f4 <CDC_Receive_FS+0xcc>)
 800f250:	781b      	ldrb	r3, [r3, #0]
 800f252:	2b00      	cmp	r3, #0
 800f254:	d039      	beq.n	800f2ca <CDC_Receive_FS+0xa2>
                cmd_buffer[cmd_index] = '\0'; // Null-terminate
 800f256:	4b27      	ldr	r3, [pc, #156]	@ (800f2f4 <CDC_Receive_FS+0xcc>)
 800f258:	781b      	ldrb	r3, [r3, #0]
 800f25a:	461a      	mov	r2, r3
 800f25c:	4b26      	ldr	r3, [pc, #152]	@ (800f2f8 <CDC_Receive_FS+0xd0>)
 800f25e:	2100      	movs	r1, #0
 800f260:	5499      	strb	r1, [r3, r2]

                // Process command
                if (strcmp(cmd_buffer, "FLY") == 0) {
 800f262:	4926      	ldr	r1, [pc, #152]	@ (800f2fc <CDC_Receive_FS+0xd4>)
 800f264:	4824      	ldr	r0, [pc, #144]	@ (800f2f8 <CDC_Receive_FS+0xd0>)
 800f266:	f7f0 ffb3 	bl	80001d0 <strcmp>
 800f26a:	4603      	mov	r3, r0
 800f26c:	2b00      	cmp	r3, #0
 800f26e:	d107      	bne.n	800f280 <CDC_Receive_FS+0x58>
                    drone_system_state = SYSTEM_STATE_FLY_MODE;
 800f270:	4b23      	ldr	r3, [pc, #140]	@ (800f300 <CDC_Receive_FS+0xd8>)
 800f272:	2200      	movs	r2, #0
 800f274:	701a      	strb	r2, [r3, #0]
                    CDC_Transmit_FS((uint8_t*)"MODE: FLY\r\n", 11);
 800f276:	210b      	movs	r1, #11
 800f278:	4822      	ldr	r0, [pc, #136]	@ (800f304 <CDC_Receive_FS+0xdc>)
 800f27a:	f000 f84d 	bl	800f318 <CDC_Transmit_FS>
 800f27e:	e012      	b.n	800f2a6 <CDC_Receive_FS+0x7e>
                }
                else if (strcmp(cmd_buffer, "DUMP") == 0) {
 800f280:	4921      	ldr	r1, [pc, #132]	@ (800f308 <CDC_Receive_FS+0xe0>)
 800f282:	481d      	ldr	r0, [pc, #116]	@ (800f2f8 <CDC_Receive_FS+0xd0>)
 800f284:	f7f0 ffa4 	bl	80001d0 <strcmp>
 800f288:	4603      	mov	r3, r0
 800f28a:	2b00      	cmp	r3, #0
 800f28c:	d107      	bne.n	800f29e <CDC_Receive_FS+0x76>
                    drone_system_state = SYSTEM_STATE_DUMP_DATA_MODE;
 800f28e:	4b1c      	ldr	r3, [pc, #112]	@ (800f300 <CDC_Receive_FS+0xd8>)
 800f290:	2201      	movs	r2, #1
 800f292:	701a      	strb	r2, [r3, #0]
                    CDC_Transmit_FS((uint8_t*)"MODE: DATA DUMP\r\n", 17);
 800f294:	2111      	movs	r1, #17
 800f296:	481d      	ldr	r0, [pc, #116]	@ (800f30c <CDC_Receive_FS+0xe4>)
 800f298:	f000 f83e 	bl	800f318 <CDC_Transmit_FS>
 800f29c:	e003      	b.n	800f2a6 <CDC_Receive_FS+0x7e>
                }
                else {
                    CDC_Transmit_FS((uint8_t*)"Unknown command\r\n", 17);
 800f29e:	2111      	movs	r1, #17
 800f2a0:	481b      	ldr	r0, [pc, #108]	@ (800f310 <CDC_Receive_FS+0xe8>)
 800f2a2:	f000 f839 	bl	800f318 <CDC_Transmit_FS>
                }

                cmd_index = 0; // Reset for next command
 800f2a6:	4b13      	ldr	r3, [pc, #76]	@ (800f2f4 <CDC_Receive_FS+0xcc>)
 800f2a8:	2200      	movs	r2, #0
 800f2aa:	701a      	strb	r2, [r3, #0]
            if (cmd_index > 0) {
 800f2ac:	e00d      	b.n	800f2ca <CDC_Receive_FS+0xa2>
            }
        } else {
            // Append character to buffer
            if (cmd_index < CMD_BUFFER_SIZE - 1) {
 800f2ae:	4b11      	ldr	r3, [pc, #68]	@ (800f2f4 <CDC_Receive_FS+0xcc>)
 800f2b0:	781b      	ldrb	r3, [r3, #0]
 800f2b2:	2b3e      	cmp	r3, #62	@ 0x3e
 800f2b4:	d809      	bhi.n	800f2ca <CDC_Receive_FS+0xa2>
                cmd_buffer[cmd_index++] = c;
 800f2b6:	4b0f      	ldr	r3, [pc, #60]	@ (800f2f4 <CDC_Receive_FS+0xcc>)
 800f2b8:	781b      	ldrb	r3, [r3, #0]
 800f2ba:	1c5a      	adds	r2, r3, #1
 800f2bc:	b2d1      	uxtb	r1, r2
 800f2be:	4a0d      	ldr	r2, [pc, #52]	@ (800f2f4 <CDC_Receive_FS+0xcc>)
 800f2c0:	7011      	strb	r1, [r2, #0]
 800f2c2:	4619      	mov	r1, r3
 800f2c4:	4a0c      	ldr	r2, [pc, #48]	@ (800f2f8 <CDC_Receive_FS+0xd0>)
 800f2c6:	7afb      	ldrb	r3, [r7, #11]
 800f2c8:	5453      	strb	r3, [r2, r1]
    for (uint32_t i = 0; i < *Len; i++) {
 800f2ca:	68fb      	ldr	r3, [r7, #12]
 800f2cc:	3301      	adds	r3, #1
 800f2ce:	60fb      	str	r3, [r7, #12]
 800f2d0:	683b      	ldr	r3, [r7, #0]
 800f2d2:	681b      	ldr	r3, [r3, #0]
 800f2d4:	68fa      	ldr	r2, [r7, #12]
 800f2d6:	429a      	cmp	r2, r3
 800f2d8:	d3ae      	bcc.n	800f238 <CDC_Receive_FS+0x10>
            }
        }
    }

    // Re-enable USB receive
    USBD_CDC_SetRxBuffer(&hUsbDeviceFS, Buf);
 800f2da:	6879      	ldr	r1, [r7, #4]
 800f2dc:	480d      	ldr	r0, [pc, #52]	@ (800f314 <CDC_Receive_FS+0xec>)
 800f2de:	f7fe fb45 	bl	800d96c <USBD_CDC_SetRxBuffer>
    USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800f2e2:	480c      	ldr	r0, [pc, #48]	@ (800f314 <CDC_Receive_FS+0xec>)
 800f2e4:	f7fe fba0 	bl	800da28 <USBD_CDC_ReceivePacket>

    return USBD_OK;
 800f2e8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800f2ea:	4618      	mov	r0, r3
 800f2ec:	3710      	adds	r7, #16
 800f2ee:	46bd      	mov	sp, r7
 800f2f0:	bd80      	pop	{r7, pc}
 800f2f2:	bf00      	nop
 800f2f4:	200013e0 	.word	0x200013e0
 800f2f8:	200013a0 	.word	0x200013a0
 800f2fc:	08013520 	.word	0x08013520
 800f300:	200009c9 	.word	0x200009c9
 800f304:	08013524 	.word	0x08013524
 800f308:	08013530 	.word	0x08013530
 800f30c:	08013538 	.word	0x08013538
 800f310:	0801354c 	.word	0x0801354c
 800f314:	200010c4 	.word	0x200010c4

0800f318 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800f318:	b580      	push	{r7, lr}
 800f31a:	b084      	sub	sp, #16
 800f31c:	af00      	add	r7, sp, #0
 800f31e:	6078      	str	r0, [r7, #4]
 800f320:	460b      	mov	r3, r1
 800f322:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800f324:	2300      	movs	r3, #0
 800f326:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800f328:	4b0d      	ldr	r3, [pc, #52]	@ (800f360 <CDC_Transmit_FS+0x48>)
 800f32a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800f32e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800f330:	68bb      	ldr	r3, [r7, #8]
 800f332:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800f336:	2b00      	cmp	r3, #0
 800f338:	d001      	beq.n	800f33e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800f33a:	2301      	movs	r3, #1
 800f33c:	e00b      	b.n	800f356 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800f33e:	887b      	ldrh	r3, [r7, #2]
 800f340:	461a      	mov	r2, r3
 800f342:	6879      	ldr	r1, [r7, #4]
 800f344:	4806      	ldr	r0, [pc, #24]	@ (800f360 <CDC_Transmit_FS+0x48>)
 800f346:	f7fe faef 	bl	800d928 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800f34a:	4805      	ldr	r0, [pc, #20]	@ (800f360 <CDC_Transmit_FS+0x48>)
 800f34c:	f7fe fb2c 	bl	800d9a8 <USBD_CDC_TransmitPacket>
 800f350:	4603      	mov	r3, r0
 800f352:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800f354:	7bfb      	ldrb	r3, [r7, #15]
}
 800f356:	4618      	mov	r0, r3
 800f358:	3710      	adds	r7, #16
 800f35a:	46bd      	mov	sp, r7
 800f35c:	bd80      	pop	{r7, pc}
 800f35e:	bf00      	nop
 800f360:	200010c4 	.word	0x200010c4

0800f364 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800f364:	b480      	push	{r7}
 800f366:	b087      	sub	sp, #28
 800f368:	af00      	add	r7, sp, #0
 800f36a:	60f8      	str	r0, [r7, #12]
 800f36c:	60b9      	str	r1, [r7, #8]
 800f36e:	4613      	mov	r3, r2
 800f370:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800f372:	2300      	movs	r3, #0
 800f374:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800f376:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800f37a:	4618      	mov	r0, r3
 800f37c:	371c      	adds	r7, #28
 800f37e:	46bd      	mov	sp, r7
 800f380:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f384:	4770      	bx	lr
	...

0800f388 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f388:	b480      	push	{r7}
 800f38a:	b083      	sub	sp, #12
 800f38c:	af00      	add	r7, sp, #0
 800f38e:	4603      	mov	r3, r0
 800f390:	6039      	str	r1, [r7, #0]
 800f392:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800f394:	683b      	ldr	r3, [r7, #0]
 800f396:	2212      	movs	r2, #18
 800f398:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800f39a:	4b03      	ldr	r3, [pc, #12]	@ (800f3a8 <USBD_FS_DeviceDescriptor+0x20>)
}
 800f39c:	4618      	mov	r0, r3
 800f39e:	370c      	adds	r7, #12
 800f3a0:	46bd      	mov	sp, r7
 800f3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3a6:	4770      	bx	lr
 800f3a8:	200000d0 	.word	0x200000d0

0800f3ac <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f3ac:	b480      	push	{r7}
 800f3ae:	b083      	sub	sp, #12
 800f3b0:	af00      	add	r7, sp, #0
 800f3b2:	4603      	mov	r3, r0
 800f3b4:	6039      	str	r1, [r7, #0]
 800f3b6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800f3b8:	683b      	ldr	r3, [r7, #0]
 800f3ba:	2204      	movs	r2, #4
 800f3bc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800f3be:	4b03      	ldr	r3, [pc, #12]	@ (800f3cc <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800f3c0:	4618      	mov	r0, r3
 800f3c2:	370c      	adds	r7, #12
 800f3c4:	46bd      	mov	sp, r7
 800f3c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3ca:	4770      	bx	lr
 800f3cc:	200000e4 	.word	0x200000e4

0800f3d0 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f3d0:	b580      	push	{r7, lr}
 800f3d2:	b082      	sub	sp, #8
 800f3d4:	af00      	add	r7, sp, #0
 800f3d6:	4603      	mov	r3, r0
 800f3d8:	6039      	str	r1, [r7, #0]
 800f3da:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800f3dc:	79fb      	ldrb	r3, [r7, #7]
 800f3de:	2b00      	cmp	r3, #0
 800f3e0:	d105      	bne.n	800f3ee <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800f3e2:	683a      	ldr	r2, [r7, #0]
 800f3e4:	4907      	ldr	r1, [pc, #28]	@ (800f404 <USBD_FS_ProductStrDescriptor+0x34>)
 800f3e6:	4808      	ldr	r0, [pc, #32]	@ (800f408 <USBD_FS_ProductStrDescriptor+0x38>)
 800f3e8:	f7ff fd80 	bl	800eeec <USBD_GetString>
 800f3ec:	e004      	b.n	800f3f8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800f3ee:	683a      	ldr	r2, [r7, #0]
 800f3f0:	4904      	ldr	r1, [pc, #16]	@ (800f404 <USBD_FS_ProductStrDescriptor+0x34>)
 800f3f2:	4805      	ldr	r0, [pc, #20]	@ (800f408 <USBD_FS_ProductStrDescriptor+0x38>)
 800f3f4:	f7ff fd7a 	bl	800eeec <USBD_GetString>
  }
  return USBD_StrDesc;
 800f3f8:	4b02      	ldr	r3, [pc, #8]	@ (800f404 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800f3fa:	4618      	mov	r0, r3
 800f3fc:	3708      	adds	r7, #8
 800f3fe:	46bd      	mov	sp, r7
 800f400:	bd80      	pop	{r7, pc}
 800f402:	bf00      	nop
 800f404:	200023e4 	.word	0x200023e4
 800f408:	08013560 	.word	0x08013560

0800f40c <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f40c:	b580      	push	{r7, lr}
 800f40e:	b082      	sub	sp, #8
 800f410:	af00      	add	r7, sp, #0
 800f412:	4603      	mov	r3, r0
 800f414:	6039      	str	r1, [r7, #0]
 800f416:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800f418:	683a      	ldr	r2, [r7, #0]
 800f41a:	4904      	ldr	r1, [pc, #16]	@ (800f42c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800f41c:	4804      	ldr	r0, [pc, #16]	@ (800f430 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800f41e:	f7ff fd65 	bl	800eeec <USBD_GetString>
  return USBD_StrDesc;
 800f422:	4b02      	ldr	r3, [pc, #8]	@ (800f42c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800f424:	4618      	mov	r0, r3
 800f426:	3708      	adds	r7, #8
 800f428:	46bd      	mov	sp, r7
 800f42a:	bd80      	pop	{r7, pc}
 800f42c:	200023e4 	.word	0x200023e4
 800f430:	08013578 	.word	0x08013578

0800f434 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f434:	b580      	push	{r7, lr}
 800f436:	b082      	sub	sp, #8
 800f438:	af00      	add	r7, sp, #0
 800f43a:	4603      	mov	r3, r0
 800f43c:	6039      	str	r1, [r7, #0]
 800f43e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800f440:	683b      	ldr	r3, [r7, #0]
 800f442:	221a      	movs	r2, #26
 800f444:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800f446:	f000 f843 	bl	800f4d0 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800f44a:	4b02      	ldr	r3, [pc, #8]	@ (800f454 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800f44c:	4618      	mov	r0, r3
 800f44e:	3708      	adds	r7, #8
 800f450:	46bd      	mov	sp, r7
 800f452:	bd80      	pop	{r7, pc}
 800f454:	200000e8 	.word	0x200000e8

0800f458 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f458:	b580      	push	{r7, lr}
 800f45a:	b082      	sub	sp, #8
 800f45c:	af00      	add	r7, sp, #0
 800f45e:	4603      	mov	r3, r0
 800f460:	6039      	str	r1, [r7, #0]
 800f462:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800f464:	79fb      	ldrb	r3, [r7, #7]
 800f466:	2b00      	cmp	r3, #0
 800f468:	d105      	bne.n	800f476 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800f46a:	683a      	ldr	r2, [r7, #0]
 800f46c:	4907      	ldr	r1, [pc, #28]	@ (800f48c <USBD_FS_ConfigStrDescriptor+0x34>)
 800f46e:	4808      	ldr	r0, [pc, #32]	@ (800f490 <USBD_FS_ConfigStrDescriptor+0x38>)
 800f470:	f7ff fd3c 	bl	800eeec <USBD_GetString>
 800f474:	e004      	b.n	800f480 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800f476:	683a      	ldr	r2, [r7, #0]
 800f478:	4904      	ldr	r1, [pc, #16]	@ (800f48c <USBD_FS_ConfigStrDescriptor+0x34>)
 800f47a:	4805      	ldr	r0, [pc, #20]	@ (800f490 <USBD_FS_ConfigStrDescriptor+0x38>)
 800f47c:	f7ff fd36 	bl	800eeec <USBD_GetString>
  }
  return USBD_StrDesc;
 800f480:	4b02      	ldr	r3, [pc, #8]	@ (800f48c <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800f482:	4618      	mov	r0, r3
 800f484:	3708      	adds	r7, #8
 800f486:	46bd      	mov	sp, r7
 800f488:	bd80      	pop	{r7, pc}
 800f48a:	bf00      	nop
 800f48c:	200023e4 	.word	0x200023e4
 800f490:	0801358c 	.word	0x0801358c

0800f494 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800f494:	b580      	push	{r7, lr}
 800f496:	b082      	sub	sp, #8
 800f498:	af00      	add	r7, sp, #0
 800f49a:	4603      	mov	r3, r0
 800f49c:	6039      	str	r1, [r7, #0]
 800f49e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800f4a0:	79fb      	ldrb	r3, [r7, #7]
 800f4a2:	2b00      	cmp	r3, #0
 800f4a4:	d105      	bne.n	800f4b2 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800f4a6:	683a      	ldr	r2, [r7, #0]
 800f4a8:	4907      	ldr	r1, [pc, #28]	@ (800f4c8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800f4aa:	4808      	ldr	r0, [pc, #32]	@ (800f4cc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800f4ac:	f7ff fd1e 	bl	800eeec <USBD_GetString>
 800f4b0:	e004      	b.n	800f4bc <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800f4b2:	683a      	ldr	r2, [r7, #0]
 800f4b4:	4904      	ldr	r1, [pc, #16]	@ (800f4c8 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800f4b6:	4805      	ldr	r0, [pc, #20]	@ (800f4cc <USBD_FS_InterfaceStrDescriptor+0x38>)
 800f4b8:	f7ff fd18 	bl	800eeec <USBD_GetString>
  }
  return USBD_StrDesc;
 800f4bc:	4b02      	ldr	r3, [pc, #8]	@ (800f4c8 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800f4be:	4618      	mov	r0, r3
 800f4c0:	3708      	adds	r7, #8
 800f4c2:	46bd      	mov	sp, r7
 800f4c4:	bd80      	pop	{r7, pc}
 800f4c6:	bf00      	nop
 800f4c8:	200023e4 	.word	0x200023e4
 800f4cc:	08013598 	.word	0x08013598

0800f4d0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800f4d0:	b580      	push	{r7, lr}
 800f4d2:	b084      	sub	sp, #16
 800f4d4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800f4d6:	4b0f      	ldr	r3, [pc, #60]	@ (800f514 <Get_SerialNum+0x44>)
 800f4d8:	681b      	ldr	r3, [r3, #0]
 800f4da:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800f4dc:	4b0e      	ldr	r3, [pc, #56]	@ (800f518 <Get_SerialNum+0x48>)
 800f4de:	681b      	ldr	r3, [r3, #0]
 800f4e0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800f4e2:	4b0e      	ldr	r3, [pc, #56]	@ (800f51c <Get_SerialNum+0x4c>)
 800f4e4:	681b      	ldr	r3, [r3, #0]
 800f4e6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800f4e8:	68fa      	ldr	r2, [r7, #12]
 800f4ea:	687b      	ldr	r3, [r7, #4]
 800f4ec:	4413      	add	r3, r2
 800f4ee:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800f4f0:	68fb      	ldr	r3, [r7, #12]
 800f4f2:	2b00      	cmp	r3, #0
 800f4f4:	d009      	beq.n	800f50a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800f4f6:	2208      	movs	r2, #8
 800f4f8:	4909      	ldr	r1, [pc, #36]	@ (800f520 <Get_SerialNum+0x50>)
 800f4fa:	68f8      	ldr	r0, [r7, #12]
 800f4fc:	f000 f814 	bl	800f528 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800f500:	2204      	movs	r2, #4
 800f502:	4908      	ldr	r1, [pc, #32]	@ (800f524 <Get_SerialNum+0x54>)
 800f504:	68b8      	ldr	r0, [r7, #8]
 800f506:	f000 f80f 	bl	800f528 <IntToUnicode>
  }
}
 800f50a:	bf00      	nop
 800f50c:	3710      	adds	r7, #16
 800f50e:	46bd      	mov	sp, r7
 800f510:	bd80      	pop	{r7, pc}
 800f512:	bf00      	nop
 800f514:	1fff7a10 	.word	0x1fff7a10
 800f518:	1fff7a14 	.word	0x1fff7a14
 800f51c:	1fff7a18 	.word	0x1fff7a18
 800f520:	200000ea 	.word	0x200000ea
 800f524:	200000fa 	.word	0x200000fa

0800f528 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800f528:	b480      	push	{r7}
 800f52a:	b087      	sub	sp, #28
 800f52c:	af00      	add	r7, sp, #0
 800f52e:	60f8      	str	r0, [r7, #12]
 800f530:	60b9      	str	r1, [r7, #8]
 800f532:	4613      	mov	r3, r2
 800f534:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800f536:	2300      	movs	r3, #0
 800f538:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800f53a:	2300      	movs	r3, #0
 800f53c:	75fb      	strb	r3, [r7, #23]
 800f53e:	e027      	b.n	800f590 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800f540:	68fb      	ldr	r3, [r7, #12]
 800f542:	0f1b      	lsrs	r3, r3, #28
 800f544:	2b09      	cmp	r3, #9
 800f546:	d80b      	bhi.n	800f560 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800f548:	68fb      	ldr	r3, [r7, #12]
 800f54a:	0f1b      	lsrs	r3, r3, #28
 800f54c:	b2da      	uxtb	r2, r3
 800f54e:	7dfb      	ldrb	r3, [r7, #23]
 800f550:	005b      	lsls	r3, r3, #1
 800f552:	4619      	mov	r1, r3
 800f554:	68bb      	ldr	r3, [r7, #8]
 800f556:	440b      	add	r3, r1
 800f558:	3230      	adds	r2, #48	@ 0x30
 800f55a:	b2d2      	uxtb	r2, r2
 800f55c:	701a      	strb	r2, [r3, #0]
 800f55e:	e00a      	b.n	800f576 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800f560:	68fb      	ldr	r3, [r7, #12]
 800f562:	0f1b      	lsrs	r3, r3, #28
 800f564:	b2da      	uxtb	r2, r3
 800f566:	7dfb      	ldrb	r3, [r7, #23]
 800f568:	005b      	lsls	r3, r3, #1
 800f56a:	4619      	mov	r1, r3
 800f56c:	68bb      	ldr	r3, [r7, #8]
 800f56e:	440b      	add	r3, r1
 800f570:	3237      	adds	r2, #55	@ 0x37
 800f572:	b2d2      	uxtb	r2, r2
 800f574:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800f576:	68fb      	ldr	r3, [r7, #12]
 800f578:	011b      	lsls	r3, r3, #4
 800f57a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800f57c:	7dfb      	ldrb	r3, [r7, #23]
 800f57e:	005b      	lsls	r3, r3, #1
 800f580:	3301      	adds	r3, #1
 800f582:	68ba      	ldr	r2, [r7, #8]
 800f584:	4413      	add	r3, r2
 800f586:	2200      	movs	r2, #0
 800f588:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800f58a:	7dfb      	ldrb	r3, [r7, #23]
 800f58c:	3301      	adds	r3, #1
 800f58e:	75fb      	strb	r3, [r7, #23]
 800f590:	7dfa      	ldrb	r2, [r7, #23]
 800f592:	79fb      	ldrb	r3, [r7, #7]
 800f594:	429a      	cmp	r2, r3
 800f596:	d3d3      	bcc.n	800f540 <IntToUnicode+0x18>
  }
}
 800f598:	bf00      	nop
 800f59a:	bf00      	nop
 800f59c:	371c      	adds	r7, #28
 800f59e:	46bd      	mov	sp, r7
 800f5a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5a4:	4770      	bx	lr
	...

0800f5a8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800f5a8:	b580      	push	{r7, lr}
 800f5aa:	b08a      	sub	sp, #40	@ 0x28
 800f5ac:	af00      	add	r7, sp, #0
 800f5ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800f5b0:	f107 0314 	add.w	r3, r7, #20
 800f5b4:	2200      	movs	r2, #0
 800f5b6:	601a      	str	r2, [r3, #0]
 800f5b8:	605a      	str	r2, [r3, #4]
 800f5ba:	609a      	str	r2, [r3, #8]
 800f5bc:	60da      	str	r2, [r3, #12]
 800f5be:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800f5c0:	687b      	ldr	r3, [r7, #4]
 800f5c2:	681b      	ldr	r3, [r3, #0]
 800f5c4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800f5c8:	d13a      	bne.n	800f640 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800f5ca:	2300      	movs	r3, #0
 800f5cc:	613b      	str	r3, [r7, #16]
 800f5ce:	4b1e      	ldr	r3, [pc, #120]	@ (800f648 <HAL_PCD_MspInit+0xa0>)
 800f5d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f5d2:	4a1d      	ldr	r2, [pc, #116]	@ (800f648 <HAL_PCD_MspInit+0xa0>)
 800f5d4:	f043 0301 	orr.w	r3, r3, #1
 800f5d8:	6313      	str	r3, [r2, #48]	@ 0x30
 800f5da:	4b1b      	ldr	r3, [pc, #108]	@ (800f648 <HAL_PCD_MspInit+0xa0>)
 800f5dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800f5de:	f003 0301 	and.w	r3, r3, #1
 800f5e2:	613b      	str	r3, [r7, #16]
 800f5e4:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800f5e6:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800f5ea:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800f5ec:	2302      	movs	r3, #2
 800f5ee:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800f5f0:	2300      	movs	r3, #0
 800f5f2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800f5f4:	2303      	movs	r3, #3
 800f5f6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800f5f8:	230a      	movs	r3, #10
 800f5fa:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800f5fc:	f107 0314 	add.w	r3, r7, #20
 800f600:	4619      	mov	r1, r3
 800f602:	4812      	ldr	r0, [pc, #72]	@ (800f64c <HAL_PCD_MspInit+0xa4>)
 800f604:	f7f6 fd74 	bl	80060f0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800f608:	4b0f      	ldr	r3, [pc, #60]	@ (800f648 <HAL_PCD_MspInit+0xa0>)
 800f60a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800f60c:	4a0e      	ldr	r2, [pc, #56]	@ (800f648 <HAL_PCD_MspInit+0xa0>)
 800f60e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f612:	6353      	str	r3, [r2, #52]	@ 0x34
 800f614:	2300      	movs	r3, #0
 800f616:	60fb      	str	r3, [r7, #12]
 800f618:	4b0b      	ldr	r3, [pc, #44]	@ (800f648 <HAL_PCD_MspInit+0xa0>)
 800f61a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f61c:	4a0a      	ldr	r2, [pc, #40]	@ (800f648 <HAL_PCD_MspInit+0xa0>)
 800f61e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800f622:	6453      	str	r3, [r2, #68]	@ 0x44
 800f624:	4b08      	ldr	r3, [pc, #32]	@ (800f648 <HAL_PCD_MspInit+0xa0>)
 800f626:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800f628:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f62c:	60fb      	str	r3, [r7, #12]
 800f62e:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800f630:	2200      	movs	r2, #0
 800f632:	2100      	movs	r1, #0
 800f634:	2043      	movs	r0, #67	@ 0x43
 800f636:	f7f6 f922 	bl	800587e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800f63a:	2043      	movs	r0, #67	@ 0x43
 800f63c:	f7f6 f93b 	bl	80058b6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800f640:	bf00      	nop
 800f642:	3728      	adds	r7, #40	@ 0x28
 800f644:	46bd      	mov	sp, r7
 800f646:	bd80      	pop	{r7, pc}
 800f648:	40023800 	.word	0x40023800
 800f64c:	40020000 	.word	0x40020000

0800f650 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f650:	b580      	push	{r7, lr}
 800f652:	b082      	sub	sp, #8
 800f654:	af00      	add	r7, sp, #0
 800f656:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800f658:	687b      	ldr	r3, [r7, #4]
 800f65a:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800f65e:	687b      	ldr	r3, [r7, #4]
 800f660:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800f664:	4619      	mov	r1, r3
 800f666:	4610      	mov	r0, r2
 800f668:	f7fe fac7 	bl	800dbfa <USBD_LL_SetupStage>
}
 800f66c:	bf00      	nop
 800f66e:	3708      	adds	r7, #8
 800f670:	46bd      	mov	sp, r7
 800f672:	bd80      	pop	{r7, pc}

0800f674 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f674:	b580      	push	{r7, lr}
 800f676:	b082      	sub	sp, #8
 800f678:	af00      	add	r7, sp, #0
 800f67a:	6078      	str	r0, [r7, #4]
 800f67c:	460b      	mov	r3, r1
 800f67e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800f686:	78fa      	ldrb	r2, [r7, #3]
 800f688:	6879      	ldr	r1, [r7, #4]
 800f68a:	4613      	mov	r3, r2
 800f68c:	00db      	lsls	r3, r3, #3
 800f68e:	4413      	add	r3, r2
 800f690:	009b      	lsls	r3, r3, #2
 800f692:	440b      	add	r3, r1
 800f694:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800f698:	681a      	ldr	r2, [r3, #0]
 800f69a:	78fb      	ldrb	r3, [r7, #3]
 800f69c:	4619      	mov	r1, r3
 800f69e:	f7fe fb01 	bl	800dca4 <USBD_LL_DataOutStage>
}
 800f6a2:	bf00      	nop
 800f6a4:	3708      	adds	r7, #8
 800f6a6:	46bd      	mov	sp, r7
 800f6a8:	bd80      	pop	{r7, pc}

0800f6aa <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f6aa:	b580      	push	{r7, lr}
 800f6ac:	b082      	sub	sp, #8
 800f6ae:	af00      	add	r7, sp, #0
 800f6b0:	6078      	str	r0, [r7, #4]
 800f6b2:	460b      	mov	r3, r1
 800f6b4:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800f6b6:	687b      	ldr	r3, [r7, #4]
 800f6b8:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800f6bc:	78fa      	ldrb	r2, [r7, #3]
 800f6be:	6879      	ldr	r1, [r7, #4]
 800f6c0:	4613      	mov	r3, r2
 800f6c2:	00db      	lsls	r3, r3, #3
 800f6c4:	4413      	add	r3, r2
 800f6c6:	009b      	lsls	r3, r3, #2
 800f6c8:	440b      	add	r3, r1
 800f6ca:	3320      	adds	r3, #32
 800f6cc:	681a      	ldr	r2, [r3, #0]
 800f6ce:	78fb      	ldrb	r3, [r7, #3]
 800f6d0:	4619      	mov	r1, r3
 800f6d2:	f7fe fba3 	bl	800de1c <USBD_LL_DataInStage>
}
 800f6d6:	bf00      	nop
 800f6d8:	3708      	adds	r7, #8
 800f6da:	46bd      	mov	sp, r7
 800f6dc:	bd80      	pop	{r7, pc}

0800f6de <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f6de:	b580      	push	{r7, lr}
 800f6e0:	b082      	sub	sp, #8
 800f6e2:	af00      	add	r7, sp, #0
 800f6e4:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800f6e6:	687b      	ldr	r3, [r7, #4]
 800f6e8:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f6ec:	4618      	mov	r0, r3
 800f6ee:	f7fe fce7 	bl	800e0c0 <USBD_LL_SOF>
}
 800f6f2:	bf00      	nop
 800f6f4:	3708      	adds	r7, #8
 800f6f6:	46bd      	mov	sp, r7
 800f6f8:	bd80      	pop	{r7, pc}

0800f6fa <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f6fa:	b580      	push	{r7, lr}
 800f6fc:	b084      	sub	sp, #16
 800f6fe:	af00      	add	r7, sp, #0
 800f700:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800f702:	2301      	movs	r3, #1
 800f704:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800f706:	687b      	ldr	r3, [r7, #4]
 800f708:	79db      	ldrb	r3, [r3, #7]
 800f70a:	2b00      	cmp	r3, #0
 800f70c:	d102      	bne.n	800f714 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800f70e:	2300      	movs	r3, #0
 800f710:	73fb      	strb	r3, [r7, #15]
 800f712:	e008      	b.n	800f726 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	79db      	ldrb	r3, [r3, #7]
 800f718:	2b02      	cmp	r3, #2
 800f71a:	d102      	bne.n	800f722 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800f71c:	2301      	movs	r3, #1
 800f71e:	73fb      	strb	r3, [r7, #15]
 800f720:	e001      	b.n	800f726 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800f722:	f7f3 fb7f 	bl	8002e24 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800f726:	687b      	ldr	r3, [r7, #4]
 800f728:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f72c:	7bfa      	ldrb	r2, [r7, #15]
 800f72e:	4611      	mov	r1, r2
 800f730:	4618      	mov	r0, r3
 800f732:	f7fe fc81 	bl	800e038 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800f736:	687b      	ldr	r3, [r7, #4]
 800f738:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f73c:	4618      	mov	r0, r3
 800f73e:	f7fe fc28 	bl	800df92 <USBD_LL_Reset>
}
 800f742:	bf00      	nop
 800f744:	3710      	adds	r7, #16
 800f746:	46bd      	mov	sp, r7
 800f748:	bd80      	pop	{r7, pc}
	...

0800f74c <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f74c:	b580      	push	{r7, lr}
 800f74e:	b082      	sub	sp, #8
 800f750:	af00      	add	r7, sp, #0
 800f752:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f75a:	4618      	mov	r0, r3
 800f75c:	f7fe fc7c 	bl	800e058 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800f760:	687b      	ldr	r3, [r7, #4]
 800f762:	681b      	ldr	r3, [r3, #0]
 800f764:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800f768:	681b      	ldr	r3, [r3, #0]
 800f76a:	687a      	ldr	r2, [r7, #4]
 800f76c:	6812      	ldr	r2, [r2, #0]
 800f76e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800f772:	f043 0301 	orr.w	r3, r3, #1
 800f776:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800f778:	687b      	ldr	r3, [r7, #4]
 800f77a:	7adb      	ldrb	r3, [r3, #11]
 800f77c:	2b00      	cmp	r3, #0
 800f77e:	d005      	beq.n	800f78c <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800f780:	4b04      	ldr	r3, [pc, #16]	@ (800f794 <HAL_PCD_SuspendCallback+0x48>)
 800f782:	691b      	ldr	r3, [r3, #16]
 800f784:	4a03      	ldr	r2, [pc, #12]	@ (800f794 <HAL_PCD_SuspendCallback+0x48>)
 800f786:	f043 0306 	orr.w	r3, r3, #6
 800f78a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800f78c:	bf00      	nop
 800f78e:	3708      	adds	r7, #8
 800f790:	46bd      	mov	sp, r7
 800f792:	bd80      	pop	{r7, pc}
 800f794:	e000ed00 	.word	0xe000ed00

0800f798 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f798:	b580      	push	{r7, lr}
 800f79a:	b082      	sub	sp, #8
 800f79c:	af00      	add	r7, sp, #0
 800f79e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800f7a0:	687b      	ldr	r3, [r7, #4]
 800f7a2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f7a6:	4618      	mov	r0, r3
 800f7a8:	f7fe fc72 	bl	800e090 <USBD_LL_Resume>
}
 800f7ac:	bf00      	nop
 800f7ae:	3708      	adds	r7, #8
 800f7b0:	46bd      	mov	sp, r7
 800f7b2:	bd80      	pop	{r7, pc}

0800f7b4 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f7b4:	b580      	push	{r7, lr}
 800f7b6:	b082      	sub	sp, #8
 800f7b8:	af00      	add	r7, sp, #0
 800f7ba:	6078      	str	r0, [r7, #4]
 800f7bc:	460b      	mov	r3, r1
 800f7be:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800f7c0:	687b      	ldr	r3, [r7, #4]
 800f7c2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f7c6:	78fa      	ldrb	r2, [r7, #3]
 800f7c8:	4611      	mov	r1, r2
 800f7ca:	4618      	mov	r0, r3
 800f7cc:	f7fe fcca 	bl	800e164 <USBD_LL_IsoOUTIncomplete>
}
 800f7d0:	bf00      	nop
 800f7d2:	3708      	adds	r7, #8
 800f7d4:	46bd      	mov	sp, r7
 800f7d6:	bd80      	pop	{r7, pc}

0800f7d8 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f7d8:	b580      	push	{r7, lr}
 800f7da:	b082      	sub	sp, #8
 800f7dc:	af00      	add	r7, sp, #0
 800f7de:	6078      	str	r0, [r7, #4]
 800f7e0:	460b      	mov	r3, r1
 800f7e2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800f7e4:	687b      	ldr	r3, [r7, #4]
 800f7e6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f7ea:	78fa      	ldrb	r2, [r7, #3]
 800f7ec:	4611      	mov	r1, r2
 800f7ee:	4618      	mov	r0, r3
 800f7f0:	f7fe fc86 	bl	800e100 <USBD_LL_IsoINIncomplete>
}
 800f7f4:	bf00      	nop
 800f7f6:	3708      	adds	r7, #8
 800f7f8:	46bd      	mov	sp, r7
 800f7fa:	bd80      	pop	{r7, pc}

0800f7fc <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f7fc:	b580      	push	{r7, lr}
 800f7fe:	b082      	sub	sp, #8
 800f800:	af00      	add	r7, sp, #0
 800f802:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800f804:	687b      	ldr	r3, [r7, #4]
 800f806:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f80a:	4618      	mov	r0, r3
 800f80c:	f7fe fcdc 	bl	800e1c8 <USBD_LL_DevConnected>
}
 800f810:	bf00      	nop
 800f812:	3708      	adds	r7, #8
 800f814:	46bd      	mov	sp, r7
 800f816:	bd80      	pop	{r7, pc}

0800f818 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800f818:	b580      	push	{r7, lr}
 800f81a:	b082      	sub	sp, #8
 800f81c:	af00      	add	r7, sp, #0
 800f81e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800f820:	687b      	ldr	r3, [r7, #4]
 800f822:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800f826:	4618      	mov	r0, r3
 800f828:	f7fe fcd9 	bl	800e1de <USBD_LL_DevDisconnected>
}
 800f82c:	bf00      	nop
 800f82e:	3708      	adds	r7, #8
 800f830:	46bd      	mov	sp, r7
 800f832:	bd80      	pop	{r7, pc}

0800f834 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800f834:	b580      	push	{r7, lr}
 800f836:	b082      	sub	sp, #8
 800f838:	af00      	add	r7, sp, #0
 800f83a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800f83c:	687b      	ldr	r3, [r7, #4]
 800f83e:	781b      	ldrb	r3, [r3, #0]
 800f840:	2b00      	cmp	r3, #0
 800f842:	d13c      	bne.n	800f8be <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800f844:	4a20      	ldr	r2, [pc, #128]	@ (800f8c8 <USBD_LL_Init+0x94>)
 800f846:	687b      	ldr	r3, [r7, #4]
 800f848:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800f84c:	687b      	ldr	r3, [r7, #4]
 800f84e:	4a1e      	ldr	r2, [pc, #120]	@ (800f8c8 <USBD_LL_Init+0x94>)
 800f850:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800f854:	4b1c      	ldr	r3, [pc, #112]	@ (800f8c8 <USBD_LL_Init+0x94>)
 800f856:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800f85a:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800f85c:	4b1a      	ldr	r3, [pc, #104]	@ (800f8c8 <USBD_LL_Init+0x94>)
 800f85e:	2204      	movs	r2, #4
 800f860:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800f862:	4b19      	ldr	r3, [pc, #100]	@ (800f8c8 <USBD_LL_Init+0x94>)
 800f864:	2202      	movs	r2, #2
 800f866:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800f868:	4b17      	ldr	r3, [pc, #92]	@ (800f8c8 <USBD_LL_Init+0x94>)
 800f86a:	2200      	movs	r2, #0
 800f86c:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800f86e:	4b16      	ldr	r3, [pc, #88]	@ (800f8c8 <USBD_LL_Init+0x94>)
 800f870:	2202      	movs	r2, #2
 800f872:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800f874:	4b14      	ldr	r3, [pc, #80]	@ (800f8c8 <USBD_LL_Init+0x94>)
 800f876:	2200      	movs	r2, #0
 800f878:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800f87a:	4b13      	ldr	r3, [pc, #76]	@ (800f8c8 <USBD_LL_Init+0x94>)
 800f87c:	2200      	movs	r2, #0
 800f87e:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800f880:	4b11      	ldr	r3, [pc, #68]	@ (800f8c8 <USBD_LL_Init+0x94>)
 800f882:	2200      	movs	r2, #0
 800f884:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800f886:	4b10      	ldr	r3, [pc, #64]	@ (800f8c8 <USBD_LL_Init+0x94>)
 800f888:	2200      	movs	r2, #0
 800f88a:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800f88c:	4b0e      	ldr	r3, [pc, #56]	@ (800f8c8 <USBD_LL_Init+0x94>)
 800f88e:	2200      	movs	r2, #0
 800f890:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800f892:	480d      	ldr	r0, [pc, #52]	@ (800f8c8 <USBD_LL_Init+0x94>)
 800f894:	f7f6 fde1 	bl	800645a <HAL_PCD_Init>
 800f898:	4603      	mov	r3, r0
 800f89a:	2b00      	cmp	r3, #0
 800f89c:	d001      	beq.n	800f8a2 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800f89e:	f7f3 fac1 	bl	8002e24 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800f8a2:	2180      	movs	r1, #128	@ 0x80
 800f8a4:	4808      	ldr	r0, [pc, #32]	@ (800f8c8 <USBD_LL_Init+0x94>)
 800f8a6:	f7f8 f80e 	bl	80078c6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800f8aa:	2240      	movs	r2, #64	@ 0x40
 800f8ac:	2100      	movs	r1, #0
 800f8ae:	4806      	ldr	r0, [pc, #24]	@ (800f8c8 <USBD_LL_Init+0x94>)
 800f8b0:	f7f7 ffc2 	bl	8007838 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800f8b4:	2280      	movs	r2, #128	@ 0x80
 800f8b6:	2101      	movs	r1, #1
 800f8b8:	4803      	ldr	r0, [pc, #12]	@ (800f8c8 <USBD_LL_Init+0x94>)
 800f8ba:	f7f7 ffbd 	bl	8007838 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800f8be:	2300      	movs	r3, #0
}
 800f8c0:	4618      	mov	r0, r3
 800f8c2:	3708      	adds	r7, #8
 800f8c4:	46bd      	mov	sp, r7
 800f8c6:	bd80      	pop	{r7, pc}
 800f8c8:	200025e4 	.word	0x200025e4

0800f8cc <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800f8cc:	b580      	push	{r7, lr}
 800f8ce:	b084      	sub	sp, #16
 800f8d0:	af00      	add	r7, sp, #0
 800f8d2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f8d4:	2300      	movs	r3, #0
 800f8d6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f8d8:	2300      	movs	r3, #0
 800f8da:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800f8dc:	687b      	ldr	r3, [r7, #4]
 800f8de:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f8e2:	4618      	mov	r0, r3
 800f8e4:	f7f6 fec8 	bl	8006678 <HAL_PCD_Start>
 800f8e8:	4603      	mov	r3, r0
 800f8ea:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f8ec:	7bfb      	ldrb	r3, [r7, #15]
 800f8ee:	4618      	mov	r0, r3
 800f8f0:	f000 f942 	bl	800fb78 <USBD_Get_USB_Status>
 800f8f4:	4603      	mov	r3, r0
 800f8f6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f8f8:	7bbb      	ldrb	r3, [r7, #14]
}
 800f8fa:	4618      	mov	r0, r3
 800f8fc:	3710      	adds	r7, #16
 800f8fe:	46bd      	mov	sp, r7
 800f900:	bd80      	pop	{r7, pc}

0800f902 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800f902:	b580      	push	{r7, lr}
 800f904:	b084      	sub	sp, #16
 800f906:	af00      	add	r7, sp, #0
 800f908:	6078      	str	r0, [r7, #4]
 800f90a:	4608      	mov	r0, r1
 800f90c:	4611      	mov	r1, r2
 800f90e:	461a      	mov	r2, r3
 800f910:	4603      	mov	r3, r0
 800f912:	70fb      	strb	r3, [r7, #3]
 800f914:	460b      	mov	r3, r1
 800f916:	70bb      	strb	r3, [r7, #2]
 800f918:	4613      	mov	r3, r2
 800f91a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f91c:	2300      	movs	r3, #0
 800f91e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f920:	2300      	movs	r3, #0
 800f922:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800f924:	687b      	ldr	r3, [r7, #4]
 800f926:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800f92a:	78bb      	ldrb	r3, [r7, #2]
 800f92c:	883a      	ldrh	r2, [r7, #0]
 800f92e:	78f9      	ldrb	r1, [r7, #3]
 800f930:	f7f7 fb9c 	bl	800706c <HAL_PCD_EP_Open>
 800f934:	4603      	mov	r3, r0
 800f936:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f938:	7bfb      	ldrb	r3, [r7, #15]
 800f93a:	4618      	mov	r0, r3
 800f93c:	f000 f91c 	bl	800fb78 <USBD_Get_USB_Status>
 800f940:	4603      	mov	r3, r0
 800f942:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f944:	7bbb      	ldrb	r3, [r7, #14]
}
 800f946:	4618      	mov	r0, r3
 800f948:	3710      	adds	r7, #16
 800f94a:	46bd      	mov	sp, r7
 800f94c:	bd80      	pop	{r7, pc}

0800f94e <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f94e:	b580      	push	{r7, lr}
 800f950:	b084      	sub	sp, #16
 800f952:	af00      	add	r7, sp, #0
 800f954:	6078      	str	r0, [r7, #4]
 800f956:	460b      	mov	r3, r1
 800f958:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f95a:	2300      	movs	r3, #0
 800f95c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f95e:	2300      	movs	r3, #0
 800f960:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800f962:	687b      	ldr	r3, [r7, #4]
 800f964:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f968:	78fa      	ldrb	r2, [r7, #3]
 800f96a:	4611      	mov	r1, r2
 800f96c:	4618      	mov	r0, r3
 800f96e:	f7f7 fbe7 	bl	8007140 <HAL_PCD_EP_Close>
 800f972:	4603      	mov	r3, r0
 800f974:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f976:	7bfb      	ldrb	r3, [r7, #15]
 800f978:	4618      	mov	r0, r3
 800f97a:	f000 f8fd 	bl	800fb78 <USBD_Get_USB_Status>
 800f97e:	4603      	mov	r3, r0
 800f980:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f982:	7bbb      	ldrb	r3, [r7, #14]
}
 800f984:	4618      	mov	r0, r3
 800f986:	3710      	adds	r7, #16
 800f988:	46bd      	mov	sp, r7
 800f98a:	bd80      	pop	{r7, pc}

0800f98c <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f98c:	b580      	push	{r7, lr}
 800f98e:	b084      	sub	sp, #16
 800f990:	af00      	add	r7, sp, #0
 800f992:	6078      	str	r0, [r7, #4]
 800f994:	460b      	mov	r3, r1
 800f996:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f998:	2300      	movs	r3, #0
 800f99a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f99c:	2300      	movs	r3, #0
 800f99e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800f9a0:	687b      	ldr	r3, [r7, #4]
 800f9a2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f9a6:	78fa      	ldrb	r2, [r7, #3]
 800f9a8:	4611      	mov	r1, r2
 800f9aa:	4618      	mov	r0, r3
 800f9ac:	f7f7 fc9f 	bl	80072ee <HAL_PCD_EP_SetStall>
 800f9b0:	4603      	mov	r3, r0
 800f9b2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f9b4:	7bfb      	ldrb	r3, [r7, #15]
 800f9b6:	4618      	mov	r0, r3
 800f9b8:	f000 f8de 	bl	800fb78 <USBD_Get_USB_Status>
 800f9bc:	4603      	mov	r3, r0
 800f9be:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f9c0:	7bbb      	ldrb	r3, [r7, #14]
}
 800f9c2:	4618      	mov	r0, r3
 800f9c4:	3710      	adds	r7, #16
 800f9c6:	46bd      	mov	sp, r7
 800f9c8:	bd80      	pop	{r7, pc}

0800f9ca <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800f9ca:	b580      	push	{r7, lr}
 800f9cc:	b084      	sub	sp, #16
 800f9ce:	af00      	add	r7, sp, #0
 800f9d0:	6078      	str	r0, [r7, #4]
 800f9d2:	460b      	mov	r3, r1
 800f9d4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800f9d6:	2300      	movs	r3, #0
 800f9d8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800f9da:	2300      	movs	r3, #0
 800f9dc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800f9de:	687b      	ldr	r3, [r7, #4]
 800f9e0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800f9e4:	78fa      	ldrb	r2, [r7, #3]
 800f9e6:	4611      	mov	r1, r2
 800f9e8:	4618      	mov	r0, r3
 800f9ea:	f7f7 fce3 	bl	80073b4 <HAL_PCD_EP_ClrStall>
 800f9ee:	4603      	mov	r3, r0
 800f9f0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800f9f2:	7bfb      	ldrb	r3, [r7, #15]
 800f9f4:	4618      	mov	r0, r3
 800f9f6:	f000 f8bf 	bl	800fb78 <USBD_Get_USB_Status>
 800f9fa:	4603      	mov	r3, r0
 800f9fc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800f9fe:	7bbb      	ldrb	r3, [r7, #14]
}
 800fa00:	4618      	mov	r0, r3
 800fa02:	3710      	adds	r7, #16
 800fa04:	46bd      	mov	sp, r7
 800fa06:	bd80      	pop	{r7, pc}

0800fa08 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800fa08:	b480      	push	{r7}
 800fa0a:	b085      	sub	sp, #20
 800fa0c:	af00      	add	r7, sp, #0
 800fa0e:	6078      	str	r0, [r7, #4]
 800fa10:	460b      	mov	r3, r1
 800fa12:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800fa14:	687b      	ldr	r3, [r7, #4]
 800fa16:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800fa1a:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800fa1c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800fa20:	2b00      	cmp	r3, #0
 800fa22:	da0b      	bge.n	800fa3c <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800fa24:	78fb      	ldrb	r3, [r7, #3]
 800fa26:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800fa2a:	68f9      	ldr	r1, [r7, #12]
 800fa2c:	4613      	mov	r3, r2
 800fa2e:	00db      	lsls	r3, r3, #3
 800fa30:	4413      	add	r3, r2
 800fa32:	009b      	lsls	r3, r3, #2
 800fa34:	440b      	add	r3, r1
 800fa36:	3316      	adds	r3, #22
 800fa38:	781b      	ldrb	r3, [r3, #0]
 800fa3a:	e00b      	b.n	800fa54 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800fa3c:	78fb      	ldrb	r3, [r7, #3]
 800fa3e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800fa42:	68f9      	ldr	r1, [r7, #12]
 800fa44:	4613      	mov	r3, r2
 800fa46:	00db      	lsls	r3, r3, #3
 800fa48:	4413      	add	r3, r2
 800fa4a:	009b      	lsls	r3, r3, #2
 800fa4c:	440b      	add	r3, r1
 800fa4e:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800fa52:	781b      	ldrb	r3, [r3, #0]
  }
}
 800fa54:	4618      	mov	r0, r3
 800fa56:	3714      	adds	r7, #20
 800fa58:	46bd      	mov	sp, r7
 800fa5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa5e:	4770      	bx	lr

0800fa60 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800fa60:	b580      	push	{r7, lr}
 800fa62:	b084      	sub	sp, #16
 800fa64:	af00      	add	r7, sp, #0
 800fa66:	6078      	str	r0, [r7, #4]
 800fa68:	460b      	mov	r3, r1
 800fa6a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800fa6c:	2300      	movs	r3, #0
 800fa6e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fa70:	2300      	movs	r3, #0
 800fa72:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800fa74:	687b      	ldr	r3, [r7, #4]
 800fa76:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800fa7a:	78fa      	ldrb	r2, [r7, #3]
 800fa7c:	4611      	mov	r1, r2
 800fa7e:	4618      	mov	r0, r3
 800fa80:	f7f7 fad0 	bl	8007024 <HAL_PCD_SetAddress>
 800fa84:	4603      	mov	r3, r0
 800fa86:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fa88:	7bfb      	ldrb	r3, [r7, #15]
 800fa8a:	4618      	mov	r0, r3
 800fa8c:	f000 f874 	bl	800fb78 <USBD_Get_USB_Status>
 800fa90:	4603      	mov	r3, r0
 800fa92:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800fa94:	7bbb      	ldrb	r3, [r7, #14]
}
 800fa96:	4618      	mov	r0, r3
 800fa98:	3710      	adds	r7, #16
 800fa9a:	46bd      	mov	sp, r7
 800fa9c:	bd80      	pop	{r7, pc}

0800fa9e <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800fa9e:	b580      	push	{r7, lr}
 800faa0:	b086      	sub	sp, #24
 800faa2:	af00      	add	r7, sp, #0
 800faa4:	60f8      	str	r0, [r7, #12]
 800faa6:	607a      	str	r2, [r7, #4]
 800faa8:	603b      	str	r3, [r7, #0]
 800faaa:	460b      	mov	r3, r1
 800faac:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800faae:	2300      	movs	r3, #0
 800fab0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fab2:	2300      	movs	r3, #0
 800fab4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800fab6:	68fb      	ldr	r3, [r7, #12]
 800fab8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800fabc:	7af9      	ldrb	r1, [r7, #11]
 800fabe:	683b      	ldr	r3, [r7, #0]
 800fac0:	687a      	ldr	r2, [r7, #4]
 800fac2:	f7f7 fbda 	bl	800727a <HAL_PCD_EP_Transmit>
 800fac6:	4603      	mov	r3, r0
 800fac8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800faca:	7dfb      	ldrb	r3, [r7, #23]
 800facc:	4618      	mov	r0, r3
 800face:	f000 f853 	bl	800fb78 <USBD_Get_USB_Status>
 800fad2:	4603      	mov	r3, r0
 800fad4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800fad6:	7dbb      	ldrb	r3, [r7, #22]
}
 800fad8:	4618      	mov	r0, r3
 800fada:	3718      	adds	r7, #24
 800fadc:	46bd      	mov	sp, r7
 800fade:	bd80      	pop	{r7, pc}

0800fae0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800fae0:	b580      	push	{r7, lr}
 800fae2:	b086      	sub	sp, #24
 800fae4:	af00      	add	r7, sp, #0
 800fae6:	60f8      	str	r0, [r7, #12]
 800fae8:	607a      	str	r2, [r7, #4]
 800faea:	603b      	str	r3, [r7, #0]
 800faec:	460b      	mov	r3, r1
 800faee:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800faf0:	2300      	movs	r3, #0
 800faf2:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800faf4:	2300      	movs	r3, #0
 800faf6:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800faf8:	68fb      	ldr	r3, [r7, #12]
 800fafa:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800fafe:	7af9      	ldrb	r1, [r7, #11]
 800fb00:	683b      	ldr	r3, [r7, #0]
 800fb02:	687a      	ldr	r2, [r7, #4]
 800fb04:	f7f7 fb66 	bl	80071d4 <HAL_PCD_EP_Receive>
 800fb08:	4603      	mov	r3, r0
 800fb0a:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800fb0c:	7dfb      	ldrb	r3, [r7, #23]
 800fb0e:	4618      	mov	r0, r3
 800fb10:	f000 f832 	bl	800fb78 <USBD_Get_USB_Status>
 800fb14:	4603      	mov	r3, r0
 800fb16:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800fb18:	7dbb      	ldrb	r3, [r7, #22]
}
 800fb1a:	4618      	mov	r0, r3
 800fb1c:	3718      	adds	r7, #24
 800fb1e:	46bd      	mov	sp, r7
 800fb20:	bd80      	pop	{r7, pc}

0800fb22 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800fb22:	b580      	push	{r7, lr}
 800fb24:	b082      	sub	sp, #8
 800fb26:	af00      	add	r7, sp, #0
 800fb28:	6078      	str	r0, [r7, #4]
 800fb2a:	460b      	mov	r3, r1
 800fb2c:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800fb2e:	687b      	ldr	r3, [r7, #4]
 800fb30:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800fb34:	78fa      	ldrb	r2, [r7, #3]
 800fb36:	4611      	mov	r1, r2
 800fb38:	4618      	mov	r0, r3
 800fb3a:	f7f7 fb86 	bl	800724a <HAL_PCD_EP_GetRxCount>
 800fb3e:	4603      	mov	r3, r0
}
 800fb40:	4618      	mov	r0, r3
 800fb42:	3708      	adds	r7, #8
 800fb44:	46bd      	mov	sp, r7
 800fb46:	bd80      	pop	{r7, pc}

0800fb48 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800fb48:	b480      	push	{r7}
 800fb4a:	b083      	sub	sp, #12
 800fb4c:	af00      	add	r7, sp, #0
 800fb4e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800fb50:	4b03      	ldr	r3, [pc, #12]	@ (800fb60 <USBD_static_malloc+0x18>)
}
 800fb52:	4618      	mov	r0, r3
 800fb54:	370c      	adds	r7, #12
 800fb56:	46bd      	mov	sp, r7
 800fb58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb5c:	4770      	bx	lr
 800fb5e:	bf00      	nop
 800fb60:	20002ac8 	.word	0x20002ac8

0800fb64 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800fb64:	b480      	push	{r7}
 800fb66:	b083      	sub	sp, #12
 800fb68:	af00      	add	r7, sp, #0
 800fb6a:	6078      	str	r0, [r7, #4]

}
 800fb6c:	bf00      	nop
 800fb6e:	370c      	adds	r7, #12
 800fb70:	46bd      	mov	sp, r7
 800fb72:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb76:	4770      	bx	lr

0800fb78 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800fb78:	b480      	push	{r7}
 800fb7a:	b085      	sub	sp, #20
 800fb7c:	af00      	add	r7, sp, #0
 800fb7e:	4603      	mov	r3, r0
 800fb80:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800fb82:	2300      	movs	r3, #0
 800fb84:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800fb86:	79fb      	ldrb	r3, [r7, #7]
 800fb88:	2b03      	cmp	r3, #3
 800fb8a:	d817      	bhi.n	800fbbc <USBD_Get_USB_Status+0x44>
 800fb8c:	a201      	add	r2, pc, #4	@ (adr r2, 800fb94 <USBD_Get_USB_Status+0x1c>)
 800fb8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800fb92:	bf00      	nop
 800fb94:	0800fba5 	.word	0x0800fba5
 800fb98:	0800fbab 	.word	0x0800fbab
 800fb9c:	0800fbb1 	.word	0x0800fbb1
 800fba0:	0800fbb7 	.word	0x0800fbb7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800fba4:	2300      	movs	r3, #0
 800fba6:	73fb      	strb	r3, [r7, #15]
    break;
 800fba8:	e00b      	b.n	800fbc2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800fbaa:	2303      	movs	r3, #3
 800fbac:	73fb      	strb	r3, [r7, #15]
    break;
 800fbae:	e008      	b.n	800fbc2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800fbb0:	2301      	movs	r3, #1
 800fbb2:	73fb      	strb	r3, [r7, #15]
    break;
 800fbb4:	e005      	b.n	800fbc2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800fbb6:	2303      	movs	r3, #3
 800fbb8:	73fb      	strb	r3, [r7, #15]
    break;
 800fbba:	e002      	b.n	800fbc2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800fbbc:	2303      	movs	r3, #3
 800fbbe:	73fb      	strb	r3, [r7, #15]
    break;
 800fbc0:	bf00      	nop
  }
  return usb_status;
 800fbc2:	7bfb      	ldrb	r3, [r7, #15]
}
 800fbc4:	4618      	mov	r0, r3
 800fbc6:	3714      	adds	r7, #20
 800fbc8:	46bd      	mov	sp, r7
 800fbca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fbce:	4770      	bx	lr

0800fbd0 <__cvt>:
 800fbd0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800fbd4:	ec57 6b10 	vmov	r6, r7, d0
 800fbd8:	2f00      	cmp	r7, #0
 800fbda:	460c      	mov	r4, r1
 800fbdc:	4619      	mov	r1, r3
 800fbde:	463b      	mov	r3, r7
 800fbe0:	bfbb      	ittet	lt
 800fbe2:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800fbe6:	461f      	movlt	r7, r3
 800fbe8:	2300      	movge	r3, #0
 800fbea:	232d      	movlt	r3, #45	@ 0x2d
 800fbec:	700b      	strb	r3, [r1, #0]
 800fbee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800fbf0:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800fbf4:	4691      	mov	r9, r2
 800fbf6:	f023 0820 	bic.w	r8, r3, #32
 800fbfa:	bfbc      	itt	lt
 800fbfc:	4632      	movlt	r2, r6
 800fbfe:	4616      	movlt	r6, r2
 800fc00:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800fc04:	d005      	beq.n	800fc12 <__cvt+0x42>
 800fc06:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800fc0a:	d100      	bne.n	800fc0e <__cvt+0x3e>
 800fc0c:	3401      	adds	r4, #1
 800fc0e:	2102      	movs	r1, #2
 800fc10:	e000      	b.n	800fc14 <__cvt+0x44>
 800fc12:	2103      	movs	r1, #3
 800fc14:	ab03      	add	r3, sp, #12
 800fc16:	9301      	str	r3, [sp, #4]
 800fc18:	ab02      	add	r3, sp, #8
 800fc1a:	9300      	str	r3, [sp, #0]
 800fc1c:	ec47 6b10 	vmov	d0, r6, r7
 800fc20:	4653      	mov	r3, sl
 800fc22:	4622      	mov	r2, r4
 800fc24:	f000 fe48 	bl	80108b8 <_dtoa_r>
 800fc28:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800fc2c:	4605      	mov	r5, r0
 800fc2e:	d119      	bne.n	800fc64 <__cvt+0x94>
 800fc30:	f019 0f01 	tst.w	r9, #1
 800fc34:	d00e      	beq.n	800fc54 <__cvt+0x84>
 800fc36:	eb00 0904 	add.w	r9, r0, r4
 800fc3a:	2200      	movs	r2, #0
 800fc3c:	2300      	movs	r3, #0
 800fc3e:	4630      	mov	r0, r6
 800fc40:	4639      	mov	r1, r7
 800fc42:	f7f0 ff51 	bl	8000ae8 <__aeabi_dcmpeq>
 800fc46:	b108      	cbz	r0, 800fc4c <__cvt+0x7c>
 800fc48:	f8cd 900c 	str.w	r9, [sp, #12]
 800fc4c:	2230      	movs	r2, #48	@ 0x30
 800fc4e:	9b03      	ldr	r3, [sp, #12]
 800fc50:	454b      	cmp	r3, r9
 800fc52:	d31e      	bcc.n	800fc92 <__cvt+0xc2>
 800fc54:	9b03      	ldr	r3, [sp, #12]
 800fc56:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800fc58:	1b5b      	subs	r3, r3, r5
 800fc5a:	4628      	mov	r0, r5
 800fc5c:	6013      	str	r3, [r2, #0]
 800fc5e:	b004      	add	sp, #16
 800fc60:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800fc64:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800fc68:	eb00 0904 	add.w	r9, r0, r4
 800fc6c:	d1e5      	bne.n	800fc3a <__cvt+0x6a>
 800fc6e:	7803      	ldrb	r3, [r0, #0]
 800fc70:	2b30      	cmp	r3, #48	@ 0x30
 800fc72:	d10a      	bne.n	800fc8a <__cvt+0xba>
 800fc74:	2200      	movs	r2, #0
 800fc76:	2300      	movs	r3, #0
 800fc78:	4630      	mov	r0, r6
 800fc7a:	4639      	mov	r1, r7
 800fc7c:	f7f0 ff34 	bl	8000ae8 <__aeabi_dcmpeq>
 800fc80:	b918      	cbnz	r0, 800fc8a <__cvt+0xba>
 800fc82:	f1c4 0401 	rsb	r4, r4, #1
 800fc86:	f8ca 4000 	str.w	r4, [sl]
 800fc8a:	f8da 3000 	ldr.w	r3, [sl]
 800fc8e:	4499      	add	r9, r3
 800fc90:	e7d3      	b.n	800fc3a <__cvt+0x6a>
 800fc92:	1c59      	adds	r1, r3, #1
 800fc94:	9103      	str	r1, [sp, #12]
 800fc96:	701a      	strb	r2, [r3, #0]
 800fc98:	e7d9      	b.n	800fc4e <__cvt+0x7e>

0800fc9a <__exponent>:
 800fc9a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fc9c:	2900      	cmp	r1, #0
 800fc9e:	bfba      	itte	lt
 800fca0:	4249      	neglt	r1, r1
 800fca2:	232d      	movlt	r3, #45	@ 0x2d
 800fca4:	232b      	movge	r3, #43	@ 0x2b
 800fca6:	2909      	cmp	r1, #9
 800fca8:	7002      	strb	r2, [r0, #0]
 800fcaa:	7043      	strb	r3, [r0, #1]
 800fcac:	dd29      	ble.n	800fd02 <__exponent+0x68>
 800fcae:	f10d 0307 	add.w	r3, sp, #7
 800fcb2:	461d      	mov	r5, r3
 800fcb4:	270a      	movs	r7, #10
 800fcb6:	461a      	mov	r2, r3
 800fcb8:	fbb1 f6f7 	udiv	r6, r1, r7
 800fcbc:	fb07 1416 	mls	r4, r7, r6, r1
 800fcc0:	3430      	adds	r4, #48	@ 0x30
 800fcc2:	f802 4c01 	strb.w	r4, [r2, #-1]
 800fcc6:	460c      	mov	r4, r1
 800fcc8:	2c63      	cmp	r4, #99	@ 0x63
 800fcca:	f103 33ff 	add.w	r3, r3, #4294967295
 800fcce:	4631      	mov	r1, r6
 800fcd0:	dcf1      	bgt.n	800fcb6 <__exponent+0x1c>
 800fcd2:	3130      	adds	r1, #48	@ 0x30
 800fcd4:	1e94      	subs	r4, r2, #2
 800fcd6:	f803 1c01 	strb.w	r1, [r3, #-1]
 800fcda:	1c41      	adds	r1, r0, #1
 800fcdc:	4623      	mov	r3, r4
 800fcde:	42ab      	cmp	r3, r5
 800fce0:	d30a      	bcc.n	800fcf8 <__exponent+0x5e>
 800fce2:	f10d 0309 	add.w	r3, sp, #9
 800fce6:	1a9b      	subs	r3, r3, r2
 800fce8:	42ac      	cmp	r4, r5
 800fcea:	bf88      	it	hi
 800fcec:	2300      	movhi	r3, #0
 800fcee:	3302      	adds	r3, #2
 800fcf0:	4403      	add	r3, r0
 800fcf2:	1a18      	subs	r0, r3, r0
 800fcf4:	b003      	add	sp, #12
 800fcf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fcf8:	f813 6b01 	ldrb.w	r6, [r3], #1
 800fcfc:	f801 6f01 	strb.w	r6, [r1, #1]!
 800fd00:	e7ed      	b.n	800fcde <__exponent+0x44>
 800fd02:	2330      	movs	r3, #48	@ 0x30
 800fd04:	3130      	adds	r1, #48	@ 0x30
 800fd06:	7083      	strb	r3, [r0, #2]
 800fd08:	70c1      	strb	r1, [r0, #3]
 800fd0a:	1d03      	adds	r3, r0, #4
 800fd0c:	e7f1      	b.n	800fcf2 <__exponent+0x58>
	...

0800fd10 <_printf_float>:
 800fd10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd14:	b08d      	sub	sp, #52	@ 0x34
 800fd16:	460c      	mov	r4, r1
 800fd18:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800fd1c:	4616      	mov	r6, r2
 800fd1e:	461f      	mov	r7, r3
 800fd20:	4605      	mov	r5, r0
 800fd22:	f000 fcb9 	bl	8010698 <_localeconv_r>
 800fd26:	6803      	ldr	r3, [r0, #0]
 800fd28:	9304      	str	r3, [sp, #16]
 800fd2a:	4618      	mov	r0, r3
 800fd2c:	f7f0 fab0 	bl	8000290 <strlen>
 800fd30:	2300      	movs	r3, #0
 800fd32:	930a      	str	r3, [sp, #40]	@ 0x28
 800fd34:	f8d8 3000 	ldr.w	r3, [r8]
 800fd38:	9005      	str	r0, [sp, #20]
 800fd3a:	3307      	adds	r3, #7
 800fd3c:	f023 0307 	bic.w	r3, r3, #7
 800fd40:	f103 0208 	add.w	r2, r3, #8
 800fd44:	f894 a018 	ldrb.w	sl, [r4, #24]
 800fd48:	f8d4 b000 	ldr.w	fp, [r4]
 800fd4c:	f8c8 2000 	str.w	r2, [r8]
 800fd50:	e9d3 8900 	ldrd	r8, r9, [r3]
 800fd54:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800fd58:	9307      	str	r3, [sp, #28]
 800fd5a:	f8cd 8018 	str.w	r8, [sp, #24]
 800fd5e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800fd62:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fd66:	4b9c      	ldr	r3, [pc, #624]	@ (800ffd8 <_printf_float+0x2c8>)
 800fd68:	f04f 32ff 	mov.w	r2, #4294967295
 800fd6c:	f7f0 feee 	bl	8000b4c <__aeabi_dcmpun>
 800fd70:	bb70      	cbnz	r0, 800fdd0 <_printf_float+0xc0>
 800fd72:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800fd76:	4b98      	ldr	r3, [pc, #608]	@ (800ffd8 <_printf_float+0x2c8>)
 800fd78:	f04f 32ff 	mov.w	r2, #4294967295
 800fd7c:	f7f0 fec8 	bl	8000b10 <__aeabi_dcmple>
 800fd80:	bb30      	cbnz	r0, 800fdd0 <_printf_float+0xc0>
 800fd82:	2200      	movs	r2, #0
 800fd84:	2300      	movs	r3, #0
 800fd86:	4640      	mov	r0, r8
 800fd88:	4649      	mov	r1, r9
 800fd8a:	f7f0 feb7 	bl	8000afc <__aeabi_dcmplt>
 800fd8e:	b110      	cbz	r0, 800fd96 <_printf_float+0x86>
 800fd90:	232d      	movs	r3, #45	@ 0x2d
 800fd92:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fd96:	4a91      	ldr	r2, [pc, #580]	@ (800ffdc <_printf_float+0x2cc>)
 800fd98:	4b91      	ldr	r3, [pc, #580]	@ (800ffe0 <_printf_float+0x2d0>)
 800fd9a:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800fd9e:	bf8c      	ite	hi
 800fda0:	4690      	movhi	r8, r2
 800fda2:	4698      	movls	r8, r3
 800fda4:	2303      	movs	r3, #3
 800fda6:	6123      	str	r3, [r4, #16]
 800fda8:	f02b 0304 	bic.w	r3, fp, #4
 800fdac:	6023      	str	r3, [r4, #0]
 800fdae:	f04f 0900 	mov.w	r9, #0
 800fdb2:	9700      	str	r7, [sp, #0]
 800fdb4:	4633      	mov	r3, r6
 800fdb6:	aa0b      	add	r2, sp, #44	@ 0x2c
 800fdb8:	4621      	mov	r1, r4
 800fdba:	4628      	mov	r0, r5
 800fdbc:	f000 f9d2 	bl	8010164 <_printf_common>
 800fdc0:	3001      	adds	r0, #1
 800fdc2:	f040 808d 	bne.w	800fee0 <_printf_float+0x1d0>
 800fdc6:	f04f 30ff 	mov.w	r0, #4294967295
 800fdca:	b00d      	add	sp, #52	@ 0x34
 800fdcc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fdd0:	4642      	mov	r2, r8
 800fdd2:	464b      	mov	r3, r9
 800fdd4:	4640      	mov	r0, r8
 800fdd6:	4649      	mov	r1, r9
 800fdd8:	f7f0 feb8 	bl	8000b4c <__aeabi_dcmpun>
 800fddc:	b140      	cbz	r0, 800fdf0 <_printf_float+0xe0>
 800fdde:	464b      	mov	r3, r9
 800fde0:	2b00      	cmp	r3, #0
 800fde2:	bfbc      	itt	lt
 800fde4:	232d      	movlt	r3, #45	@ 0x2d
 800fde6:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800fdea:	4a7e      	ldr	r2, [pc, #504]	@ (800ffe4 <_printf_float+0x2d4>)
 800fdec:	4b7e      	ldr	r3, [pc, #504]	@ (800ffe8 <_printf_float+0x2d8>)
 800fdee:	e7d4      	b.n	800fd9a <_printf_float+0x8a>
 800fdf0:	6863      	ldr	r3, [r4, #4]
 800fdf2:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800fdf6:	9206      	str	r2, [sp, #24]
 800fdf8:	1c5a      	adds	r2, r3, #1
 800fdfa:	d13b      	bne.n	800fe74 <_printf_float+0x164>
 800fdfc:	2306      	movs	r3, #6
 800fdfe:	6063      	str	r3, [r4, #4]
 800fe00:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800fe04:	2300      	movs	r3, #0
 800fe06:	6022      	str	r2, [r4, #0]
 800fe08:	9303      	str	r3, [sp, #12]
 800fe0a:	ab0a      	add	r3, sp, #40	@ 0x28
 800fe0c:	e9cd a301 	strd	sl, r3, [sp, #4]
 800fe10:	ab09      	add	r3, sp, #36	@ 0x24
 800fe12:	9300      	str	r3, [sp, #0]
 800fe14:	6861      	ldr	r1, [r4, #4]
 800fe16:	ec49 8b10 	vmov	d0, r8, r9
 800fe1a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800fe1e:	4628      	mov	r0, r5
 800fe20:	f7ff fed6 	bl	800fbd0 <__cvt>
 800fe24:	9b06      	ldr	r3, [sp, #24]
 800fe26:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800fe28:	2b47      	cmp	r3, #71	@ 0x47
 800fe2a:	4680      	mov	r8, r0
 800fe2c:	d129      	bne.n	800fe82 <_printf_float+0x172>
 800fe2e:	1cc8      	adds	r0, r1, #3
 800fe30:	db02      	blt.n	800fe38 <_printf_float+0x128>
 800fe32:	6863      	ldr	r3, [r4, #4]
 800fe34:	4299      	cmp	r1, r3
 800fe36:	dd41      	ble.n	800febc <_printf_float+0x1ac>
 800fe38:	f1aa 0a02 	sub.w	sl, sl, #2
 800fe3c:	fa5f fa8a 	uxtb.w	sl, sl
 800fe40:	3901      	subs	r1, #1
 800fe42:	4652      	mov	r2, sl
 800fe44:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800fe48:	9109      	str	r1, [sp, #36]	@ 0x24
 800fe4a:	f7ff ff26 	bl	800fc9a <__exponent>
 800fe4e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800fe50:	1813      	adds	r3, r2, r0
 800fe52:	2a01      	cmp	r2, #1
 800fe54:	4681      	mov	r9, r0
 800fe56:	6123      	str	r3, [r4, #16]
 800fe58:	dc02      	bgt.n	800fe60 <_printf_float+0x150>
 800fe5a:	6822      	ldr	r2, [r4, #0]
 800fe5c:	07d2      	lsls	r2, r2, #31
 800fe5e:	d501      	bpl.n	800fe64 <_printf_float+0x154>
 800fe60:	3301      	adds	r3, #1
 800fe62:	6123      	str	r3, [r4, #16]
 800fe64:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800fe68:	2b00      	cmp	r3, #0
 800fe6a:	d0a2      	beq.n	800fdb2 <_printf_float+0xa2>
 800fe6c:	232d      	movs	r3, #45	@ 0x2d
 800fe6e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800fe72:	e79e      	b.n	800fdb2 <_printf_float+0xa2>
 800fe74:	9a06      	ldr	r2, [sp, #24]
 800fe76:	2a47      	cmp	r2, #71	@ 0x47
 800fe78:	d1c2      	bne.n	800fe00 <_printf_float+0xf0>
 800fe7a:	2b00      	cmp	r3, #0
 800fe7c:	d1c0      	bne.n	800fe00 <_printf_float+0xf0>
 800fe7e:	2301      	movs	r3, #1
 800fe80:	e7bd      	b.n	800fdfe <_printf_float+0xee>
 800fe82:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800fe86:	d9db      	bls.n	800fe40 <_printf_float+0x130>
 800fe88:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800fe8c:	d118      	bne.n	800fec0 <_printf_float+0x1b0>
 800fe8e:	2900      	cmp	r1, #0
 800fe90:	6863      	ldr	r3, [r4, #4]
 800fe92:	dd0b      	ble.n	800feac <_printf_float+0x19c>
 800fe94:	6121      	str	r1, [r4, #16]
 800fe96:	b913      	cbnz	r3, 800fe9e <_printf_float+0x18e>
 800fe98:	6822      	ldr	r2, [r4, #0]
 800fe9a:	07d0      	lsls	r0, r2, #31
 800fe9c:	d502      	bpl.n	800fea4 <_printf_float+0x194>
 800fe9e:	3301      	adds	r3, #1
 800fea0:	440b      	add	r3, r1
 800fea2:	6123      	str	r3, [r4, #16]
 800fea4:	65a1      	str	r1, [r4, #88]	@ 0x58
 800fea6:	f04f 0900 	mov.w	r9, #0
 800feaa:	e7db      	b.n	800fe64 <_printf_float+0x154>
 800feac:	b913      	cbnz	r3, 800feb4 <_printf_float+0x1a4>
 800feae:	6822      	ldr	r2, [r4, #0]
 800feb0:	07d2      	lsls	r2, r2, #31
 800feb2:	d501      	bpl.n	800feb8 <_printf_float+0x1a8>
 800feb4:	3302      	adds	r3, #2
 800feb6:	e7f4      	b.n	800fea2 <_printf_float+0x192>
 800feb8:	2301      	movs	r3, #1
 800feba:	e7f2      	b.n	800fea2 <_printf_float+0x192>
 800febc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800fec0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800fec2:	4299      	cmp	r1, r3
 800fec4:	db05      	blt.n	800fed2 <_printf_float+0x1c2>
 800fec6:	6823      	ldr	r3, [r4, #0]
 800fec8:	6121      	str	r1, [r4, #16]
 800feca:	07d8      	lsls	r0, r3, #31
 800fecc:	d5ea      	bpl.n	800fea4 <_printf_float+0x194>
 800fece:	1c4b      	adds	r3, r1, #1
 800fed0:	e7e7      	b.n	800fea2 <_printf_float+0x192>
 800fed2:	2900      	cmp	r1, #0
 800fed4:	bfd4      	ite	le
 800fed6:	f1c1 0202 	rsble	r2, r1, #2
 800feda:	2201      	movgt	r2, #1
 800fedc:	4413      	add	r3, r2
 800fede:	e7e0      	b.n	800fea2 <_printf_float+0x192>
 800fee0:	6823      	ldr	r3, [r4, #0]
 800fee2:	055a      	lsls	r2, r3, #21
 800fee4:	d407      	bmi.n	800fef6 <_printf_float+0x1e6>
 800fee6:	6923      	ldr	r3, [r4, #16]
 800fee8:	4642      	mov	r2, r8
 800feea:	4631      	mov	r1, r6
 800feec:	4628      	mov	r0, r5
 800feee:	47b8      	blx	r7
 800fef0:	3001      	adds	r0, #1
 800fef2:	d12b      	bne.n	800ff4c <_printf_float+0x23c>
 800fef4:	e767      	b.n	800fdc6 <_printf_float+0xb6>
 800fef6:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800fefa:	f240 80dd 	bls.w	80100b8 <_printf_float+0x3a8>
 800fefe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800ff02:	2200      	movs	r2, #0
 800ff04:	2300      	movs	r3, #0
 800ff06:	f7f0 fdef 	bl	8000ae8 <__aeabi_dcmpeq>
 800ff0a:	2800      	cmp	r0, #0
 800ff0c:	d033      	beq.n	800ff76 <_printf_float+0x266>
 800ff0e:	4a37      	ldr	r2, [pc, #220]	@ (800ffec <_printf_float+0x2dc>)
 800ff10:	2301      	movs	r3, #1
 800ff12:	4631      	mov	r1, r6
 800ff14:	4628      	mov	r0, r5
 800ff16:	47b8      	blx	r7
 800ff18:	3001      	adds	r0, #1
 800ff1a:	f43f af54 	beq.w	800fdc6 <_printf_float+0xb6>
 800ff1e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800ff22:	4543      	cmp	r3, r8
 800ff24:	db02      	blt.n	800ff2c <_printf_float+0x21c>
 800ff26:	6823      	ldr	r3, [r4, #0]
 800ff28:	07d8      	lsls	r0, r3, #31
 800ff2a:	d50f      	bpl.n	800ff4c <_printf_float+0x23c>
 800ff2c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ff30:	4631      	mov	r1, r6
 800ff32:	4628      	mov	r0, r5
 800ff34:	47b8      	blx	r7
 800ff36:	3001      	adds	r0, #1
 800ff38:	f43f af45 	beq.w	800fdc6 <_printf_float+0xb6>
 800ff3c:	f04f 0900 	mov.w	r9, #0
 800ff40:	f108 38ff 	add.w	r8, r8, #4294967295
 800ff44:	f104 0a1a 	add.w	sl, r4, #26
 800ff48:	45c8      	cmp	r8, r9
 800ff4a:	dc09      	bgt.n	800ff60 <_printf_float+0x250>
 800ff4c:	6823      	ldr	r3, [r4, #0]
 800ff4e:	079b      	lsls	r3, r3, #30
 800ff50:	f100 8103 	bmi.w	801015a <_printf_float+0x44a>
 800ff54:	68e0      	ldr	r0, [r4, #12]
 800ff56:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ff58:	4298      	cmp	r0, r3
 800ff5a:	bfb8      	it	lt
 800ff5c:	4618      	movlt	r0, r3
 800ff5e:	e734      	b.n	800fdca <_printf_float+0xba>
 800ff60:	2301      	movs	r3, #1
 800ff62:	4652      	mov	r2, sl
 800ff64:	4631      	mov	r1, r6
 800ff66:	4628      	mov	r0, r5
 800ff68:	47b8      	blx	r7
 800ff6a:	3001      	adds	r0, #1
 800ff6c:	f43f af2b 	beq.w	800fdc6 <_printf_float+0xb6>
 800ff70:	f109 0901 	add.w	r9, r9, #1
 800ff74:	e7e8      	b.n	800ff48 <_printf_float+0x238>
 800ff76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ff78:	2b00      	cmp	r3, #0
 800ff7a:	dc39      	bgt.n	800fff0 <_printf_float+0x2e0>
 800ff7c:	4a1b      	ldr	r2, [pc, #108]	@ (800ffec <_printf_float+0x2dc>)
 800ff7e:	2301      	movs	r3, #1
 800ff80:	4631      	mov	r1, r6
 800ff82:	4628      	mov	r0, r5
 800ff84:	47b8      	blx	r7
 800ff86:	3001      	adds	r0, #1
 800ff88:	f43f af1d 	beq.w	800fdc6 <_printf_float+0xb6>
 800ff8c:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800ff90:	ea59 0303 	orrs.w	r3, r9, r3
 800ff94:	d102      	bne.n	800ff9c <_printf_float+0x28c>
 800ff96:	6823      	ldr	r3, [r4, #0]
 800ff98:	07d9      	lsls	r1, r3, #31
 800ff9a:	d5d7      	bpl.n	800ff4c <_printf_float+0x23c>
 800ff9c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ffa0:	4631      	mov	r1, r6
 800ffa2:	4628      	mov	r0, r5
 800ffa4:	47b8      	blx	r7
 800ffa6:	3001      	adds	r0, #1
 800ffa8:	f43f af0d 	beq.w	800fdc6 <_printf_float+0xb6>
 800ffac:	f04f 0a00 	mov.w	sl, #0
 800ffb0:	f104 0b1a 	add.w	fp, r4, #26
 800ffb4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ffb6:	425b      	negs	r3, r3
 800ffb8:	4553      	cmp	r3, sl
 800ffba:	dc01      	bgt.n	800ffc0 <_printf_float+0x2b0>
 800ffbc:	464b      	mov	r3, r9
 800ffbe:	e793      	b.n	800fee8 <_printf_float+0x1d8>
 800ffc0:	2301      	movs	r3, #1
 800ffc2:	465a      	mov	r2, fp
 800ffc4:	4631      	mov	r1, r6
 800ffc6:	4628      	mov	r0, r5
 800ffc8:	47b8      	blx	r7
 800ffca:	3001      	adds	r0, #1
 800ffcc:	f43f aefb 	beq.w	800fdc6 <_printf_float+0xb6>
 800ffd0:	f10a 0a01 	add.w	sl, sl, #1
 800ffd4:	e7ee      	b.n	800ffb4 <_printf_float+0x2a4>
 800ffd6:	bf00      	nop
 800ffd8:	7fefffff 	.word	0x7fefffff
 800ffdc:	080135cc 	.word	0x080135cc
 800ffe0:	080135c8 	.word	0x080135c8
 800ffe4:	080135d4 	.word	0x080135d4
 800ffe8:	080135d0 	.word	0x080135d0
 800ffec:	080135d8 	.word	0x080135d8
 800fff0:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800fff2:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800fff6:	4553      	cmp	r3, sl
 800fff8:	bfa8      	it	ge
 800fffa:	4653      	movge	r3, sl
 800fffc:	2b00      	cmp	r3, #0
 800fffe:	4699      	mov	r9, r3
 8010000:	dc36      	bgt.n	8010070 <_printf_float+0x360>
 8010002:	f04f 0b00 	mov.w	fp, #0
 8010006:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801000a:	f104 021a 	add.w	r2, r4, #26
 801000e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8010010:	9306      	str	r3, [sp, #24]
 8010012:	eba3 0309 	sub.w	r3, r3, r9
 8010016:	455b      	cmp	r3, fp
 8010018:	dc31      	bgt.n	801007e <_printf_float+0x36e>
 801001a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801001c:	459a      	cmp	sl, r3
 801001e:	dc3a      	bgt.n	8010096 <_printf_float+0x386>
 8010020:	6823      	ldr	r3, [r4, #0]
 8010022:	07da      	lsls	r2, r3, #31
 8010024:	d437      	bmi.n	8010096 <_printf_float+0x386>
 8010026:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010028:	ebaa 0903 	sub.w	r9, sl, r3
 801002c:	9b06      	ldr	r3, [sp, #24]
 801002e:	ebaa 0303 	sub.w	r3, sl, r3
 8010032:	4599      	cmp	r9, r3
 8010034:	bfa8      	it	ge
 8010036:	4699      	movge	r9, r3
 8010038:	f1b9 0f00 	cmp.w	r9, #0
 801003c:	dc33      	bgt.n	80100a6 <_printf_float+0x396>
 801003e:	f04f 0800 	mov.w	r8, #0
 8010042:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8010046:	f104 0b1a 	add.w	fp, r4, #26
 801004a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801004c:	ebaa 0303 	sub.w	r3, sl, r3
 8010050:	eba3 0309 	sub.w	r3, r3, r9
 8010054:	4543      	cmp	r3, r8
 8010056:	f77f af79 	ble.w	800ff4c <_printf_float+0x23c>
 801005a:	2301      	movs	r3, #1
 801005c:	465a      	mov	r2, fp
 801005e:	4631      	mov	r1, r6
 8010060:	4628      	mov	r0, r5
 8010062:	47b8      	blx	r7
 8010064:	3001      	adds	r0, #1
 8010066:	f43f aeae 	beq.w	800fdc6 <_printf_float+0xb6>
 801006a:	f108 0801 	add.w	r8, r8, #1
 801006e:	e7ec      	b.n	801004a <_printf_float+0x33a>
 8010070:	4642      	mov	r2, r8
 8010072:	4631      	mov	r1, r6
 8010074:	4628      	mov	r0, r5
 8010076:	47b8      	blx	r7
 8010078:	3001      	adds	r0, #1
 801007a:	d1c2      	bne.n	8010002 <_printf_float+0x2f2>
 801007c:	e6a3      	b.n	800fdc6 <_printf_float+0xb6>
 801007e:	2301      	movs	r3, #1
 8010080:	4631      	mov	r1, r6
 8010082:	4628      	mov	r0, r5
 8010084:	9206      	str	r2, [sp, #24]
 8010086:	47b8      	blx	r7
 8010088:	3001      	adds	r0, #1
 801008a:	f43f ae9c 	beq.w	800fdc6 <_printf_float+0xb6>
 801008e:	9a06      	ldr	r2, [sp, #24]
 8010090:	f10b 0b01 	add.w	fp, fp, #1
 8010094:	e7bb      	b.n	801000e <_printf_float+0x2fe>
 8010096:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801009a:	4631      	mov	r1, r6
 801009c:	4628      	mov	r0, r5
 801009e:	47b8      	blx	r7
 80100a0:	3001      	adds	r0, #1
 80100a2:	d1c0      	bne.n	8010026 <_printf_float+0x316>
 80100a4:	e68f      	b.n	800fdc6 <_printf_float+0xb6>
 80100a6:	9a06      	ldr	r2, [sp, #24]
 80100a8:	464b      	mov	r3, r9
 80100aa:	4442      	add	r2, r8
 80100ac:	4631      	mov	r1, r6
 80100ae:	4628      	mov	r0, r5
 80100b0:	47b8      	blx	r7
 80100b2:	3001      	adds	r0, #1
 80100b4:	d1c3      	bne.n	801003e <_printf_float+0x32e>
 80100b6:	e686      	b.n	800fdc6 <_printf_float+0xb6>
 80100b8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80100bc:	f1ba 0f01 	cmp.w	sl, #1
 80100c0:	dc01      	bgt.n	80100c6 <_printf_float+0x3b6>
 80100c2:	07db      	lsls	r3, r3, #31
 80100c4:	d536      	bpl.n	8010134 <_printf_float+0x424>
 80100c6:	2301      	movs	r3, #1
 80100c8:	4642      	mov	r2, r8
 80100ca:	4631      	mov	r1, r6
 80100cc:	4628      	mov	r0, r5
 80100ce:	47b8      	blx	r7
 80100d0:	3001      	adds	r0, #1
 80100d2:	f43f ae78 	beq.w	800fdc6 <_printf_float+0xb6>
 80100d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80100da:	4631      	mov	r1, r6
 80100dc:	4628      	mov	r0, r5
 80100de:	47b8      	blx	r7
 80100e0:	3001      	adds	r0, #1
 80100e2:	f43f ae70 	beq.w	800fdc6 <_printf_float+0xb6>
 80100e6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 80100ea:	2200      	movs	r2, #0
 80100ec:	2300      	movs	r3, #0
 80100ee:	f10a 3aff 	add.w	sl, sl, #4294967295
 80100f2:	f7f0 fcf9 	bl	8000ae8 <__aeabi_dcmpeq>
 80100f6:	b9c0      	cbnz	r0, 801012a <_printf_float+0x41a>
 80100f8:	4653      	mov	r3, sl
 80100fa:	f108 0201 	add.w	r2, r8, #1
 80100fe:	4631      	mov	r1, r6
 8010100:	4628      	mov	r0, r5
 8010102:	47b8      	blx	r7
 8010104:	3001      	adds	r0, #1
 8010106:	d10c      	bne.n	8010122 <_printf_float+0x412>
 8010108:	e65d      	b.n	800fdc6 <_printf_float+0xb6>
 801010a:	2301      	movs	r3, #1
 801010c:	465a      	mov	r2, fp
 801010e:	4631      	mov	r1, r6
 8010110:	4628      	mov	r0, r5
 8010112:	47b8      	blx	r7
 8010114:	3001      	adds	r0, #1
 8010116:	f43f ae56 	beq.w	800fdc6 <_printf_float+0xb6>
 801011a:	f108 0801 	add.w	r8, r8, #1
 801011e:	45d0      	cmp	r8, sl
 8010120:	dbf3      	blt.n	801010a <_printf_float+0x3fa>
 8010122:	464b      	mov	r3, r9
 8010124:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8010128:	e6df      	b.n	800feea <_printf_float+0x1da>
 801012a:	f04f 0800 	mov.w	r8, #0
 801012e:	f104 0b1a 	add.w	fp, r4, #26
 8010132:	e7f4      	b.n	801011e <_printf_float+0x40e>
 8010134:	2301      	movs	r3, #1
 8010136:	4642      	mov	r2, r8
 8010138:	e7e1      	b.n	80100fe <_printf_float+0x3ee>
 801013a:	2301      	movs	r3, #1
 801013c:	464a      	mov	r2, r9
 801013e:	4631      	mov	r1, r6
 8010140:	4628      	mov	r0, r5
 8010142:	47b8      	blx	r7
 8010144:	3001      	adds	r0, #1
 8010146:	f43f ae3e 	beq.w	800fdc6 <_printf_float+0xb6>
 801014a:	f108 0801 	add.w	r8, r8, #1
 801014e:	68e3      	ldr	r3, [r4, #12]
 8010150:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8010152:	1a5b      	subs	r3, r3, r1
 8010154:	4543      	cmp	r3, r8
 8010156:	dcf0      	bgt.n	801013a <_printf_float+0x42a>
 8010158:	e6fc      	b.n	800ff54 <_printf_float+0x244>
 801015a:	f04f 0800 	mov.w	r8, #0
 801015e:	f104 0919 	add.w	r9, r4, #25
 8010162:	e7f4      	b.n	801014e <_printf_float+0x43e>

08010164 <_printf_common>:
 8010164:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8010168:	4616      	mov	r6, r2
 801016a:	4698      	mov	r8, r3
 801016c:	688a      	ldr	r2, [r1, #8]
 801016e:	690b      	ldr	r3, [r1, #16]
 8010170:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8010174:	4293      	cmp	r3, r2
 8010176:	bfb8      	it	lt
 8010178:	4613      	movlt	r3, r2
 801017a:	6033      	str	r3, [r6, #0]
 801017c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8010180:	4607      	mov	r7, r0
 8010182:	460c      	mov	r4, r1
 8010184:	b10a      	cbz	r2, 801018a <_printf_common+0x26>
 8010186:	3301      	adds	r3, #1
 8010188:	6033      	str	r3, [r6, #0]
 801018a:	6823      	ldr	r3, [r4, #0]
 801018c:	0699      	lsls	r1, r3, #26
 801018e:	bf42      	ittt	mi
 8010190:	6833      	ldrmi	r3, [r6, #0]
 8010192:	3302      	addmi	r3, #2
 8010194:	6033      	strmi	r3, [r6, #0]
 8010196:	6825      	ldr	r5, [r4, #0]
 8010198:	f015 0506 	ands.w	r5, r5, #6
 801019c:	d106      	bne.n	80101ac <_printf_common+0x48>
 801019e:	f104 0a19 	add.w	sl, r4, #25
 80101a2:	68e3      	ldr	r3, [r4, #12]
 80101a4:	6832      	ldr	r2, [r6, #0]
 80101a6:	1a9b      	subs	r3, r3, r2
 80101a8:	42ab      	cmp	r3, r5
 80101aa:	dc26      	bgt.n	80101fa <_printf_common+0x96>
 80101ac:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80101b0:	6822      	ldr	r2, [r4, #0]
 80101b2:	3b00      	subs	r3, #0
 80101b4:	bf18      	it	ne
 80101b6:	2301      	movne	r3, #1
 80101b8:	0692      	lsls	r2, r2, #26
 80101ba:	d42b      	bmi.n	8010214 <_printf_common+0xb0>
 80101bc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80101c0:	4641      	mov	r1, r8
 80101c2:	4638      	mov	r0, r7
 80101c4:	47c8      	blx	r9
 80101c6:	3001      	adds	r0, #1
 80101c8:	d01e      	beq.n	8010208 <_printf_common+0xa4>
 80101ca:	6823      	ldr	r3, [r4, #0]
 80101cc:	6922      	ldr	r2, [r4, #16]
 80101ce:	f003 0306 	and.w	r3, r3, #6
 80101d2:	2b04      	cmp	r3, #4
 80101d4:	bf02      	ittt	eq
 80101d6:	68e5      	ldreq	r5, [r4, #12]
 80101d8:	6833      	ldreq	r3, [r6, #0]
 80101da:	1aed      	subeq	r5, r5, r3
 80101dc:	68a3      	ldr	r3, [r4, #8]
 80101de:	bf0c      	ite	eq
 80101e0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80101e4:	2500      	movne	r5, #0
 80101e6:	4293      	cmp	r3, r2
 80101e8:	bfc4      	itt	gt
 80101ea:	1a9b      	subgt	r3, r3, r2
 80101ec:	18ed      	addgt	r5, r5, r3
 80101ee:	2600      	movs	r6, #0
 80101f0:	341a      	adds	r4, #26
 80101f2:	42b5      	cmp	r5, r6
 80101f4:	d11a      	bne.n	801022c <_printf_common+0xc8>
 80101f6:	2000      	movs	r0, #0
 80101f8:	e008      	b.n	801020c <_printf_common+0xa8>
 80101fa:	2301      	movs	r3, #1
 80101fc:	4652      	mov	r2, sl
 80101fe:	4641      	mov	r1, r8
 8010200:	4638      	mov	r0, r7
 8010202:	47c8      	blx	r9
 8010204:	3001      	adds	r0, #1
 8010206:	d103      	bne.n	8010210 <_printf_common+0xac>
 8010208:	f04f 30ff 	mov.w	r0, #4294967295
 801020c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8010210:	3501      	adds	r5, #1
 8010212:	e7c6      	b.n	80101a2 <_printf_common+0x3e>
 8010214:	18e1      	adds	r1, r4, r3
 8010216:	1c5a      	adds	r2, r3, #1
 8010218:	2030      	movs	r0, #48	@ 0x30
 801021a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 801021e:	4422      	add	r2, r4
 8010220:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8010224:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8010228:	3302      	adds	r3, #2
 801022a:	e7c7      	b.n	80101bc <_printf_common+0x58>
 801022c:	2301      	movs	r3, #1
 801022e:	4622      	mov	r2, r4
 8010230:	4641      	mov	r1, r8
 8010232:	4638      	mov	r0, r7
 8010234:	47c8      	blx	r9
 8010236:	3001      	adds	r0, #1
 8010238:	d0e6      	beq.n	8010208 <_printf_common+0xa4>
 801023a:	3601      	adds	r6, #1
 801023c:	e7d9      	b.n	80101f2 <_printf_common+0x8e>
	...

08010240 <_printf_i>:
 8010240:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8010244:	7e0f      	ldrb	r7, [r1, #24]
 8010246:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8010248:	2f78      	cmp	r7, #120	@ 0x78
 801024a:	4691      	mov	r9, r2
 801024c:	4680      	mov	r8, r0
 801024e:	460c      	mov	r4, r1
 8010250:	469a      	mov	sl, r3
 8010252:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8010256:	d807      	bhi.n	8010268 <_printf_i+0x28>
 8010258:	2f62      	cmp	r7, #98	@ 0x62
 801025a:	d80a      	bhi.n	8010272 <_printf_i+0x32>
 801025c:	2f00      	cmp	r7, #0
 801025e:	f000 80d1 	beq.w	8010404 <_printf_i+0x1c4>
 8010262:	2f58      	cmp	r7, #88	@ 0x58
 8010264:	f000 80b8 	beq.w	80103d8 <_printf_i+0x198>
 8010268:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801026c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8010270:	e03a      	b.n	80102e8 <_printf_i+0xa8>
 8010272:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8010276:	2b15      	cmp	r3, #21
 8010278:	d8f6      	bhi.n	8010268 <_printf_i+0x28>
 801027a:	a101      	add	r1, pc, #4	@ (adr r1, 8010280 <_printf_i+0x40>)
 801027c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8010280:	080102d9 	.word	0x080102d9
 8010284:	080102ed 	.word	0x080102ed
 8010288:	08010269 	.word	0x08010269
 801028c:	08010269 	.word	0x08010269
 8010290:	08010269 	.word	0x08010269
 8010294:	08010269 	.word	0x08010269
 8010298:	080102ed 	.word	0x080102ed
 801029c:	08010269 	.word	0x08010269
 80102a0:	08010269 	.word	0x08010269
 80102a4:	08010269 	.word	0x08010269
 80102a8:	08010269 	.word	0x08010269
 80102ac:	080103eb 	.word	0x080103eb
 80102b0:	08010317 	.word	0x08010317
 80102b4:	080103a5 	.word	0x080103a5
 80102b8:	08010269 	.word	0x08010269
 80102bc:	08010269 	.word	0x08010269
 80102c0:	0801040d 	.word	0x0801040d
 80102c4:	08010269 	.word	0x08010269
 80102c8:	08010317 	.word	0x08010317
 80102cc:	08010269 	.word	0x08010269
 80102d0:	08010269 	.word	0x08010269
 80102d4:	080103ad 	.word	0x080103ad
 80102d8:	6833      	ldr	r3, [r6, #0]
 80102da:	1d1a      	adds	r2, r3, #4
 80102dc:	681b      	ldr	r3, [r3, #0]
 80102de:	6032      	str	r2, [r6, #0]
 80102e0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80102e4:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80102e8:	2301      	movs	r3, #1
 80102ea:	e09c      	b.n	8010426 <_printf_i+0x1e6>
 80102ec:	6833      	ldr	r3, [r6, #0]
 80102ee:	6820      	ldr	r0, [r4, #0]
 80102f0:	1d19      	adds	r1, r3, #4
 80102f2:	6031      	str	r1, [r6, #0]
 80102f4:	0606      	lsls	r6, r0, #24
 80102f6:	d501      	bpl.n	80102fc <_printf_i+0xbc>
 80102f8:	681d      	ldr	r5, [r3, #0]
 80102fa:	e003      	b.n	8010304 <_printf_i+0xc4>
 80102fc:	0645      	lsls	r5, r0, #25
 80102fe:	d5fb      	bpl.n	80102f8 <_printf_i+0xb8>
 8010300:	f9b3 5000 	ldrsh.w	r5, [r3]
 8010304:	2d00      	cmp	r5, #0
 8010306:	da03      	bge.n	8010310 <_printf_i+0xd0>
 8010308:	232d      	movs	r3, #45	@ 0x2d
 801030a:	426d      	negs	r5, r5
 801030c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8010310:	4858      	ldr	r0, [pc, #352]	@ (8010474 <_printf_i+0x234>)
 8010312:	230a      	movs	r3, #10
 8010314:	e011      	b.n	801033a <_printf_i+0xfa>
 8010316:	6821      	ldr	r1, [r4, #0]
 8010318:	6833      	ldr	r3, [r6, #0]
 801031a:	0608      	lsls	r0, r1, #24
 801031c:	f853 5b04 	ldr.w	r5, [r3], #4
 8010320:	d402      	bmi.n	8010328 <_printf_i+0xe8>
 8010322:	0649      	lsls	r1, r1, #25
 8010324:	bf48      	it	mi
 8010326:	b2ad      	uxthmi	r5, r5
 8010328:	2f6f      	cmp	r7, #111	@ 0x6f
 801032a:	4852      	ldr	r0, [pc, #328]	@ (8010474 <_printf_i+0x234>)
 801032c:	6033      	str	r3, [r6, #0]
 801032e:	bf14      	ite	ne
 8010330:	230a      	movne	r3, #10
 8010332:	2308      	moveq	r3, #8
 8010334:	2100      	movs	r1, #0
 8010336:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 801033a:	6866      	ldr	r6, [r4, #4]
 801033c:	60a6      	str	r6, [r4, #8]
 801033e:	2e00      	cmp	r6, #0
 8010340:	db05      	blt.n	801034e <_printf_i+0x10e>
 8010342:	6821      	ldr	r1, [r4, #0]
 8010344:	432e      	orrs	r6, r5
 8010346:	f021 0104 	bic.w	r1, r1, #4
 801034a:	6021      	str	r1, [r4, #0]
 801034c:	d04b      	beq.n	80103e6 <_printf_i+0x1a6>
 801034e:	4616      	mov	r6, r2
 8010350:	fbb5 f1f3 	udiv	r1, r5, r3
 8010354:	fb03 5711 	mls	r7, r3, r1, r5
 8010358:	5dc7      	ldrb	r7, [r0, r7]
 801035a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 801035e:	462f      	mov	r7, r5
 8010360:	42bb      	cmp	r3, r7
 8010362:	460d      	mov	r5, r1
 8010364:	d9f4      	bls.n	8010350 <_printf_i+0x110>
 8010366:	2b08      	cmp	r3, #8
 8010368:	d10b      	bne.n	8010382 <_printf_i+0x142>
 801036a:	6823      	ldr	r3, [r4, #0]
 801036c:	07df      	lsls	r7, r3, #31
 801036e:	d508      	bpl.n	8010382 <_printf_i+0x142>
 8010370:	6923      	ldr	r3, [r4, #16]
 8010372:	6861      	ldr	r1, [r4, #4]
 8010374:	4299      	cmp	r1, r3
 8010376:	bfde      	ittt	le
 8010378:	2330      	movle	r3, #48	@ 0x30
 801037a:	f806 3c01 	strble.w	r3, [r6, #-1]
 801037e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8010382:	1b92      	subs	r2, r2, r6
 8010384:	6122      	str	r2, [r4, #16]
 8010386:	f8cd a000 	str.w	sl, [sp]
 801038a:	464b      	mov	r3, r9
 801038c:	aa03      	add	r2, sp, #12
 801038e:	4621      	mov	r1, r4
 8010390:	4640      	mov	r0, r8
 8010392:	f7ff fee7 	bl	8010164 <_printf_common>
 8010396:	3001      	adds	r0, #1
 8010398:	d14a      	bne.n	8010430 <_printf_i+0x1f0>
 801039a:	f04f 30ff 	mov.w	r0, #4294967295
 801039e:	b004      	add	sp, #16
 80103a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80103a4:	6823      	ldr	r3, [r4, #0]
 80103a6:	f043 0320 	orr.w	r3, r3, #32
 80103aa:	6023      	str	r3, [r4, #0]
 80103ac:	4832      	ldr	r0, [pc, #200]	@ (8010478 <_printf_i+0x238>)
 80103ae:	2778      	movs	r7, #120	@ 0x78
 80103b0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80103b4:	6823      	ldr	r3, [r4, #0]
 80103b6:	6831      	ldr	r1, [r6, #0]
 80103b8:	061f      	lsls	r7, r3, #24
 80103ba:	f851 5b04 	ldr.w	r5, [r1], #4
 80103be:	d402      	bmi.n	80103c6 <_printf_i+0x186>
 80103c0:	065f      	lsls	r7, r3, #25
 80103c2:	bf48      	it	mi
 80103c4:	b2ad      	uxthmi	r5, r5
 80103c6:	6031      	str	r1, [r6, #0]
 80103c8:	07d9      	lsls	r1, r3, #31
 80103ca:	bf44      	itt	mi
 80103cc:	f043 0320 	orrmi.w	r3, r3, #32
 80103d0:	6023      	strmi	r3, [r4, #0]
 80103d2:	b11d      	cbz	r5, 80103dc <_printf_i+0x19c>
 80103d4:	2310      	movs	r3, #16
 80103d6:	e7ad      	b.n	8010334 <_printf_i+0xf4>
 80103d8:	4826      	ldr	r0, [pc, #152]	@ (8010474 <_printf_i+0x234>)
 80103da:	e7e9      	b.n	80103b0 <_printf_i+0x170>
 80103dc:	6823      	ldr	r3, [r4, #0]
 80103de:	f023 0320 	bic.w	r3, r3, #32
 80103e2:	6023      	str	r3, [r4, #0]
 80103e4:	e7f6      	b.n	80103d4 <_printf_i+0x194>
 80103e6:	4616      	mov	r6, r2
 80103e8:	e7bd      	b.n	8010366 <_printf_i+0x126>
 80103ea:	6833      	ldr	r3, [r6, #0]
 80103ec:	6825      	ldr	r5, [r4, #0]
 80103ee:	6961      	ldr	r1, [r4, #20]
 80103f0:	1d18      	adds	r0, r3, #4
 80103f2:	6030      	str	r0, [r6, #0]
 80103f4:	062e      	lsls	r6, r5, #24
 80103f6:	681b      	ldr	r3, [r3, #0]
 80103f8:	d501      	bpl.n	80103fe <_printf_i+0x1be>
 80103fa:	6019      	str	r1, [r3, #0]
 80103fc:	e002      	b.n	8010404 <_printf_i+0x1c4>
 80103fe:	0668      	lsls	r0, r5, #25
 8010400:	d5fb      	bpl.n	80103fa <_printf_i+0x1ba>
 8010402:	8019      	strh	r1, [r3, #0]
 8010404:	2300      	movs	r3, #0
 8010406:	6123      	str	r3, [r4, #16]
 8010408:	4616      	mov	r6, r2
 801040a:	e7bc      	b.n	8010386 <_printf_i+0x146>
 801040c:	6833      	ldr	r3, [r6, #0]
 801040e:	1d1a      	adds	r2, r3, #4
 8010410:	6032      	str	r2, [r6, #0]
 8010412:	681e      	ldr	r6, [r3, #0]
 8010414:	6862      	ldr	r2, [r4, #4]
 8010416:	2100      	movs	r1, #0
 8010418:	4630      	mov	r0, r6
 801041a:	f7ef fee9 	bl	80001f0 <memchr>
 801041e:	b108      	cbz	r0, 8010424 <_printf_i+0x1e4>
 8010420:	1b80      	subs	r0, r0, r6
 8010422:	6060      	str	r0, [r4, #4]
 8010424:	6863      	ldr	r3, [r4, #4]
 8010426:	6123      	str	r3, [r4, #16]
 8010428:	2300      	movs	r3, #0
 801042a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801042e:	e7aa      	b.n	8010386 <_printf_i+0x146>
 8010430:	6923      	ldr	r3, [r4, #16]
 8010432:	4632      	mov	r2, r6
 8010434:	4649      	mov	r1, r9
 8010436:	4640      	mov	r0, r8
 8010438:	47d0      	blx	sl
 801043a:	3001      	adds	r0, #1
 801043c:	d0ad      	beq.n	801039a <_printf_i+0x15a>
 801043e:	6823      	ldr	r3, [r4, #0]
 8010440:	079b      	lsls	r3, r3, #30
 8010442:	d413      	bmi.n	801046c <_printf_i+0x22c>
 8010444:	68e0      	ldr	r0, [r4, #12]
 8010446:	9b03      	ldr	r3, [sp, #12]
 8010448:	4298      	cmp	r0, r3
 801044a:	bfb8      	it	lt
 801044c:	4618      	movlt	r0, r3
 801044e:	e7a6      	b.n	801039e <_printf_i+0x15e>
 8010450:	2301      	movs	r3, #1
 8010452:	4632      	mov	r2, r6
 8010454:	4649      	mov	r1, r9
 8010456:	4640      	mov	r0, r8
 8010458:	47d0      	blx	sl
 801045a:	3001      	adds	r0, #1
 801045c:	d09d      	beq.n	801039a <_printf_i+0x15a>
 801045e:	3501      	adds	r5, #1
 8010460:	68e3      	ldr	r3, [r4, #12]
 8010462:	9903      	ldr	r1, [sp, #12]
 8010464:	1a5b      	subs	r3, r3, r1
 8010466:	42ab      	cmp	r3, r5
 8010468:	dcf2      	bgt.n	8010450 <_printf_i+0x210>
 801046a:	e7eb      	b.n	8010444 <_printf_i+0x204>
 801046c:	2500      	movs	r5, #0
 801046e:	f104 0619 	add.w	r6, r4, #25
 8010472:	e7f5      	b.n	8010460 <_printf_i+0x220>
 8010474:	080135da 	.word	0x080135da
 8010478:	080135eb 	.word	0x080135eb

0801047c <std>:
 801047c:	2300      	movs	r3, #0
 801047e:	b510      	push	{r4, lr}
 8010480:	4604      	mov	r4, r0
 8010482:	e9c0 3300 	strd	r3, r3, [r0]
 8010486:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801048a:	6083      	str	r3, [r0, #8]
 801048c:	8181      	strh	r1, [r0, #12]
 801048e:	6643      	str	r3, [r0, #100]	@ 0x64
 8010490:	81c2      	strh	r2, [r0, #14]
 8010492:	6183      	str	r3, [r0, #24]
 8010494:	4619      	mov	r1, r3
 8010496:	2208      	movs	r2, #8
 8010498:	305c      	adds	r0, #92	@ 0x5c
 801049a:	f000 f8f4 	bl	8010686 <memset>
 801049e:	4b0d      	ldr	r3, [pc, #52]	@ (80104d4 <std+0x58>)
 80104a0:	6263      	str	r3, [r4, #36]	@ 0x24
 80104a2:	4b0d      	ldr	r3, [pc, #52]	@ (80104d8 <std+0x5c>)
 80104a4:	62a3      	str	r3, [r4, #40]	@ 0x28
 80104a6:	4b0d      	ldr	r3, [pc, #52]	@ (80104dc <std+0x60>)
 80104a8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80104aa:	4b0d      	ldr	r3, [pc, #52]	@ (80104e0 <std+0x64>)
 80104ac:	6323      	str	r3, [r4, #48]	@ 0x30
 80104ae:	4b0d      	ldr	r3, [pc, #52]	@ (80104e4 <std+0x68>)
 80104b0:	6224      	str	r4, [r4, #32]
 80104b2:	429c      	cmp	r4, r3
 80104b4:	d006      	beq.n	80104c4 <std+0x48>
 80104b6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80104ba:	4294      	cmp	r4, r2
 80104bc:	d002      	beq.n	80104c4 <std+0x48>
 80104be:	33d0      	adds	r3, #208	@ 0xd0
 80104c0:	429c      	cmp	r4, r3
 80104c2:	d105      	bne.n	80104d0 <std+0x54>
 80104c4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80104c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80104cc:	f000 b958 	b.w	8010780 <__retarget_lock_init_recursive>
 80104d0:	bd10      	pop	{r4, pc}
 80104d2:	bf00      	nop
 80104d4:	08010601 	.word	0x08010601
 80104d8:	08010623 	.word	0x08010623
 80104dc:	0801065b 	.word	0x0801065b
 80104e0:	0801067f 	.word	0x0801067f
 80104e4:	20002ce8 	.word	0x20002ce8

080104e8 <stdio_exit_handler>:
 80104e8:	4a02      	ldr	r2, [pc, #8]	@ (80104f4 <stdio_exit_handler+0xc>)
 80104ea:	4903      	ldr	r1, [pc, #12]	@ (80104f8 <stdio_exit_handler+0x10>)
 80104ec:	4803      	ldr	r0, [pc, #12]	@ (80104fc <stdio_exit_handler+0x14>)
 80104ee:	f000 b869 	b.w	80105c4 <_fwalk_sglue>
 80104f2:	bf00      	nop
 80104f4:	20000104 	.word	0x20000104
 80104f8:	08011e55 	.word	0x08011e55
 80104fc:	20000114 	.word	0x20000114

08010500 <cleanup_stdio>:
 8010500:	6841      	ldr	r1, [r0, #4]
 8010502:	4b0c      	ldr	r3, [pc, #48]	@ (8010534 <cleanup_stdio+0x34>)
 8010504:	4299      	cmp	r1, r3
 8010506:	b510      	push	{r4, lr}
 8010508:	4604      	mov	r4, r0
 801050a:	d001      	beq.n	8010510 <cleanup_stdio+0x10>
 801050c:	f001 fca2 	bl	8011e54 <_fflush_r>
 8010510:	68a1      	ldr	r1, [r4, #8]
 8010512:	4b09      	ldr	r3, [pc, #36]	@ (8010538 <cleanup_stdio+0x38>)
 8010514:	4299      	cmp	r1, r3
 8010516:	d002      	beq.n	801051e <cleanup_stdio+0x1e>
 8010518:	4620      	mov	r0, r4
 801051a:	f001 fc9b 	bl	8011e54 <_fflush_r>
 801051e:	68e1      	ldr	r1, [r4, #12]
 8010520:	4b06      	ldr	r3, [pc, #24]	@ (801053c <cleanup_stdio+0x3c>)
 8010522:	4299      	cmp	r1, r3
 8010524:	d004      	beq.n	8010530 <cleanup_stdio+0x30>
 8010526:	4620      	mov	r0, r4
 8010528:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801052c:	f001 bc92 	b.w	8011e54 <_fflush_r>
 8010530:	bd10      	pop	{r4, pc}
 8010532:	bf00      	nop
 8010534:	20002ce8 	.word	0x20002ce8
 8010538:	20002d50 	.word	0x20002d50
 801053c:	20002db8 	.word	0x20002db8

08010540 <global_stdio_init.part.0>:
 8010540:	b510      	push	{r4, lr}
 8010542:	4b0b      	ldr	r3, [pc, #44]	@ (8010570 <global_stdio_init.part.0+0x30>)
 8010544:	4c0b      	ldr	r4, [pc, #44]	@ (8010574 <global_stdio_init.part.0+0x34>)
 8010546:	4a0c      	ldr	r2, [pc, #48]	@ (8010578 <global_stdio_init.part.0+0x38>)
 8010548:	601a      	str	r2, [r3, #0]
 801054a:	4620      	mov	r0, r4
 801054c:	2200      	movs	r2, #0
 801054e:	2104      	movs	r1, #4
 8010550:	f7ff ff94 	bl	801047c <std>
 8010554:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8010558:	2201      	movs	r2, #1
 801055a:	2109      	movs	r1, #9
 801055c:	f7ff ff8e 	bl	801047c <std>
 8010560:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8010564:	2202      	movs	r2, #2
 8010566:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801056a:	2112      	movs	r1, #18
 801056c:	f7ff bf86 	b.w	801047c <std>
 8010570:	20002e20 	.word	0x20002e20
 8010574:	20002ce8 	.word	0x20002ce8
 8010578:	080104e9 	.word	0x080104e9

0801057c <__sfp_lock_acquire>:
 801057c:	4801      	ldr	r0, [pc, #4]	@ (8010584 <__sfp_lock_acquire+0x8>)
 801057e:	f000 b900 	b.w	8010782 <__retarget_lock_acquire_recursive>
 8010582:	bf00      	nop
 8010584:	20002e29 	.word	0x20002e29

08010588 <__sfp_lock_release>:
 8010588:	4801      	ldr	r0, [pc, #4]	@ (8010590 <__sfp_lock_release+0x8>)
 801058a:	f000 b8fb 	b.w	8010784 <__retarget_lock_release_recursive>
 801058e:	bf00      	nop
 8010590:	20002e29 	.word	0x20002e29

08010594 <__sinit>:
 8010594:	b510      	push	{r4, lr}
 8010596:	4604      	mov	r4, r0
 8010598:	f7ff fff0 	bl	801057c <__sfp_lock_acquire>
 801059c:	6a23      	ldr	r3, [r4, #32]
 801059e:	b11b      	cbz	r3, 80105a8 <__sinit+0x14>
 80105a0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80105a4:	f7ff bff0 	b.w	8010588 <__sfp_lock_release>
 80105a8:	4b04      	ldr	r3, [pc, #16]	@ (80105bc <__sinit+0x28>)
 80105aa:	6223      	str	r3, [r4, #32]
 80105ac:	4b04      	ldr	r3, [pc, #16]	@ (80105c0 <__sinit+0x2c>)
 80105ae:	681b      	ldr	r3, [r3, #0]
 80105b0:	2b00      	cmp	r3, #0
 80105b2:	d1f5      	bne.n	80105a0 <__sinit+0xc>
 80105b4:	f7ff ffc4 	bl	8010540 <global_stdio_init.part.0>
 80105b8:	e7f2      	b.n	80105a0 <__sinit+0xc>
 80105ba:	bf00      	nop
 80105bc:	08010501 	.word	0x08010501
 80105c0:	20002e20 	.word	0x20002e20

080105c4 <_fwalk_sglue>:
 80105c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80105c8:	4607      	mov	r7, r0
 80105ca:	4688      	mov	r8, r1
 80105cc:	4614      	mov	r4, r2
 80105ce:	2600      	movs	r6, #0
 80105d0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80105d4:	f1b9 0901 	subs.w	r9, r9, #1
 80105d8:	d505      	bpl.n	80105e6 <_fwalk_sglue+0x22>
 80105da:	6824      	ldr	r4, [r4, #0]
 80105dc:	2c00      	cmp	r4, #0
 80105de:	d1f7      	bne.n	80105d0 <_fwalk_sglue+0xc>
 80105e0:	4630      	mov	r0, r6
 80105e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80105e6:	89ab      	ldrh	r3, [r5, #12]
 80105e8:	2b01      	cmp	r3, #1
 80105ea:	d907      	bls.n	80105fc <_fwalk_sglue+0x38>
 80105ec:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80105f0:	3301      	adds	r3, #1
 80105f2:	d003      	beq.n	80105fc <_fwalk_sglue+0x38>
 80105f4:	4629      	mov	r1, r5
 80105f6:	4638      	mov	r0, r7
 80105f8:	47c0      	blx	r8
 80105fa:	4306      	orrs	r6, r0
 80105fc:	3568      	adds	r5, #104	@ 0x68
 80105fe:	e7e9      	b.n	80105d4 <_fwalk_sglue+0x10>

08010600 <__sread>:
 8010600:	b510      	push	{r4, lr}
 8010602:	460c      	mov	r4, r1
 8010604:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010608:	f000 f86c 	bl	80106e4 <_read_r>
 801060c:	2800      	cmp	r0, #0
 801060e:	bfab      	itete	ge
 8010610:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8010612:	89a3      	ldrhlt	r3, [r4, #12]
 8010614:	181b      	addge	r3, r3, r0
 8010616:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 801061a:	bfac      	ite	ge
 801061c:	6563      	strge	r3, [r4, #84]	@ 0x54
 801061e:	81a3      	strhlt	r3, [r4, #12]
 8010620:	bd10      	pop	{r4, pc}

08010622 <__swrite>:
 8010622:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8010626:	461f      	mov	r7, r3
 8010628:	898b      	ldrh	r3, [r1, #12]
 801062a:	05db      	lsls	r3, r3, #23
 801062c:	4605      	mov	r5, r0
 801062e:	460c      	mov	r4, r1
 8010630:	4616      	mov	r6, r2
 8010632:	d505      	bpl.n	8010640 <__swrite+0x1e>
 8010634:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010638:	2302      	movs	r3, #2
 801063a:	2200      	movs	r2, #0
 801063c:	f000 f840 	bl	80106c0 <_lseek_r>
 8010640:	89a3      	ldrh	r3, [r4, #12]
 8010642:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010646:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 801064a:	81a3      	strh	r3, [r4, #12]
 801064c:	4632      	mov	r2, r6
 801064e:	463b      	mov	r3, r7
 8010650:	4628      	mov	r0, r5
 8010652:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010656:	f000 b857 	b.w	8010708 <_write_r>

0801065a <__sseek>:
 801065a:	b510      	push	{r4, lr}
 801065c:	460c      	mov	r4, r1
 801065e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010662:	f000 f82d 	bl	80106c0 <_lseek_r>
 8010666:	1c43      	adds	r3, r0, #1
 8010668:	89a3      	ldrh	r3, [r4, #12]
 801066a:	bf15      	itete	ne
 801066c:	6560      	strne	r0, [r4, #84]	@ 0x54
 801066e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8010672:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8010676:	81a3      	strheq	r3, [r4, #12]
 8010678:	bf18      	it	ne
 801067a:	81a3      	strhne	r3, [r4, #12]
 801067c:	bd10      	pop	{r4, pc}

0801067e <__sclose>:
 801067e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010682:	f000 b80d 	b.w	80106a0 <_close_r>

08010686 <memset>:
 8010686:	4402      	add	r2, r0
 8010688:	4603      	mov	r3, r0
 801068a:	4293      	cmp	r3, r2
 801068c:	d100      	bne.n	8010690 <memset+0xa>
 801068e:	4770      	bx	lr
 8010690:	f803 1b01 	strb.w	r1, [r3], #1
 8010694:	e7f9      	b.n	801068a <memset+0x4>
	...

08010698 <_localeconv_r>:
 8010698:	4800      	ldr	r0, [pc, #0]	@ (801069c <_localeconv_r+0x4>)
 801069a:	4770      	bx	lr
 801069c:	20000250 	.word	0x20000250

080106a0 <_close_r>:
 80106a0:	b538      	push	{r3, r4, r5, lr}
 80106a2:	4d06      	ldr	r5, [pc, #24]	@ (80106bc <_close_r+0x1c>)
 80106a4:	2300      	movs	r3, #0
 80106a6:	4604      	mov	r4, r0
 80106a8:	4608      	mov	r0, r1
 80106aa:	602b      	str	r3, [r5, #0]
 80106ac:	f7f3 fcb6 	bl	800401c <_close>
 80106b0:	1c43      	adds	r3, r0, #1
 80106b2:	d102      	bne.n	80106ba <_close_r+0x1a>
 80106b4:	682b      	ldr	r3, [r5, #0]
 80106b6:	b103      	cbz	r3, 80106ba <_close_r+0x1a>
 80106b8:	6023      	str	r3, [r4, #0]
 80106ba:	bd38      	pop	{r3, r4, r5, pc}
 80106bc:	20002e24 	.word	0x20002e24

080106c0 <_lseek_r>:
 80106c0:	b538      	push	{r3, r4, r5, lr}
 80106c2:	4d07      	ldr	r5, [pc, #28]	@ (80106e0 <_lseek_r+0x20>)
 80106c4:	4604      	mov	r4, r0
 80106c6:	4608      	mov	r0, r1
 80106c8:	4611      	mov	r1, r2
 80106ca:	2200      	movs	r2, #0
 80106cc:	602a      	str	r2, [r5, #0]
 80106ce:	461a      	mov	r2, r3
 80106d0:	f7f3 fccb 	bl	800406a <_lseek>
 80106d4:	1c43      	adds	r3, r0, #1
 80106d6:	d102      	bne.n	80106de <_lseek_r+0x1e>
 80106d8:	682b      	ldr	r3, [r5, #0]
 80106da:	b103      	cbz	r3, 80106de <_lseek_r+0x1e>
 80106dc:	6023      	str	r3, [r4, #0]
 80106de:	bd38      	pop	{r3, r4, r5, pc}
 80106e0:	20002e24 	.word	0x20002e24

080106e4 <_read_r>:
 80106e4:	b538      	push	{r3, r4, r5, lr}
 80106e6:	4d07      	ldr	r5, [pc, #28]	@ (8010704 <_read_r+0x20>)
 80106e8:	4604      	mov	r4, r0
 80106ea:	4608      	mov	r0, r1
 80106ec:	4611      	mov	r1, r2
 80106ee:	2200      	movs	r2, #0
 80106f0:	602a      	str	r2, [r5, #0]
 80106f2:	461a      	mov	r2, r3
 80106f4:	f7f3 fc59 	bl	8003faa <_read>
 80106f8:	1c43      	adds	r3, r0, #1
 80106fa:	d102      	bne.n	8010702 <_read_r+0x1e>
 80106fc:	682b      	ldr	r3, [r5, #0]
 80106fe:	b103      	cbz	r3, 8010702 <_read_r+0x1e>
 8010700:	6023      	str	r3, [r4, #0]
 8010702:	bd38      	pop	{r3, r4, r5, pc}
 8010704:	20002e24 	.word	0x20002e24

08010708 <_write_r>:
 8010708:	b538      	push	{r3, r4, r5, lr}
 801070a:	4d07      	ldr	r5, [pc, #28]	@ (8010728 <_write_r+0x20>)
 801070c:	4604      	mov	r4, r0
 801070e:	4608      	mov	r0, r1
 8010710:	4611      	mov	r1, r2
 8010712:	2200      	movs	r2, #0
 8010714:	602a      	str	r2, [r5, #0]
 8010716:	461a      	mov	r2, r3
 8010718:	f7f3 fc64 	bl	8003fe4 <_write>
 801071c:	1c43      	adds	r3, r0, #1
 801071e:	d102      	bne.n	8010726 <_write_r+0x1e>
 8010720:	682b      	ldr	r3, [r5, #0]
 8010722:	b103      	cbz	r3, 8010726 <_write_r+0x1e>
 8010724:	6023      	str	r3, [r4, #0]
 8010726:	bd38      	pop	{r3, r4, r5, pc}
 8010728:	20002e24 	.word	0x20002e24

0801072c <__errno>:
 801072c:	4b01      	ldr	r3, [pc, #4]	@ (8010734 <__errno+0x8>)
 801072e:	6818      	ldr	r0, [r3, #0]
 8010730:	4770      	bx	lr
 8010732:	bf00      	nop
 8010734:	20000110 	.word	0x20000110

08010738 <__libc_init_array>:
 8010738:	b570      	push	{r4, r5, r6, lr}
 801073a:	4d0d      	ldr	r5, [pc, #52]	@ (8010770 <__libc_init_array+0x38>)
 801073c:	4c0d      	ldr	r4, [pc, #52]	@ (8010774 <__libc_init_array+0x3c>)
 801073e:	1b64      	subs	r4, r4, r5
 8010740:	10a4      	asrs	r4, r4, #2
 8010742:	2600      	movs	r6, #0
 8010744:	42a6      	cmp	r6, r4
 8010746:	d109      	bne.n	801075c <__libc_init_array+0x24>
 8010748:	4d0b      	ldr	r5, [pc, #44]	@ (8010778 <__libc_init_array+0x40>)
 801074a:	4c0c      	ldr	r4, [pc, #48]	@ (801077c <__libc_init_array+0x44>)
 801074c:	f002 feda 	bl	8013504 <_init>
 8010750:	1b64      	subs	r4, r4, r5
 8010752:	10a4      	asrs	r4, r4, #2
 8010754:	2600      	movs	r6, #0
 8010756:	42a6      	cmp	r6, r4
 8010758:	d105      	bne.n	8010766 <__libc_init_array+0x2e>
 801075a:	bd70      	pop	{r4, r5, r6, pc}
 801075c:	f855 3b04 	ldr.w	r3, [r5], #4
 8010760:	4798      	blx	r3
 8010762:	3601      	adds	r6, #1
 8010764:	e7ee      	b.n	8010744 <__libc_init_array+0xc>
 8010766:	f855 3b04 	ldr.w	r3, [r5], #4
 801076a:	4798      	blx	r3
 801076c:	3601      	adds	r6, #1
 801076e:	e7f2      	b.n	8010756 <__libc_init_array+0x1e>
 8010770:	08013d4c 	.word	0x08013d4c
 8010774:	08013d4c 	.word	0x08013d4c
 8010778:	08013d4c 	.word	0x08013d4c
 801077c:	08013d50 	.word	0x08013d50

08010780 <__retarget_lock_init_recursive>:
 8010780:	4770      	bx	lr

08010782 <__retarget_lock_acquire_recursive>:
 8010782:	4770      	bx	lr

08010784 <__retarget_lock_release_recursive>:
 8010784:	4770      	bx	lr

08010786 <memcpy>:
 8010786:	440a      	add	r2, r1
 8010788:	4291      	cmp	r1, r2
 801078a:	f100 33ff 	add.w	r3, r0, #4294967295
 801078e:	d100      	bne.n	8010792 <memcpy+0xc>
 8010790:	4770      	bx	lr
 8010792:	b510      	push	{r4, lr}
 8010794:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010798:	f803 4f01 	strb.w	r4, [r3, #1]!
 801079c:	4291      	cmp	r1, r2
 801079e:	d1f9      	bne.n	8010794 <memcpy+0xe>
 80107a0:	bd10      	pop	{r4, pc}

080107a2 <quorem>:
 80107a2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80107a6:	6903      	ldr	r3, [r0, #16]
 80107a8:	690c      	ldr	r4, [r1, #16]
 80107aa:	42a3      	cmp	r3, r4
 80107ac:	4607      	mov	r7, r0
 80107ae:	db7e      	blt.n	80108ae <quorem+0x10c>
 80107b0:	3c01      	subs	r4, #1
 80107b2:	f101 0814 	add.w	r8, r1, #20
 80107b6:	00a3      	lsls	r3, r4, #2
 80107b8:	f100 0514 	add.w	r5, r0, #20
 80107bc:	9300      	str	r3, [sp, #0]
 80107be:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80107c2:	9301      	str	r3, [sp, #4]
 80107c4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80107c8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80107cc:	3301      	adds	r3, #1
 80107ce:	429a      	cmp	r2, r3
 80107d0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80107d4:	fbb2 f6f3 	udiv	r6, r2, r3
 80107d8:	d32e      	bcc.n	8010838 <quorem+0x96>
 80107da:	f04f 0a00 	mov.w	sl, #0
 80107de:	46c4      	mov	ip, r8
 80107e0:	46ae      	mov	lr, r5
 80107e2:	46d3      	mov	fp, sl
 80107e4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80107e8:	b298      	uxth	r0, r3
 80107ea:	fb06 a000 	mla	r0, r6, r0, sl
 80107ee:	0c02      	lsrs	r2, r0, #16
 80107f0:	0c1b      	lsrs	r3, r3, #16
 80107f2:	fb06 2303 	mla	r3, r6, r3, r2
 80107f6:	f8de 2000 	ldr.w	r2, [lr]
 80107fa:	b280      	uxth	r0, r0
 80107fc:	b292      	uxth	r2, r2
 80107fe:	1a12      	subs	r2, r2, r0
 8010800:	445a      	add	r2, fp
 8010802:	f8de 0000 	ldr.w	r0, [lr]
 8010806:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801080a:	b29b      	uxth	r3, r3
 801080c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8010810:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8010814:	b292      	uxth	r2, r2
 8010816:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 801081a:	45e1      	cmp	r9, ip
 801081c:	f84e 2b04 	str.w	r2, [lr], #4
 8010820:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8010824:	d2de      	bcs.n	80107e4 <quorem+0x42>
 8010826:	9b00      	ldr	r3, [sp, #0]
 8010828:	58eb      	ldr	r3, [r5, r3]
 801082a:	b92b      	cbnz	r3, 8010838 <quorem+0x96>
 801082c:	9b01      	ldr	r3, [sp, #4]
 801082e:	3b04      	subs	r3, #4
 8010830:	429d      	cmp	r5, r3
 8010832:	461a      	mov	r2, r3
 8010834:	d32f      	bcc.n	8010896 <quorem+0xf4>
 8010836:	613c      	str	r4, [r7, #16]
 8010838:	4638      	mov	r0, r7
 801083a:	f001 f97f 	bl	8011b3c <__mcmp>
 801083e:	2800      	cmp	r0, #0
 8010840:	db25      	blt.n	801088e <quorem+0xec>
 8010842:	4629      	mov	r1, r5
 8010844:	2000      	movs	r0, #0
 8010846:	f858 2b04 	ldr.w	r2, [r8], #4
 801084a:	f8d1 c000 	ldr.w	ip, [r1]
 801084e:	fa1f fe82 	uxth.w	lr, r2
 8010852:	fa1f f38c 	uxth.w	r3, ip
 8010856:	eba3 030e 	sub.w	r3, r3, lr
 801085a:	4403      	add	r3, r0
 801085c:	0c12      	lsrs	r2, r2, #16
 801085e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8010862:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8010866:	b29b      	uxth	r3, r3
 8010868:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801086c:	45c1      	cmp	r9, r8
 801086e:	f841 3b04 	str.w	r3, [r1], #4
 8010872:	ea4f 4022 	mov.w	r0, r2, asr #16
 8010876:	d2e6      	bcs.n	8010846 <quorem+0xa4>
 8010878:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801087c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8010880:	b922      	cbnz	r2, 801088c <quorem+0xea>
 8010882:	3b04      	subs	r3, #4
 8010884:	429d      	cmp	r5, r3
 8010886:	461a      	mov	r2, r3
 8010888:	d30b      	bcc.n	80108a2 <quorem+0x100>
 801088a:	613c      	str	r4, [r7, #16]
 801088c:	3601      	adds	r6, #1
 801088e:	4630      	mov	r0, r6
 8010890:	b003      	add	sp, #12
 8010892:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010896:	6812      	ldr	r2, [r2, #0]
 8010898:	3b04      	subs	r3, #4
 801089a:	2a00      	cmp	r2, #0
 801089c:	d1cb      	bne.n	8010836 <quorem+0x94>
 801089e:	3c01      	subs	r4, #1
 80108a0:	e7c6      	b.n	8010830 <quorem+0x8e>
 80108a2:	6812      	ldr	r2, [r2, #0]
 80108a4:	3b04      	subs	r3, #4
 80108a6:	2a00      	cmp	r2, #0
 80108a8:	d1ef      	bne.n	801088a <quorem+0xe8>
 80108aa:	3c01      	subs	r4, #1
 80108ac:	e7ea      	b.n	8010884 <quorem+0xe2>
 80108ae:	2000      	movs	r0, #0
 80108b0:	e7ee      	b.n	8010890 <quorem+0xee>
 80108b2:	0000      	movs	r0, r0
 80108b4:	0000      	movs	r0, r0
	...

080108b8 <_dtoa_r>:
 80108b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80108bc:	69c7      	ldr	r7, [r0, #28]
 80108be:	b097      	sub	sp, #92	@ 0x5c
 80108c0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80108c4:	ec55 4b10 	vmov	r4, r5, d0
 80108c8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80108ca:	9107      	str	r1, [sp, #28]
 80108cc:	4681      	mov	r9, r0
 80108ce:	920c      	str	r2, [sp, #48]	@ 0x30
 80108d0:	9311      	str	r3, [sp, #68]	@ 0x44
 80108d2:	b97f      	cbnz	r7, 80108f4 <_dtoa_r+0x3c>
 80108d4:	2010      	movs	r0, #16
 80108d6:	f000 fe09 	bl	80114ec <malloc>
 80108da:	4602      	mov	r2, r0
 80108dc:	f8c9 001c 	str.w	r0, [r9, #28]
 80108e0:	b920      	cbnz	r0, 80108ec <_dtoa_r+0x34>
 80108e2:	4ba9      	ldr	r3, [pc, #676]	@ (8010b88 <_dtoa_r+0x2d0>)
 80108e4:	21ef      	movs	r1, #239	@ 0xef
 80108e6:	48a9      	ldr	r0, [pc, #676]	@ (8010b8c <_dtoa_r+0x2d4>)
 80108e8:	f001 faec 	bl	8011ec4 <__assert_func>
 80108ec:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80108f0:	6007      	str	r7, [r0, #0]
 80108f2:	60c7      	str	r7, [r0, #12]
 80108f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80108f8:	6819      	ldr	r1, [r3, #0]
 80108fa:	b159      	cbz	r1, 8010914 <_dtoa_r+0x5c>
 80108fc:	685a      	ldr	r2, [r3, #4]
 80108fe:	604a      	str	r2, [r1, #4]
 8010900:	2301      	movs	r3, #1
 8010902:	4093      	lsls	r3, r2
 8010904:	608b      	str	r3, [r1, #8]
 8010906:	4648      	mov	r0, r9
 8010908:	f000 fee6 	bl	80116d8 <_Bfree>
 801090c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010910:	2200      	movs	r2, #0
 8010912:	601a      	str	r2, [r3, #0]
 8010914:	1e2b      	subs	r3, r5, #0
 8010916:	bfb9      	ittee	lt
 8010918:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 801091c:	9305      	strlt	r3, [sp, #20]
 801091e:	2300      	movge	r3, #0
 8010920:	6033      	strge	r3, [r6, #0]
 8010922:	9f05      	ldr	r7, [sp, #20]
 8010924:	4b9a      	ldr	r3, [pc, #616]	@ (8010b90 <_dtoa_r+0x2d8>)
 8010926:	bfbc      	itt	lt
 8010928:	2201      	movlt	r2, #1
 801092a:	6032      	strlt	r2, [r6, #0]
 801092c:	43bb      	bics	r3, r7
 801092e:	d112      	bne.n	8010956 <_dtoa_r+0x9e>
 8010930:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8010932:	f242 730f 	movw	r3, #9999	@ 0x270f
 8010936:	6013      	str	r3, [r2, #0]
 8010938:	f3c7 0313 	ubfx	r3, r7, #0, #20
 801093c:	4323      	orrs	r3, r4
 801093e:	f000 855a 	beq.w	80113f6 <_dtoa_r+0xb3e>
 8010942:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8010944:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8010ba4 <_dtoa_r+0x2ec>
 8010948:	2b00      	cmp	r3, #0
 801094a:	f000 855c 	beq.w	8011406 <_dtoa_r+0xb4e>
 801094e:	f10a 0303 	add.w	r3, sl, #3
 8010952:	f000 bd56 	b.w	8011402 <_dtoa_r+0xb4a>
 8010956:	ed9d 7b04 	vldr	d7, [sp, #16]
 801095a:	2200      	movs	r2, #0
 801095c:	ec51 0b17 	vmov	r0, r1, d7
 8010960:	2300      	movs	r3, #0
 8010962:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8010966:	f7f0 f8bf 	bl	8000ae8 <__aeabi_dcmpeq>
 801096a:	4680      	mov	r8, r0
 801096c:	b158      	cbz	r0, 8010986 <_dtoa_r+0xce>
 801096e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8010970:	2301      	movs	r3, #1
 8010972:	6013      	str	r3, [r2, #0]
 8010974:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8010976:	b113      	cbz	r3, 801097e <_dtoa_r+0xc6>
 8010978:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801097a:	4b86      	ldr	r3, [pc, #536]	@ (8010b94 <_dtoa_r+0x2dc>)
 801097c:	6013      	str	r3, [r2, #0]
 801097e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8010ba8 <_dtoa_r+0x2f0>
 8010982:	f000 bd40 	b.w	8011406 <_dtoa_r+0xb4e>
 8010986:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 801098a:	aa14      	add	r2, sp, #80	@ 0x50
 801098c:	a915      	add	r1, sp, #84	@ 0x54
 801098e:	4648      	mov	r0, r9
 8010990:	f001 f984 	bl	8011c9c <__d2b>
 8010994:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8010998:	9002      	str	r0, [sp, #8]
 801099a:	2e00      	cmp	r6, #0
 801099c:	d078      	beq.n	8010a90 <_dtoa_r+0x1d8>
 801099e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80109a0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80109a4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80109a8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80109ac:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80109b0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80109b4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80109b8:	4619      	mov	r1, r3
 80109ba:	2200      	movs	r2, #0
 80109bc:	4b76      	ldr	r3, [pc, #472]	@ (8010b98 <_dtoa_r+0x2e0>)
 80109be:	f7ef fc73 	bl	80002a8 <__aeabi_dsub>
 80109c2:	a36b      	add	r3, pc, #428	@ (adr r3, 8010b70 <_dtoa_r+0x2b8>)
 80109c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109c8:	f7ef fe26 	bl	8000618 <__aeabi_dmul>
 80109cc:	a36a      	add	r3, pc, #424	@ (adr r3, 8010b78 <_dtoa_r+0x2c0>)
 80109ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109d2:	f7ef fc6b 	bl	80002ac <__adddf3>
 80109d6:	4604      	mov	r4, r0
 80109d8:	4630      	mov	r0, r6
 80109da:	460d      	mov	r5, r1
 80109dc:	f7ef fdb2 	bl	8000544 <__aeabi_i2d>
 80109e0:	a367      	add	r3, pc, #412	@ (adr r3, 8010b80 <_dtoa_r+0x2c8>)
 80109e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80109e6:	f7ef fe17 	bl	8000618 <__aeabi_dmul>
 80109ea:	4602      	mov	r2, r0
 80109ec:	460b      	mov	r3, r1
 80109ee:	4620      	mov	r0, r4
 80109f0:	4629      	mov	r1, r5
 80109f2:	f7ef fc5b 	bl	80002ac <__adddf3>
 80109f6:	4604      	mov	r4, r0
 80109f8:	460d      	mov	r5, r1
 80109fa:	f7f0 f8bd 	bl	8000b78 <__aeabi_d2iz>
 80109fe:	2200      	movs	r2, #0
 8010a00:	4607      	mov	r7, r0
 8010a02:	2300      	movs	r3, #0
 8010a04:	4620      	mov	r0, r4
 8010a06:	4629      	mov	r1, r5
 8010a08:	f7f0 f878 	bl	8000afc <__aeabi_dcmplt>
 8010a0c:	b140      	cbz	r0, 8010a20 <_dtoa_r+0x168>
 8010a0e:	4638      	mov	r0, r7
 8010a10:	f7ef fd98 	bl	8000544 <__aeabi_i2d>
 8010a14:	4622      	mov	r2, r4
 8010a16:	462b      	mov	r3, r5
 8010a18:	f7f0 f866 	bl	8000ae8 <__aeabi_dcmpeq>
 8010a1c:	b900      	cbnz	r0, 8010a20 <_dtoa_r+0x168>
 8010a1e:	3f01      	subs	r7, #1
 8010a20:	2f16      	cmp	r7, #22
 8010a22:	d852      	bhi.n	8010aca <_dtoa_r+0x212>
 8010a24:	4b5d      	ldr	r3, [pc, #372]	@ (8010b9c <_dtoa_r+0x2e4>)
 8010a26:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8010a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010a2e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010a32:	f7f0 f863 	bl	8000afc <__aeabi_dcmplt>
 8010a36:	2800      	cmp	r0, #0
 8010a38:	d049      	beq.n	8010ace <_dtoa_r+0x216>
 8010a3a:	3f01      	subs	r7, #1
 8010a3c:	2300      	movs	r3, #0
 8010a3e:	9310      	str	r3, [sp, #64]	@ 0x40
 8010a40:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8010a42:	1b9b      	subs	r3, r3, r6
 8010a44:	1e5a      	subs	r2, r3, #1
 8010a46:	bf45      	ittet	mi
 8010a48:	f1c3 0301 	rsbmi	r3, r3, #1
 8010a4c:	9300      	strmi	r3, [sp, #0]
 8010a4e:	2300      	movpl	r3, #0
 8010a50:	2300      	movmi	r3, #0
 8010a52:	9206      	str	r2, [sp, #24]
 8010a54:	bf54      	ite	pl
 8010a56:	9300      	strpl	r3, [sp, #0]
 8010a58:	9306      	strmi	r3, [sp, #24]
 8010a5a:	2f00      	cmp	r7, #0
 8010a5c:	db39      	blt.n	8010ad2 <_dtoa_r+0x21a>
 8010a5e:	9b06      	ldr	r3, [sp, #24]
 8010a60:	970d      	str	r7, [sp, #52]	@ 0x34
 8010a62:	443b      	add	r3, r7
 8010a64:	9306      	str	r3, [sp, #24]
 8010a66:	2300      	movs	r3, #0
 8010a68:	9308      	str	r3, [sp, #32]
 8010a6a:	9b07      	ldr	r3, [sp, #28]
 8010a6c:	2b09      	cmp	r3, #9
 8010a6e:	d863      	bhi.n	8010b38 <_dtoa_r+0x280>
 8010a70:	2b05      	cmp	r3, #5
 8010a72:	bfc4      	itt	gt
 8010a74:	3b04      	subgt	r3, #4
 8010a76:	9307      	strgt	r3, [sp, #28]
 8010a78:	9b07      	ldr	r3, [sp, #28]
 8010a7a:	f1a3 0302 	sub.w	r3, r3, #2
 8010a7e:	bfcc      	ite	gt
 8010a80:	2400      	movgt	r4, #0
 8010a82:	2401      	movle	r4, #1
 8010a84:	2b03      	cmp	r3, #3
 8010a86:	d863      	bhi.n	8010b50 <_dtoa_r+0x298>
 8010a88:	e8df f003 	tbb	[pc, r3]
 8010a8c:	2b375452 	.word	0x2b375452
 8010a90:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8010a94:	441e      	add	r6, r3
 8010a96:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8010a9a:	2b20      	cmp	r3, #32
 8010a9c:	bfc1      	itttt	gt
 8010a9e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8010aa2:	409f      	lslgt	r7, r3
 8010aa4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8010aa8:	fa24 f303 	lsrgt.w	r3, r4, r3
 8010aac:	bfd6      	itet	le
 8010aae:	f1c3 0320 	rsble	r3, r3, #32
 8010ab2:	ea47 0003 	orrgt.w	r0, r7, r3
 8010ab6:	fa04 f003 	lslle.w	r0, r4, r3
 8010aba:	f7ef fd33 	bl	8000524 <__aeabi_ui2d>
 8010abe:	2201      	movs	r2, #1
 8010ac0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8010ac4:	3e01      	subs	r6, #1
 8010ac6:	9212      	str	r2, [sp, #72]	@ 0x48
 8010ac8:	e776      	b.n	80109b8 <_dtoa_r+0x100>
 8010aca:	2301      	movs	r3, #1
 8010acc:	e7b7      	b.n	8010a3e <_dtoa_r+0x186>
 8010ace:	9010      	str	r0, [sp, #64]	@ 0x40
 8010ad0:	e7b6      	b.n	8010a40 <_dtoa_r+0x188>
 8010ad2:	9b00      	ldr	r3, [sp, #0]
 8010ad4:	1bdb      	subs	r3, r3, r7
 8010ad6:	9300      	str	r3, [sp, #0]
 8010ad8:	427b      	negs	r3, r7
 8010ada:	9308      	str	r3, [sp, #32]
 8010adc:	2300      	movs	r3, #0
 8010ade:	930d      	str	r3, [sp, #52]	@ 0x34
 8010ae0:	e7c3      	b.n	8010a6a <_dtoa_r+0x1b2>
 8010ae2:	2301      	movs	r3, #1
 8010ae4:	9309      	str	r3, [sp, #36]	@ 0x24
 8010ae6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010ae8:	eb07 0b03 	add.w	fp, r7, r3
 8010aec:	f10b 0301 	add.w	r3, fp, #1
 8010af0:	2b01      	cmp	r3, #1
 8010af2:	9303      	str	r3, [sp, #12]
 8010af4:	bfb8      	it	lt
 8010af6:	2301      	movlt	r3, #1
 8010af8:	e006      	b.n	8010b08 <_dtoa_r+0x250>
 8010afa:	2301      	movs	r3, #1
 8010afc:	9309      	str	r3, [sp, #36]	@ 0x24
 8010afe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010b00:	2b00      	cmp	r3, #0
 8010b02:	dd28      	ble.n	8010b56 <_dtoa_r+0x29e>
 8010b04:	469b      	mov	fp, r3
 8010b06:	9303      	str	r3, [sp, #12]
 8010b08:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8010b0c:	2100      	movs	r1, #0
 8010b0e:	2204      	movs	r2, #4
 8010b10:	f102 0514 	add.w	r5, r2, #20
 8010b14:	429d      	cmp	r5, r3
 8010b16:	d926      	bls.n	8010b66 <_dtoa_r+0x2ae>
 8010b18:	6041      	str	r1, [r0, #4]
 8010b1a:	4648      	mov	r0, r9
 8010b1c:	f000 fd9c 	bl	8011658 <_Balloc>
 8010b20:	4682      	mov	sl, r0
 8010b22:	2800      	cmp	r0, #0
 8010b24:	d142      	bne.n	8010bac <_dtoa_r+0x2f4>
 8010b26:	4b1e      	ldr	r3, [pc, #120]	@ (8010ba0 <_dtoa_r+0x2e8>)
 8010b28:	4602      	mov	r2, r0
 8010b2a:	f240 11af 	movw	r1, #431	@ 0x1af
 8010b2e:	e6da      	b.n	80108e6 <_dtoa_r+0x2e>
 8010b30:	2300      	movs	r3, #0
 8010b32:	e7e3      	b.n	8010afc <_dtoa_r+0x244>
 8010b34:	2300      	movs	r3, #0
 8010b36:	e7d5      	b.n	8010ae4 <_dtoa_r+0x22c>
 8010b38:	2401      	movs	r4, #1
 8010b3a:	2300      	movs	r3, #0
 8010b3c:	9307      	str	r3, [sp, #28]
 8010b3e:	9409      	str	r4, [sp, #36]	@ 0x24
 8010b40:	f04f 3bff 	mov.w	fp, #4294967295
 8010b44:	2200      	movs	r2, #0
 8010b46:	f8cd b00c 	str.w	fp, [sp, #12]
 8010b4a:	2312      	movs	r3, #18
 8010b4c:	920c      	str	r2, [sp, #48]	@ 0x30
 8010b4e:	e7db      	b.n	8010b08 <_dtoa_r+0x250>
 8010b50:	2301      	movs	r3, #1
 8010b52:	9309      	str	r3, [sp, #36]	@ 0x24
 8010b54:	e7f4      	b.n	8010b40 <_dtoa_r+0x288>
 8010b56:	f04f 0b01 	mov.w	fp, #1
 8010b5a:	f8cd b00c 	str.w	fp, [sp, #12]
 8010b5e:	465b      	mov	r3, fp
 8010b60:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8010b64:	e7d0      	b.n	8010b08 <_dtoa_r+0x250>
 8010b66:	3101      	adds	r1, #1
 8010b68:	0052      	lsls	r2, r2, #1
 8010b6a:	e7d1      	b.n	8010b10 <_dtoa_r+0x258>
 8010b6c:	f3af 8000 	nop.w
 8010b70:	636f4361 	.word	0x636f4361
 8010b74:	3fd287a7 	.word	0x3fd287a7
 8010b78:	8b60c8b3 	.word	0x8b60c8b3
 8010b7c:	3fc68a28 	.word	0x3fc68a28
 8010b80:	509f79fb 	.word	0x509f79fb
 8010b84:	3fd34413 	.word	0x3fd34413
 8010b88:	08013609 	.word	0x08013609
 8010b8c:	08013620 	.word	0x08013620
 8010b90:	7ff00000 	.word	0x7ff00000
 8010b94:	080135d9 	.word	0x080135d9
 8010b98:	3ff80000 	.word	0x3ff80000
 8010b9c:	08013770 	.word	0x08013770
 8010ba0:	08013678 	.word	0x08013678
 8010ba4:	08013605 	.word	0x08013605
 8010ba8:	080135d8 	.word	0x080135d8
 8010bac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010bb0:	6018      	str	r0, [r3, #0]
 8010bb2:	9b03      	ldr	r3, [sp, #12]
 8010bb4:	2b0e      	cmp	r3, #14
 8010bb6:	f200 80a1 	bhi.w	8010cfc <_dtoa_r+0x444>
 8010bba:	2c00      	cmp	r4, #0
 8010bbc:	f000 809e 	beq.w	8010cfc <_dtoa_r+0x444>
 8010bc0:	2f00      	cmp	r7, #0
 8010bc2:	dd33      	ble.n	8010c2c <_dtoa_r+0x374>
 8010bc4:	4b9c      	ldr	r3, [pc, #624]	@ (8010e38 <_dtoa_r+0x580>)
 8010bc6:	f007 020f 	and.w	r2, r7, #15
 8010bca:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010bce:	ed93 7b00 	vldr	d7, [r3]
 8010bd2:	05f8      	lsls	r0, r7, #23
 8010bd4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8010bd8:	ea4f 1427 	mov.w	r4, r7, asr #4
 8010bdc:	d516      	bpl.n	8010c0c <_dtoa_r+0x354>
 8010bde:	4b97      	ldr	r3, [pc, #604]	@ (8010e3c <_dtoa_r+0x584>)
 8010be0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010be4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010be8:	f7ef fe40 	bl	800086c <__aeabi_ddiv>
 8010bec:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010bf0:	f004 040f 	and.w	r4, r4, #15
 8010bf4:	2603      	movs	r6, #3
 8010bf6:	4d91      	ldr	r5, [pc, #580]	@ (8010e3c <_dtoa_r+0x584>)
 8010bf8:	b954      	cbnz	r4, 8010c10 <_dtoa_r+0x358>
 8010bfa:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010bfe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010c02:	f7ef fe33 	bl	800086c <__aeabi_ddiv>
 8010c06:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010c0a:	e028      	b.n	8010c5e <_dtoa_r+0x3a6>
 8010c0c:	2602      	movs	r6, #2
 8010c0e:	e7f2      	b.n	8010bf6 <_dtoa_r+0x33e>
 8010c10:	07e1      	lsls	r1, r4, #31
 8010c12:	d508      	bpl.n	8010c26 <_dtoa_r+0x36e>
 8010c14:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8010c18:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010c1c:	f7ef fcfc 	bl	8000618 <__aeabi_dmul>
 8010c20:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010c24:	3601      	adds	r6, #1
 8010c26:	1064      	asrs	r4, r4, #1
 8010c28:	3508      	adds	r5, #8
 8010c2a:	e7e5      	b.n	8010bf8 <_dtoa_r+0x340>
 8010c2c:	f000 80af 	beq.w	8010d8e <_dtoa_r+0x4d6>
 8010c30:	427c      	negs	r4, r7
 8010c32:	4b81      	ldr	r3, [pc, #516]	@ (8010e38 <_dtoa_r+0x580>)
 8010c34:	4d81      	ldr	r5, [pc, #516]	@ (8010e3c <_dtoa_r+0x584>)
 8010c36:	f004 020f 	and.w	r2, r4, #15
 8010c3a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8010c3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8010c42:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010c46:	f7ef fce7 	bl	8000618 <__aeabi_dmul>
 8010c4a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010c4e:	1124      	asrs	r4, r4, #4
 8010c50:	2300      	movs	r3, #0
 8010c52:	2602      	movs	r6, #2
 8010c54:	2c00      	cmp	r4, #0
 8010c56:	f040 808f 	bne.w	8010d78 <_dtoa_r+0x4c0>
 8010c5a:	2b00      	cmp	r3, #0
 8010c5c:	d1d3      	bne.n	8010c06 <_dtoa_r+0x34e>
 8010c5e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010c60:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8010c64:	2b00      	cmp	r3, #0
 8010c66:	f000 8094 	beq.w	8010d92 <_dtoa_r+0x4da>
 8010c6a:	4b75      	ldr	r3, [pc, #468]	@ (8010e40 <_dtoa_r+0x588>)
 8010c6c:	2200      	movs	r2, #0
 8010c6e:	4620      	mov	r0, r4
 8010c70:	4629      	mov	r1, r5
 8010c72:	f7ef ff43 	bl	8000afc <__aeabi_dcmplt>
 8010c76:	2800      	cmp	r0, #0
 8010c78:	f000 808b 	beq.w	8010d92 <_dtoa_r+0x4da>
 8010c7c:	9b03      	ldr	r3, [sp, #12]
 8010c7e:	2b00      	cmp	r3, #0
 8010c80:	f000 8087 	beq.w	8010d92 <_dtoa_r+0x4da>
 8010c84:	f1bb 0f00 	cmp.w	fp, #0
 8010c88:	dd34      	ble.n	8010cf4 <_dtoa_r+0x43c>
 8010c8a:	4620      	mov	r0, r4
 8010c8c:	4b6d      	ldr	r3, [pc, #436]	@ (8010e44 <_dtoa_r+0x58c>)
 8010c8e:	2200      	movs	r2, #0
 8010c90:	4629      	mov	r1, r5
 8010c92:	f7ef fcc1 	bl	8000618 <__aeabi_dmul>
 8010c96:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010c9a:	f107 38ff 	add.w	r8, r7, #4294967295
 8010c9e:	3601      	adds	r6, #1
 8010ca0:	465c      	mov	r4, fp
 8010ca2:	4630      	mov	r0, r6
 8010ca4:	f7ef fc4e 	bl	8000544 <__aeabi_i2d>
 8010ca8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010cac:	f7ef fcb4 	bl	8000618 <__aeabi_dmul>
 8010cb0:	4b65      	ldr	r3, [pc, #404]	@ (8010e48 <_dtoa_r+0x590>)
 8010cb2:	2200      	movs	r2, #0
 8010cb4:	f7ef fafa 	bl	80002ac <__adddf3>
 8010cb8:	4605      	mov	r5, r0
 8010cba:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8010cbe:	2c00      	cmp	r4, #0
 8010cc0:	d16a      	bne.n	8010d98 <_dtoa_r+0x4e0>
 8010cc2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010cc6:	4b61      	ldr	r3, [pc, #388]	@ (8010e4c <_dtoa_r+0x594>)
 8010cc8:	2200      	movs	r2, #0
 8010cca:	f7ef faed 	bl	80002a8 <__aeabi_dsub>
 8010cce:	4602      	mov	r2, r0
 8010cd0:	460b      	mov	r3, r1
 8010cd2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010cd6:	462a      	mov	r2, r5
 8010cd8:	4633      	mov	r3, r6
 8010cda:	f7ef ff2d 	bl	8000b38 <__aeabi_dcmpgt>
 8010cde:	2800      	cmp	r0, #0
 8010ce0:	f040 8298 	bne.w	8011214 <_dtoa_r+0x95c>
 8010ce4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010ce8:	462a      	mov	r2, r5
 8010cea:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8010cee:	f7ef ff05 	bl	8000afc <__aeabi_dcmplt>
 8010cf2:	bb38      	cbnz	r0, 8010d44 <_dtoa_r+0x48c>
 8010cf4:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8010cf8:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8010cfc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8010cfe:	2b00      	cmp	r3, #0
 8010d00:	f2c0 8157 	blt.w	8010fb2 <_dtoa_r+0x6fa>
 8010d04:	2f0e      	cmp	r7, #14
 8010d06:	f300 8154 	bgt.w	8010fb2 <_dtoa_r+0x6fa>
 8010d0a:	4b4b      	ldr	r3, [pc, #300]	@ (8010e38 <_dtoa_r+0x580>)
 8010d0c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8010d10:	ed93 7b00 	vldr	d7, [r3]
 8010d14:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010d16:	2b00      	cmp	r3, #0
 8010d18:	ed8d 7b00 	vstr	d7, [sp]
 8010d1c:	f280 80e5 	bge.w	8010eea <_dtoa_r+0x632>
 8010d20:	9b03      	ldr	r3, [sp, #12]
 8010d22:	2b00      	cmp	r3, #0
 8010d24:	f300 80e1 	bgt.w	8010eea <_dtoa_r+0x632>
 8010d28:	d10c      	bne.n	8010d44 <_dtoa_r+0x48c>
 8010d2a:	4b48      	ldr	r3, [pc, #288]	@ (8010e4c <_dtoa_r+0x594>)
 8010d2c:	2200      	movs	r2, #0
 8010d2e:	ec51 0b17 	vmov	r0, r1, d7
 8010d32:	f7ef fc71 	bl	8000618 <__aeabi_dmul>
 8010d36:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010d3a:	f7ef fef3 	bl	8000b24 <__aeabi_dcmpge>
 8010d3e:	2800      	cmp	r0, #0
 8010d40:	f000 8266 	beq.w	8011210 <_dtoa_r+0x958>
 8010d44:	2400      	movs	r4, #0
 8010d46:	4625      	mov	r5, r4
 8010d48:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010d4a:	4656      	mov	r6, sl
 8010d4c:	ea6f 0803 	mvn.w	r8, r3
 8010d50:	2700      	movs	r7, #0
 8010d52:	4621      	mov	r1, r4
 8010d54:	4648      	mov	r0, r9
 8010d56:	f000 fcbf 	bl	80116d8 <_Bfree>
 8010d5a:	2d00      	cmp	r5, #0
 8010d5c:	f000 80bd 	beq.w	8010eda <_dtoa_r+0x622>
 8010d60:	b12f      	cbz	r7, 8010d6e <_dtoa_r+0x4b6>
 8010d62:	42af      	cmp	r7, r5
 8010d64:	d003      	beq.n	8010d6e <_dtoa_r+0x4b6>
 8010d66:	4639      	mov	r1, r7
 8010d68:	4648      	mov	r0, r9
 8010d6a:	f000 fcb5 	bl	80116d8 <_Bfree>
 8010d6e:	4629      	mov	r1, r5
 8010d70:	4648      	mov	r0, r9
 8010d72:	f000 fcb1 	bl	80116d8 <_Bfree>
 8010d76:	e0b0      	b.n	8010eda <_dtoa_r+0x622>
 8010d78:	07e2      	lsls	r2, r4, #31
 8010d7a:	d505      	bpl.n	8010d88 <_dtoa_r+0x4d0>
 8010d7c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010d80:	f7ef fc4a 	bl	8000618 <__aeabi_dmul>
 8010d84:	3601      	adds	r6, #1
 8010d86:	2301      	movs	r3, #1
 8010d88:	1064      	asrs	r4, r4, #1
 8010d8a:	3508      	adds	r5, #8
 8010d8c:	e762      	b.n	8010c54 <_dtoa_r+0x39c>
 8010d8e:	2602      	movs	r6, #2
 8010d90:	e765      	b.n	8010c5e <_dtoa_r+0x3a6>
 8010d92:	9c03      	ldr	r4, [sp, #12]
 8010d94:	46b8      	mov	r8, r7
 8010d96:	e784      	b.n	8010ca2 <_dtoa_r+0x3ea>
 8010d98:	4b27      	ldr	r3, [pc, #156]	@ (8010e38 <_dtoa_r+0x580>)
 8010d9a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010d9c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010da0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010da4:	4454      	add	r4, sl
 8010da6:	2900      	cmp	r1, #0
 8010da8:	d054      	beq.n	8010e54 <_dtoa_r+0x59c>
 8010daa:	4929      	ldr	r1, [pc, #164]	@ (8010e50 <_dtoa_r+0x598>)
 8010dac:	2000      	movs	r0, #0
 8010dae:	f7ef fd5d 	bl	800086c <__aeabi_ddiv>
 8010db2:	4633      	mov	r3, r6
 8010db4:	462a      	mov	r2, r5
 8010db6:	f7ef fa77 	bl	80002a8 <__aeabi_dsub>
 8010dba:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010dbe:	4656      	mov	r6, sl
 8010dc0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010dc4:	f7ef fed8 	bl	8000b78 <__aeabi_d2iz>
 8010dc8:	4605      	mov	r5, r0
 8010dca:	f7ef fbbb 	bl	8000544 <__aeabi_i2d>
 8010dce:	4602      	mov	r2, r0
 8010dd0:	460b      	mov	r3, r1
 8010dd2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010dd6:	f7ef fa67 	bl	80002a8 <__aeabi_dsub>
 8010dda:	3530      	adds	r5, #48	@ 0x30
 8010ddc:	4602      	mov	r2, r0
 8010dde:	460b      	mov	r3, r1
 8010de0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010de4:	f806 5b01 	strb.w	r5, [r6], #1
 8010de8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010dec:	f7ef fe86 	bl	8000afc <__aeabi_dcmplt>
 8010df0:	2800      	cmp	r0, #0
 8010df2:	d172      	bne.n	8010eda <_dtoa_r+0x622>
 8010df4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010df8:	4911      	ldr	r1, [pc, #68]	@ (8010e40 <_dtoa_r+0x588>)
 8010dfa:	2000      	movs	r0, #0
 8010dfc:	f7ef fa54 	bl	80002a8 <__aeabi_dsub>
 8010e00:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010e04:	f7ef fe7a 	bl	8000afc <__aeabi_dcmplt>
 8010e08:	2800      	cmp	r0, #0
 8010e0a:	f040 80b4 	bne.w	8010f76 <_dtoa_r+0x6be>
 8010e0e:	42a6      	cmp	r6, r4
 8010e10:	f43f af70 	beq.w	8010cf4 <_dtoa_r+0x43c>
 8010e14:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8010e18:	4b0a      	ldr	r3, [pc, #40]	@ (8010e44 <_dtoa_r+0x58c>)
 8010e1a:	2200      	movs	r2, #0
 8010e1c:	f7ef fbfc 	bl	8000618 <__aeabi_dmul>
 8010e20:	4b08      	ldr	r3, [pc, #32]	@ (8010e44 <_dtoa_r+0x58c>)
 8010e22:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010e26:	2200      	movs	r2, #0
 8010e28:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010e2c:	f7ef fbf4 	bl	8000618 <__aeabi_dmul>
 8010e30:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010e34:	e7c4      	b.n	8010dc0 <_dtoa_r+0x508>
 8010e36:	bf00      	nop
 8010e38:	08013770 	.word	0x08013770
 8010e3c:	08013748 	.word	0x08013748
 8010e40:	3ff00000 	.word	0x3ff00000
 8010e44:	40240000 	.word	0x40240000
 8010e48:	401c0000 	.word	0x401c0000
 8010e4c:	40140000 	.word	0x40140000
 8010e50:	3fe00000 	.word	0x3fe00000
 8010e54:	4631      	mov	r1, r6
 8010e56:	4628      	mov	r0, r5
 8010e58:	f7ef fbde 	bl	8000618 <__aeabi_dmul>
 8010e5c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010e60:	9413      	str	r4, [sp, #76]	@ 0x4c
 8010e62:	4656      	mov	r6, sl
 8010e64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010e68:	f7ef fe86 	bl	8000b78 <__aeabi_d2iz>
 8010e6c:	4605      	mov	r5, r0
 8010e6e:	f7ef fb69 	bl	8000544 <__aeabi_i2d>
 8010e72:	4602      	mov	r2, r0
 8010e74:	460b      	mov	r3, r1
 8010e76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010e7a:	f7ef fa15 	bl	80002a8 <__aeabi_dsub>
 8010e7e:	3530      	adds	r5, #48	@ 0x30
 8010e80:	f806 5b01 	strb.w	r5, [r6], #1
 8010e84:	4602      	mov	r2, r0
 8010e86:	460b      	mov	r3, r1
 8010e88:	42a6      	cmp	r6, r4
 8010e8a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010e8e:	f04f 0200 	mov.w	r2, #0
 8010e92:	d124      	bne.n	8010ede <_dtoa_r+0x626>
 8010e94:	4baf      	ldr	r3, [pc, #700]	@ (8011154 <_dtoa_r+0x89c>)
 8010e96:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8010e9a:	f7ef fa07 	bl	80002ac <__adddf3>
 8010e9e:	4602      	mov	r2, r0
 8010ea0:	460b      	mov	r3, r1
 8010ea2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010ea6:	f7ef fe47 	bl	8000b38 <__aeabi_dcmpgt>
 8010eaa:	2800      	cmp	r0, #0
 8010eac:	d163      	bne.n	8010f76 <_dtoa_r+0x6be>
 8010eae:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010eb2:	49a8      	ldr	r1, [pc, #672]	@ (8011154 <_dtoa_r+0x89c>)
 8010eb4:	2000      	movs	r0, #0
 8010eb6:	f7ef f9f7 	bl	80002a8 <__aeabi_dsub>
 8010eba:	4602      	mov	r2, r0
 8010ebc:	460b      	mov	r3, r1
 8010ebe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010ec2:	f7ef fe1b 	bl	8000afc <__aeabi_dcmplt>
 8010ec6:	2800      	cmp	r0, #0
 8010ec8:	f43f af14 	beq.w	8010cf4 <_dtoa_r+0x43c>
 8010ecc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8010ece:	1e73      	subs	r3, r6, #1
 8010ed0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8010ed2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010ed6:	2b30      	cmp	r3, #48	@ 0x30
 8010ed8:	d0f8      	beq.n	8010ecc <_dtoa_r+0x614>
 8010eda:	4647      	mov	r7, r8
 8010edc:	e03b      	b.n	8010f56 <_dtoa_r+0x69e>
 8010ede:	4b9e      	ldr	r3, [pc, #632]	@ (8011158 <_dtoa_r+0x8a0>)
 8010ee0:	f7ef fb9a 	bl	8000618 <__aeabi_dmul>
 8010ee4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010ee8:	e7bc      	b.n	8010e64 <_dtoa_r+0x5ac>
 8010eea:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8010eee:	4656      	mov	r6, sl
 8010ef0:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010ef4:	4620      	mov	r0, r4
 8010ef6:	4629      	mov	r1, r5
 8010ef8:	f7ef fcb8 	bl	800086c <__aeabi_ddiv>
 8010efc:	f7ef fe3c 	bl	8000b78 <__aeabi_d2iz>
 8010f00:	4680      	mov	r8, r0
 8010f02:	f7ef fb1f 	bl	8000544 <__aeabi_i2d>
 8010f06:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010f0a:	f7ef fb85 	bl	8000618 <__aeabi_dmul>
 8010f0e:	4602      	mov	r2, r0
 8010f10:	460b      	mov	r3, r1
 8010f12:	4620      	mov	r0, r4
 8010f14:	4629      	mov	r1, r5
 8010f16:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8010f1a:	f7ef f9c5 	bl	80002a8 <__aeabi_dsub>
 8010f1e:	f806 4b01 	strb.w	r4, [r6], #1
 8010f22:	9d03      	ldr	r5, [sp, #12]
 8010f24:	eba6 040a 	sub.w	r4, r6, sl
 8010f28:	42a5      	cmp	r5, r4
 8010f2a:	4602      	mov	r2, r0
 8010f2c:	460b      	mov	r3, r1
 8010f2e:	d133      	bne.n	8010f98 <_dtoa_r+0x6e0>
 8010f30:	f7ef f9bc 	bl	80002ac <__adddf3>
 8010f34:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010f38:	4604      	mov	r4, r0
 8010f3a:	460d      	mov	r5, r1
 8010f3c:	f7ef fdfc 	bl	8000b38 <__aeabi_dcmpgt>
 8010f40:	b9c0      	cbnz	r0, 8010f74 <_dtoa_r+0x6bc>
 8010f42:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010f46:	4620      	mov	r0, r4
 8010f48:	4629      	mov	r1, r5
 8010f4a:	f7ef fdcd 	bl	8000ae8 <__aeabi_dcmpeq>
 8010f4e:	b110      	cbz	r0, 8010f56 <_dtoa_r+0x69e>
 8010f50:	f018 0f01 	tst.w	r8, #1
 8010f54:	d10e      	bne.n	8010f74 <_dtoa_r+0x6bc>
 8010f56:	9902      	ldr	r1, [sp, #8]
 8010f58:	4648      	mov	r0, r9
 8010f5a:	f000 fbbd 	bl	80116d8 <_Bfree>
 8010f5e:	2300      	movs	r3, #0
 8010f60:	7033      	strb	r3, [r6, #0]
 8010f62:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010f64:	3701      	adds	r7, #1
 8010f66:	601f      	str	r7, [r3, #0]
 8010f68:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8010f6a:	2b00      	cmp	r3, #0
 8010f6c:	f000 824b 	beq.w	8011406 <_dtoa_r+0xb4e>
 8010f70:	601e      	str	r6, [r3, #0]
 8010f72:	e248      	b.n	8011406 <_dtoa_r+0xb4e>
 8010f74:	46b8      	mov	r8, r7
 8010f76:	4633      	mov	r3, r6
 8010f78:	461e      	mov	r6, r3
 8010f7a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010f7e:	2a39      	cmp	r2, #57	@ 0x39
 8010f80:	d106      	bne.n	8010f90 <_dtoa_r+0x6d8>
 8010f82:	459a      	cmp	sl, r3
 8010f84:	d1f8      	bne.n	8010f78 <_dtoa_r+0x6c0>
 8010f86:	2230      	movs	r2, #48	@ 0x30
 8010f88:	f108 0801 	add.w	r8, r8, #1
 8010f8c:	f88a 2000 	strb.w	r2, [sl]
 8010f90:	781a      	ldrb	r2, [r3, #0]
 8010f92:	3201      	adds	r2, #1
 8010f94:	701a      	strb	r2, [r3, #0]
 8010f96:	e7a0      	b.n	8010eda <_dtoa_r+0x622>
 8010f98:	4b6f      	ldr	r3, [pc, #444]	@ (8011158 <_dtoa_r+0x8a0>)
 8010f9a:	2200      	movs	r2, #0
 8010f9c:	f7ef fb3c 	bl	8000618 <__aeabi_dmul>
 8010fa0:	2200      	movs	r2, #0
 8010fa2:	2300      	movs	r3, #0
 8010fa4:	4604      	mov	r4, r0
 8010fa6:	460d      	mov	r5, r1
 8010fa8:	f7ef fd9e 	bl	8000ae8 <__aeabi_dcmpeq>
 8010fac:	2800      	cmp	r0, #0
 8010fae:	d09f      	beq.n	8010ef0 <_dtoa_r+0x638>
 8010fb0:	e7d1      	b.n	8010f56 <_dtoa_r+0x69e>
 8010fb2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010fb4:	2a00      	cmp	r2, #0
 8010fb6:	f000 80ea 	beq.w	801118e <_dtoa_r+0x8d6>
 8010fba:	9a07      	ldr	r2, [sp, #28]
 8010fbc:	2a01      	cmp	r2, #1
 8010fbe:	f300 80cd 	bgt.w	801115c <_dtoa_r+0x8a4>
 8010fc2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8010fc4:	2a00      	cmp	r2, #0
 8010fc6:	f000 80c1 	beq.w	801114c <_dtoa_r+0x894>
 8010fca:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8010fce:	9c08      	ldr	r4, [sp, #32]
 8010fd0:	9e00      	ldr	r6, [sp, #0]
 8010fd2:	9a00      	ldr	r2, [sp, #0]
 8010fd4:	441a      	add	r2, r3
 8010fd6:	9200      	str	r2, [sp, #0]
 8010fd8:	9a06      	ldr	r2, [sp, #24]
 8010fda:	2101      	movs	r1, #1
 8010fdc:	441a      	add	r2, r3
 8010fde:	4648      	mov	r0, r9
 8010fe0:	9206      	str	r2, [sp, #24]
 8010fe2:	f000 fc2d 	bl	8011840 <__i2b>
 8010fe6:	4605      	mov	r5, r0
 8010fe8:	b166      	cbz	r6, 8011004 <_dtoa_r+0x74c>
 8010fea:	9b06      	ldr	r3, [sp, #24]
 8010fec:	2b00      	cmp	r3, #0
 8010fee:	dd09      	ble.n	8011004 <_dtoa_r+0x74c>
 8010ff0:	42b3      	cmp	r3, r6
 8010ff2:	9a00      	ldr	r2, [sp, #0]
 8010ff4:	bfa8      	it	ge
 8010ff6:	4633      	movge	r3, r6
 8010ff8:	1ad2      	subs	r2, r2, r3
 8010ffa:	9200      	str	r2, [sp, #0]
 8010ffc:	9a06      	ldr	r2, [sp, #24]
 8010ffe:	1af6      	subs	r6, r6, r3
 8011000:	1ad3      	subs	r3, r2, r3
 8011002:	9306      	str	r3, [sp, #24]
 8011004:	9b08      	ldr	r3, [sp, #32]
 8011006:	b30b      	cbz	r3, 801104c <_dtoa_r+0x794>
 8011008:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801100a:	2b00      	cmp	r3, #0
 801100c:	f000 80c6 	beq.w	801119c <_dtoa_r+0x8e4>
 8011010:	2c00      	cmp	r4, #0
 8011012:	f000 80c0 	beq.w	8011196 <_dtoa_r+0x8de>
 8011016:	4629      	mov	r1, r5
 8011018:	4622      	mov	r2, r4
 801101a:	4648      	mov	r0, r9
 801101c:	f000 fcc8 	bl	80119b0 <__pow5mult>
 8011020:	9a02      	ldr	r2, [sp, #8]
 8011022:	4601      	mov	r1, r0
 8011024:	4605      	mov	r5, r0
 8011026:	4648      	mov	r0, r9
 8011028:	f000 fc20 	bl	801186c <__multiply>
 801102c:	9902      	ldr	r1, [sp, #8]
 801102e:	4680      	mov	r8, r0
 8011030:	4648      	mov	r0, r9
 8011032:	f000 fb51 	bl	80116d8 <_Bfree>
 8011036:	9b08      	ldr	r3, [sp, #32]
 8011038:	1b1b      	subs	r3, r3, r4
 801103a:	9308      	str	r3, [sp, #32]
 801103c:	f000 80b1 	beq.w	80111a2 <_dtoa_r+0x8ea>
 8011040:	9a08      	ldr	r2, [sp, #32]
 8011042:	4641      	mov	r1, r8
 8011044:	4648      	mov	r0, r9
 8011046:	f000 fcb3 	bl	80119b0 <__pow5mult>
 801104a:	9002      	str	r0, [sp, #8]
 801104c:	2101      	movs	r1, #1
 801104e:	4648      	mov	r0, r9
 8011050:	f000 fbf6 	bl	8011840 <__i2b>
 8011054:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011056:	4604      	mov	r4, r0
 8011058:	2b00      	cmp	r3, #0
 801105a:	f000 81d8 	beq.w	801140e <_dtoa_r+0xb56>
 801105e:	461a      	mov	r2, r3
 8011060:	4601      	mov	r1, r0
 8011062:	4648      	mov	r0, r9
 8011064:	f000 fca4 	bl	80119b0 <__pow5mult>
 8011068:	9b07      	ldr	r3, [sp, #28]
 801106a:	2b01      	cmp	r3, #1
 801106c:	4604      	mov	r4, r0
 801106e:	f300 809f 	bgt.w	80111b0 <_dtoa_r+0x8f8>
 8011072:	9b04      	ldr	r3, [sp, #16]
 8011074:	2b00      	cmp	r3, #0
 8011076:	f040 8097 	bne.w	80111a8 <_dtoa_r+0x8f0>
 801107a:	9b05      	ldr	r3, [sp, #20]
 801107c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8011080:	2b00      	cmp	r3, #0
 8011082:	f040 8093 	bne.w	80111ac <_dtoa_r+0x8f4>
 8011086:	9b05      	ldr	r3, [sp, #20]
 8011088:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801108c:	0d1b      	lsrs	r3, r3, #20
 801108e:	051b      	lsls	r3, r3, #20
 8011090:	b133      	cbz	r3, 80110a0 <_dtoa_r+0x7e8>
 8011092:	9b00      	ldr	r3, [sp, #0]
 8011094:	3301      	adds	r3, #1
 8011096:	9300      	str	r3, [sp, #0]
 8011098:	9b06      	ldr	r3, [sp, #24]
 801109a:	3301      	adds	r3, #1
 801109c:	9306      	str	r3, [sp, #24]
 801109e:	2301      	movs	r3, #1
 80110a0:	9308      	str	r3, [sp, #32]
 80110a2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80110a4:	2b00      	cmp	r3, #0
 80110a6:	f000 81b8 	beq.w	801141a <_dtoa_r+0xb62>
 80110aa:	6923      	ldr	r3, [r4, #16]
 80110ac:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80110b0:	6918      	ldr	r0, [r3, #16]
 80110b2:	f000 fb79 	bl	80117a8 <__hi0bits>
 80110b6:	f1c0 0020 	rsb	r0, r0, #32
 80110ba:	9b06      	ldr	r3, [sp, #24]
 80110bc:	4418      	add	r0, r3
 80110be:	f010 001f 	ands.w	r0, r0, #31
 80110c2:	f000 8082 	beq.w	80111ca <_dtoa_r+0x912>
 80110c6:	f1c0 0320 	rsb	r3, r0, #32
 80110ca:	2b04      	cmp	r3, #4
 80110cc:	dd73      	ble.n	80111b6 <_dtoa_r+0x8fe>
 80110ce:	9b00      	ldr	r3, [sp, #0]
 80110d0:	f1c0 001c 	rsb	r0, r0, #28
 80110d4:	4403      	add	r3, r0
 80110d6:	9300      	str	r3, [sp, #0]
 80110d8:	9b06      	ldr	r3, [sp, #24]
 80110da:	4403      	add	r3, r0
 80110dc:	4406      	add	r6, r0
 80110de:	9306      	str	r3, [sp, #24]
 80110e0:	9b00      	ldr	r3, [sp, #0]
 80110e2:	2b00      	cmp	r3, #0
 80110e4:	dd05      	ble.n	80110f2 <_dtoa_r+0x83a>
 80110e6:	9902      	ldr	r1, [sp, #8]
 80110e8:	461a      	mov	r2, r3
 80110ea:	4648      	mov	r0, r9
 80110ec:	f000 fcba 	bl	8011a64 <__lshift>
 80110f0:	9002      	str	r0, [sp, #8]
 80110f2:	9b06      	ldr	r3, [sp, #24]
 80110f4:	2b00      	cmp	r3, #0
 80110f6:	dd05      	ble.n	8011104 <_dtoa_r+0x84c>
 80110f8:	4621      	mov	r1, r4
 80110fa:	461a      	mov	r2, r3
 80110fc:	4648      	mov	r0, r9
 80110fe:	f000 fcb1 	bl	8011a64 <__lshift>
 8011102:	4604      	mov	r4, r0
 8011104:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8011106:	2b00      	cmp	r3, #0
 8011108:	d061      	beq.n	80111ce <_dtoa_r+0x916>
 801110a:	9802      	ldr	r0, [sp, #8]
 801110c:	4621      	mov	r1, r4
 801110e:	f000 fd15 	bl	8011b3c <__mcmp>
 8011112:	2800      	cmp	r0, #0
 8011114:	da5b      	bge.n	80111ce <_dtoa_r+0x916>
 8011116:	2300      	movs	r3, #0
 8011118:	9902      	ldr	r1, [sp, #8]
 801111a:	220a      	movs	r2, #10
 801111c:	4648      	mov	r0, r9
 801111e:	f000 fafd 	bl	801171c <__multadd>
 8011122:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011124:	9002      	str	r0, [sp, #8]
 8011126:	f107 38ff 	add.w	r8, r7, #4294967295
 801112a:	2b00      	cmp	r3, #0
 801112c:	f000 8177 	beq.w	801141e <_dtoa_r+0xb66>
 8011130:	4629      	mov	r1, r5
 8011132:	2300      	movs	r3, #0
 8011134:	220a      	movs	r2, #10
 8011136:	4648      	mov	r0, r9
 8011138:	f000 faf0 	bl	801171c <__multadd>
 801113c:	f1bb 0f00 	cmp.w	fp, #0
 8011140:	4605      	mov	r5, r0
 8011142:	dc6f      	bgt.n	8011224 <_dtoa_r+0x96c>
 8011144:	9b07      	ldr	r3, [sp, #28]
 8011146:	2b02      	cmp	r3, #2
 8011148:	dc49      	bgt.n	80111de <_dtoa_r+0x926>
 801114a:	e06b      	b.n	8011224 <_dtoa_r+0x96c>
 801114c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 801114e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8011152:	e73c      	b.n	8010fce <_dtoa_r+0x716>
 8011154:	3fe00000 	.word	0x3fe00000
 8011158:	40240000 	.word	0x40240000
 801115c:	9b03      	ldr	r3, [sp, #12]
 801115e:	1e5c      	subs	r4, r3, #1
 8011160:	9b08      	ldr	r3, [sp, #32]
 8011162:	42a3      	cmp	r3, r4
 8011164:	db09      	blt.n	801117a <_dtoa_r+0x8c2>
 8011166:	1b1c      	subs	r4, r3, r4
 8011168:	9b03      	ldr	r3, [sp, #12]
 801116a:	2b00      	cmp	r3, #0
 801116c:	f6bf af30 	bge.w	8010fd0 <_dtoa_r+0x718>
 8011170:	9b00      	ldr	r3, [sp, #0]
 8011172:	9a03      	ldr	r2, [sp, #12]
 8011174:	1a9e      	subs	r6, r3, r2
 8011176:	2300      	movs	r3, #0
 8011178:	e72b      	b.n	8010fd2 <_dtoa_r+0x71a>
 801117a:	9b08      	ldr	r3, [sp, #32]
 801117c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801117e:	9408      	str	r4, [sp, #32]
 8011180:	1ae3      	subs	r3, r4, r3
 8011182:	441a      	add	r2, r3
 8011184:	9e00      	ldr	r6, [sp, #0]
 8011186:	9b03      	ldr	r3, [sp, #12]
 8011188:	920d      	str	r2, [sp, #52]	@ 0x34
 801118a:	2400      	movs	r4, #0
 801118c:	e721      	b.n	8010fd2 <_dtoa_r+0x71a>
 801118e:	9c08      	ldr	r4, [sp, #32]
 8011190:	9e00      	ldr	r6, [sp, #0]
 8011192:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8011194:	e728      	b.n	8010fe8 <_dtoa_r+0x730>
 8011196:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801119a:	e751      	b.n	8011040 <_dtoa_r+0x788>
 801119c:	9a08      	ldr	r2, [sp, #32]
 801119e:	9902      	ldr	r1, [sp, #8]
 80111a0:	e750      	b.n	8011044 <_dtoa_r+0x78c>
 80111a2:	f8cd 8008 	str.w	r8, [sp, #8]
 80111a6:	e751      	b.n	801104c <_dtoa_r+0x794>
 80111a8:	2300      	movs	r3, #0
 80111aa:	e779      	b.n	80110a0 <_dtoa_r+0x7e8>
 80111ac:	9b04      	ldr	r3, [sp, #16]
 80111ae:	e777      	b.n	80110a0 <_dtoa_r+0x7e8>
 80111b0:	2300      	movs	r3, #0
 80111b2:	9308      	str	r3, [sp, #32]
 80111b4:	e779      	b.n	80110aa <_dtoa_r+0x7f2>
 80111b6:	d093      	beq.n	80110e0 <_dtoa_r+0x828>
 80111b8:	9a00      	ldr	r2, [sp, #0]
 80111ba:	331c      	adds	r3, #28
 80111bc:	441a      	add	r2, r3
 80111be:	9200      	str	r2, [sp, #0]
 80111c0:	9a06      	ldr	r2, [sp, #24]
 80111c2:	441a      	add	r2, r3
 80111c4:	441e      	add	r6, r3
 80111c6:	9206      	str	r2, [sp, #24]
 80111c8:	e78a      	b.n	80110e0 <_dtoa_r+0x828>
 80111ca:	4603      	mov	r3, r0
 80111cc:	e7f4      	b.n	80111b8 <_dtoa_r+0x900>
 80111ce:	9b03      	ldr	r3, [sp, #12]
 80111d0:	2b00      	cmp	r3, #0
 80111d2:	46b8      	mov	r8, r7
 80111d4:	dc20      	bgt.n	8011218 <_dtoa_r+0x960>
 80111d6:	469b      	mov	fp, r3
 80111d8:	9b07      	ldr	r3, [sp, #28]
 80111da:	2b02      	cmp	r3, #2
 80111dc:	dd1e      	ble.n	801121c <_dtoa_r+0x964>
 80111de:	f1bb 0f00 	cmp.w	fp, #0
 80111e2:	f47f adb1 	bne.w	8010d48 <_dtoa_r+0x490>
 80111e6:	4621      	mov	r1, r4
 80111e8:	465b      	mov	r3, fp
 80111ea:	2205      	movs	r2, #5
 80111ec:	4648      	mov	r0, r9
 80111ee:	f000 fa95 	bl	801171c <__multadd>
 80111f2:	4601      	mov	r1, r0
 80111f4:	4604      	mov	r4, r0
 80111f6:	9802      	ldr	r0, [sp, #8]
 80111f8:	f000 fca0 	bl	8011b3c <__mcmp>
 80111fc:	2800      	cmp	r0, #0
 80111fe:	f77f ada3 	ble.w	8010d48 <_dtoa_r+0x490>
 8011202:	4656      	mov	r6, sl
 8011204:	2331      	movs	r3, #49	@ 0x31
 8011206:	f806 3b01 	strb.w	r3, [r6], #1
 801120a:	f108 0801 	add.w	r8, r8, #1
 801120e:	e59f      	b.n	8010d50 <_dtoa_r+0x498>
 8011210:	9c03      	ldr	r4, [sp, #12]
 8011212:	46b8      	mov	r8, r7
 8011214:	4625      	mov	r5, r4
 8011216:	e7f4      	b.n	8011202 <_dtoa_r+0x94a>
 8011218:	f8dd b00c 	ldr.w	fp, [sp, #12]
 801121c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801121e:	2b00      	cmp	r3, #0
 8011220:	f000 8101 	beq.w	8011426 <_dtoa_r+0xb6e>
 8011224:	2e00      	cmp	r6, #0
 8011226:	dd05      	ble.n	8011234 <_dtoa_r+0x97c>
 8011228:	4629      	mov	r1, r5
 801122a:	4632      	mov	r2, r6
 801122c:	4648      	mov	r0, r9
 801122e:	f000 fc19 	bl	8011a64 <__lshift>
 8011232:	4605      	mov	r5, r0
 8011234:	9b08      	ldr	r3, [sp, #32]
 8011236:	2b00      	cmp	r3, #0
 8011238:	d05c      	beq.n	80112f4 <_dtoa_r+0xa3c>
 801123a:	6869      	ldr	r1, [r5, #4]
 801123c:	4648      	mov	r0, r9
 801123e:	f000 fa0b 	bl	8011658 <_Balloc>
 8011242:	4606      	mov	r6, r0
 8011244:	b928      	cbnz	r0, 8011252 <_dtoa_r+0x99a>
 8011246:	4b82      	ldr	r3, [pc, #520]	@ (8011450 <_dtoa_r+0xb98>)
 8011248:	4602      	mov	r2, r0
 801124a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 801124e:	f7ff bb4a 	b.w	80108e6 <_dtoa_r+0x2e>
 8011252:	692a      	ldr	r2, [r5, #16]
 8011254:	3202      	adds	r2, #2
 8011256:	0092      	lsls	r2, r2, #2
 8011258:	f105 010c 	add.w	r1, r5, #12
 801125c:	300c      	adds	r0, #12
 801125e:	f7ff fa92 	bl	8010786 <memcpy>
 8011262:	2201      	movs	r2, #1
 8011264:	4631      	mov	r1, r6
 8011266:	4648      	mov	r0, r9
 8011268:	f000 fbfc 	bl	8011a64 <__lshift>
 801126c:	f10a 0301 	add.w	r3, sl, #1
 8011270:	9300      	str	r3, [sp, #0]
 8011272:	eb0a 030b 	add.w	r3, sl, fp
 8011276:	9308      	str	r3, [sp, #32]
 8011278:	9b04      	ldr	r3, [sp, #16]
 801127a:	f003 0301 	and.w	r3, r3, #1
 801127e:	462f      	mov	r7, r5
 8011280:	9306      	str	r3, [sp, #24]
 8011282:	4605      	mov	r5, r0
 8011284:	9b00      	ldr	r3, [sp, #0]
 8011286:	9802      	ldr	r0, [sp, #8]
 8011288:	4621      	mov	r1, r4
 801128a:	f103 3bff 	add.w	fp, r3, #4294967295
 801128e:	f7ff fa88 	bl	80107a2 <quorem>
 8011292:	4603      	mov	r3, r0
 8011294:	3330      	adds	r3, #48	@ 0x30
 8011296:	9003      	str	r0, [sp, #12]
 8011298:	4639      	mov	r1, r7
 801129a:	9802      	ldr	r0, [sp, #8]
 801129c:	9309      	str	r3, [sp, #36]	@ 0x24
 801129e:	f000 fc4d 	bl	8011b3c <__mcmp>
 80112a2:	462a      	mov	r2, r5
 80112a4:	9004      	str	r0, [sp, #16]
 80112a6:	4621      	mov	r1, r4
 80112a8:	4648      	mov	r0, r9
 80112aa:	f000 fc63 	bl	8011b74 <__mdiff>
 80112ae:	68c2      	ldr	r2, [r0, #12]
 80112b0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80112b2:	4606      	mov	r6, r0
 80112b4:	bb02      	cbnz	r2, 80112f8 <_dtoa_r+0xa40>
 80112b6:	4601      	mov	r1, r0
 80112b8:	9802      	ldr	r0, [sp, #8]
 80112ba:	f000 fc3f 	bl	8011b3c <__mcmp>
 80112be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80112c0:	4602      	mov	r2, r0
 80112c2:	4631      	mov	r1, r6
 80112c4:	4648      	mov	r0, r9
 80112c6:	920c      	str	r2, [sp, #48]	@ 0x30
 80112c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80112ca:	f000 fa05 	bl	80116d8 <_Bfree>
 80112ce:	9b07      	ldr	r3, [sp, #28]
 80112d0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80112d2:	9e00      	ldr	r6, [sp, #0]
 80112d4:	ea42 0103 	orr.w	r1, r2, r3
 80112d8:	9b06      	ldr	r3, [sp, #24]
 80112da:	4319      	orrs	r1, r3
 80112dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80112de:	d10d      	bne.n	80112fc <_dtoa_r+0xa44>
 80112e0:	2b39      	cmp	r3, #57	@ 0x39
 80112e2:	d027      	beq.n	8011334 <_dtoa_r+0xa7c>
 80112e4:	9a04      	ldr	r2, [sp, #16]
 80112e6:	2a00      	cmp	r2, #0
 80112e8:	dd01      	ble.n	80112ee <_dtoa_r+0xa36>
 80112ea:	9b03      	ldr	r3, [sp, #12]
 80112ec:	3331      	adds	r3, #49	@ 0x31
 80112ee:	f88b 3000 	strb.w	r3, [fp]
 80112f2:	e52e      	b.n	8010d52 <_dtoa_r+0x49a>
 80112f4:	4628      	mov	r0, r5
 80112f6:	e7b9      	b.n	801126c <_dtoa_r+0x9b4>
 80112f8:	2201      	movs	r2, #1
 80112fa:	e7e2      	b.n	80112c2 <_dtoa_r+0xa0a>
 80112fc:	9904      	ldr	r1, [sp, #16]
 80112fe:	2900      	cmp	r1, #0
 8011300:	db04      	blt.n	801130c <_dtoa_r+0xa54>
 8011302:	9807      	ldr	r0, [sp, #28]
 8011304:	4301      	orrs	r1, r0
 8011306:	9806      	ldr	r0, [sp, #24]
 8011308:	4301      	orrs	r1, r0
 801130a:	d120      	bne.n	801134e <_dtoa_r+0xa96>
 801130c:	2a00      	cmp	r2, #0
 801130e:	ddee      	ble.n	80112ee <_dtoa_r+0xa36>
 8011310:	9902      	ldr	r1, [sp, #8]
 8011312:	9300      	str	r3, [sp, #0]
 8011314:	2201      	movs	r2, #1
 8011316:	4648      	mov	r0, r9
 8011318:	f000 fba4 	bl	8011a64 <__lshift>
 801131c:	4621      	mov	r1, r4
 801131e:	9002      	str	r0, [sp, #8]
 8011320:	f000 fc0c 	bl	8011b3c <__mcmp>
 8011324:	2800      	cmp	r0, #0
 8011326:	9b00      	ldr	r3, [sp, #0]
 8011328:	dc02      	bgt.n	8011330 <_dtoa_r+0xa78>
 801132a:	d1e0      	bne.n	80112ee <_dtoa_r+0xa36>
 801132c:	07da      	lsls	r2, r3, #31
 801132e:	d5de      	bpl.n	80112ee <_dtoa_r+0xa36>
 8011330:	2b39      	cmp	r3, #57	@ 0x39
 8011332:	d1da      	bne.n	80112ea <_dtoa_r+0xa32>
 8011334:	2339      	movs	r3, #57	@ 0x39
 8011336:	f88b 3000 	strb.w	r3, [fp]
 801133a:	4633      	mov	r3, r6
 801133c:	461e      	mov	r6, r3
 801133e:	3b01      	subs	r3, #1
 8011340:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8011344:	2a39      	cmp	r2, #57	@ 0x39
 8011346:	d04e      	beq.n	80113e6 <_dtoa_r+0xb2e>
 8011348:	3201      	adds	r2, #1
 801134a:	701a      	strb	r2, [r3, #0]
 801134c:	e501      	b.n	8010d52 <_dtoa_r+0x49a>
 801134e:	2a00      	cmp	r2, #0
 8011350:	dd03      	ble.n	801135a <_dtoa_r+0xaa2>
 8011352:	2b39      	cmp	r3, #57	@ 0x39
 8011354:	d0ee      	beq.n	8011334 <_dtoa_r+0xa7c>
 8011356:	3301      	adds	r3, #1
 8011358:	e7c9      	b.n	80112ee <_dtoa_r+0xa36>
 801135a:	9a00      	ldr	r2, [sp, #0]
 801135c:	9908      	ldr	r1, [sp, #32]
 801135e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8011362:	428a      	cmp	r2, r1
 8011364:	d028      	beq.n	80113b8 <_dtoa_r+0xb00>
 8011366:	9902      	ldr	r1, [sp, #8]
 8011368:	2300      	movs	r3, #0
 801136a:	220a      	movs	r2, #10
 801136c:	4648      	mov	r0, r9
 801136e:	f000 f9d5 	bl	801171c <__multadd>
 8011372:	42af      	cmp	r7, r5
 8011374:	9002      	str	r0, [sp, #8]
 8011376:	f04f 0300 	mov.w	r3, #0
 801137a:	f04f 020a 	mov.w	r2, #10
 801137e:	4639      	mov	r1, r7
 8011380:	4648      	mov	r0, r9
 8011382:	d107      	bne.n	8011394 <_dtoa_r+0xadc>
 8011384:	f000 f9ca 	bl	801171c <__multadd>
 8011388:	4607      	mov	r7, r0
 801138a:	4605      	mov	r5, r0
 801138c:	9b00      	ldr	r3, [sp, #0]
 801138e:	3301      	adds	r3, #1
 8011390:	9300      	str	r3, [sp, #0]
 8011392:	e777      	b.n	8011284 <_dtoa_r+0x9cc>
 8011394:	f000 f9c2 	bl	801171c <__multadd>
 8011398:	4629      	mov	r1, r5
 801139a:	4607      	mov	r7, r0
 801139c:	2300      	movs	r3, #0
 801139e:	220a      	movs	r2, #10
 80113a0:	4648      	mov	r0, r9
 80113a2:	f000 f9bb 	bl	801171c <__multadd>
 80113a6:	4605      	mov	r5, r0
 80113a8:	e7f0      	b.n	801138c <_dtoa_r+0xad4>
 80113aa:	f1bb 0f00 	cmp.w	fp, #0
 80113ae:	bfcc      	ite	gt
 80113b0:	465e      	movgt	r6, fp
 80113b2:	2601      	movle	r6, #1
 80113b4:	4456      	add	r6, sl
 80113b6:	2700      	movs	r7, #0
 80113b8:	9902      	ldr	r1, [sp, #8]
 80113ba:	9300      	str	r3, [sp, #0]
 80113bc:	2201      	movs	r2, #1
 80113be:	4648      	mov	r0, r9
 80113c0:	f000 fb50 	bl	8011a64 <__lshift>
 80113c4:	4621      	mov	r1, r4
 80113c6:	9002      	str	r0, [sp, #8]
 80113c8:	f000 fbb8 	bl	8011b3c <__mcmp>
 80113cc:	2800      	cmp	r0, #0
 80113ce:	dcb4      	bgt.n	801133a <_dtoa_r+0xa82>
 80113d0:	d102      	bne.n	80113d8 <_dtoa_r+0xb20>
 80113d2:	9b00      	ldr	r3, [sp, #0]
 80113d4:	07db      	lsls	r3, r3, #31
 80113d6:	d4b0      	bmi.n	801133a <_dtoa_r+0xa82>
 80113d8:	4633      	mov	r3, r6
 80113da:	461e      	mov	r6, r3
 80113dc:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80113e0:	2a30      	cmp	r2, #48	@ 0x30
 80113e2:	d0fa      	beq.n	80113da <_dtoa_r+0xb22>
 80113e4:	e4b5      	b.n	8010d52 <_dtoa_r+0x49a>
 80113e6:	459a      	cmp	sl, r3
 80113e8:	d1a8      	bne.n	801133c <_dtoa_r+0xa84>
 80113ea:	2331      	movs	r3, #49	@ 0x31
 80113ec:	f108 0801 	add.w	r8, r8, #1
 80113f0:	f88a 3000 	strb.w	r3, [sl]
 80113f4:	e4ad      	b.n	8010d52 <_dtoa_r+0x49a>
 80113f6:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80113f8:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8011454 <_dtoa_r+0xb9c>
 80113fc:	b11b      	cbz	r3, 8011406 <_dtoa_r+0xb4e>
 80113fe:	f10a 0308 	add.w	r3, sl, #8
 8011402:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8011404:	6013      	str	r3, [r2, #0]
 8011406:	4650      	mov	r0, sl
 8011408:	b017      	add	sp, #92	@ 0x5c
 801140a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801140e:	9b07      	ldr	r3, [sp, #28]
 8011410:	2b01      	cmp	r3, #1
 8011412:	f77f ae2e 	ble.w	8011072 <_dtoa_r+0x7ba>
 8011416:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011418:	9308      	str	r3, [sp, #32]
 801141a:	2001      	movs	r0, #1
 801141c:	e64d      	b.n	80110ba <_dtoa_r+0x802>
 801141e:	f1bb 0f00 	cmp.w	fp, #0
 8011422:	f77f aed9 	ble.w	80111d8 <_dtoa_r+0x920>
 8011426:	4656      	mov	r6, sl
 8011428:	9802      	ldr	r0, [sp, #8]
 801142a:	4621      	mov	r1, r4
 801142c:	f7ff f9b9 	bl	80107a2 <quorem>
 8011430:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8011434:	f806 3b01 	strb.w	r3, [r6], #1
 8011438:	eba6 020a 	sub.w	r2, r6, sl
 801143c:	4593      	cmp	fp, r2
 801143e:	ddb4      	ble.n	80113aa <_dtoa_r+0xaf2>
 8011440:	9902      	ldr	r1, [sp, #8]
 8011442:	2300      	movs	r3, #0
 8011444:	220a      	movs	r2, #10
 8011446:	4648      	mov	r0, r9
 8011448:	f000 f968 	bl	801171c <__multadd>
 801144c:	9002      	str	r0, [sp, #8]
 801144e:	e7eb      	b.n	8011428 <_dtoa_r+0xb70>
 8011450:	08013678 	.word	0x08013678
 8011454:	080135fc 	.word	0x080135fc

08011458 <_free_r>:
 8011458:	b538      	push	{r3, r4, r5, lr}
 801145a:	4605      	mov	r5, r0
 801145c:	2900      	cmp	r1, #0
 801145e:	d041      	beq.n	80114e4 <_free_r+0x8c>
 8011460:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8011464:	1f0c      	subs	r4, r1, #4
 8011466:	2b00      	cmp	r3, #0
 8011468:	bfb8      	it	lt
 801146a:	18e4      	addlt	r4, r4, r3
 801146c:	f000 f8e8 	bl	8011640 <__malloc_lock>
 8011470:	4a1d      	ldr	r2, [pc, #116]	@ (80114e8 <_free_r+0x90>)
 8011472:	6813      	ldr	r3, [r2, #0]
 8011474:	b933      	cbnz	r3, 8011484 <_free_r+0x2c>
 8011476:	6063      	str	r3, [r4, #4]
 8011478:	6014      	str	r4, [r2, #0]
 801147a:	4628      	mov	r0, r5
 801147c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8011480:	f000 b8e4 	b.w	801164c <__malloc_unlock>
 8011484:	42a3      	cmp	r3, r4
 8011486:	d908      	bls.n	801149a <_free_r+0x42>
 8011488:	6820      	ldr	r0, [r4, #0]
 801148a:	1821      	adds	r1, r4, r0
 801148c:	428b      	cmp	r3, r1
 801148e:	bf01      	itttt	eq
 8011490:	6819      	ldreq	r1, [r3, #0]
 8011492:	685b      	ldreq	r3, [r3, #4]
 8011494:	1809      	addeq	r1, r1, r0
 8011496:	6021      	streq	r1, [r4, #0]
 8011498:	e7ed      	b.n	8011476 <_free_r+0x1e>
 801149a:	461a      	mov	r2, r3
 801149c:	685b      	ldr	r3, [r3, #4]
 801149e:	b10b      	cbz	r3, 80114a4 <_free_r+0x4c>
 80114a0:	42a3      	cmp	r3, r4
 80114a2:	d9fa      	bls.n	801149a <_free_r+0x42>
 80114a4:	6811      	ldr	r1, [r2, #0]
 80114a6:	1850      	adds	r0, r2, r1
 80114a8:	42a0      	cmp	r0, r4
 80114aa:	d10b      	bne.n	80114c4 <_free_r+0x6c>
 80114ac:	6820      	ldr	r0, [r4, #0]
 80114ae:	4401      	add	r1, r0
 80114b0:	1850      	adds	r0, r2, r1
 80114b2:	4283      	cmp	r3, r0
 80114b4:	6011      	str	r1, [r2, #0]
 80114b6:	d1e0      	bne.n	801147a <_free_r+0x22>
 80114b8:	6818      	ldr	r0, [r3, #0]
 80114ba:	685b      	ldr	r3, [r3, #4]
 80114bc:	6053      	str	r3, [r2, #4]
 80114be:	4408      	add	r0, r1
 80114c0:	6010      	str	r0, [r2, #0]
 80114c2:	e7da      	b.n	801147a <_free_r+0x22>
 80114c4:	d902      	bls.n	80114cc <_free_r+0x74>
 80114c6:	230c      	movs	r3, #12
 80114c8:	602b      	str	r3, [r5, #0]
 80114ca:	e7d6      	b.n	801147a <_free_r+0x22>
 80114cc:	6820      	ldr	r0, [r4, #0]
 80114ce:	1821      	adds	r1, r4, r0
 80114d0:	428b      	cmp	r3, r1
 80114d2:	bf04      	itt	eq
 80114d4:	6819      	ldreq	r1, [r3, #0]
 80114d6:	685b      	ldreq	r3, [r3, #4]
 80114d8:	6063      	str	r3, [r4, #4]
 80114da:	bf04      	itt	eq
 80114dc:	1809      	addeq	r1, r1, r0
 80114de:	6021      	streq	r1, [r4, #0]
 80114e0:	6054      	str	r4, [r2, #4]
 80114e2:	e7ca      	b.n	801147a <_free_r+0x22>
 80114e4:	bd38      	pop	{r3, r4, r5, pc}
 80114e6:	bf00      	nop
 80114e8:	20002e30 	.word	0x20002e30

080114ec <malloc>:
 80114ec:	4b02      	ldr	r3, [pc, #8]	@ (80114f8 <malloc+0xc>)
 80114ee:	4601      	mov	r1, r0
 80114f0:	6818      	ldr	r0, [r3, #0]
 80114f2:	f000 b825 	b.w	8011540 <_malloc_r>
 80114f6:	bf00      	nop
 80114f8:	20000110 	.word	0x20000110

080114fc <sbrk_aligned>:
 80114fc:	b570      	push	{r4, r5, r6, lr}
 80114fe:	4e0f      	ldr	r6, [pc, #60]	@ (801153c <sbrk_aligned+0x40>)
 8011500:	460c      	mov	r4, r1
 8011502:	6831      	ldr	r1, [r6, #0]
 8011504:	4605      	mov	r5, r0
 8011506:	b911      	cbnz	r1, 801150e <sbrk_aligned+0x12>
 8011508:	f000 fccc 	bl	8011ea4 <_sbrk_r>
 801150c:	6030      	str	r0, [r6, #0]
 801150e:	4621      	mov	r1, r4
 8011510:	4628      	mov	r0, r5
 8011512:	f000 fcc7 	bl	8011ea4 <_sbrk_r>
 8011516:	1c43      	adds	r3, r0, #1
 8011518:	d103      	bne.n	8011522 <sbrk_aligned+0x26>
 801151a:	f04f 34ff 	mov.w	r4, #4294967295
 801151e:	4620      	mov	r0, r4
 8011520:	bd70      	pop	{r4, r5, r6, pc}
 8011522:	1cc4      	adds	r4, r0, #3
 8011524:	f024 0403 	bic.w	r4, r4, #3
 8011528:	42a0      	cmp	r0, r4
 801152a:	d0f8      	beq.n	801151e <sbrk_aligned+0x22>
 801152c:	1a21      	subs	r1, r4, r0
 801152e:	4628      	mov	r0, r5
 8011530:	f000 fcb8 	bl	8011ea4 <_sbrk_r>
 8011534:	3001      	adds	r0, #1
 8011536:	d1f2      	bne.n	801151e <sbrk_aligned+0x22>
 8011538:	e7ef      	b.n	801151a <sbrk_aligned+0x1e>
 801153a:	bf00      	nop
 801153c:	20002e2c 	.word	0x20002e2c

08011540 <_malloc_r>:
 8011540:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011544:	1ccd      	adds	r5, r1, #3
 8011546:	f025 0503 	bic.w	r5, r5, #3
 801154a:	3508      	adds	r5, #8
 801154c:	2d0c      	cmp	r5, #12
 801154e:	bf38      	it	cc
 8011550:	250c      	movcc	r5, #12
 8011552:	2d00      	cmp	r5, #0
 8011554:	4606      	mov	r6, r0
 8011556:	db01      	blt.n	801155c <_malloc_r+0x1c>
 8011558:	42a9      	cmp	r1, r5
 801155a:	d904      	bls.n	8011566 <_malloc_r+0x26>
 801155c:	230c      	movs	r3, #12
 801155e:	6033      	str	r3, [r6, #0]
 8011560:	2000      	movs	r0, #0
 8011562:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011566:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 801163c <_malloc_r+0xfc>
 801156a:	f000 f869 	bl	8011640 <__malloc_lock>
 801156e:	f8d8 3000 	ldr.w	r3, [r8]
 8011572:	461c      	mov	r4, r3
 8011574:	bb44      	cbnz	r4, 80115c8 <_malloc_r+0x88>
 8011576:	4629      	mov	r1, r5
 8011578:	4630      	mov	r0, r6
 801157a:	f7ff ffbf 	bl	80114fc <sbrk_aligned>
 801157e:	1c43      	adds	r3, r0, #1
 8011580:	4604      	mov	r4, r0
 8011582:	d158      	bne.n	8011636 <_malloc_r+0xf6>
 8011584:	f8d8 4000 	ldr.w	r4, [r8]
 8011588:	4627      	mov	r7, r4
 801158a:	2f00      	cmp	r7, #0
 801158c:	d143      	bne.n	8011616 <_malloc_r+0xd6>
 801158e:	2c00      	cmp	r4, #0
 8011590:	d04b      	beq.n	801162a <_malloc_r+0xea>
 8011592:	6823      	ldr	r3, [r4, #0]
 8011594:	4639      	mov	r1, r7
 8011596:	4630      	mov	r0, r6
 8011598:	eb04 0903 	add.w	r9, r4, r3
 801159c:	f000 fc82 	bl	8011ea4 <_sbrk_r>
 80115a0:	4581      	cmp	r9, r0
 80115a2:	d142      	bne.n	801162a <_malloc_r+0xea>
 80115a4:	6821      	ldr	r1, [r4, #0]
 80115a6:	1a6d      	subs	r5, r5, r1
 80115a8:	4629      	mov	r1, r5
 80115aa:	4630      	mov	r0, r6
 80115ac:	f7ff ffa6 	bl	80114fc <sbrk_aligned>
 80115b0:	3001      	adds	r0, #1
 80115b2:	d03a      	beq.n	801162a <_malloc_r+0xea>
 80115b4:	6823      	ldr	r3, [r4, #0]
 80115b6:	442b      	add	r3, r5
 80115b8:	6023      	str	r3, [r4, #0]
 80115ba:	f8d8 3000 	ldr.w	r3, [r8]
 80115be:	685a      	ldr	r2, [r3, #4]
 80115c0:	bb62      	cbnz	r2, 801161c <_malloc_r+0xdc>
 80115c2:	f8c8 7000 	str.w	r7, [r8]
 80115c6:	e00f      	b.n	80115e8 <_malloc_r+0xa8>
 80115c8:	6822      	ldr	r2, [r4, #0]
 80115ca:	1b52      	subs	r2, r2, r5
 80115cc:	d420      	bmi.n	8011610 <_malloc_r+0xd0>
 80115ce:	2a0b      	cmp	r2, #11
 80115d0:	d917      	bls.n	8011602 <_malloc_r+0xc2>
 80115d2:	1961      	adds	r1, r4, r5
 80115d4:	42a3      	cmp	r3, r4
 80115d6:	6025      	str	r5, [r4, #0]
 80115d8:	bf18      	it	ne
 80115da:	6059      	strne	r1, [r3, #4]
 80115dc:	6863      	ldr	r3, [r4, #4]
 80115de:	bf08      	it	eq
 80115e0:	f8c8 1000 	streq.w	r1, [r8]
 80115e4:	5162      	str	r2, [r4, r5]
 80115e6:	604b      	str	r3, [r1, #4]
 80115e8:	4630      	mov	r0, r6
 80115ea:	f000 f82f 	bl	801164c <__malloc_unlock>
 80115ee:	f104 000b 	add.w	r0, r4, #11
 80115f2:	1d23      	adds	r3, r4, #4
 80115f4:	f020 0007 	bic.w	r0, r0, #7
 80115f8:	1ac2      	subs	r2, r0, r3
 80115fa:	bf1c      	itt	ne
 80115fc:	1a1b      	subne	r3, r3, r0
 80115fe:	50a3      	strne	r3, [r4, r2]
 8011600:	e7af      	b.n	8011562 <_malloc_r+0x22>
 8011602:	6862      	ldr	r2, [r4, #4]
 8011604:	42a3      	cmp	r3, r4
 8011606:	bf0c      	ite	eq
 8011608:	f8c8 2000 	streq.w	r2, [r8]
 801160c:	605a      	strne	r2, [r3, #4]
 801160e:	e7eb      	b.n	80115e8 <_malloc_r+0xa8>
 8011610:	4623      	mov	r3, r4
 8011612:	6864      	ldr	r4, [r4, #4]
 8011614:	e7ae      	b.n	8011574 <_malloc_r+0x34>
 8011616:	463c      	mov	r4, r7
 8011618:	687f      	ldr	r7, [r7, #4]
 801161a:	e7b6      	b.n	801158a <_malloc_r+0x4a>
 801161c:	461a      	mov	r2, r3
 801161e:	685b      	ldr	r3, [r3, #4]
 8011620:	42a3      	cmp	r3, r4
 8011622:	d1fb      	bne.n	801161c <_malloc_r+0xdc>
 8011624:	2300      	movs	r3, #0
 8011626:	6053      	str	r3, [r2, #4]
 8011628:	e7de      	b.n	80115e8 <_malloc_r+0xa8>
 801162a:	230c      	movs	r3, #12
 801162c:	6033      	str	r3, [r6, #0]
 801162e:	4630      	mov	r0, r6
 8011630:	f000 f80c 	bl	801164c <__malloc_unlock>
 8011634:	e794      	b.n	8011560 <_malloc_r+0x20>
 8011636:	6005      	str	r5, [r0, #0]
 8011638:	e7d6      	b.n	80115e8 <_malloc_r+0xa8>
 801163a:	bf00      	nop
 801163c:	20002e30 	.word	0x20002e30

08011640 <__malloc_lock>:
 8011640:	4801      	ldr	r0, [pc, #4]	@ (8011648 <__malloc_lock+0x8>)
 8011642:	f7ff b89e 	b.w	8010782 <__retarget_lock_acquire_recursive>
 8011646:	bf00      	nop
 8011648:	20002e28 	.word	0x20002e28

0801164c <__malloc_unlock>:
 801164c:	4801      	ldr	r0, [pc, #4]	@ (8011654 <__malloc_unlock+0x8>)
 801164e:	f7ff b899 	b.w	8010784 <__retarget_lock_release_recursive>
 8011652:	bf00      	nop
 8011654:	20002e28 	.word	0x20002e28

08011658 <_Balloc>:
 8011658:	b570      	push	{r4, r5, r6, lr}
 801165a:	69c6      	ldr	r6, [r0, #28]
 801165c:	4604      	mov	r4, r0
 801165e:	460d      	mov	r5, r1
 8011660:	b976      	cbnz	r6, 8011680 <_Balloc+0x28>
 8011662:	2010      	movs	r0, #16
 8011664:	f7ff ff42 	bl	80114ec <malloc>
 8011668:	4602      	mov	r2, r0
 801166a:	61e0      	str	r0, [r4, #28]
 801166c:	b920      	cbnz	r0, 8011678 <_Balloc+0x20>
 801166e:	4b18      	ldr	r3, [pc, #96]	@ (80116d0 <_Balloc+0x78>)
 8011670:	4818      	ldr	r0, [pc, #96]	@ (80116d4 <_Balloc+0x7c>)
 8011672:	216b      	movs	r1, #107	@ 0x6b
 8011674:	f000 fc26 	bl	8011ec4 <__assert_func>
 8011678:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801167c:	6006      	str	r6, [r0, #0]
 801167e:	60c6      	str	r6, [r0, #12]
 8011680:	69e6      	ldr	r6, [r4, #28]
 8011682:	68f3      	ldr	r3, [r6, #12]
 8011684:	b183      	cbz	r3, 80116a8 <_Balloc+0x50>
 8011686:	69e3      	ldr	r3, [r4, #28]
 8011688:	68db      	ldr	r3, [r3, #12]
 801168a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801168e:	b9b8      	cbnz	r0, 80116c0 <_Balloc+0x68>
 8011690:	2101      	movs	r1, #1
 8011692:	fa01 f605 	lsl.w	r6, r1, r5
 8011696:	1d72      	adds	r2, r6, #5
 8011698:	0092      	lsls	r2, r2, #2
 801169a:	4620      	mov	r0, r4
 801169c:	f000 fc30 	bl	8011f00 <_calloc_r>
 80116a0:	b160      	cbz	r0, 80116bc <_Balloc+0x64>
 80116a2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80116a6:	e00e      	b.n	80116c6 <_Balloc+0x6e>
 80116a8:	2221      	movs	r2, #33	@ 0x21
 80116aa:	2104      	movs	r1, #4
 80116ac:	4620      	mov	r0, r4
 80116ae:	f000 fc27 	bl	8011f00 <_calloc_r>
 80116b2:	69e3      	ldr	r3, [r4, #28]
 80116b4:	60f0      	str	r0, [r6, #12]
 80116b6:	68db      	ldr	r3, [r3, #12]
 80116b8:	2b00      	cmp	r3, #0
 80116ba:	d1e4      	bne.n	8011686 <_Balloc+0x2e>
 80116bc:	2000      	movs	r0, #0
 80116be:	bd70      	pop	{r4, r5, r6, pc}
 80116c0:	6802      	ldr	r2, [r0, #0]
 80116c2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80116c6:	2300      	movs	r3, #0
 80116c8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80116cc:	e7f7      	b.n	80116be <_Balloc+0x66>
 80116ce:	bf00      	nop
 80116d0:	08013609 	.word	0x08013609
 80116d4:	08013689 	.word	0x08013689

080116d8 <_Bfree>:
 80116d8:	b570      	push	{r4, r5, r6, lr}
 80116da:	69c6      	ldr	r6, [r0, #28]
 80116dc:	4605      	mov	r5, r0
 80116de:	460c      	mov	r4, r1
 80116e0:	b976      	cbnz	r6, 8011700 <_Bfree+0x28>
 80116e2:	2010      	movs	r0, #16
 80116e4:	f7ff ff02 	bl	80114ec <malloc>
 80116e8:	4602      	mov	r2, r0
 80116ea:	61e8      	str	r0, [r5, #28]
 80116ec:	b920      	cbnz	r0, 80116f8 <_Bfree+0x20>
 80116ee:	4b09      	ldr	r3, [pc, #36]	@ (8011714 <_Bfree+0x3c>)
 80116f0:	4809      	ldr	r0, [pc, #36]	@ (8011718 <_Bfree+0x40>)
 80116f2:	218f      	movs	r1, #143	@ 0x8f
 80116f4:	f000 fbe6 	bl	8011ec4 <__assert_func>
 80116f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80116fc:	6006      	str	r6, [r0, #0]
 80116fe:	60c6      	str	r6, [r0, #12]
 8011700:	b13c      	cbz	r4, 8011712 <_Bfree+0x3a>
 8011702:	69eb      	ldr	r3, [r5, #28]
 8011704:	6862      	ldr	r2, [r4, #4]
 8011706:	68db      	ldr	r3, [r3, #12]
 8011708:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801170c:	6021      	str	r1, [r4, #0]
 801170e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8011712:	bd70      	pop	{r4, r5, r6, pc}
 8011714:	08013609 	.word	0x08013609
 8011718:	08013689 	.word	0x08013689

0801171c <__multadd>:
 801171c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011720:	690d      	ldr	r5, [r1, #16]
 8011722:	4607      	mov	r7, r0
 8011724:	460c      	mov	r4, r1
 8011726:	461e      	mov	r6, r3
 8011728:	f101 0c14 	add.w	ip, r1, #20
 801172c:	2000      	movs	r0, #0
 801172e:	f8dc 3000 	ldr.w	r3, [ip]
 8011732:	b299      	uxth	r1, r3
 8011734:	fb02 6101 	mla	r1, r2, r1, r6
 8011738:	0c1e      	lsrs	r6, r3, #16
 801173a:	0c0b      	lsrs	r3, r1, #16
 801173c:	fb02 3306 	mla	r3, r2, r6, r3
 8011740:	b289      	uxth	r1, r1
 8011742:	3001      	adds	r0, #1
 8011744:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8011748:	4285      	cmp	r5, r0
 801174a:	f84c 1b04 	str.w	r1, [ip], #4
 801174e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8011752:	dcec      	bgt.n	801172e <__multadd+0x12>
 8011754:	b30e      	cbz	r6, 801179a <__multadd+0x7e>
 8011756:	68a3      	ldr	r3, [r4, #8]
 8011758:	42ab      	cmp	r3, r5
 801175a:	dc19      	bgt.n	8011790 <__multadd+0x74>
 801175c:	6861      	ldr	r1, [r4, #4]
 801175e:	4638      	mov	r0, r7
 8011760:	3101      	adds	r1, #1
 8011762:	f7ff ff79 	bl	8011658 <_Balloc>
 8011766:	4680      	mov	r8, r0
 8011768:	b928      	cbnz	r0, 8011776 <__multadd+0x5a>
 801176a:	4602      	mov	r2, r0
 801176c:	4b0c      	ldr	r3, [pc, #48]	@ (80117a0 <__multadd+0x84>)
 801176e:	480d      	ldr	r0, [pc, #52]	@ (80117a4 <__multadd+0x88>)
 8011770:	21ba      	movs	r1, #186	@ 0xba
 8011772:	f000 fba7 	bl	8011ec4 <__assert_func>
 8011776:	6922      	ldr	r2, [r4, #16]
 8011778:	3202      	adds	r2, #2
 801177a:	f104 010c 	add.w	r1, r4, #12
 801177e:	0092      	lsls	r2, r2, #2
 8011780:	300c      	adds	r0, #12
 8011782:	f7ff f800 	bl	8010786 <memcpy>
 8011786:	4621      	mov	r1, r4
 8011788:	4638      	mov	r0, r7
 801178a:	f7ff ffa5 	bl	80116d8 <_Bfree>
 801178e:	4644      	mov	r4, r8
 8011790:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8011794:	3501      	adds	r5, #1
 8011796:	615e      	str	r6, [r3, #20]
 8011798:	6125      	str	r5, [r4, #16]
 801179a:	4620      	mov	r0, r4
 801179c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80117a0:	08013678 	.word	0x08013678
 80117a4:	08013689 	.word	0x08013689

080117a8 <__hi0bits>:
 80117a8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80117ac:	4603      	mov	r3, r0
 80117ae:	bf36      	itet	cc
 80117b0:	0403      	lslcc	r3, r0, #16
 80117b2:	2000      	movcs	r0, #0
 80117b4:	2010      	movcc	r0, #16
 80117b6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80117ba:	bf3c      	itt	cc
 80117bc:	021b      	lslcc	r3, r3, #8
 80117be:	3008      	addcc	r0, #8
 80117c0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80117c4:	bf3c      	itt	cc
 80117c6:	011b      	lslcc	r3, r3, #4
 80117c8:	3004      	addcc	r0, #4
 80117ca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80117ce:	bf3c      	itt	cc
 80117d0:	009b      	lslcc	r3, r3, #2
 80117d2:	3002      	addcc	r0, #2
 80117d4:	2b00      	cmp	r3, #0
 80117d6:	db05      	blt.n	80117e4 <__hi0bits+0x3c>
 80117d8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80117dc:	f100 0001 	add.w	r0, r0, #1
 80117e0:	bf08      	it	eq
 80117e2:	2020      	moveq	r0, #32
 80117e4:	4770      	bx	lr

080117e6 <__lo0bits>:
 80117e6:	6803      	ldr	r3, [r0, #0]
 80117e8:	4602      	mov	r2, r0
 80117ea:	f013 0007 	ands.w	r0, r3, #7
 80117ee:	d00b      	beq.n	8011808 <__lo0bits+0x22>
 80117f0:	07d9      	lsls	r1, r3, #31
 80117f2:	d421      	bmi.n	8011838 <__lo0bits+0x52>
 80117f4:	0798      	lsls	r0, r3, #30
 80117f6:	bf49      	itett	mi
 80117f8:	085b      	lsrmi	r3, r3, #1
 80117fa:	089b      	lsrpl	r3, r3, #2
 80117fc:	2001      	movmi	r0, #1
 80117fe:	6013      	strmi	r3, [r2, #0]
 8011800:	bf5c      	itt	pl
 8011802:	6013      	strpl	r3, [r2, #0]
 8011804:	2002      	movpl	r0, #2
 8011806:	4770      	bx	lr
 8011808:	b299      	uxth	r1, r3
 801180a:	b909      	cbnz	r1, 8011810 <__lo0bits+0x2a>
 801180c:	0c1b      	lsrs	r3, r3, #16
 801180e:	2010      	movs	r0, #16
 8011810:	b2d9      	uxtb	r1, r3
 8011812:	b909      	cbnz	r1, 8011818 <__lo0bits+0x32>
 8011814:	3008      	adds	r0, #8
 8011816:	0a1b      	lsrs	r3, r3, #8
 8011818:	0719      	lsls	r1, r3, #28
 801181a:	bf04      	itt	eq
 801181c:	091b      	lsreq	r3, r3, #4
 801181e:	3004      	addeq	r0, #4
 8011820:	0799      	lsls	r1, r3, #30
 8011822:	bf04      	itt	eq
 8011824:	089b      	lsreq	r3, r3, #2
 8011826:	3002      	addeq	r0, #2
 8011828:	07d9      	lsls	r1, r3, #31
 801182a:	d403      	bmi.n	8011834 <__lo0bits+0x4e>
 801182c:	085b      	lsrs	r3, r3, #1
 801182e:	f100 0001 	add.w	r0, r0, #1
 8011832:	d003      	beq.n	801183c <__lo0bits+0x56>
 8011834:	6013      	str	r3, [r2, #0]
 8011836:	4770      	bx	lr
 8011838:	2000      	movs	r0, #0
 801183a:	4770      	bx	lr
 801183c:	2020      	movs	r0, #32
 801183e:	4770      	bx	lr

08011840 <__i2b>:
 8011840:	b510      	push	{r4, lr}
 8011842:	460c      	mov	r4, r1
 8011844:	2101      	movs	r1, #1
 8011846:	f7ff ff07 	bl	8011658 <_Balloc>
 801184a:	4602      	mov	r2, r0
 801184c:	b928      	cbnz	r0, 801185a <__i2b+0x1a>
 801184e:	4b05      	ldr	r3, [pc, #20]	@ (8011864 <__i2b+0x24>)
 8011850:	4805      	ldr	r0, [pc, #20]	@ (8011868 <__i2b+0x28>)
 8011852:	f240 1145 	movw	r1, #325	@ 0x145
 8011856:	f000 fb35 	bl	8011ec4 <__assert_func>
 801185a:	2301      	movs	r3, #1
 801185c:	6144      	str	r4, [r0, #20]
 801185e:	6103      	str	r3, [r0, #16]
 8011860:	bd10      	pop	{r4, pc}
 8011862:	bf00      	nop
 8011864:	08013678 	.word	0x08013678
 8011868:	08013689 	.word	0x08013689

0801186c <__multiply>:
 801186c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011870:	4617      	mov	r7, r2
 8011872:	690a      	ldr	r2, [r1, #16]
 8011874:	693b      	ldr	r3, [r7, #16]
 8011876:	429a      	cmp	r2, r3
 8011878:	bfa8      	it	ge
 801187a:	463b      	movge	r3, r7
 801187c:	4689      	mov	r9, r1
 801187e:	bfa4      	itt	ge
 8011880:	460f      	movge	r7, r1
 8011882:	4699      	movge	r9, r3
 8011884:	693d      	ldr	r5, [r7, #16]
 8011886:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801188a:	68bb      	ldr	r3, [r7, #8]
 801188c:	6879      	ldr	r1, [r7, #4]
 801188e:	eb05 060a 	add.w	r6, r5, sl
 8011892:	42b3      	cmp	r3, r6
 8011894:	b085      	sub	sp, #20
 8011896:	bfb8      	it	lt
 8011898:	3101      	addlt	r1, #1
 801189a:	f7ff fedd 	bl	8011658 <_Balloc>
 801189e:	b930      	cbnz	r0, 80118ae <__multiply+0x42>
 80118a0:	4602      	mov	r2, r0
 80118a2:	4b41      	ldr	r3, [pc, #260]	@ (80119a8 <__multiply+0x13c>)
 80118a4:	4841      	ldr	r0, [pc, #260]	@ (80119ac <__multiply+0x140>)
 80118a6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80118aa:	f000 fb0b 	bl	8011ec4 <__assert_func>
 80118ae:	f100 0414 	add.w	r4, r0, #20
 80118b2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80118b6:	4623      	mov	r3, r4
 80118b8:	2200      	movs	r2, #0
 80118ba:	4573      	cmp	r3, lr
 80118bc:	d320      	bcc.n	8011900 <__multiply+0x94>
 80118be:	f107 0814 	add.w	r8, r7, #20
 80118c2:	f109 0114 	add.w	r1, r9, #20
 80118c6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80118ca:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80118ce:	9302      	str	r3, [sp, #8]
 80118d0:	1beb      	subs	r3, r5, r7
 80118d2:	3b15      	subs	r3, #21
 80118d4:	f023 0303 	bic.w	r3, r3, #3
 80118d8:	3304      	adds	r3, #4
 80118da:	3715      	adds	r7, #21
 80118dc:	42bd      	cmp	r5, r7
 80118de:	bf38      	it	cc
 80118e0:	2304      	movcc	r3, #4
 80118e2:	9301      	str	r3, [sp, #4]
 80118e4:	9b02      	ldr	r3, [sp, #8]
 80118e6:	9103      	str	r1, [sp, #12]
 80118e8:	428b      	cmp	r3, r1
 80118ea:	d80c      	bhi.n	8011906 <__multiply+0x9a>
 80118ec:	2e00      	cmp	r6, #0
 80118ee:	dd03      	ble.n	80118f8 <__multiply+0x8c>
 80118f0:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80118f4:	2b00      	cmp	r3, #0
 80118f6:	d055      	beq.n	80119a4 <__multiply+0x138>
 80118f8:	6106      	str	r6, [r0, #16]
 80118fa:	b005      	add	sp, #20
 80118fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011900:	f843 2b04 	str.w	r2, [r3], #4
 8011904:	e7d9      	b.n	80118ba <__multiply+0x4e>
 8011906:	f8b1 a000 	ldrh.w	sl, [r1]
 801190a:	f1ba 0f00 	cmp.w	sl, #0
 801190e:	d01f      	beq.n	8011950 <__multiply+0xe4>
 8011910:	46c4      	mov	ip, r8
 8011912:	46a1      	mov	r9, r4
 8011914:	2700      	movs	r7, #0
 8011916:	f85c 2b04 	ldr.w	r2, [ip], #4
 801191a:	f8d9 3000 	ldr.w	r3, [r9]
 801191e:	fa1f fb82 	uxth.w	fp, r2
 8011922:	b29b      	uxth	r3, r3
 8011924:	fb0a 330b 	mla	r3, sl, fp, r3
 8011928:	443b      	add	r3, r7
 801192a:	f8d9 7000 	ldr.w	r7, [r9]
 801192e:	0c12      	lsrs	r2, r2, #16
 8011930:	0c3f      	lsrs	r7, r7, #16
 8011932:	fb0a 7202 	mla	r2, sl, r2, r7
 8011936:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801193a:	b29b      	uxth	r3, r3
 801193c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011940:	4565      	cmp	r5, ip
 8011942:	f849 3b04 	str.w	r3, [r9], #4
 8011946:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801194a:	d8e4      	bhi.n	8011916 <__multiply+0xaa>
 801194c:	9b01      	ldr	r3, [sp, #4]
 801194e:	50e7      	str	r7, [r4, r3]
 8011950:	9b03      	ldr	r3, [sp, #12]
 8011952:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8011956:	3104      	adds	r1, #4
 8011958:	f1b9 0f00 	cmp.w	r9, #0
 801195c:	d020      	beq.n	80119a0 <__multiply+0x134>
 801195e:	6823      	ldr	r3, [r4, #0]
 8011960:	4647      	mov	r7, r8
 8011962:	46a4      	mov	ip, r4
 8011964:	f04f 0a00 	mov.w	sl, #0
 8011968:	f8b7 b000 	ldrh.w	fp, [r7]
 801196c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8011970:	fb09 220b 	mla	r2, r9, fp, r2
 8011974:	4452      	add	r2, sl
 8011976:	b29b      	uxth	r3, r3
 8011978:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801197c:	f84c 3b04 	str.w	r3, [ip], #4
 8011980:	f857 3b04 	ldr.w	r3, [r7], #4
 8011984:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011988:	f8bc 3000 	ldrh.w	r3, [ip]
 801198c:	fb09 330a 	mla	r3, r9, sl, r3
 8011990:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8011994:	42bd      	cmp	r5, r7
 8011996:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801199a:	d8e5      	bhi.n	8011968 <__multiply+0xfc>
 801199c:	9a01      	ldr	r2, [sp, #4]
 801199e:	50a3      	str	r3, [r4, r2]
 80119a0:	3404      	adds	r4, #4
 80119a2:	e79f      	b.n	80118e4 <__multiply+0x78>
 80119a4:	3e01      	subs	r6, #1
 80119a6:	e7a1      	b.n	80118ec <__multiply+0x80>
 80119a8:	08013678 	.word	0x08013678
 80119ac:	08013689 	.word	0x08013689

080119b0 <__pow5mult>:
 80119b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80119b4:	4615      	mov	r5, r2
 80119b6:	f012 0203 	ands.w	r2, r2, #3
 80119ba:	4607      	mov	r7, r0
 80119bc:	460e      	mov	r6, r1
 80119be:	d007      	beq.n	80119d0 <__pow5mult+0x20>
 80119c0:	4c25      	ldr	r4, [pc, #148]	@ (8011a58 <__pow5mult+0xa8>)
 80119c2:	3a01      	subs	r2, #1
 80119c4:	2300      	movs	r3, #0
 80119c6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80119ca:	f7ff fea7 	bl	801171c <__multadd>
 80119ce:	4606      	mov	r6, r0
 80119d0:	10ad      	asrs	r5, r5, #2
 80119d2:	d03d      	beq.n	8011a50 <__pow5mult+0xa0>
 80119d4:	69fc      	ldr	r4, [r7, #28]
 80119d6:	b97c      	cbnz	r4, 80119f8 <__pow5mult+0x48>
 80119d8:	2010      	movs	r0, #16
 80119da:	f7ff fd87 	bl	80114ec <malloc>
 80119de:	4602      	mov	r2, r0
 80119e0:	61f8      	str	r0, [r7, #28]
 80119e2:	b928      	cbnz	r0, 80119f0 <__pow5mult+0x40>
 80119e4:	4b1d      	ldr	r3, [pc, #116]	@ (8011a5c <__pow5mult+0xac>)
 80119e6:	481e      	ldr	r0, [pc, #120]	@ (8011a60 <__pow5mult+0xb0>)
 80119e8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80119ec:	f000 fa6a 	bl	8011ec4 <__assert_func>
 80119f0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80119f4:	6004      	str	r4, [r0, #0]
 80119f6:	60c4      	str	r4, [r0, #12]
 80119f8:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80119fc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8011a00:	b94c      	cbnz	r4, 8011a16 <__pow5mult+0x66>
 8011a02:	f240 2171 	movw	r1, #625	@ 0x271
 8011a06:	4638      	mov	r0, r7
 8011a08:	f7ff ff1a 	bl	8011840 <__i2b>
 8011a0c:	2300      	movs	r3, #0
 8011a0e:	f8c8 0008 	str.w	r0, [r8, #8]
 8011a12:	4604      	mov	r4, r0
 8011a14:	6003      	str	r3, [r0, #0]
 8011a16:	f04f 0900 	mov.w	r9, #0
 8011a1a:	07eb      	lsls	r3, r5, #31
 8011a1c:	d50a      	bpl.n	8011a34 <__pow5mult+0x84>
 8011a1e:	4631      	mov	r1, r6
 8011a20:	4622      	mov	r2, r4
 8011a22:	4638      	mov	r0, r7
 8011a24:	f7ff ff22 	bl	801186c <__multiply>
 8011a28:	4631      	mov	r1, r6
 8011a2a:	4680      	mov	r8, r0
 8011a2c:	4638      	mov	r0, r7
 8011a2e:	f7ff fe53 	bl	80116d8 <_Bfree>
 8011a32:	4646      	mov	r6, r8
 8011a34:	106d      	asrs	r5, r5, #1
 8011a36:	d00b      	beq.n	8011a50 <__pow5mult+0xa0>
 8011a38:	6820      	ldr	r0, [r4, #0]
 8011a3a:	b938      	cbnz	r0, 8011a4c <__pow5mult+0x9c>
 8011a3c:	4622      	mov	r2, r4
 8011a3e:	4621      	mov	r1, r4
 8011a40:	4638      	mov	r0, r7
 8011a42:	f7ff ff13 	bl	801186c <__multiply>
 8011a46:	6020      	str	r0, [r4, #0]
 8011a48:	f8c0 9000 	str.w	r9, [r0]
 8011a4c:	4604      	mov	r4, r0
 8011a4e:	e7e4      	b.n	8011a1a <__pow5mult+0x6a>
 8011a50:	4630      	mov	r0, r6
 8011a52:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011a56:	bf00      	nop
 8011a58:	0801373c 	.word	0x0801373c
 8011a5c:	08013609 	.word	0x08013609
 8011a60:	08013689 	.word	0x08013689

08011a64 <__lshift>:
 8011a64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011a68:	460c      	mov	r4, r1
 8011a6a:	6849      	ldr	r1, [r1, #4]
 8011a6c:	6923      	ldr	r3, [r4, #16]
 8011a6e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8011a72:	68a3      	ldr	r3, [r4, #8]
 8011a74:	4607      	mov	r7, r0
 8011a76:	4691      	mov	r9, r2
 8011a78:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011a7c:	f108 0601 	add.w	r6, r8, #1
 8011a80:	42b3      	cmp	r3, r6
 8011a82:	db0b      	blt.n	8011a9c <__lshift+0x38>
 8011a84:	4638      	mov	r0, r7
 8011a86:	f7ff fde7 	bl	8011658 <_Balloc>
 8011a8a:	4605      	mov	r5, r0
 8011a8c:	b948      	cbnz	r0, 8011aa2 <__lshift+0x3e>
 8011a8e:	4602      	mov	r2, r0
 8011a90:	4b28      	ldr	r3, [pc, #160]	@ (8011b34 <__lshift+0xd0>)
 8011a92:	4829      	ldr	r0, [pc, #164]	@ (8011b38 <__lshift+0xd4>)
 8011a94:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8011a98:	f000 fa14 	bl	8011ec4 <__assert_func>
 8011a9c:	3101      	adds	r1, #1
 8011a9e:	005b      	lsls	r3, r3, #1
 8011aa0:	e7ee      	b.n	8011a80 <__lshift+0x1c>
 8011aa2:	2300      	movs	r3, #0
 8011aa4:	f100 0114 	add.w	r1, r0, #20
 8011aa8:	f100 0210 	add.w	r2, r0, #16
 8011aac:	4618      	mov	r0, r3
 8011aae:	4553      	cmp	r3, sl
 8011ab0:	db33      	blt.n	8011b1a <__lshift+0xb6>
 8011ab2:	6920      	ldr	r0, [r4, #16]
 8011ab4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011ab8:	f104 0314 	add.w	r3, r4, #20
 8011abc:	f019 091f 	ands.w	r9, r9, #31
 8011ac0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011ac4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8011ac8:	d02b      	beq.n	8011b22 <__lshift+0xbe>
 8011aca:	f1c9 0e20 	rsb	lr, r9, #32
 8011ace:	468a      	mov	sl, r1
 8011ad0:	2200      	movs	r2, #0
 8011ad2:	6818      	ldr	r0, [r3, #0]
 8011ad4:	fa00 f009 	lsl.w	r0, r0, r9
 8011ad8:	4310      	orrs	r0, r2
 8011ada:	f84a 0b04 	str.w	r0, [sl], #4
 8011ade:	f853 2b04 	ldr.w	r2, [r3], #4
 8011ae2:	459c      	cmp	ip, r3
 8011ae4:	fa22 f20e 	lsr.w	r2, r2, lr
 8011ae8:	d8f3      	bhi.n	8011ad2 <__lshift+0x6e>
 8011aea:	ebac 0304 	sub.w	r3, ip, r4
 8011aee:	3b15      	subs	r3, #21
 8011af0:	f023 0303 	bic.w	r3, r3, #3
 8011af4:	3304      	adds	r3, #4
 8011af6:	f104 0015 	add.w	r0, r4, #21
 8011afa:	4560      	cmp	r0, ip
 8011afc:	bf88      	it	hi
 8011afe:	2304      	movhi	r3, #4
 8011b00:	50ca      	str	r2, [r1, r3]
 8011b02:	b10a      	cbz	r2, 8011b08 <__lshift+0xa4>
 8011b04:	f108 0602 	add.w	r6, r8, #2
 8011b08:	3e01      	subs	r6, #1
 8011b0a:	4638      	mov	r0, r7
 8011b0c:	612e      	str	r6, [r5, #16]
 8011b0e:	4621      	mov	r1, r4
 8011b10:	f7ff fde2 	bl	80116d8 <_Bfree>
 8011b14:	4628      	mov	r0, r5
 8011b16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011b1a:	f842 0f04 	str.w	r0, [r2, #4]!
 8011b1e:	3301      	adds	r3, #1
 8011b20:	e7c5      	b.n	8011aae <__lshift+0x4a>
 8011b22:	3904      	subs	r1, #4
 8011b24:	f853 2b04 	ldr.w	r2, [r3], #4
 8011b28:	f841 2f04 	str.w	r2, [r1, #4]!
 8011b2c:	459c      	cmp	ip, r3
 8011b2e:	d8f9      	bhi.n	8011b24 <__lshift+0xc0>
 8011b30:	e7ea      	b.n	8011b08 <__lshift+0xa4>
 8011b32:	bf00      	nop
 8011b34:	08013678 	.word	0x08013678
 8011b38:	08013689 	.word	0x08013689

08011b3c <__mcmp>:
 8011b3c:	690a      	ldr	r2, [r1, #16]
 8011b3e:	4603      	mov	r3, r0
 8011b40:	6900      	ldr	r0, [r0, #16]
 8011b42:	1a80      	subs	r0, r0, r2
 8011b44:	b530      	push	{r4, r5, lr}
 8011b46:	d10e      	bne.n	8011b66 <__mcmp+0x2a>
 8011b48:	3314      	adds	r3, #20
 8011b4a:	3114      	adds	r1, #20
 8011b4c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8011b50:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8011b54:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8011b58:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8011b5c:	4295      	cmp	r5, r2
 8011b5e:	d003      	beq.n	8011b68 <__mcmp+0x2c>
 8011b60:	d205      	bcs.n	8011b6e <__mcmp+0x32>
 8011b62:	f04f 30ff 	mov.w	r0, #4294967295
 8011b66:	bd30      	pop	{r4, r5, pc}
 8011b68:	42a3      	cmp	r3, r4
 8011b6a:	d3f3      	bcc.n	8011b54 <__mcmp+0x18>
 8011b6c:	e7fb      	b.n	8011b66 <__mcmp+0x2a>
 8011b6e:	2001      	movs	r0, #1
 8011b70:	e7f9      	b.n	8011b66 <__mcmp+0x2a>
	...

08011b74 <__mdiff>:
 8011b74:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011b78:	4689      	mov	r9, r1
 8011b7a:	4606      	mov	r6, r0
 8011b7c:	4611      	mov	r1, r2
 8011b7e:	4648      	mov	r0, r9
 8011b80:	4614      	mov	r4, r2
 8011b82:	f7ff ffdb 	bl	8011b3c <__mcmp>
 8011b86:	1e05      	subs	r5, r0, #0
 8011b88:	d112      	bne.n	8011bb0 <__mdiff+0x3c>
 8011b8a:	4629      	mov	r1, r5
 8011b8c:	4630      	mov	r0, r6
 8011b8e:	f7ff fd63 	bl	8011658 <_Balloc>
 8011b92:	4602      	mov	r2, r0
 8011b94:	b928      	cbnz	r0, 8011ba2 <__mdiff+0x2e>
 8011b96:	4b3f      	ldr	r3, [pc, #252]	@ (8011c94 <__mdiff+0x120>)
 8011b98:	f240 2137 	movw	r1, #567	@ 0x237
 8011b9c:	483e      	ldr	r0, [pc, #248]	@ (8011c98 <__mdiff+0x124>)
 8011b9e:	f000 f991 	bl	8011ec4 <__assert_func>
 8011ba2:	2301      	movs	r3, #1
 8011ba4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011ba8:	4610      	mov	r0, r2
 8011baa:	b003      	add	sp, #12
 8011bac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011bb0:	bfbc      	itt	lt
 8011bb2:	464b      	movlt	r3, r9
 8011bb4:	46a1      	movlt	r9, r4
 8011bb6:	4630      	mov	r0, r6
 8011bb8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8011bbc:	bfba      	itte	lt
 8011bbe:	461c      	movlt	r4, r3
 8011bc0:	2501      	movlt	r5, #1
 8011bc2:	2500      	movge	r5, #0
 8011bc4:	f7ff fd48 	bl	8011658 <_Balloc>
 8011bc8:	4602      	mov	r2, r0
 8011bca:	b918      	cbnz	r0, 8011bd4 <__mdiff+0x60>
 8011bcc:	4b31      	ldr	r3, [pc, #196]	@ (8011c94 <__mdiff+0x120>)
 8011bce:	f240 2145 	movw	r1, #581	@ 0x245
 8011bd2:	e7e3      	b.n	8011b9c <__mdiff+0x28>
 8011bd4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8011bd8:	6926      	ldr	r6, [r4, #16]
 8011bda:	60c5      	str	r5, [r0, #12]
 8011bdc:	f109 0310 	add.w	r3, r9, #16
 8011be0:	f109 0514 	add.w	r5, r9, #20
 8011be4:	f104 0e14 	add.w	lr, r4, #20
 8011be8:	f100 0b14 	add.w	fp, r0, #20
 8011bec:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8011bf0:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8011bf4:	9301      	str	r3, [sp, #4]
 8011bf6:	46d9      	mov	r9, fp
 8011bf8:	f04f 0c00 	mov.w	ip, #0
 8011bfc:	9b01      	ldr	r3, [sp, #4]
 8011bfe:	f85e 0b04 	ldr.w	r0, [lr], #4
 8011c02:	f853 af04 	ldr.w	sl, [r3, #4]!
 8011c06:	9301      	str	r3, [sp, #4]
 8011c08:	fa1f f38a 	uxth.w	r3, sl
 8011c0c:	4619      	mov	r1, r3
 8011c0e:	b283      	uxth	r3, r0
 8011c10:	1acb      	subs	r3, r1, r3
 8011c12:	0c00      	lsrs	r0, r0, #16
 8011c14:	4463      	add	r3, ip
 8011c16:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8011c1a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8011c1e:	b29b      	uxth	r3, r3
 8011c20:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8011c24:	4576      	cmp	r6, lr
 8011c26:	f849 3b04 	str.w	r3, [r9], #4
 8011c2a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011c2e:	d8e5      	bhi.n	8011bfc <__mdiff+0x88>
 8011c30:	1b33      	subs	r3, r6, r4
 8011c32:	3b15      	subs	r3, #21
 8011c34:	f023 0303 	bic.w	r3, r3, #3
 8011c38:	3415      	adds	r4, #21
 8011c3a:	3304      	adds	r3, #4
 8011c3c:	42a6      	cmp	r6, r4
 8011c3e:	bf38      	it	cc
 8011c40:	2304      	movcc	r3, #4
 8011c42:	441d      	add	r5, r3
 8011c44:	445b      	add	r3, fp
 8011c46:	461e      	mov	r6, r3
 8011c48:	462c      	mov	r4, r5
 8011c4a:	4544      	cmp	r4, r8
 8011c4c:	d30e      	bcc.n	8011c6c <__mdiff+0xf8>
 8011c4e:	f108 0103 	add.w	r1, r8, #3
 8011c52:	1b49      	subs	r1, r1, r5
 8011c54:	f021 0103 	bic.w	r1, r1, #3
 8011c58:	3d03      	subs	r5, #3
 8011c5a:	45a8      	cmp	r8, r5
 8011c5c:	bf38      	it	cc
 8011c5e:	2100      	movcc	r1, #0
 8011c60:	440b      	add	r3, r1
 8011c62:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011c66:	b191      	cbz	r1, 8011c8e <__mdiff+0x11a>
 8011c68:	6117      	str	r7, [r2, #16]
 8011c6a:	e79d      	b.n	8011ba8 <__mdiff+0x34>
 8011c6c:	f854 1b04 	ldr.w	r1, [r4], #4
 8011c70:	46e6      	mov	lr, ip
 8011c72:	0c08      	lsrs	r0, r1, #16
 8011c74:	fa1c fc81 	uxtah	ip, ip, r1
 8011c78:	4471      	add	r1, lr
 8011c7a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8011c7e:	b289      	uxth	r1, r1
 8011c80:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8011c84:	f846 1b04 	str.w	r1, [r6], #4
 8011c88:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011c8c:	e7dd      	b.n	8011c4a <__mdiff+0xd6>
 8011c8e:	3f01      	subs	r7, #1
 8011c90:	e7e7      	b.n	8011c62 <__mdiff+0xee>
 8011c92:	bf00      	nop
 8011c94:	08013678 	.word	0x08013678
 8011c98:	08013689 	.word	0x08013689

08011c9c <__d2b>:
 8011c9c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011ca0:	460f      	mov	r7, r1
 8011ca2:	2101      	movs	r1, #1
 8011ca4:	ec59 8b10 	vmov	r8, r9, d0
 8011ca8:	4616      	mov	r6, r2
 8011caa:	f7ff fcd5 	bl	8011658 <_Balloc>
 8011cae:	4604      	mov	r4, r0
 8011cb0:	b930      	cbnz	r0, 8011cc0 <__d2b+0x24>
 8011cb2:	4602      	mov	r2, r0
 8011cb4:	4b23      	ldr	r3, [pc, #140]	@ (8011d44 <__d2b+0xa8>)
 8011cb6:	4824      	ldr	r0, [pc, #144]	@ (8011d48 <__d2b+0xac>)
 8011cb8:	f240 310f 	movw	r1, #783	@ 0x30f
 8011cbc:	f000 f902 	bl	8011ec4 <__assert_func>
 8011cc0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8011cc4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8011cc8:	b10d      	cbz	r5, 8011cce <__d2b+0x32>
 8011cca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011cce:	9301      	str	r3, [sp, #4]
 8011cd0:	f1b8 0300 	subs.w	r3, r8, #0
 8011cd4:	d023      	beq.n	8011d1e <__d2b+0x82>
 8011cd6:	4668      	mov	r0, sp
 8011cd8:	9300      	str	r3, [sp, #0]
 8011cda:	f7ff fd84 	bl	80117e6 <__lo0bits>
 8011cde:	e9dd 1200 	ldrd	r1, r2, [sp]
 8011ce2:	b1d0      	cbz	r0, 8011d1a <__d2b+0x7e>
 8011ce4:	f1c0 0320 	rsb	r3, r0, #32
 8011ce8:	fa02 f303 	lsl.w	r3, r2, r3
 8011cec:	430b      	orrs	r3, r1
 8011cee:	40c2      	lsrs	r2, r0
 8011cf0:	6163      	str	r3, [r4, #20]
 8011cf2:	9201      	str	r2, [sp, #4]
 8011cf4:	9b01      	ldr	r3, [sp, #4]
 8011cf6:	61a3      	str	r3, [r4, #24]
 8011cf8:	2b00      	cmp	r3, #0
 8011cfa:	bf0c      	ite	eq
 8011cfc:	2201      	moveq	r2, #1
 8011cfe:	2202      	movne	r2, #2
 8011d00:	6122      	str	r2, [r4, #16]
 8011d02:	b1a5      	cbz	r5, 8011d2e <__d2b+0x92>
 8011d04:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8011d08:	4405      	add	r5, r0
 8011d0a:	603d      	str	r5, [r7, #0]
 8011d0c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8011d10:	6030      	str	r0, [r6, #0]
 8011d12:	4620      	mov	r0, r4
 8011d14:	b003      	add	sp, #12
 8011d16:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011d1a:	6161      	str	r1, [r4, #20]
 8011d1c:	e7ea      	b.n	8011cf4 <__d2b+0x58>
 8011d1e:	a801      	add	r0, sp, #4
 8011d20:	f7ff fd61 	bl	80117e6 <__lo0bits>
 8011d24:	9b01      	ldr	r3, [sp, #4]
 8011d26:	6163      	str	r3, [r4, #20]
 8011d28:	3020      	adds	r0, #32
 8011d2a:	2201      	movs	r2, #1
 8011d2c:	e7e8      	b.n	8011d00 <__d2b+0x64>
 8011d2e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8011d32:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8011d36:	6038      	str	r0, [r7, #0]
 8011d38:	6918      	ldr	r0, [r3, #16]
 8011d3a:	f7ff fd35 	bl	80117a8 <__hi0bits>
 8011d3e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8011d42:	e7e5      	b.n	8011d10 <__d2b+0x74>
 8011d44:	08013678 	.word	0x08013678
 8011d48:	08013689 	.word	0x08013689

08011d4c <__sflush_r>:
 8011d4c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011d50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011d54:	0716      	lsls	r6, r2, #28
 8011d56:	4605      	mov	r5, r0
 8011d58:	460c      	mov	r4, r1
 8011d5a:	d454      	bmi.n	8011e06 <__sflush_r+0xba>
 8011d5c:	684b      	ldr	r3, [r1, #4]
 8011d5e:	2b00      	cmp	r3, #0
 8011d60:	dc02      	bgt.n	8011d68 <__sflush_r+0x1c>
 8011d62:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8011d64:	2b00      	cmp	r3, #0
 8011d66:	dd48      	ble.n	8011dfa <__sflush_r+0xae>
 8011d68:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011d6a:	2e00      	cmp	r6, #0
 8011d6c:	d045      	beq.n	8011dfa <__sflush_r+0xae>
 8011d6e:	2300      	movs	r3, #0
 8011d70:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8011d74:	682f      	ldr	r7, [r5, #0]
 8011d76:	6a21      	ldr	r1, [r4, #32]
 8011d78:	602b      	str	r3, [r5, #0]
 8011d7a:	d030      	beq.n	8011dde <__sflush_r+0x92>
 8011d7c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8011d7e:	89a3      	ldrh	r3, [r4, #12]
 8011d80:	0759      	lsls	r1, r3, #29
 8011d82:	d505      	bpl.n	8011d90 <__sflush_r+0x44>
 8011d84:	6863      	ldr	r3, [r4, #4]
 8011d86:	1ad2      	subs	r2, r2, r3
 8011d88:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8011d8a:	b10b      	cbz	r3, 8011d90 <__sflush_r+0x44>
 8011d8c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8011d8e:	1ad2      	subs	r2, r2, r3
 8011d90:	2300      	movs	r3, #0
 8011d92:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8011d94:	6a21      	ldr	r1, [r4, #32]
 8011d96:	4628      	mov	r0, r5
 8011d98:	47b0      	blx	r6
 8011d9a:	1c43      	adds	r3, r0, #1
 8011d9c:	89a3      	ldrh	r3, [r4, #12]
 8011d9e:	d106      	bne.n	8011dae <__sflush_r+0x62>
 8011da0:	6829      	ldr	r1, [r5, #0]
 8011da2:	291d      	cmp	r1, #29
 8011da4:	d82b      	bhi.n	8011dfe <__sflush_r+0xb2>
 8011da6:	4a2a      	ldr	r2, [pc, #168]	@ (8011e50 <__sflush_r+0x104>)
 8011da8:	40ca      	lsrs	r2, r1
 8011daa:	07d6      	lsls	r6, r2, #31
 8011dac:	d527      	bpl.n	8011dfe <__sflush_r+0xb2>
 8011dae:	2200      	movs	r2, #0
 8011db0:	6062      	str	r2, [r4, #4]
 8011db2:	04d9      	lsls	r1, r3, #19
 8011db4:	6922      	ldr	r2, [r4, #16]
 8011db6:	6022      	str	r2, [r4, #0]
 8011db8:	d504      	bpl.n	8011dc4 <__sflush_r+0x78>
 8011dba:	1c42      	adds	r2, r0, #1
 8011dbc:	d101      	bne.n	8011dc2 <__sflush_r+0x76>
 8011dbe:	682b      	ldr	r3, [r5, #0]
 8011dc0:	b903      	cbnz	r3, 8011dc4 <__sflush_r+0x78>
 8011dc2:	6560      	str	r0, [r4, #84]	@ 0x54
 8011dc4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8011dc6:	602f      	str	r7, [r5, #0]
 8011dc8:	b1b9      	cbz	r1, 8011dfa <__sflush_r+0xae>
 8011dca:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011dce:	4299      	cmp	r1, r3
 8011dd0:	d002      	beq.n	8011dd8 <__sflush_r+0x8c>
 8011dd2:	4628      	mov	r0, r5
 8011dd4:	f7ff fb40 	bl	8011458 <_free_r>
 8011dd8:	2300      	movs	r3, #0
 8011dda:	6363      	str	r3, [r4, #52]	@ 0x34
 8011ddc:	e00d      	b.n	8011dfa <__sflush_r+0xae>
 8011dde:	2301      	movs	r3, #1
 8011de0:	4628      	mov	r0, r5
 8011de2:	47b0      	blx	r6
 8011de4:	4602      	mov	r2, r0
 8011de6:	1c50      	adds	r0, r2, #1
 8011de8:	d1c9      	bne.n	8011d7e <__sflush_r+0x32>
 8011dea:	682b      	ldr	r3, [r5, #0]
 8011dec:	2b00      	cmp	r3, #0
 8011dee:	d0c6      	beq.n	8011d7e <__sflush_r+0x32>
 8011df0:	2b1d      	cmp	r3, #29
 8011df2:	d001      	beq.n	8011df8 <__sflush_r+0xac>
 8011df4:	2b16      	cmp	r3, #22
 8011df6:	d11e      	bne.n	8011e36 <__sflush_r+0xea>
 8011df8:	602f      	str	r7, [r5, #0]
 8011dfa:	2000      	movs	r0, #0
 8011dfc:	e022      	b.n	8011e44 <__sflush_r+0xf8>
 8011dfe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011e02:	b21b      	sxth	r3, r3
 8011e04:	e01b      	b.n	8011e3e <__sflush_r+0xf2>
 8011e06:	690f      	ldr	r7, [r1, #16]
 8011e08:	2f00      	cmp	r7, #0
 8011e0a:	d0f6      	beq.n	8011dfa <__sflush_r+0xae>
 8011e0c:	0793      	lsls	r3, r2, #30
 8011e0e:	680e      	ldr	r6, [r1, #0]
 8011e10:	bf08      	it	eq
 8011e12:	694b      	ldreq	r3, [r1, #20]
 8011e14:	600f      	str	r7, [r1, #0]
 8011e16:	bf18      	it	ne
 8011e18:	2300      	movne	r3, #0
 8011e1a:	eba6 0807 	sub.w	r8, r6, r7
 8011e1e:	608b      	str	r3, [r1, #8]
 8011e20:	f1b8 0f00 	cmp.w	r8, #0
 8011e24:	dde9      	ble.n	8011dfa <__sflush_r+0xae>
 8011e26:	6a21      	ldr	r1, [r4, #32]
 8011e28:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8011e2a:	4643      	mov	r3, r8
 8011e2c:	463a      	mov	r2, r7
 8011e2e:	4628      	mov	r0, r5
 8011e30:	47b0      	blx	r6
 8011e32:	2800      	cmp	r0, #0
 8011e34:	dc08      	bgt.n	8011e48 <__sflush_r+0xfc>
 8011e36:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011e3a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011e3e:	81a3      	strh	r3, [r4, #12]
 8011e40:	f04f 30ff 	mov.w	r0, #4294967295
 8011e44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011e48:	4407      	add	r7, r0
 8011e4a:	eba8 0800 	sub.w	r8, r8, r0
 8011e4e:	e7e7      	b.n	8011e20 <__sflush_r+0xd4>
 8011e50:	20400001 	.word	0x20400001

08011e54 <_fflush_r>:
 8011e54:	b538      	push	{r3, r4, r5, lr}
 8011e56:	690b      	ldr	r3, [r1, #16]
 8011e58:	4605      	mov	r5, r0
 8011e5a:	460c      	mov	r4, r1
 8011e5c:	b913      	cbnz	r3, 8011e64 <_fflush_r+0x10>
 8011e5e:	2500      	movs	r5, #0
 8011e60:	4628      	mov	r0, r5
 8011e62:	bd38      	pop	{r3, r4, r5, pc}
 8011e64:	b118      	cbz	r0, 8011e6e <_fflush_r+0x1a>
 8011e66:	6a03      	ldr	r3, [r0, #32]
 8011e68:	b90b      	cbnz	r3, 8011e6e <_fflush_r+0x1a>
 8011e6a:	f7fe fb93 	bl	8010594 <__sinit>
 8011e6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8011e72:	2b00      	cmp	r3, #0
 8011e74:	d0f3      	beq.n	8011e5e <_fflush_r+0xa>
 8011e76:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8011e78:	07d0      	lsls	r0, r2, #31
 8011e7a:	d404      	bmi.n	8011e86 <_fflush_r+0x32>
 8011e7c:	0599      	lsls	r1, r3, #22
 8011e7e:	d402      	bmi.n	8011e86 <_fflush_r+0x32>
 8011e80:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011e82:	f7fe fc7e 	bl	8010782 <__retarget_lock_acquire_recursive>
 8011e86:	4628      	mov	r0, r5
 8011e88:	4621      	mov	r1, r4
 8011e8a:	f7ff ff5f 	bl	8011d4c <__sflush_r>
 8011e8e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8011e90:	07da      	lsls	r2, r3, #31
 8011e92:	4605      	mov	r5, r0
 8011e94:	d4e4      	bmi.n	8011e60 <_fflush_r+0xc>
 8011e96:	89a3      	ldrh	r3, [r4, #12]
 8011e98:	059b      	lsls	r3, r3, #22
 8011e9a:	d4e1      	bmi.n	8011e60 <_fflush_r+0xc>
 8011e9c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8011e9e:	f7fe fc71 	bl	8010784 <__retarget_lock_release_recursive>
 8011ea2:	e7dd      	b.n	8011e60 <_fflush_r+0xc>

08011ea4 <_sbrk_r>:
 8011ea4:	b538      	push	{r3, r4, r5, lr}
 8011ea6:	4d06      	ldr	r5, [pc, #24]	@ (8011ec0 <_sbrk_r+0x1c>)
 8011ea8:	2300      	movs	r3, #0
 8011eaa:	4604      	mov	r4, r0
 8011eac:	4608      	mov	r0, r1
 8011eae:	602b      	str	r3, [r5, #0]
 8011eb0:	f7f2 f8e8 	bl	8004084 <_sbrk>
 8011eb4:	1c43      	adds	r3, r0, #1
 8011eb6:	d102      	bne.n	8011ebe <_sbrk_r+0x1a>
 8011eb8:	682b      	ldr	r3, [r5, #0]
 8011eba:	b103      	cbz	r3, 8011ebe <_sbrk_r+0x1a>
 8011ebc:	6023      	str	r3, [r4, #0]
 8011ebe:	bd38      	pop	{r3, r4, r5, pc}
 8011ec0:	20002e24 	.word	0x20002e24

08011ec4 <__assert_func>:
 8011ec4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8011ec6:	4614      	mov	r4, r2
 8011ec8:	461a      	mov	r2, r3
 8011eca:	4b09      	ldr	r3, [pc, #36]	@ (8011ef0 <__assert_func+0x2c>)
 8011ecc:	681b      	ldr	r3, [r3, #0]
 8011ece:	4605      	mov	r5, r0
 8011ed0:	68d8      	ldr	r0, [r3, #12]
 8011ed2:	b14c      	cbz	r4, 8011ee8 <__assert_func+0x24>
 8011ed4:	4b07      	ldr	r3, [pc, #28]	@ (8011ef4 <__assert_func+0x30>)
 8011ed6:	9100      	str	r1, [sp, #0]
 8011ed8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8011edc:	4906      	ldr	r1, [pc, #24]	@ (8011ef8 <__assert_func+0x34>)
 8011ede:	462b      	mov	r3, r5
 8011ee0:	f000 f842 	bl	8011f68 <fiprintf>
 8011ee4:	f000 f852 	bl	8011f8c <abort>
 8011ee8:	4b04      	ldr	r3, [pc, #16]	@ (8011efc <__assert_func+0x38>)
 8011eea:	461c      	mov	r4, r3
 8011eec:	e7f3      	b.n	8011ed6 <__assert_func+0x12>
 8011eee:	bf00      	nop
 8011ef0:	20000110 	.word	0x20000110
 8011ef4:	080136ec 	.word	0x080136ec
 8011ef8:	080136f9 	.word	0x080136f9
 8011efc:	08013727 	.word	0x08013727

08011f00 <_calloc_r>:
 8011f00:	b570      	push	{r4, r5, r6, lr}
 8011f02:	fba1 5402 	umull	r5, r4, r1, r2
 8011f06:	b934      	cbnz	r4, 8011f16 <_calloc_r+0x16>
 8011f08:	4629      	mov	r1, r5
 8011f0a:	f7ff fb19 	bl	8011540 <_malloc_r>
 8011f0e:	4606      	mov	r6, r0
 8011f10:	b928      	cbnz	r0, 8011f1e <_calloc_r+0x1e>
 8011f12:	4630      	mov	r0, r6
 8011f14:	bd70      	pop	{r4, r5, r6, pc}
 8011f16:	220c      	movs	r2, #12
 8011f18:	6002      	str	r2, [r0, #0]
 8011f1a:	2600      	movs	r6, #0
 8011f1c:	e7f9      	b.n	8011f12 <_calloc_r+0x12>
 8011f1e:	462a      	mov	r2, r5
 8011f20:	4621      	mov	r1, r4
 8011f22:	f7fe fbb0 	bl	8010686 <memset>
 8011f26:	e7f4      	b.n	8011f12 <_calloc_r+0x12>

08011f28 <__ascii_mbtowc>:
 8011f28:	b082      	sub	sp, #8
 8011f2a:	b901      	cbnz	r1, 8011f2e <__ascii_mbtowc+0x6>
 8011f2c:	a901      	add	r1, sp, #4
 8011f2e:	b142      	cbz	r2, 8011f42 <__ascii_mbtowc+0x1a>
 8011f30:	b14b      	cbz	r3, 8011f46 <__ascii_mbtowc+0x1e>
 8011f32:	7813      	ldrb	r3, [r2, #0]
 8011f34:	600b      	str	r3, [r1, #0]
 8011f36:	7812      	ldrb	r2, [r2, #0]
 8011f38:	1e10      	subs	r0, r2, #0
 8011f3a:	bf18      	it	ne
 8011f3c:	2001      	movne	r0, #1
 8011f3e:	b002      	add	sp, #8
 8011f40:	4770      	bx	lr
 8011f42:	4610      	mov	r0, r2
 8011f44:	e7fb      	b.n	8011f3e <__ascii_mbtowc+0x16>
 8011f46:	f06f 0001 	mvn.w	r0, #1
 8011f4a:	e7f8      	b.n	8011f3e <__ascii_mbtowc+0x16>

08011f4c <__ascii_wctomb>:
 8011f4c:	4603      	mov	r3, r0
 8011f4e:	4608      	mov	r0, r1
 8011f50:	b141      	cbz	r1, 8011f64 <__ascii_wctomb+0x18>
 8011f52:	2aff      	cmp	r2, #255	@ 0xff
 8011f54:	d904      	bls.n	8011f60 <__ascii_wctomb+0x14>
 8011f56:	228a      	movs	r2, #138	@ 0x8a
 8011f58:	601a      	str	r2, [r3, #0]
 8011f5a:	f04f 30ff 	mov.w	r0, #4294967295
 8011f5e:	4770      	bx	lr
 8011f60:	700a      	strb	r2, [r1, #0]
 8011f62:	2001      	movs	r0, #1
 8011f64:	4770      	bx	lr
	...

08011f68 <fiprintf>:
 8011f68:	b40e      	push	{r1, r2, r3}
 8011f6a:	b503      	push	{r0, r1, lr}
 8011f6c:	4601      	mov	r1, r0
 8011f6e:	ab03      	add	r3, sp, #12
 8011f70:	4805      	ldr	r0, [pc, #20]	@ (8011f88 <fiprintf+0x20>)
 8011f72:	f853 2b04 	ldr.w	r2, [r3], #4
 8011f76:	6800      	ldr	r0, [r0, #0]
 8011f78:	9301      	str	r3, [sp, #4]
 8011f7a:	f000 f837 	bl	8011fec <_vfiprintf_r>
 8011f7e:	b002      	add	sp, #8
 8011f80:	f85d eb04 	ldr.w	lr, [sp], #4
 8011f84:	b003      	add	sp, #12
 8011f86:	4770      	bx	lr
 8011f88:	20000110 	.word	0x20000110

08011f8c <abort>:
 8011f8c:	b508      	push	{r3, lr}
 8011f8e:	2006      	movs	r0, #6
 8011f90:	f000 fa00 	bl	8012394 <raise>
 8011f94:	2001      	movs	r0, #1
 8011f96:	f7f1 fffd 	bl	8003f94 <_exit>

08011f9a <__sfputc_r>:
 8011f9a:	6893      	ldr	r3, [r2, #8]
 8011f9c:	3b01      	subs	r3, #1
 8011f9e:	2b00      	cmp	r3, #0
 8011fa0:	b410      	push	{r4}
 8011fa2:	6093      	str	r3, [r2, #8]
 8011fa4:	da08      	bge.n	8011fb8 <__sfputc_r+0x1e>
 8011fa6:	6994      	ldr	r4, [r2, #24]
 8011fa8:	42a3      	cmp	r3, r4
 8011faa:	db01      	blt.n	8011fb0 <__sfputc_r+0x16>
 8011fac:	290a      	cmp	r1, #10
 8011fae:	d103      	bne.n	8011fb8 <__sfputc_r+0x1e>
 8011fb0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011fb4:	f000 b932 	b.w	801221c <__swbuf_r>
 8011fb8:	6813      	ldr	r3, [r2, #0]
 8011fba:	1c58      	adds	r0, r3, #1
 8011fbc:	6010      	str	r0, [r2, #0]
 8011fbe:	7019      	strb	r1, [r3, #0]
 8011fc0:	4608      	mov	r0, r1
 8011fc2:	f85d 4b04 	ldr.w	r4, [sp], #4
 8011fc6:	4770      	bx	lr

08011fc8 <__sfputs_r>:
 8011fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011fca:	4606      	mov	r6, r0
 8011fcc:	460f      	mov	r7, r1
 8011fce:	4614      	mov	r4, r2
 8011fd0:	18d5      	adds	r5, r2, r3
 8011fd2:	42ac      	cmp	r4, r5
 8011fd4:	d101      	bne.n	8011fda <__sfputs_r+0x12>
 8011fd6:	2000      	movs	r0, #0
 8011fd8:	e007      	b.n	8011fea <__sfputs_r+0x22>
 8011fda:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011fde:	463a      	mov	r2, r7
 8011fe0:	4630      	mov	r0, r6
 8011fe2:	f7ff ffda 	bl	8011f9a <__sfputc_r>
 8011fe6:	1c43      	adds	r3, r0, #1
 8011fe8:	d1f3      	bne.n	8011fd2 <__sfputs_r+0xa>
 8011fea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08011fec <_vfiprintf_r>:
 8011fec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011ff0:	460d      	mov	r5, r1
 8011ff2:	b09d      	sub	sp, #116	@ 0x74
 8011ff4:	4614      	mov	r4, r2
 8011ff6:	4698      	mov	r8, r3
 8011ff8:	4606      	mov	r6, r0
 8011ffa:	b118      	cbz	r0, 8012004 <_vfiprintf_r+0x18>
 8011ffc:	6a03      	ldr	r3, [r0, #32]
 8011ffe:	b90b      	cbnz	r3, 8012004 <_vfiprintf_r+0x18>
 8012000:	f7fe fac8 	bl	8010594 <__sinit>
 8012004:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012006:	07d9      	lsls	r1, r3, #31
 8012008:	d405      	bmi.n	8012016 <_vfiprintf_r+0x2a>
 801200a:	89ab      	ldrh	r3, [r5, #12]
 801200c:	059a      	lsls	r2, r3, #22
 801200e:	d402      	bmi.n	8012016 <_vfiprintf_r+0x2a>
 8012010:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012012:	f7fe fbb6 	bl	8010782 <__retarget_lock_acquire_recursive>
 8012016:	89ab      	ldrh	r3, [r5, #12]
 8012018:	071b      	lsls	r3, r3, #28
 801201a:	d501      	bpl.n	8012020 <_vfiprintf_r+0x34>
 801201c:	692b      	ldr	r3, [r5, #16]
 801201e:	b99b      	cbnz	r3, 8012048 <_vfiprintf_r+0x5c>
 8012020:	4629      	mov	r1, r5
 8012022:	4630      	mov	r0, r6
 8012024:	f000 f938 	bl	8012298 <__swsetup_r>
 8012028:	b170      	cbz	r0, 8012048 <_vfiprintf_r+0x5c>
 801202a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801202c:	07dc      	lsls	r4, r3, #31
 801202e:	d504      	bpl.n	801203a <_vfiprintf_r+0x4e>
 8012030:	f04f 30ff 	mov.w	r0, #4294967295
 8012034:	b01d      	add	sp, #116	@ 0x74
 8012036:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801203a:	89ab      	ldrh	r3, [r5, #12]
 801203c:	0598      	lsls	r0, r3, #22
 801203e:	d4f7      	bmi.n	8012030 <_vfiprintf_r+0x44>
 8012040:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012042:	f7fe fb9f 	bl	8010784 <__retarget_lock_release_recursive>
 8012046:	e7f3      	b.n	8012030 <_vfiprintf_r+0x44>
 8012048:	2300      	movs	r3, #0
 801204a:	9309      	str	r3, [sp, #36]	@ 0x24
 801204c:	2320      	movs	r3, #32
 801204e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012052:	f8cd 800c 	str.w	r8, [sp, #12]
 8012056:	2330      	movs	r3, #48	@ 0x30
 8012058:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8012208 <_vfiprintf_r+0x21c>
 801205c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012060:	f04f 0901 	mov.w	r9, #1
 8012064:	4623      	mov	r3, r4
 8012066:	469a      	mov	sl, r3
 8012068:	f813 2b01 	ldrb.w	r2, [r3], #1
 801206c:	b10a      	cbz	r2, 8012072 <_vfiprintf_r+0x86>
 801206e:	2a25      	cmp	r2, #37	@ 0x25
 8012070:	d1f9      	bne.n	8012066 <_vfiprintf_r+0x7a>
 8012072:	ebba 0b04 	subs.w	fp, sl, r4
 8012076:	d00b      	beq.n	8012090 <_vfiprintf_r+0xa4>
 8012078:	465b      	mov	r3, fp
 801207a:	4622      	mov	r2, r4
 801207c:	4629      	mov	r1, r5
 801207e:	4630      	mov	r0, r6
 8012080:	f7ff ffa2 	bl	8011fc8 <__sfputs_r>
 8012084:	3001      	adds	r0, #1
 8012086:	f000 80a7 	beq.w	80121d8 <_vfiprintf_r+0x1ec>
 801208a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801208c:	445a      	add	r2, fp
 801208e:	9209      	str	r2, [sp, #36]	@ 0x24
 8012090:	f89a 3000 	ldrb.w	r3, [sl]
 8012094:	2b00      	cmp	r3, #0
 8012096:	f000 809f 	beq.w	80121d8 <_vfiprintf_r+0x1ec>
 801209a:	2300      	movs	r3, #0
 801209c:	f04f 32ff 	mov.w	r2, #4294967295
 80120a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80120a4:	f10a 0a01 	add.w	sl, sl, #1
 80120a8:	9304      	str	r3, [sp, #16]
 80120aa:	9307      	str	r3, [sp, #28]
 80120ac:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80120b0:	931a      	str	r3, [sp, #104]	@ 0x68
 80120b2:	4654      	mov	r4, sl
 80120b4:	2205      	movs	r2, #5
 80120b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80120ba:	4853      	ldr	r0, [pc, #332]	@ (8012208 <_vfiprintf_r+0x21c>)
 80120bc:	f7ee f898 	bl	80001f0 <memchr>
 80120c0:	9a04      	ldr	r2, [sp, #16]
 80120c2:	b9d8      	cbnz	r0, 80120fc <_vfiprintf_r+0x110>
 80120c4:	06d1      	lsls	r1, r2, #27
 80120c6:	bf44      	itt	mi
 80120c8:	2320      	movmi	r3, #32
 80120ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80120ce:	0713      	lsls	r3, r2, #28
 80120d0:	bf44      	itt	mi
 80120d2:	232b      	movmi	r3, #43	@ 0x2b
 80120d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80120d8:	f89a 3000 	ldrb.w	r3, [sl]
 80120dc:	2b2a      	cmp	r3, #42	@ 0x2a
 80120de:	d015      	beq.n	801210c <_vfiprintf_r+0x120>
 80120e0:	9a07      	ldr	r2, [sp, #28]
 80120e2:	4654      	mov	r4, sl
 80120e4:	2000      	movs	r0, #0
 80120e6:	f04f 0c0a 	mov.w	ip, #10
 80120ea:	4621      	mov	r1, r4
 80120ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 80120f0:	3b30      	subs	r3, #48	@ 0x30
 80120f2:	2b09      	cmp	r3, #9
 80120f4:	d94b      	bls.n	801218e <_vfiprintf_r+0x1a2>
 80120f6:	b1b0      	cbz	r0, 8012126 <_vfiprintf_r+0x13a>
 80120f8:	9207      	str	r2, [sp, #28]
 80120fa:	e014      	b.n	8012126 <_vfiprintf_r+0x13a>
 80120fc:	eba0 0308 	sub.w	r3, r0, r8
 8012100:	fa09 f303 	lsl.w	r3, r9, r3
 8012104:	4313      	orrs	r3, r2
 8012106:	9304      	str	r3, [sp, #16]
 8012108:	46a2      	mov	sl, r4
 801210a:	e7d2      	b.n	80120b2 <_vfiprintf_r+0xc6>
 801210c:	9b03      	ldr	r3, [sp, #12]
 801210e:	1d19      	adds	r1, r3, #4
 8012110:	681b      	ldr	r3, [r3, #0]
 8012112:	9103      	str	r1, [sp, #12]
 8012114:	2b00      	cmp	r3, #0
 8012116:	bfbb      	ittet	lt
 8012118:	425b      	neglt	r3, r3
 801211a:	f042 0202 	orrlt.w	r2, r2, #2
 801211e:	9307      	strge	r3, [sp, #28]
 8012120:	9307      	strlt	r3, [sp, #28]
 8012122:	bfb8      	it	lt
 8012124:	9204      	strlt	r2, [sp, #16]
 8012126:	7823      	ldrb	r3, [r4, #0]
 8012128:	2b2e      	cmp	r3, #46	@ 0x2e
 801212a:	d10a      	bne.n	8012142 <_vfiprintf_r+0x156>
 801212c:	7863      	ldrb	r3, [r4, #1]
 801212e:	2b2a      	cmp	r3, #42	@ 0x2a
 8012130:	d132      	bne.n	8012198 <_vfiprintf_r+0x1ac>
 8012132:	9b03      	ldr	r3, [sp, #12]
 8012134:	1d1a      	adds	r2, r3, #4
 8012136:	681b      	ldr	r3, [r3, #0]
 8012138:	9203      	str	r2, [sp, #12]
 801213a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801213e:	3402      	adds	r4, #2
 8012140:	9305      	str	r3, [sp, #20]
 8012142:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8012218 <_vfiprintf_r+0x22c>
 8012146:	7821      	ldrb	r1, [r4, #0]
 8012148:	2203      	movs	r2, #3
 801214a:	4650      	mov	r0, sl
 801214c:	f7ee f850 	bl	80001f0 <memchr>
 8012150:	b138      	cbz	r0, 8012162 <_vfiprintf_r+0x176>
 8012152:	9b04      	ldr	r3, [sp, #16]
 8012154:	eba0 000a 	sub.w	r0, r0, sl
 8012158:	2240      	movs	r2, #64	@ 0x40
 801215a:	4082      	lsls	r2, r0
 801215c:	4313      	orrs	r3, r2
 801215e:	3401      	adds	r4, #1
 8012160:	9304      	str	r3, [sp, #16]
 8012162:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012166:	4829      	ldr	r0, [pc, #164]	@ (801220c <_vfiprintf_r+0x220>)
 8012168:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801216c:	2206      	movs	r2, #6
 801216e:	f7ee f83f 	bl	80001f0 <memchr>
 8012172:	2800      	cmp	r0, #0
 8012174:	d03f      	beq.n	80121f6 <_vfiprintf_r+0x20a>
 8012176:	4b26      	ldr	r3, [pc, #152]	@ (8012210 <_vfiprintf_r+0x224>)
 8012178:	bb1b      	cbnz	r3, 80121c2 <_vfiprintf_r+0x1d6>
 801217a:	9b03      	ldr	r3, [sp, #12]
 801217c:	3307      	adds	r3, #7
 801217e:	f023 0307 	bic.w	r3, r3, #7
 8012182:	3308      	adds	r3, #8
 8012184:	9303      	str	r3, [sp, #12]
 8012186:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012188:	443b      	add	r3, r7
 801218a:	9309      	str	r3, [sp, #36]	@ 0x24
 801218c:	e76a      	b.n	8012064 <_vfiprintf_r+0x78>
 801218e:	fb0c 3202 	mla	r2, ip, r2, r3
 8012192:	460c      	mov	r4, r1
 8012194:	2001      	movs	r0, #1
 8012196:	e7a8      	b.n	80120ea <_vfiprintf_r+0xfe>
 8012198:	2300      	movs	r3, #0
 801219a:	3401      	adds	r4, #1
 801219c:	9305      	str	r3, [sp, #20]
 801219e:	4619      	mov	r1, r3
 80121a0:	f04f 0c0a 	mov.w	ip, #10
 80121a4:	4620      	mov	r0, r4
 80121a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80121aa:	3a30      	subs	r2, #48	@ 0x30
 80121ac:	2a09      	cmp	r2, #9
 80121ae:	d903      	bls.n	80121b8 <_vfiprintf_r+0x1cc>
 80121b0:	2b00      	cmp	r3, #0
 80121b2:	d0c6      	beq.n	8012142 <_vfiprintf_r+0x156>
 80121b4:	9105      	str	r1, [sp, #20]
 80121b6:	e7c4      	b.n	8012142 <_vfiprintf_r+0x156>
 80121b8:	fb0c 2101 	mla	r1, ip, r1, r2
 80121bc:	4604      	mov	r4, r0
 80121be:	2301      	movs	r3, #1
 80121c0:	e7f0      	b.n	80121a4 <_vfiprintf_r+0x1b8>
 80121c2:	ab03      	add	r3, sp, #12
 80121c4:	9300      	str	r3, [sp, #0]
 80121c6:	462a      	mov	r2, r5
 80121c8:	4b12      	ldr	r3, [pc, #72]	@ (8012214 <_vfiprintf_r+0x228>)
 80121ca:	a904      	add	r1, sp, #16
 80121cc:	4630      	mov	r0, r6
 80121ce:	f7fd fd9f 	bl	800fd10 <_printf_float>
 80121d2:	4607      	mov	r7, r0
 80121d4:	1c78      	adds	r0, r7, #1
 80121d6:	d1d6      	bne.n	8012186 <_vfiprintf_r+0x19a>
 80121d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80121da:	07d9      	lsls	r1, r3, #31
 80121dc:	d405      	bmi.n	80121ea <_vfiprintf_r+0x1fe>
 80121de:	89ab      	ldrh	r3, [r5, #12]
 80121e0:	059a      	lsls	r2, r3, #22
 80121e2:	d402      	bmi.n	80121ea <_vfiprintf_r+0x1fe>
 80121e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80121e6:	f7fe facd 	bl	8010784 <__retarget_lock_release_recursive>
 80121ea:	89ab      	ldrh	r3, [r5, #12]
 80121ec:	065b      	lsls	r3, r3, #25
 80121ee:	f53f af1f 	bmi.w	8012030 <_vfiprintf_r+0x44>
 80121f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80121f4:	e71e      	b.n	8012034 <_vfiprintf_r+0x48>
 80121f6:	ab03      	add	r3, sp, #12
 80121f8:	9300      	str	r3, [sp, #0]
 80121fa:	462a      	mov	r2, r5
 80121fc:	4b05      	ldr	r3, [pc, #20]	@ (8012214 <_vfiprintf_r+0x228>)
 80121fe:	a904      	add	r1, sp, #16
 8012200:	4630      	mov	r0, r6
 8012202:	f7fe f81d 	bl	8010240 <_printf_i>
 8012206:	e7e4      	b.n	80121d2 <_vfiprintf_r+0x1e6>
 8012208:	08013728 	.word	0x08013728
 801220c:	08013732 	.word	0x08013732
 8012210:	0800fd11 	.word	0x0800fd11
 8012214:	08011fc9 	.word	0x08011fc9
 8012218:	0801372e 	.word	0x0801372e

0801221c <__swbuf_r>:
 801221c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801221e:	460e      	mov	r6, r1
 8012220:	4614      	mov	r4, r2
 8012222:	4605      	mov	r5, r0
 8012224:	b118      	cbz	r0, 801222e <__swbuf_r+0x12>
 8012226:	6a03      	ldr	r3, [r0, #32]
 8012228:	b90b      	cbnz	r3, 801222e <__swbuf_r+0x12>
 801222a:	f7fe f9b3 	bl	8010594 <__sinit>
 801222e:	69a3      	ldr	r3, [r4, #24]
 8012230:	60a3      	str	r3, [r4, #8]
 8012232:	89a3      	ldrh	r3, [r4, #12]
 8012234:	071a      	lsls	r2, r3, #28
 8012236:	d501      	bpl.n	801223c <__swbuf_r+0x20>
 8012238:	6923      	ldr	r3, [r4, #16]
 801223a:	b943      	cbnz	r3, 801224e <__swbuf_r+0x32>
 801223c:	4621      	mov	r1, r4
 801223e:	4628      	mov	r0, r5
 8012240:	f000 f82a 	bl	8012298 <__swsetup_r>
 8012244:	b118      	cbz	r0, 801224e <__swbuf_r+0x32>
 8012246:	f04f 37ff 	mov.w	r7, #4294967295
 801224a:	4638      	mov	r0, r7
 801224c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801224e:	6823      	ldr	r3, [r4, #0]
 8012250:	6922      	ldr	r2, [r4, #16]
 8012252:	1a98      	subs	r0, r3, r2
 8012254:	6963      	ldr	r3, [r4, #20]
 8012256:	b2f6      	uxtb	r6, r6
 8012258:	4283      	cmp	r3, r0
 801225a:	4637      	mov	r7, r6
 801225c:	dc05      	bgt.n	801226a <__swbuf_r+0x4e>
 801225e:	4621      	mov	r1, r4
 8012260:	4628      	mov	r0, r5
 8012262:	f7ff fdf7 	bl	8011e54 <_fflush_r>
 8012266:	2800      	cmp	r0, #0
 8012268:	d1ed      	bne.n	8012246 <__swbuf_r+0x2a>
 801226a:	68a3      	ldr	r3, [r4, #8]
 801226c:	3b01      	subs	r3, #1
 801226e:	60a3      	str	r3, [r4, #8]
 8012270:	6823      	ldr	r3, [r4, #0]
 8012272:	1c5a      	adds	r2, r3, #1
 8012274:	6022      	str	r2, [r4, #0]
 8012276:	701e      	strb	r6, [r3, #0]
 8012278:	6962      	ldr	r2, [r4, #20]
 801227a:	1c43      	adds	r3, r0, #1
 801227c:	429a      	cmp	r2, r3
 801227e:	d004      	beq.n	801228a <__swbuf_r+0x6e>
 8012280:	89a3      	ldrh	r3, [r4, #12]
 8012282:	07db      	lsls	r3, r3, #31
 8012284:	d5e1      	bpl.n	801224a <__swbuf_r+0x2e>
 8012286:	2e0a      	cmp	r6, #10
 8012288:	d1df      	bne.n	801224a <__swbuf_r+0x2e>
 801228a:	4621      	mov	r1, r4
 801228c:	4628      	mov	r0, r5
 801228e:	f7ff fde1 	bl	8011e54 <_fflush_r>
 8012292:	2800      	cmp	r0, #0
 8012294:	d0d9      	beq.n	801224a <__swbuf_r+0x2e>
 8012296:	e7d6      	b.n	8012246 <__swbuf_r+0x2a>

08012298 <__swsetup_r>:
 8012298:	b538      	push	{r3, r4, r5, lr}
 801229a:	4b29      	ldr	r3, [pc, #164]	@ (8012340 <__swsetup_r+0xa8>)
 801229c:	4605      	mov	r5, r0
 801229e:	6818      	ldr	r0, [r3, #0]
 80122a0:	460c      	mov	r4, r1
 80122a2:	b118      	cbz	r0, 80122ac <__swsetup_r+0x14>
 80122a4:	6a03      	ldr	r3, [r0, #32]
 80122a6:	b90b      	cbnz	r3, 80122ac <__swsetup_r+0x14>
 80122a8:	f7fe f974 	bl	8010594 <__sinit>
 80122ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80122b0:	0719      	lsls	r1, r3, #28
 80122b2:	d422      	bmi.n	80122fa <__swsetup_r+0x62>
 80122b4:	06da      	lsls	r2, r3, #27
 80122b6:	d407      	bmi.n	80122c8 <__swsetup_r+0x30>
 80122b8:	2209      	movs	r2, #9
 80122ba:	602a      	str	r2, [r5, #0]
 80122bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80122c0:	81a3      	strh	r3, [r4, #12]
 80122c2:	f04f 30ff 	mov.w	r0, #4294967295
 80122c6:	e033      	b.n	8012330 <__swsetup_r+0x98>
 80122c8:	0758      	lsls	r0, r3, #29
 80122ca:	d512      	bpl.n	80122f2 <__swsetup_r+0x5a>
 80122cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80122ce:	b141      	cbz	r1, 80122e2 <__swsetup_r+0x4a>
 80122d0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80122d4:	4299      	cmp	r1, r3
 80122d6:	d002      	beq.n	80122de <__swsetup_r+0x46>
 80122d8:	4628      	mov	r0, r5
 80122da:	f7ff f8bd 	bl	8011458 <_free_r>
 80122de:	2300      	movs	r3, #0
 80122e0:	6363      	str	r3, [r4, #52]	@ 0x34
 80122e2:	89a3      	ldrh	r3, [r4, #12]
 80122e4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80122e8:	81a3      	strh	r3, [r4, #12]
 80122ea:	2300      	movs	r3, #0
 80122ec:	6063      	str	r3, [r4, #4]
 80122ee:	6923      	ldr	r3, [r4, #16]
 80122f0:	6023      	str	r3, [r4, #0]
 80122f2:	89a3      	ldrh	r3, [r4, #12]
 80122f4:	f043 0308 	orr.w	r3, r3, #8
 80122f8:	81a3      	strh	r3, [r4, #12]
 80122fa:	6923      	ldr	r3, [r4, #16]
 80122fc:	b94b      	cbnz	r3, 8012312 <__swsetup_r+0x7a>
 80122fe:	89a3      	ldrh	r3, [r4, #12]
 8012300:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8012304:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012308:	d003      	beq.n	8012312 <__swsetup_r+0x7a>
 801230a:	4621      	mov	r1, r4
 801230c:	4628      	mov	r0, r5
 801230e:	f000 f883 	bl	8012418 <__smakebuf_r>
 8012312:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012316:	f013 0201 	ands.w	r2, r3, #1
 801231a:	d00a      	beq.n	8012332 <__swsetup_r+0x9a>
 801231c:	2200      	movs	r2, #0
 801231e:	60a2      	str	r2, [r4, #8]
 8012320:	6962      	ldr	r2, [r4, #20]
 8012322:	4252      	negs	r2, r2
 8012324:	61a2      	str	r2, [r4, #24]
 8012326:	6922      	ldr	r2, [r4, #16]
 8012328:	b942      	cbnz	r2, 801233c <__swsetup_r+0xa4>
 801232a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801232e:	d1c5      	bne.n	80122bc <__swsetup_r+0x24>
 8012330:	bd38      	pop	{r3, r4, r5, pc}
 8012332:	0799      	lsls	r1, r3, #30
 8012334:	bf58      	it	pl
 8012336:	6962      	ldrpl	r2, [r4, #20]
 8012338:	60a2      	str	r2, [r4, #8]
 801233a:	e7f4      	b.n	8012326 <__swsetup_r+0x8e>
 801233c:	2000      	movs	r0, #0
 801233e:	e7f7      	b.n	8012330 <__swsetup_r+0x98>
 8012340:	20000110 	.word	0x20000110

08012344 <_raise_r>:
 8012344:	291f      	cmp	r1, #31
 8012346:	b538      	push	{r3, r4, r5, lr}
 8012348:	4605      	mov	r5, r0
 801234a:	460c      	mov	r4, r1
 801234c:	d904      	bls.n	8012358 <_raise_r+0x14>
 801234e:	2316      	movs	r3, #22
 8012350:	6003      	str	r3, [r0, #0]
 8012352:	f04f 30ff 	mov.w	r0, #4294967295
 8012356:	bd38      	pop	{r3, r4, r5, pc}
 8012358:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801235a:	b112      	cbz	r2, 8012362 <_raise_r+0x1e>
 801235c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012360:	b94b      	cbnz	r3, 8012376 <_raise_r+0x32>
 8012362:	4628      	mov	r0, r5
 8012364:	f000 f830 	bl	80123c8 <_getpid_r>
 8012368:	4622      	mov	r2, r4
 801236a:	4601      	mov	r1, r0
 801236c:	4628      	mov	r0, r5
 801236e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012372:	f000 b817 	b.w	80123a4 <_kill_r>
 8012376:	2b01      	cmp	r3, #1
 8012378:	d00a      	beq.n	8012390 <_raise_r+0x4c>
 801237a:	1c59      	adds	r1, r3, #1
 801237c:	d103      	bne.n	8012386 <_raise_r+0x42>
 801237e:	2316      	movs	r3, #22
 8012380:	6003      	str	r3, [r0, #0]
 8012382:	2001      	movs	r0, #1
 8012384:	e7e7      	b.n	8012356 <_raise_r+0x12>
 8012386:	2100      	movs	r1, #0
 8012388:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801238c:	4620      	mov	r0, r4
 801238e:	4798      	blx	r3
 8012390:	2000      	movs	r0, #0
 8012392:	e7e0      	b.n	8012356 <_raise_r+0x12>

08012394 <raise>:
 8012394:	4b02      	ldr	r3, [pc, #8]	@ (80123a0 <raise+0xc>)
 8012396:	4601      	mov	r1, r0
 8012398:	6818      	ldr	r0, [r3, #0]
 801239a:	f7ff bfd3 	b.w	8012344 <_raise_r>
 801239e:	bf00      	nop
 80123a0:	20000110 	.word	0x20000110

080123a4 <_kill_r>:
 80123a4:	b538      	push	{r3, r4, r5, lr}
 80123a6:	4d07      	ldr	r5, [pc, #28]	@ (80123c4 <_kill_r+0x20>)
 80123a8:	2300      	movs	r3, #0
 80123aa:	4604      	mov	r4, r0
 80123ac:	4608      	mov	r0, r1
 80123ae:	4611      	mov	r1, r2
 80123b0:	602b      	str	r3, [r5, #0]
 80123b2:	f7f1 fddf 	bl	8003f74 <_kill>
 80123b6:	1c43      	adds	r3, r0, #1
 80123b8:	d102      	bne.n	80123c0 <_kill_r+0x1c>
 80123ba:	682b      	ldr	r3, [r5, #0]
 80123bc:	b103      	cbz	r3, 80123c0 <_kill_r+0x1c>
 80123be:	6023      	str	r3, [r4, #0]
 80123c0:	bd38      	pop	{r3, r4, r5, pc}
 80123c2:	bf00      	nop
 80123c4:	20002e24 	.word	0x20002e24

080123c8 <_getpid_r>:
 80123c8:	f7f1 bdcc 	b.w	8003f64 <_getpid>

080123cc <__swhatbuf_r>:
 80123cc:	b570      	push	{r4, r5, r6, lr}
 80123ce:	460c      	mov	r4, r1
 80123d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80123d4:	2900      	cmp	r1, #0
 80123d6:	b096      	sub	sp, #88	@ 0x58
 80123d8:	4615      	mov	r5, r2
 80123da:	461e      	mov	r6, r3
 80123dc:	da0d      	bge.n	80123fa <__swhatbuf_r+0x2e>
 80123de:	89a3      	ldrh	r3, [r4, #12]
 80123e0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80123e4:	f04f 0100 	mov.w	r1, #0
 80123e8:	bf14      	ite	ne
 80123ea:	2340      	movne	r3, #64	@ 0x40
 80123ec:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80123f0:	2000      	movs	r0, #0
 80123f2:	6031      	str	r1, [r6, #0]
 80123f4:	602b      	str	r3, [r5, #0]
 80123f6:	b016      	add	sp, #88	@ 0x58
 80123f8:	bd70      	pop	{r4, r5, r6, pc}
 80123fa:	466a      	mov	r2, sp
 80123fc:	f000 f848 	bl	8012490 <_fstat_r>
 8012400:	2800      	cmp	r0, #0
 8012402:	dbec      	blt.n	80123de <__swhatbuf_r+0x12>
 8012404:	9901      	ldr	r1, [sp, #4]
 8012406:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801240a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801240e:	4259      	negs	r1, r3
 8012410:	4159      	adcs	r1, r3
 8012412:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012416:	e7eb      	b.n	80123f0 <__swhatbuf_r+0x24>

08012418 <__smakebuf_r>:
 8012418:	898b      	ldrh	r3, [r1, #12]
 801241a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801241c:	079d      	lsls	r5, r3, #30
 801241e:	4606      	mov	r6, r0
 8012420:	460c      	mov	r4, r1
 8012422:	d507      	bpl.n	8012434 <__smakebuf_r+0x1c>
 8012424:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8012428:	6023      	str	r3, [r4, #0]
 801242a:	6123      	str	r3, [r4, #16]
 801242c:	2301      	movs	r3, #1
 801242e:	6163      	str	r3, [r4, #20]
 8012430:	b003      	add	sp, #12
 8012432:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012434:	ab01      	add	r3, sp, #4
 8012436:	466a      	mov	r2, sp
 8012438:	f7ff ffc8 	bl	80123cc <__swhatbuf_r>
 801243c:	9f00      	ldr	r7, [sp, #0]
 801243e:	4605      	mov	r5, r0
 8012440:	4639      	mov	r1, r7
 8012442:	4630      	mov	r0, r6
 8012444:	f7ff f87c 	bl	8011540 <_malloc_r>
 8012448:	b948      	cbnz	r0, 801245e <__smakebuf_r+0x46>
 801244a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801244e:	059a      	lsls	r2, r3, #22
 8012450:	d4ee      	bmi.n	8012430 <__smakebuf_r+0x18>
 8012452:	f023 0303 	bic.w	r3, r3, #3
 8012456:	f043 0302 	orr.w	r3, r3, #2
 801245a:	81a3      	strh	r3, [r4, #12]
 801245c:	e7e2      	b.n	8012424 <__smakebuf_r+0xc>
 801245e:	89a3      	ldrh	r3, [r4, #12]
 8012460:	6020      	str	r0, [r4, #0]
 8012462:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012466:	81a3      	strh	r3, [r4, #12]
 8012468:	9b01      	ldr	r3, [sp, #4]
 801246a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801246e:	b15b      	cbz	r3, 8012488 <__smakebuf_r+0x70>
 8012470:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012474:	4630      	mov	r0, r6
 8012476:	f000 f81d 	bl	80124b4 <_isatty_r>
 801247a:	b128      	cbz	r0, 8012488 <__smakebuf_r+0x70>
 801247c:	89a3      	ldrh	r3, [r4, #12]
 801247e:	f023 0303 	bic.w	r3, r3, #3
 8012482:	f043 0301 	orr.w	r3, r3, #1
 8012486:	81a3      	strh	r3, [r4, #12]
 8012488:	89a3      	ldrh	r3, [r4, #12]
 801248a:	431d      	orrs	r5, r3
 801248c:	81a5      	strh	r5, [r4, #12]
 801248e:	e7cf      	b.n	8012430 <__smakebuf_r+0x18>

08012490 <_fstat_r>:
 8012490:	b538      	push	{r3, r4, r5, lr}
 8012492:	4d07      	ldr	r5, [pc, #28]	@ (80124b0 <_fstat_r+0x20>)
 8012494:	2300      	movs	r3, #0
 8012496:	4604      	mov	r4, r0
 8012498:	4608      	mov	r0, r1
 801249a:	4611      	mov	r1, r2
 801249c:	602b      	str	r3, [r5, #0]
 801249e:	f7f1 fdc9 	bl	8004034 <_fstat>
 80124a2:	1c43      	adds	r3, r0, #1
 80124a4:	d102      	bne.n	80124ac <_fstat_r+0x1c>
 80124a6:	682b      	ldr	r3, [r5, #0]
 80124a8:	b103      	cbz	r3, 80124ac <_fstat_r+0x1c>
 80124aa:	6023      	str	r3, [r4, #0]
 80124ac:	bd38      	pop	{r3, r4, r5, pc}
 80124ae:	bf00      	nop
 80124b0:	20002e24 	.word	0x20002e24

080124b4 <_isatty_r>:
 80124b4:	b538      	push	{r3, r4, r5, lr}
 80124b6:	4d06      	ldr	r5, [pc, #24]	@ (80124d0 <_isatty_r+0x1c>)
 80124b8:	2300      	movs	r3, #0
 80124ba:	4604      	mov	r4, r0
 80124bc:	4608      	mov	r0, r1
 80124be:	602b      	str	r3, [r5, #0]
 80124c0:	f7f1 fdc8 	bl	8004054 <_isatty>
 80124c4:	1c43      	adds	r3, r0, #1
 80124c6:	d102      	bne.n	80124ce <_isatty_r+0x1a>
 80124c8:	682b      	ldr	r3, [r5, #0]
 80124ca:	b103      	cbz	r3, 80124ce <_isatty_r+0x1a>
 80124cc:	6023      	str	r3, [r4, #0]
 80124ce:	bd38      	pop	{r3, r4, r5, pc}
 80124d0:	20002e24 	.word	0x20002e24

080124d4 <atan2f>:
 80124d4:	f000 ba58 	b.w	8012988 <__ieee754_atan2f>

080124d8 <sqrtf>:
 80124d8:	b508      	push	{r3, lr}
 80124da:	ed2d 8b02 	vpush	{d8}
 80124de:	eeb0 8a40 	vmov.f32	s16, s0
 80124e2:	f000 f8cd 	bl	8012680 <__ieee754_sqrtf>
 80124e6:	eeb4 8a48 	vcmp.f32	s16, s16
 80124ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80124ee:	d60c      	bvs.n	801250a <sqrtf+0x32>
 80124f0:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8012510 <sqrtf+0x38>
 80124f4:	eeb4 8ae8 	vcmpe.f32	s16, s17
 80124f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80124fc:	d505      	bpl.n	801250a <sqrtf+0x32>
 80124fe:	f7fe f915 	bl	801072c <__errno>
 8012502:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8012506:	2321      	movs	r3, #33	@ 0x21
 8012508:	6003      	str	r3, [r0, #0]
 801250a:	ecbd 8b02 	vpop	{d8}
 801250e:	bd08      	pop	{r3, pc}
 8012510:	00000000 	.word	0x00000000

08012514 <cosf>:
 8012514:	ee10 3a10 	vmov	r3, s0
 8012518:	b507      	push	{r0, r1, r2, lr}
 801251a:	4a1e      	ldr	r2, [pc, #120]	@ (8012594 <cosf+0x80>)
 801251c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012520:	4293      	cmp	r3, r2
 8012522:	d806      	bhi.n	8012532 <cosf+0x1e>
 8012524:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8012598 <cosf+0x84>
 8012528:	b003      	add	sp, #12
 801252a:	f85d eb04 	ldr.w	lr, [sp], #4
 801252e:	f000 b8ab 	b.w	8012688 <__kernel_cosf>
 8012532:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8012536:	d304      	bcc.n	8012542 <cosf+0x2e>
 8012538:	ee30 0a40 	vsub.f32	s0, s0, s0
 801253c:	b003      	add	sp, #12
 801253e:	f85d fb04 	ldr.w	pc, [sp], #4
 8012542:	4668      	mov	r0, sp
 8012544:	f000 fac0 	bl	8012ac8 <__ieee754_rem_pio2f>
 8012548:	f000 0003 	and.w	r0, r0, #3
 801254c:	2801      	cmp	r0, #1
 801254e:	d009      	beq.n	8012564 <cosf+0x50>
 8012550:	2802      	cmp	r0, #2
 8012552:	d010      	beq.n	8012576 <cosf+0x62>
 8012554:	b9b0      	cbnz	r0, 8012584 <cosf+0x70>
 8012556:	eddd 0a01 	vldr	s1, [sp, #4]
 801255a:	ed9d 0a00 	vldr	s0, [sp]
 801255e:	f000 f893 	bl	8012688 <__kernel_cosf>
 8012562:	e7eb      	b.n	801253c <cosf+0x28>
 8012564:	eddd 0a01 	vldr	s1, [sp, #4]
 8012568:	ed9d 0a00 	vldr	s0, [sp]
 801256c:	f000 f8e4 	bl	8012738 <__kernel_sinf>
 8012570:	eeb1 0a40 	vneg.f32	s0, s0
 8012574:	e7e2      	b.n	801253c <cosf+0x28>
 8012576:	eddd 0a01 	vldr	s1, [sp, #4]
 801257a:	ed9d 0a00 	vldr	s0, [sp]
 801257e:	f000 f883 	bl	8012688 <__kernel_cosf>
 8012582:	e7f5      	b.n	8012570 <cosf+0x5c>
 8012584:	eddd 0a01 	vldr	s1, [sp, #4]
 8012588:	ed9d 0a00 	vldr	s0, [sp]
 801258c:	2001      	movs	r0, #1
 801258e:	f000 f8d3 	bl	8012738 <__kernel_sinf>
 8012592:	e7d3      	b.n	801253c <cosf+0x28>
 8012594:	3f490fd8 	.word	0x3f490fd8
 8012598:	00000000 	.word	0x00000000

0801259c <sinf>:
 801259c:	ee10 3a10 	vmov	r3, s0
 80125a0:	b507      	push	{r0, r1, r2, lr}
 80125a2:	4a1f      	ldr	r2, [pc, #124]	@ (8012620 <sinf+0x84>)
 80125a4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80125a8:	4293      	cmp	r3, r2
 80125aa:	d807      	bhi.n	80125bc <sinf+0x20>
 80125ac:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8012624 <sinf+0x88>
 80125b0:	2000      	movs	r0, #0
 80125b2:	b003      	add	sp, #12
 80125b4:	f85d eb04 	ldr.w	lr, [sp], #4
 80125b8:	f000 b8be 	b.w	8012738 <__kernel_sinf>
 80125bc:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80125c0:	d304      	bcc.n	80125cc <sinf+0x30>
 80125c2:	ee30 0a40 	vsub.f32	s0, s0, s0
 80125c6:	b003      	add	sp, #12
 80125c8:	f85d fb04 	ldr.w	pc, [sp], #4
 80125cc:	4668      	mov	r0, sp
 80125ce:	f000 fa7b 	bl	8012ac8 <__ieee754_rem_pio2f>
 80125d2:	f000 0003 	and.w	r0, r0, #3
 80125d6:	2801      	cmp	r0, #1
 80125d8:	d00a      	beq.n	80125f0 <sinf+0x54>
 80125da:	2802      	cmp	r0, #2
 80125dc:	d00f      	beq.n	80125fe <sinf+0x62>
 80125de:	b9c0      	cbnz	r0, 8012612 <sinf+0x76>
 80125e0:	eddd 0a01 	vldr	s1, [sp, #4]
 80125e4:	ed9d 0a00 	vldr	s0, [sp]
 80125e8:	2001      	movs	r0, #1
 80125ea:	f000 f8a5 	bl	8012738 <__kernel_sinf>
 80125ee:	e7ea      	b.n	80125c6 <sinf+0x2a>
 80125f0:	eddd 0a01 	vldr	s1, [sp, #4]
 80125f4:	ed9d 0a00 	vldr	s0, [sp]
 80125f8:	f000 f846 	bl	8012688 <__kernel_cosf>
 80125fc:	e7e3      	b.n	80125c6 <sinf+0x2a>
 80125fe:	eddd 0a01 	vldr	s1, [sp, #4]
 8012602:	ed9d 0a00 	vldr	s0, [sp]
 8012606:	2001      	movs	r0, #1
 8012608:	f000 f896 	bl	8012738 <__kernel_sinf>
 801260c:	eeb1 0a40 	vneg.f32	s0, s0
 8012610:	e7d9      	b.n	80125c6 <sinf+0x2a>
 8012612:	eddd 0a01 	vldr	s1, [sp, #4]
 8012616:	ed9d 0a00 	vldr	s0, [sp]
 801261a:	f000 f835 	bl	8012688 <__kernel_cosf>
 801261e:	e7f5      	b.n	801260c <sinf+0x70>
 8012620:	3f490fd8 	.word	0x3f490fd8
 8012624:	00000000 	.word	0x00000000

08012628 <tanf>:
 8012628:	ee10 3a10 	vmov	r3, s0
 801262c:	b507      	push	{r0, r1, r2, lr}
 801262e:	4a12      	ldr	r2, [pc, #72]	@ (8012678 <tanf+0x50>)
 8012630:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012634:	4293      	cmp	r3, r2
 8012636:	d807      	bhi.n	8012648 <tanf+0x20>
 8012638:	eddf 0a10 	vldr	s1, [pc, #64]	@ 801267c <tanf+0x54>
 801263c:	2001      	movs	r0, #1
 801263e:	b003      	add	sp, #12
 8012640:	f85d eb04 	ldr.w	lr, [sp], #4
 8012644:	f000 b8c0 	b.w	80127c8 <__kernel_tanf>
 8012648:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801264c:	d304      	bcc.n	8012658 <tanf+0x30>
 801264e:	ee30 0a40 	vsub.f32	s0, s0, s0
 8012652:	b003      	add	sp, #12
 8012654:	f85d fb04 	ldr.w	pc, [sp], #4
 8012658:	4668      	mov	r0, sp
 801265a:	f000 fa35 	bl	8012ac8 <__ieee754_rem_pio2f>
 801265e:	0040      	lsls	r0, r0, #1
 8012660:	f000 0002 	and.w	r0, r0, #2
 8012664:	eddd 0a01 	vldr	s1, [sp, #4]
 8012668:	ed9d 0a00 	vldr	s0, [sp]
 801266c:	f1c0 0001 	rsb	r0, r0, #1
 8012670:	f000 f8aa 	bl	80127c8 <__kernel_tanf>
 8012674:	e7ed      	b.n	8012652 <tanf+0x2a>
 8012676:	bf00      	nop
 8012678:	3f490fda 	.word	0x3f490fda
 801267c:	00000000 	.word	0x00000000

08012680 <__ieee754_sqrtf>:
 8012680:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8012684:	4770      	bx	lr
	...

08012688 <__kernel_cosf>:
 8012688:	ee10 3a10 	vmov	r3, s0
 801268c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012690:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8012694:	eef0 6a40 	vmov.f32	s13, s0
 8012698:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 801269c:	d204      	bcs.n	80126a8 <__kernel_cosf+0x20>
 801269e:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 80126a2:	ee17 2a90 	vmov	r2, s15
 80126a6:	b342      	cbz	r2, 80126fa <__kernel_cosf+0x72>
 80126a8:	ee26 7aa6 	vmul.f32	s14, s13, s13
 80126ac:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8012718 <__kernel_cosf+0x90>
 80126b0:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 801271c <__kernel_cosf+0x94>
 80126b4:	4a1a      	ldr	r2, [pc, #104]	@ (8012720 <__kernel_cosf+0x98>)
 80126b6:	eea7 6a27 	vfma.f32	s12, s14, s15
 80126ba:	4293      	cmp	r3, r2
 80126bc:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8012724 <__kernel_cosf+0x9c>
 80126c0:	eee6 7a07 	vfma.f32	s15, s12, s14
 80126c4:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8012728 <__kernel_cosf+0xa0>
 80126c8:	eea7 6a87 	vfma.f32	s12, s15, s14
 80126cc:	eddf 7a17 	vldr	s15, [pc, #92]	@ 801272c <__kernel_cosf+0xa4>
 80126d0:	eee6 7a07 	vfma.f32	s15, s12, s14
 80126d4:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8012730 <__kernel_cosf+0xa8>
 80126d8:	eea7 6a87 	vfma.f32	s12, s15, s14
 80126dc:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 80126e0:	ee26 6a07 	vmul.f32	s12, s12, s14
 80126e4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80126e8:	eee7 0a06 	vfma.f32	s1, s14, s12
 80126ec:	ee67 7a27 	vmul.f32	s15, s14, s15
 80126f0:	d804      	bhi.n	80126fc <__kernel_cosf+0x74>
 80126f2:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80126f6:	ee30 0a67 	vsub.f32	s0, s0, s15
 80126fa:	4770      	bx	lr
 80126fc:	4a0d      	ldr	r2, [pc, #52]	@ (8012734 <__kernel_cosf+0xac>)
 80126fe:	4293      	cmp	r3, r2
 8012700:	bf9a      	itte	ls
 8012702:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8012706:	ee07 3a10 	vmovls	s14, r3
 801270a:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 801270e:	ee30 0a47 	vsub.f32	s0, s0, s14
 8012712:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012716:	e7ec      	b.n	80126f2 <__kernel_cosf+0x6a>
 8012718:	ad47d74e 	.word	0xad47d74e
 801271c:	310f74f6 	.word	0x310f74f6
 8012720:	3e999999 	.word	0x3e999999
 8012724:	b493f27c 	.word	0xb493f27c
 8012728:	37d00d01 	.word	0x37d00d01
 801272c:	bab60b61 	.word	0xbab60b61
 8012730:	3d2aaaab 	.word	0x3d2aaaab
 8012734:	3f480000 	.word	0x3f480000

08012738 <__kernel_sinf>:
 8012738:	ee10 3a10 	vmov	r3, s0
 801273c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012740:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8012744:	d204      	bcs.n	8012750 <__kernel_sinf+0x18>
 8012746:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 801274a:	ee17 3a90 	vmov	r3, s15
 801274e:	b35b      	cbz	r3, 80127a8 <__kernel_sinf+0x70>
 8012750:	ee20 7a00 	vmul.f32	s14, s0, s0
 8012754:	eddf 7a15 	vldr	s15, [pc, #84]	@ 80127ac <__kernel_sinf+0x74>
 8012758:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 80127b0 <__kernel_sinf+0x78>
 801275c:	eea7 6a27 	vfma.f32	s12, s14, s15
 8012760:	eddf 7a14 	vldr	s15, [pc, #80]	@ 80127b4 <__kernel_sinf+0x7c>
 8012764:	eee6 7a07 	vfma.f32	s15, s12, s14
 8012768:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 80127b8 <__kernel_sinf+0x80>
 801276c:	eea7 6a87 	vfma.f32	s12, s15, s14
 8012770:	eddf 7a12 	vldr	s15, [pc, #72]	@ 80127bc <__kernel_sinf+0x84>
 8012774:	ee60 6a07 	vmul.f32	s13, s0, s14
 8012778:	eee6 7a07 	vfma.f32	s15, s12, s14
 801277c:	b930      	cbnz	r0, 801278c <__kernel_sinf+0x54>
 801277e:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 80127c0 <__kernel_sinf+0x88>
 8012782:	eea7 6a27 	vfma.f32	s12, s14, s15
 8012786:	eea6 0a26 	vfma.f32	s0, s12, s13
 801278a:	4770      	bx	lr
 801278c:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8012790:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8012794:	eee0 7a86 	vfma.f32	s15, s1, s12
 8012798:	eed7 0a87 	vfnms.f32	s1, s15, s14
 801279c:	eddf 7a09 	vldr	s15, [pc, #36]	@ 80127c4 <__kernel_sinf+0x8c>
 80127a0:	eee6 0aa7 	vfma.f32	s1, s13, s15
 80127a4:	ee30 0a60 	vsub.f32	s0, s0, s1
 80127a8:	4770      	bx	lr
 80127aa:	bf00      	nop
 80127ac:	2f2ec9d3 	.word	0x2f2ec9d3
 80127b0:	b2d72f34 	.word	0xb2d72f34
 80127b4:	3638ef1b 	.word	0x3638ef1b
 80127b8:	b9500d01 	.word	0xb9500d01
 80127bc:	3c088889 	.word	0x3c088889
 80127c0:	be2aaaab 	.word	0xbe2aaaab
 80127c4:	3e2aaaab 	.word	0x3e2aaaab

080127c8 <__kernel_tanf>:
 80127c8:	b508      	push	{r3, lr}
 80127ca:	ee10 3a10 	vmov	r3, s0
 80127ce:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80127d2:	f1b2 5f46 	cmp.w	r2, #830472192	@ 0x31800000
 80127d6:	eef0 7a40 	vmov.f32	s15, s0
 80127da:	d217      	bcs.n	801280c <__kernel_tanf+0x44>
 80127dc:	eebd 7ac0 	vcvt.s32.f32	s14, s0
 80127e0:	ee17 1a10 	vmov	r1, s14
 80127e4:	bb41      	cbnz	r1, 8012838 <__kernel_tanf+0x70>
 80127e6:	1c43      	adds	r3, r0, #1
 80127e8:	4313      	orrs	r3, r2
 80127ea:	d108      	bne.n	80127fe <__kernel_tanf+0x36>
 80127ec:	f000 fb70 	bl	8012ed0 <fabsf>
 80127f0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80127f4:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80127f8:	eeb0 0a67 	vmov.f32	s0, s15
 80127fc:	bd08      	pop	{r3, pc}
 80127fe:	2801      	cmp	r0, #1
 8012800:	d0fa      	beq.n	80127f8 <__kernel_tanf+0x30>
 8012802:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8012806:	eec7 7a00 	vdiv.f32	s15, s14, s0
 801280a:	e7f5      	b.n	80127f8 <__kernel_tanf+0x30>
 801280c:	494c      	ldr	r1, [pc, #304]	@ (8012940 <__kernel_tanf+0x178>)
 801280e:	428a      	cmp	r2, r1
 8012810:	d312      	bcc.n	8012838 <__kernel_tanf+0x70>
 8012812:	2b00      	cmp	r3, #0
 8012814:	ed9f 7a4b 	vldr	s14, [pc, #300]	@ 8012944 <__kernel_tanf+0x17c>
 8012818:	bfb8      	it	lt
 801281a:	eef1 7a40 	vneglt.f32	s15, s0
 801281e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8012822:	eddf 7a49 	vldr	s15, [pc, #292]	@ 8012948 <__kernel_tanf+0x180>
 8012826:	bfb8      	it	lt
 8012828:	eef1 0a60 	vneglt.f32	s1, s1
 801282c:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8012830:	eddf 0a46 	vldr	s1, [pc, #280]	@ 801294c <__kernel_tanf+0x184>
 8012834:	ee77 7a87 	vadd.f32	s15, s15, s14
 8012838:	ee67 6aa7 	vmul.f32	s13, s15, s15
 801283c:	eddf 5a44 	vldr	s11, [pc, #272]	@ 8012950 <__kernel_tanf+0x188>
 8012840:	ed9f 6a44 	vldr	s12, [pc, #272]	@ 8012954 <__kernel_tanf+0x18c>
 8012844:	ed9f 5a44 	vldr	s10, [pc, #272]	@ 8012958 <__kernel_tanf+0x190>
 8012848:	493d      	ldr	r1, [pc, #244]	@ (8012940 <__kernel_tanf+0x178>)
 801284a:	ee26 7aa6 	vmul.f32	s14, s13, s13
 801284e:	428a      	cmp	r2, r1
 8012850:	eea7 6a25 	vfma.f32	s12, s14, s11
 8012854:	eddf 5a41 	vldr	s11, [pc, #260]	@ 801295c <__kernel_tanf+0x194>
 8012858:	eee6 5a07 	vfma.f32	s11, s12, s14
 801285c:	ed9f 6a40 	vldr	s12, [pc, #256]	@ 8012960 <__kernel_tanf+0x198>
 8012860:	eea5 6a87 	vfma.f32	s12, s11, s14
 8012864:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8012964 <__kernel_tanf+0x19c>
 8012868:	eee6 5a07 	vfma.f32	s11, s12, s14
 801286c:	ed9f 6a3e 	vldr	s12, [pc, #248]	@ 8012968 <__kernel_tanf+0x1a0>
 8012870:	eea5 6a87 	vfma.f32	s12, s11, s14
 8012874:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 801296c <__kernel_tanf+0x1a4>
 8012878:	eee7 5a05 	vfma.f32	s11, s14, s10
 801287c:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 8012970 <__kernel_tanf+0x1a8>
 8012880:	eea5 5a87 	vfma.f32	s10, s11, s14
 8012884:	eddf 5a3b 	vldr	s11, [pc, #236]	@ 8012974 <__kernel_tanf+0x1ac>
 8012888:	eee5 5a07 	vfma.f32	s11, s10, s14
 801288c:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 8012978 <__kernel_tanf+0x1b0>
 8012890:	eea5 5a87 	vfma.f32	s10, s11, s14
 8012894:	eddf 5a39 	vldr	s11, [pc, #228]	@ 801297c <__kernel_tanf+0x1b4>
 8012898:	eee5 5a07 	vfma.f32	s11, s10, s14
 801289c:	eeb0 7a46 	vmov.f32	s14, s12
 80128a0:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80128a4:	ee27 5aa6 	vmul.f32	s10, s15, s13
 80128a8:	eeb0 6a60 	vmov.f32	s12, s1
 80128ac:	eea7 6a05 	vfma.f32	s12, s14, s10
 80128b0:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 8012980 <__kernel_tanf+0x1b8>
 80128b4:	eee6 0a26 	vfma.f32	s1, s12, s13
 80128b8:	eee5 0a07 	vfma.f32	s1, s10, s14
 80128bc:	ee37 6aa0 	vadd.f32	s12, s15, s1
 80128c0:	d31d      	bcc.n	80128fe <__kernel_tanf+0x136>
 80128c2:	ee07 0a10 	vmov	s14, r0
 80128c6:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80128ca:	ee26 5a06 	vmul.f32	s10, s12, s12
 80128ce:	ee36 6a07 	vadd.f32	s12, s12, s14
 80128d2:	179b      	asrs	r3, r3, #30
 80128d4:	eec5 5a06 	vdiv.f32	s11, s10, s12
 80128d8:	f003 0302 	and.w	r3, r3, #2
 80128dc:	f1c3 0301 	rsb	r3, r3, #1
 80128e0:	ee06 3a90 	vmov	s13, r3
 80128e4:	ee35 6ae0 	vsub.f32	s12, s11, s1
 80128e8:	eef8 6ae6 	vcvt.f32.s32	s13, s13
 80128ec:	ee77 7ac6 	vsub.f32	s15, s15, s12
 80128f0:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 80128f4:	eea7 7ac6 	vfms.f32	s14, s15, s12
 80128f8:	ee66 7a87 	vmul.f32	s15, s13, s14
 80128fc:	e77c      	b.n	80127f8 <__kernel_tanf+0x30>
 80128fe:	2801      	cmp	r0, #1
 8012900:	d01b      	beq.n	801293a <__kernel_tanf+0x172>
 8012902:	4b20      	ldr	r3, [pc, #128]	@ (8012984 <__kernel_tanf+0x1bc>)
 8012904:	ee16 2a10 	vmov	r2, s12
 8012908:	401a      	ands	r2, r3
 801290a:	ee05 2a90 	vmov	s11, r2
 801290e:	ee75 7ae7 	vsub.f32	s15, s11, s15
 8012912:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8012916:	ee70 0ae7 	vsub.f32	s1, s1, s15
 801291a:	eeff 7a00 	vmov.f32	s15, #240	@ 0xbf800000 -1.0
 801291e:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8012922:	ee16 2a90 	vmov	r2, s13
 8012926:	4013      	ands	r3, r2
 8012928:	ee07 3a90 	vmov	s15, r3
 801292c:	eea5 7aa7 	vfma.f32	s14, s11, s15
 8012930:	eea0 7aa7 	vfma.f32	s14, s1, s15
 8012934:	eee7 7a26 	vfma.f32	s15, s14, s13
 8012938:	e75e      	b.n	80127f8 <__kernel_tanf+0x30>
 801293a:	eef0 7a46 	vmov.f32	s15, s12
 801293e:	e75b      	b.n	80127f8 <__kernel_tanf+0x30>
 8012940:	3f2ca140 	.word	0x3f2ca140
 8012944:	3f490fda 	.word	0x3f490fda
 8012948:	33222168 	.word	0x33222168
 801294c:	00000000 	.word	0x00000000
 8012950:	b79bae5f 	.word	0xb79bae5f
 8012954:	38a3f445 	.word	0x38a3f445
 8012958:	37d95384 	.word	0x37d95384
 801295c:	3a1a26c8 	.word	0x3a1a26c8
 8012960:	3b6b6916 	.word	0x3b6b6916
 8012964:	3cb327a4 	.word	0x3cb327a4
 8012968:	3e088889 	.word	0x3e088889
 801296c:	3895c07a 	.word	0x3895c07a
 8012970:	398137b9 	.word	0x398137b9
 8012974:	3abede48 	.word	0x3abede48
 8012978:	3c11371f 	.word	0x3c11371f
 801297c:	3d5d0dd1 	.word	0x3d5d0dd1
 8012980:	3eaaaaab 	.word	0x3eaaaaab
 8012984:	fffff000 	.word	0xfffff000

08012988 <__ieee754_atan2f>:
 8012988:	ee10 2a90 	vmov	r2, s1
 801298c:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8012990:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8012994:	b510      	push	{r4, lr}
 8012996:	eef0 7a40 	vmov.f32	s15, s0
 801299a:	d806      	bhi.n	80129aa <__ieee754_atan2f+0x22>
 801299c:	ee10 0a10 	vmov	r0, s0
 80129a0:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 80129a4:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80129a8:	d904      	bls.n	80129b4 <__ieee754_atan2f+0x2c>
 80129aa:	ee77 7aa0 	vadd.f32	s15, s15, s1
 80129ae:	eeb0 0a67 	vmov.f32	s0, s15
 80129b2:	bd10      	pop	{r4, pc}
 80129b4:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 80129b8:	d103      	bne.n	80129c2 <__ieee754_atan2f+0x3a>
 80129ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80129be:	f000 b9b3 	b.w	8012d28 <atanf>
 80129c2:	1794      	asrs	r4, r2, #30
 80129c4:	f004 0402 	and.w	r4, r4, #2
 80129c8:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80129cc:	b943      	cbnz	r3, 80129e0 <__ieee754_atan2f+0x58>
 80129ce:	2c02      	cmp	r4, #2
 80129d0:	d05e      	beq.n	8012a90 <__ieee754_atan2f+0x108>
 80129d2:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8012aa4 <__ieee754_atan2f+0x11c>
 80129d6:	2c03      	cmp	r4, #3
 80129d8:	bf08      	it	eq
 80129da:	eef0 7a47 	vmoveq.f32	s15, s14
 80129de:	e7e6      	b.n	80129ae <__ieee754_atan2f+0x26>
 80129e0:	b941      	cbnz	r1, 80129f4 <__ieee754_atan2f+0x6c>
 80129e2:	eddf 7a31 	vldr	s15, [pc, #196]	@ 8012aa8 <__ieee754_atan2f+0x120>
 80129e6:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8012aac <__ieee754_atan2f+0x124>
 80129ea:	2800      	cmp	r0, #0
 80129ec:	bfa8      	it	ge
 80129ee:	eef0 7a47 	vmovge.f32	s15, s14
 80129f2:	e7dc      	b.n	80129ae <__ieee754_atan2f+0x26>
 80129f4:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80129f8:	d110      	bne.n	8012a1c <__ieee754_atan2f+0x94>
 80129fa:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80129fe:	f104 34ff 	add.w	r4, r4, #4294967295
 8012a02:	d107      	bne.n	8012a14 <__ieee754_atan2f+0x8c>
 8012a04:	2c02      	cmp	r4, #2
 8012a06:	d846      	bhi.n	8012a96 <__ieee754_atan2f+0x10e>
 8012a08:	4b29      	ldr	r3, [pc, #164]	@ (8012ab0 <__ieee754_atan2f+0x128>)
 8012a0a:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8012a0e:	edd3 7a00 	vldr	s15, [r3]
 8012a12:	e7cc      	b.n	80129ae <__ieee754_atan2f+0x26>
 8012a14:	2c02      	cmp	r4, #2
 8012a16:	d841      	bhi.n	8012a9c <__ieee754_atan2f+0x114>
 8012a18:	4b26      	ldr	r3, [pc, #152]	@ (8012ab4 <__ieee754_atan2f+0x12c>)
 8012a1a:	e7f6      	b.n	8012a0a <__ieee754_atan2f+0x82>
 8012a1c:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8012a20:	d0df      	beq.n	80129e2 <__ieee754_atan2f+0x5a>
 8012a22:	1a5b      	subs	r3, r3, r1
 8012a24:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8012a28:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8012a2c:	da1a      	bge.n	8012a64 <__ieee754_atan2f+0xdc>
 8012a2e:	2a00      	cmp	r2, #0
 8012a30:	da01      	bge.n	8012a36 <__ieee754_atan2f+0xae>
 8012a32:	313c      	adds	r1, #60	@ 0x3c
 8012a34:	db19      	blt.n	8012a6a <__ieee754_atan2f+0xe2>
 8012a36:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8012a3a:	f000 fa49 	bl	8012ed0 <fabsf>
 8012a3e:	f000 f973 	bl	8012d28 <atanf>
 8012a42:	eef0 7a40 	vmov.f32	s15, s0
 8012a46:	2c01      	cmp	r4, #1
 8012a48:	d012      	beq.n	8012a70 <__ieee754_atan2f+0xe8>
 8012a4a:	2c02      	cmp	r4, #2
 8012a4c:	d017      	beq.n	8012a7e <__ieee754_atan2f+0xf6>
 8012a4e:	2c00      	cmp	r4, #0
 8012a50:	d0ad      	beq.n	80129ae <__ieee754_atan2f+0x26>
 8012a52:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8012ab8 <__ieee754_atan2f+0x130>
 8012a56:	ee77 7a87 	vadd.f32	s15, s15, s14
 8012a5a:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8012abc <__ieee754_atan2f+0x134>
 8012a5e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012a62:	e7a4      	b.n	80129ae <__ieee754_atan2f+0x26>
 8012a64:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8012aac <__ieee754_atan2f+0x124>
 8012a68:	e7ed      	b.n	8012a46 <__ieee754_atan2f+0xbe>
 8012a6a:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8012ac0 <__ieee754_atan2f+0x138>
 8012a6e:	e7ea      	b.n	8012a46 <__ieee754_atan2f+0xbe>
 8012a70:	ee17 3a90 	vmov	r3, s15
 8012a74:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8012a78:	ee07 3a90 	vmov	s15, r3
 8012a7c:	e797      	b.n	80129ae <__ieee754_atan2f+0x26>
 8012a7e:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 8012ab8 <__ieee754_atan2f+0x130>
 8012a82:	ee77 7a87 	vadd.f32	s15, s15, s14
 8012a86:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8012abc <__ieee754_atan2f+0x134>
 8012a8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8012a8e:	e78e      	b.n	80129ae <__ieee754_atan2f+0x26>
 8012a90:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8012abc <__ieee754_atan2f+0x134>
 8012a94:	e78b      	b.n	80129ae <__ieee754_atan2f+0x26>
 8012a96:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8012ac4 <__ieee754_atan2f+0x13c>
 8012a9a:	e788      	b.n	80129ae <__ieee754_atan2f+0x26>
 8012a9c:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8012ac0 <__ieee754_atan2f+0x138>
 8012aa0:	e785      	b.n	80129ae <__ieee754_atan2f+0x26>
 8012aa2:	bf00      	nop
 8012aa4:	c0490fdb 	.word	0xc0490fdb
 8012aa8:	bfc90fdb 	.word	0xbfc90fdb
 8012aac:	3fc90fdb 	.word	0x3fc90fdb
 8012ab0:	08013948 	.word	0x08013948
 8012ab4:	0801393c 	.word	0x0801393c
 8012ab8:	33bbbd2e 	.word	0x33bbbd2e
 8012abc:	40490fdb 	.word	0x40490fdb
 8012ac0:	00000000 	.word	0x00000000
 8012ac4:	3f490fdb 	.word	0x3f490fdb

08012ac8 <__ieee754_rem_pio2f>:
 8012ac8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012aca:	ee10 6a10 	vmov	r6, s0
 8012ace:	4b88      	ldr	r3, [pc, #544]	@ (8012cf0 <__ieee754_rem_pio2f+0x228>)
 8012ad0:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8012ad4:	429d      	cmp	r5, r3
 8012ad6:	b087      	sub	sp, #28
 8012ad8:	4604      	mov	r4, r0
 8012ada:	d805      	bhi.n	8012ae8 <__ieee754_rem_pio2f+0x20>
 8012adc:	2300      	movs	r3, #0
 8012ade:	ed80 0a00 	vstr	s0, [r0]
 8012ae2:	6043      	str	r3, [r0, #4]
 8012ae4:	2000      	movs	r0, #0
 8012ae6:	e022      	b.n	8012b2e <__ieee754_rem_pio2f+0x66>
 8012ae8:	4b82      	ldr	r3, [pc, #520]	@ (8012cf4 <__ieee754_rem_pio2f+0x22c>)
 8012aea:	429d      	cmp	r5, r3
 8012aec:	d83a      	bhi.n	8012b64 <__ieee754_rem_pio2f+0x9c>
 8012aee:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8012af2:	2e00      	cmp	r6, #0
 8012af4:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8012cf8 <__ieee754_rem_pio2f+0x230>
 8012af8:	4a80      	ldr	r2, [pc, #512]	@ (8012cfc <__ieee754_rem_pio2f+0x234>)
 8012afa:	f023 030f 	bic.w	r3, r3, #15
 8012afe:	dd18      	ble.n	8012b32 <__ieee754_rem_pio2f+0x6a>
 8012b00:	4293      	cmp	r3, r2
 8012b02:	ee70 7a47 	vsub.f32	s15, s0, s14
 8012b06:	bf09      	itett	eq
 8012b08:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8012d00 <__ieee754_rem_pio2f+0x238>
 8012b0c:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8012d04 <__ieee754_rem_pio2f+0x23c>
 8012b10:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8012d08 <__ieee754_rem_pio2f+0x240>
 8012b14:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8012b18:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8012b1c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012b20:	ed80 7a00 	vstr	s14, [r0]
 8012b24:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8012b28:	edc0 7a01 	vstr	s15, [r0, #4]
 8012b2c:	2001      	movs	r0, #1
 8012b2e:	b007      	add	sp, #28
 8012b30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012b32:	4293      	cmp	r3, r2
 8012b34:	ee70 7a07 	vadd.f32	s15, s0, s14
 8012b38:	bf09      	itett	eq
 8012b3a:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8012d00 <__ieee754_rem_pio2f+0x238>
 8012b3e:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8012d04 <__ieee754_rem_pio2f+0x23c>
 8012b42:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8012d08 <__ieee754_rem_pio2f+0x240>
 8012b46:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8012b4a:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8012b4e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012b52:	ed80 7a00 	vstr	s14, [r0]
 8012b56:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8012b5a:	edc0 7a01 	vstr	s15, [r0, #4]
 8012b5e:	f04f 30ff 	mov.w	r0, #4294967295
 8012b62:	e7e4      	b.n	8012b2e <__ieee754_rem_pio2f+0x66>
 8012b64:	4b69      	ldr	r3, [pc, #420]	@ (8012d0c <__ieee754_rem_pio2f+0x244>)
 8012b66:	429d      	cmp	r5, r3
 8012b68:	d873      	bhi.n	8012c52 <__ieee754_rem_pio2f+0x18a>
 8012b6a:	f000 f9b1 	bl	8012ed0 <fabsf>
 8012b6e:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8012d10 <__ieee754_rem_pio2f+0x248>
 8012b72:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8012b76:	eee0 7a07 	vfma.f32	s15, s0, s14
 8012b7a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8012b7e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8012b82:	ee17 0a90 	vmov	r0, s15
 8012b86:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8012cf8 <__ieee754_rem_pio2f+0x230>
 8012b8a:	eea7 0a67 	vfms.f32	s0, s14, s15
 8012b8e:	281f      	cmp	r0, #31
 8012b90:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8012d04 <__ieee754_rem_pio2f+0x23c>
 8012b94:	ee67 7a27 	vmul.f32	s15, s14, s15
 8012b98:	eeb1 6a47 	vneg.f32	s12, s14
 8012b9c:	ee70 6a67 	vsub.f32	s13, s0, s15
 8012ba0:	ee16 1a90 	vmov	r1, s13
 8012ba4:	dc09      	bgt.n	8012bba <__ieee754_rem_pio2f+0xf2>
 8012ba6:	4a5b      	ldr	r2, [pc, #364]	@ (8012d14 <__ieee754_rem_pio2f+0x24c>)
 8012ba8:	1e47      	subs	r7, r0, #1
 8012baa:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8012bae:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8012bb2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8012bb6:	4293      	cmp	r3, r2
 8012bb8:	d107      	bne.n	8012bca <__ieee754_rem_pio2f+0x102>
 8012bba:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8012bbe:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8012bc2:	2a08      	cmp	r2, #8
 8012bc4:	ea4f 53e5 	mov.w	r3, r5, asr #23
 8012bc8:	dc14      	bgt.n	8012bf4 <__ieee754_rem_pio2f+0x12c>
 8012bca:	6021      	str	r1, [r4, #0]
 8012bcc:	ed94 7a00 	vldr	s14, [r4]
 8012bd0:	ee30 0a47 	vsub.f32	s0, s0, s14
 8012bd4:	2e00      	cmp	r6, #0
 8012bd6:	ee30 0a67 	vsub.f32	s0, s0, s15
 8012bda:	ed84 0a01 	vstr	s0, [r4, #4]
 8012bde:	daa6      	bge.n	8012b2e <__ieee754_rem_pio2f+0x66>
 8012be0:	eeb1 7a47 	vneg.f32	s14, s14
 8012be4:	eeb1 0a40 	vneg.f32	s0, s0
 8012be8:	ed84 7a00 	vstr	s14, [r4]
 8012bec:	ed84 0a01 	vstr	s0, [r4, #4]
 8012bf0:	4240      	negs	r0, r0
 8012bf2:	e79c      	b.n	8012b2e <__ieee754_rem_pio2f+0x66>
 8012bf4:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8012d00 <__ieee754_rem_pio2f+0x238>
 8012bf8:	eef0 6a40 	vmov.f32	s13, s0
 8012bfc:	eee6 6a25 	vfma.f32	s13, s12, s11
 8012c00:	ee70 7a66 	vsub.f32	s15, s0, s13
 8012c04:	eee6 7a25 	vfma.f32	s15, s12, s11
 8012c08:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8012d08 <__ieee754_rem_pio2f+0x240>
 8012c0c:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8012c10:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8012c14:	ee15 2a90 	vmov	r2, s11
 8012c18:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8012c1c:	1a5b      	subs	r3, r3, r1
 8012c1e:	2b19      	cmp	r3, #25
 8012c20:	dc04      	bgt.n	8012c2c <__ieee754_rem_pio2f+0x164>
 8012c22:	edc4 5a00 	vstr	s11, [r4]
 8012c26:	eeb0 0a66 	vmov.f32	s0, s13
 8012c2a:	e7cf      	b.n	8012bcc <__ieee754_rem_pio2f+0x104>
 8012c2c:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8012d18 <__ieee754_rem_pio2f+0x250>
 8012c30:	eeb0 0a66 	vmov.f32	s0, s13
 8012c34:	eea6 0a25 	vfma.f32	s0, s12, s11
 8012c38:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8012c3c:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8012d1c <__ieee754_rem_pio2f+0x254>
 8012c40:	eee6 7a25 	vfma.f32	s15, s12, s11
 8012c44:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8012c48:	ee30 7a67 	vsub.f32	s14, s0, s15
 8012c4c:	ed84 7a00 	vstr	s14, [r4]
 8012c50:	e7bc      	b.n	8012bcc <__ieee754_rem_pio2f+0x104>
 8012c52:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8012c56:	d306      	bcc.n	8012c66 <__ieee754_rem_pio2f+0x19e>
 8012c58:	ee70 7a40 	vsub.f32	s15, s0, s0
 8012c5c:	edc0 7a01 	vstr	s15, [r0, #4]
 8012c60:	edc0 7a00 	vstr	s15, [r0]
 8012c64:	e73e      	b.n	8012ae4 <__ieee754_rem_pio2f+0x1c>
 8012c66:	15ea      	asrs	r2, r5, #23
 8012c68:	3a86      	subs	r2, #134	@ 0x86
 8012c6a:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 8012c6e:	ee07 3a90 	vmov	s15, r3
 8012c72:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8012c76:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8012d20 <__ieee754_rem_pio2f+0x258>
 8012c7a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8012c7e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012c82:	ed8d 7a03 	vstr	s14, [sp, #12]
 8012c86:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8012c8a:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8012c8e:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 8012c92:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012c96:	ed8d 7a04 	vstr	s14, [sp, #16]
 8012c9a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8012c9e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8012ca2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012ca6:	edcd 7a05 	vstr	s15, [sp, #20]
 8012caa:	d11e      	bne.n	8012cea <__ieee754_rem_pio2f+0x222>
 8012cac:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8012cb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012cb4:	bf0c      	ite	eq
 8012cb6:	2301      	moveq	r3, #1
 8012cb8:	2302      	movne	r3, #2
 8012cba:	491a      	ldr	r1, [pc, #104]	@ (8012d24 <__ieee754_rem_pio2f+0x25c>)
 8012cbc:	9101      	str	r1, [sp, #4]
 8012cbe:	2102      	movs	r1, #2
 8012cc0:	9100      	str	r1, [sp, #0]
 8012cc2:	a803      	add	r0, sp, #12
 8012cc4:	4621      	mov	r1, r4
 8012cc6:	f000 f90b 	bl	8012ee0 <__kernel_rem_pio2f>
 8012cca:	2e00      	cmp	r6, #0
 8012ccc:	f6bf af2f 	bge.w	8012b2e <__ieee754_rem_pio2f+0x66>
 8012cd0:	edd4 7a00 	vldr	s15, [r4]
 8012cd4:	eef1 7a67 	vneg.f32	s15, s15
 8012cd8:	edc4 7a00 	vstr	s15, [r4]
 8012cdc:	edd4 7a01 	vldr	s15, [r4, #4]
 8012ce0:	eef1 7a67 	vneg.f32	s15, s15
 8012ce4:	edc4 7a01 	vstr	s15, [r4, #4]
 8012ce8:	e782      	b.n	8012bf0 <__ieee754_rem_pio2f+0x128>
 8012cea:	2303      	movs	r3, #3
 8012cec:	e7e5      	b.n	8012cba <__ieee754_rem_pio2f+0x1f2>
 8012cee:	bf00      	nop
 8012cf0:	3f490fd8 	.word	0x3f490fd8
 8012cf4:	4016cbe3 	.word	0x4016cbe3
 8012cf8:	3fc90f80 	.word	0x3fc90f80
 8012cfc:	3fc90fd0 	.word	0x3fc90fd0
 8012d00:	37354400 	.word	0x37354400
 8012d04:	37354443 	.word	0x37354443
 8012d08:	2e85a308 	.word	0x2e85a308
 8012d0c:	43490f80 	.word	0x43490f80
 8012d10:	3f22f984 	.word	0x3f22f984
 8012d14:	08013954 	.word	0x08013954
 8012d18:	2e85a300 	.word	0x2e85a300
 8012d1c:	248d3132 	.word	0x248d3132
 8012d20:	43800000 	.word	0x43800000
 8012d24:	080139d4 	.word	0x080139d4

08012d28 <atanf>:
 8012d28:	b538      	push	{r3, r4, r5, lr}
 8012d2a:	ee10 5a10 	vmov	r5, s0
 8012d2e:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8012d32:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8012d36:	eef0 7a40 	vmov.f32	s15, s0
 8012d3a:	d310      	bcc.n	8012d5e <atanf+0x36>
 8012d3c:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8012d40:	d904      	bls.n	8012d4c <atanf+0x24>
 8012d42:	ee70 7a00 	vadd.f32	s15, s0, s0
 8012d46:	eeb0 0a67 	vmov.f32	s0, s15
 8012d4a:	bd38      	pop	{r3, r4, r5, pc}
 8012d4c:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8012e84 <atanf+0x15c>
 8012d50:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8012e88 <atanf+0x160>
 8012d54:	2d00      	cmp	r5, #0
 8012d56:	bfc8      	it	gt
 8012d58:	eef0 7a47 	vmovgt.f32	s15, s14
 8012d5c:	e7f3      	b.n	8012d46 <atanf+0x1e>
 8012d5e:	4b4b      	ldr	r3, [pc, #300]	@ (8012e8c <atanf+0x164>)
 8012d60:	429c      	cmp	r4, r3
 8012d62:	d810      	bhi.n	8012d86 <atanf+0x5e>
 8012d64:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8012d68:	d20a      	bcs.n	8012d80 <atanf+0x58>
 8012d6a:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8012e90 <atanf+0x168>
 8012d6e:	ee30 7a07 	vadd.f32	s14, s0, s14
 8012d72:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8012d76:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8012d7a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012d7e:	dce2      	bgt.n	8012d46 <atanf+0x1e>
 8012d80:	f04f 33ff 	mov.w	r3, #4294967295
 8012d84:	e013      	b.n	8012dae <atanf+0x86>
 8012d86:	f000 f8a3 	bl	8012ed0 <fabsf>
 8012d8a:	4b42      	ldr	r3, [pc, #264]	@ (8012e94 <atanf+0x16c>)
 8012d8c:	429c      	cmp	r4, r3
 8012d8e:	d84f      	bhi.n	8012e30 <atanf+0x108>
 8012d90:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 8012d94:	429c      	cmp	r4, r3
 8012d96:	d841      	bhi.n	8012e1c <atanf+0xf4>
 8012d98:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 8012d9c:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8012da0:	eea0 7a27 	vfma.f32	s14, s0, s15
 8012da4:	2300      	movs	r3, #0
 8012da6:	ee30 0a27 	vadd.f32	s0, s0, s15
 8012daa:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8012dae:	1c5a      	adds	r2, r3, #1
 8012db0:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8012db4:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8012e98 <atanf+0x170>
 8012db8:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8012e9c <atanf+0x174>
 8012dbc:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8012ea0 <atanf+0x178>
 8012dc0:	ee66 6a06 	vmul.f32	s13, s12, s12
 8012dc4:	eee6 5a87 	vfma.f32	s11, s13, s14
 8012dc8:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8012ea4 <atanf+0x17c>
 8012dcc:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8012dd0:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8012ea8 <atanf+0x180>
 8012dd4:	eee7 5a26 	vfma.f32	s11, s14, s13
 8012dd8:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8012eac <atanf+0x184>
 8012ddc:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8012de0:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8012eb0 <atanf+0x188>
 8012de4:	eee7 5a26 	vfma.f32	s11, s14, s13
 8012de8:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8012eb4 <atanf+0x18c>
 8012dec:	eea6 5a87 	vfma.f32	s10, s13, s14
 8012df0:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8012eb8 <atanf+0x190>
 8012df4:	eea5 7a26 	vfma.f32	s14, s10, s13
 8012df8:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8012ebc <atanf+0x194>
 8012dfc:	eea7 5a26 	vfma.f32	s10, s14, s13
 8012e00:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8012ec0 <atanf+0x198>
 8012e04:	eea5 7a26 	vfma.f32	s14, s10, s13
 8012e08:	ee27 7a26 	vmul.f32	s14, s14, s13
 8012e0c:	eea5 7a86 	vfma.f32	s14, s11, s12
 8012e10:	ee27 7a87 	vmul.f32	s14, s15, s14
 8012e14:	d121      	bne.n	8012e5a <atanf+0x132>
 8012e16:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012e1a:	e794      	b.n	8012d46 <atanf+0x1e>
 8012e1c:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8012e20:	ee30 7a67 	vsub.f32	s14, s0, s15
 8012e24:	ee30 0a27 	vadd.f32	s0, s0, s15
 8012e28:	2301      	movs	r3, #1
 8012e2a:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8012e2e:	e7be      	b.n	8012dae <atanf+0x86>
 8012e30:	4b24      	ldr	r3, [pc, #144]	@ (8012ec4 <atanf+0x19c>)
 8012e32:	429c      	cmp	r4, r3
 8012e34:	d80b      	bhi.n	8012e4e <atanf+0x126>
 8012e36:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8012e3a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8012e3e:	eea0 7a27 	vfma.f32	s14, s0, s15
 8012e42:	2302      	movs	r3, #2
 8012e44:	ee70 6a67 	vsub.f32	s13, s0, s15
 8012e48:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8012e4c:	e7af      	b.n	8012dae <atanf+0x86>
 8012e4e:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8012e52:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8012e56:	2303      	movs	r3, #3
 8012e58:	e7a9      	b.n	8012dae <atanf+0x86>
 8012e5a:	4a1b      	ldr	r2, [pc, #108]	@ (8012ec8 <atanf+0x1a0>)
 8012e5c:	491b      	ldr	r1, [pc, #108]	@ (8012ecc <atanf+0x1a4>)
 8012e5e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8012e62:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8012e66:	edd3 6a00 	vldr	s13, [r3]
 8012e6a:	ee37 7a66 	vsub.f32	s14, s14, s13
 8012e6e:	2d00      	cmp	r5, #0
 8012e70:	ee37 7a67 	vsub.f32	s14, s14, s15
 8012e74:	edd2 7a00 	vldr	s15, [r2]
 8012e78:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8012e7c:	bfb8      	it	lt
 8012e7e:	eef1 7a67 	vneglt.f32	s15, s15
 8012e82:	e760      	b.n	8012d46 <atanf+0x1e>
 8012e84:	bfc90fdb 	.word	0xbfc90fdb
 8012e88:	3fc90fdb 	.word	0x3fc90fdb
 8012e8c:	3edfffff 	.word	0x3edfffff
 8012e90:	7149f2ca 	.word	0x7149f2ca
 8012e94:	3f97ffff 	.word	0x3f97ffff
 8012e98:	3c8569d7 	.word	0x3c8569d7
 8012e9c:	3d4bda59 	.word	0x3d4bda59
 8012ea0:	bd6ef16b 	.word	0xbd6ef16b
 8012ea4:	3d886b35 	.word	0x3d886b35
 8012ea8:	3dba2e6e 	.word	0x3dba2e6e
 8012eac:	3e124925 	.word	0x3e124925
 8012eb0:	3eaaaaab 	.word	0x3eaaaaab
 8012eb4:	bd15a221 	.word	0xbd15a221
 8012eb8:	bd9d8795 	.word	0xbd9d8795
 8012ebc:	bde38e38 	.word	0xbde38e38
 8012ec0:	be4ccccd 	.word	0xbe4ccccd
 8012ec4:	401bffff 	.word	0x401bffff
 8012ec8:	08013cfc 	.word	0x08013cfc
 8012ecc:	08013cec 	.word	0x08013cec

08012ed0 <fabsf>:
 8012ed0:	ee10 3a10 	vmov	r3, s0
 8012ed4:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012ed8:	ee00 3a10 	vmov	s0, r3
 8012edc:	4770      	bx	lr
	...

08012ee0 <__kernel_rem_pio2f>:
 8012ee0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012ee4:	ed2d 8b04 	vpush	{d8-d9}
 8012ee8:	b0d9      	sub	sp, #356	@ 0x164
 8012eea:	4690      	mov	r8, r2
 8012eec:	9001      	str	r0, [sp, #4]
 8012eee:	4ab6      	ldr	r2, [pc, #728]	@ (80131c8 <__kernel_rem_pio2f+0x2e8>)
 8012ef0:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8012ef2:	f118 0f04 	cmn.w	r8, #4
 8012ef6:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8012efa:	460f      	mov	r7, r1
 8012efc:	f103 3bff 	add.w	fp, r3, #4294967295
 8012f00:	db26      	blt.n	8012f50 <__kernel_rem_pio2f+0x70>
 8012f02:	f1b8 0203 	subs.w	r2, r8, #3
 8012f06:	bf48      	it	mi
 8012f08:	f108 0204 	addmi.w	r2, r8, #4
 8012f0c:	10d2      	asrs	r2, r2, #3
 8012f0e:	1c55      	adds	r5, r2, #1
 8012f10:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8012f12:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 80131d8 <__kernel_rem_pio2f+0x2f8>
 8012f16:	00e8      	lsls	r0, r5, #3
 8012f18:	eba2 060b 	sub.w	r6, r2, fp
 8012f1c:	9002      	str	r0, [sp, #8]
 8012f1e:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8012f22:	eb0a 0c0b 	add.w	ip, sl, fp
 8012f26:	ac1c      	add	r4, sp, #112	@ 0x70
 8012f28:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8012f2c:	2000      	movs	r0, #0
 8012f2e:	4560      	cmp	r0, ip
 8012f30:	dd10      	ble.n	8012f54 <__kernel_rem_pio2f+0x74>
 8012f32:	a91c      	add	r1, sp, #112	@ 0x70
 8012f34:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8012f38:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8012f3c:	2600      	movs	r6, #0
 8012f3e:	4556      	cmp	r6, sl
 8012f40:	dc24      	bgt.n	8012f8c <__kernel_rem_pio2f+0xac>
 8012f42:	f8dd e004 	ldr.w	lr, [sp, #4]
 8012f46:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 80131d8 <__kernel_rem_pio2f+0x2f8>
 8012f4a:	4684      	mov	ip, r0
 8012f4c:	2400      	movs	r4, #0
 8012f4e:	e016      	b.n	8012f7e <__kernel_rem_pio2f+0x9e>
 8012f50:	2200      	movs	r2, #0
 8012f52:	e7dc      	b.n	8012f0e <__kernel_rem_pio2f+0x2e>
 8012f54:	42c6      	cmn	r6, r0
 8012f56:	bf5d      	ittte	pl
 8012f58:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8012f5c:	ee07 1a90 	vmovpl	s15, r1
 8012f60:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8012f64:	eef0 7a47 	vmovmi.f32	s15, s14
 8012f68:	ece4 7a01 	vstmia	r4!, {s15}
 8012f6c:	3001      	adds	r0, #1
 8012f6e:	e7de      	b.n	8012f2e <__kernel_rem_pio2f+0x4e>
 8012f70:	ecfe 6a01 	vldmia	lr!, {s13}
 8012f74:	ed3c 7a01 	vldmdb	ip!, {s14}
 8012f78:	eee6 7a87 	vfma.f32	s15, s13, s14
 8012f7c:	3401      	adds	r4, #1
 8012f7e:	455c      	cmp	r4, fp
 8012f80:	ddf6      	ble.n	8012f70 <__kernel_rem_pio2f+0x90>
 8012f82:	ece9 7a01 	vstmia	r9!, {s15}
 8012f86:	3601      	adds	r6, #1
 8012f88:	3004      	adds	r0, #4
 8012f8a:	e7d8      	b.n	8012f3e <__kernel_rem_pio2f+0x5e>
 8012f8c:	a908      	add	r1, sp, #32
 8012f8e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8012f92:	9104      	str	r1, [sp, #16]
 8012f94:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8012f96:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 80131d4 <__kernel_rem_pio2f+0x2f4>
 8012f9a:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 80131d0 <__kernel_rem_pio2f+0x2f0>
 8012f9e:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8012fa2:	9203      	str	r2, [sp, #12]
 8012fa4:	4654      	mov	r4, sl
 8012fa6:	00a2      	lsls	r2, r4, #2
 8012fa8:	9205      	str	r2, [sp, #20]
 8012faa:	aa58      	add	r2, sp, #352	@ 0x160
 8012fac:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8012fb0:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8012fb4:	a944      	add	r1, sp, #272	@ 0x110
 8012fb6:	aa08      	add	r2, sp, #32
 8012fb8:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8012fbc:	4694      	mov	ip, r2
 8012fbe:	4626      	mov	r6, r4
 8012fc0:	2e00      	cmp	r6, #0
 8012fc2:	dc4c      	bgt.n	801305e <__kernel_rem_pio2f+0x17e>
 8012fc4:	4628      	mov	r0, r5
 8012fc6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8012fca:	f000 f9f1 	bl	80133b0 <scalbnf>
 8012fce:	eeb0 8a40 	vmov.f32	s16, s0
 8012fd2:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8012fd6:	ee28 0a00 	vmul.f32	s0, s16, s0
 8012fda:	f000 fa4f 	bl	801347c <floorf>
 8012fde:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8012fe2:	eea0 8a67 	vfms.f32	s16, s0, s15
 8012fe6:	2d00      	cmp	r5, #0
 8012fe8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8012fec:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8012ff0:	ee17 9a90 	vmov	r9, s15
 8012ff4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8012ff8:	ee38 8a67 	vsub.f32	s16, s16, s15
 8012ffc:	dd41      	ble.n	8013082 <__kernel_rem_pio2f+0x1a2>
 8012ffe:	f104 3cff 	add.w	ip, r4, #4294967295
 8013002:	a908      	add	r1, sp, #32
 8013004:	f1c5 0e08 	rsb	lr, r5, #8
 8013008:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 801300c:	fa46 f00e 	asr.w	r0, r6, lr
 8013010:	4481      	add	r9, r0
 8013012:	fa00 f00e 	lsl.w	r0, r0, lr
 8013016:	1a36      	subs	r6, r6, r0
 8013018:	f1c5 0007 	rsb	r0, r5, #7
 801301c:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8013020:	4106      	asrs	r6, r0
 8013022:	2e00      	cmp	r6, #0
 8013024:	dd3c      	ble.n	80130a0 <__kernel_rem_pio2f+0x1c0>
 8013026:	f04f 0e00 	mov.w	lr, #0
 801302a:	f109 0901 	add.w	r9, r9, #1
 801302e:	4670      	mov	r0, lr
 8013030:	4574      	cmp	r4, lr
 8013032:	dc68      	bgt.n	8013106 <__kernel_rem_pio2f+0x226>
 8013034:	2d00      	cmp	r5, #0
 8013036:	dd03      	ble.n	8013040 <__kernel_rem_pio2f+0x160>
 8013038:	2d01      	cmp	r5, #1
 801303a:	d074      	beq.n	8013126 <__kernel_rem_pio2f+0x246>
 801303c:	2d02      	cmp	r5, #2
 801303e:	d07d      	beq.n	801313c <__kernel_rem_pio2f+0x25c>
 8013040:	2e02      	cmp	r6, #2
 8013042:	d12d      	bne.n	80130a0 <__kernel_rem_pio2f+0x1c0>
 8013044:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8013048:	ee30 8a48 	vsub.f32	s16, s0, s16
 801304c:	b340      	cbz	r0, 80130a0 <__kernel_rem_pio2f+0x1c0>
 801304e:	4628      	mov	r0, r5
 8013050:	9306      	str	r3, [sp, #24]
 8013052:	f000 f9ad 	bl	80133b0 <scalbnf>
 8013056:	9b06      	ldr	r3, [sp, #24]
 8013058:	ee38 8a40 	vsub.f32	s16, s16, s0
 801305c:	e020      	b.n	80130a0 <__kernel_rem_pio2f+0x1c0>
 801305e:	ee60 7a28 	vmul.f32	s15, s0, s17
 8013062:	3e01      	subs	r6, #1
 8013064:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8013068:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801306c:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8013070:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8013074:	ecac 0a01 	vstmia	ip!, {s0}
 8013078:	ed30 0a01 	vldmdb	r0!, {s0}
 801307c:	ee37 0a80 	vadd.f32	s0, s15, s0
 8013080:	e79e      	b.n	8012fc0 <__kernel_rem_pio2f+0xe0>
 8013082:	d105      	bne.n	8013090 <__kernel_rem_pio2f+0x1b0>
 8013084:	1e60      	subs	r0, r4, #1
 8013086:	a908      	add	r1, sp, #32
 8013088:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 801308c:	11f6      	asrs	r6, r6, #7
 801308e:	e7c8      	b.n	8013022 <__kernel_rem_pio2f+0x142>
 8013090:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8013094:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8013098:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801309c:	da31      	bge.n	8013102 <__kernel_rem_pio2f+0x222>
 801309e:	2600      	movs	r6, #0
 80130a0:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80130a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80130a8:	f040 8098 	bne.w	80131dc <__kernel_rem_pio2f+0x2fc>
 80130ac:	1e60      	subs	r0, r4, #1
 80130ae:	2200      	movs	r2, #0
 80130b0:	4550      	cmp	r0, sl
 80130b2:	da4b      	bge.n	801314c <__kernel_rem_pio2f+0x26c>
 80130b4:	2a00      	cmp	r2, #0
 80130b6:	d065      	beq.n	8013184 <__kernel_rem_pio2f+0x2a4>
 80130b8:	3c01      	subs	r4, #1
 80130ba:	ab08      	add	r3, sp, #32
 80130bc:	3d08      	subs	r5, #8
 80130be:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 80130c2:	2b00      	cmp	r3, #0
 80130c4:	d0f8      	beq.n	80130b8 <__kernel_rem_pio2f+0x1d8>
 80130c6:	4628      	mov	r0, r5
 80130c8:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80130cc:	f000 f970 	bl	80133b0 <scalbnf>
 80130d0:	1c63      	adds	r3, r4, #1
 80130d2:	aa44      	add	r2, sp, #272	@ 0x110
 80130d4:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 80131d4 <__kernel_rem_pio2f+0x2f4>
 80130d8:	0099      	lsls	r1, r3, #2
 80130da:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80130de:	4623      	mov	r3, r4
 80130e0:	2b00      	cmp	r3, #0
 80130e2:	f280 80a9 	bge.w	8013238 <__kernel_rem_pio2f+0x358>
 80130e6:	4623      	mov	r3, r4
 80130e8:	2b00      	cmp	r3, #0
 80130ea:	f2c0 80c7 	blt.w	801327c <__kernel_rem_pio2f+0x39c>
 80130ee:	aa44      	add	r2, sp, #272	@ 0x110
 80130f0:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 80130f4:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 80131cc <__kernel_rem_pio2f+0x2ec>
 80130f8:	eddf 7a37 	vldr	s15, [pc, #220]	@ 80131d8 <__kernel_rem_pio2f+0x2f8>
 80130fc:	2000      	movs	r0, #0
 80130fe:	1ae2      	subs	r2, r4, r3
 8013100:	e0b1      	b.n	8013266 <__kernel_rem_pio2f+0x386>
 8013102:	2602      	movs	r6, #2
 8013104:	e78f      	b.n	8013026 <__kernel_rem_pio2f+0x146>
 8013106:	f852 1b04 	ldr.w	r1, [r2], #4
 801310a:	b948      	cbnz	r0, 8013120 <__kernel_rem_pio2f+0x240>
 801310c:	b121      	cbz	r1, 8013118 <__kernel_rem_pio2f+0x238>
 801310e:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8013112:	f842 1c04 	str.w	r1, [r2, #-4]
 8013116:	2101      	movs	r1, #1
 8013118:	f10e 0e01 	add.w	lr, lr, #1
 801311c:	4608      	mov	r0, r1
 801311e:	e787      	b.n	8013030 <__kernel_rem_pio2f+0x150>
 8013120:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8013124:	e7f5      	b.n	8013112 <__kernel_rem_pio2f+0x232>
 8013126:	f104 3cff 	add.w	ip, r4, #4294967295
 801312a:	aa08      	add	r2, sp, #32
 801312c:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8013130:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8013134:	a908      	add	r1, sp, #32
 8013136:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 801313a:	e781      	b.n	8013040 <__kernel_rem_pio2f+0x160>
 801313c:	f104 3cff 	add.w	ip, r4, #4294967295
 8013140:	aa08      	add	r2, sp, #32
 8013142:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8013146:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 801314a:	e7f3      	b.n	8013134 <__kernel_rem_pio2f+0x254>
 801314c:	a908      	add	r1, sp, #32
 801314e:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8013152:	3801      	subs	r0, #1
 8013154:	430a      	orrs	r2, r1
 8013156:	e7ab      	b.n	80130b0 <__kernel_rem_pio2f+0x1d0>
 8013158:	3201      	adds	r2, #1
 801315a:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 801315e:	2e00      	cmp	r6, #0
 8013160:	d0fa      	beq.n	8013158 <__kernel_rem_pio2f+0x278>
 8013162:	9905      	ldr	r1, [sp, #20]
 8013164:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8013168:	eb0d 0001 	add.w	r0, sp, r1
 801316c:	18e6      	adds	r6, r4, r3
 801316e:	a91c      	add	r1, sp, #112	@ 0x70
 8013170:	f104 0c01 	add.w	ip, r4, #1
 8013174:	384c      	subs	r0, #76	@ 0x4c
 8013176:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 801317a:	4422      	add	r2, r4
 801317c:	4562      	cmp	r2, ip
 801317e:	da04      	bge.n	801318a <__kernel_rem_pio2f+0x2aa>
 8013180:	4614      	mov	r4, r2
 8013182:	e710      	b.n	8012fa6 <__kernel_rem_pio2f+0xc6>
 8013184:	9804      	ldr	r0, [sp, #16]
 8013186:	2201      	movs	r2, #1
 8013188:	e7e7      	b.n	801315a <__kernel_rem_pio2f+0x27a>
 801318a:	9903      	ldr	r1, [sp, #12]
 801318c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8013190:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8013194:	9105      	str	r1, [sp, #20]
 8013196:	ee07 1a90 	vmov	s15, r1
 801319a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801319e:	2400      	movs	r4, #0
 80131a0:	ece6 7a01 	vstmia	r6!, {s15}
 80131a4:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 80131d8 <__kernel_rem_pio2f+0x2f8>
 80131a8:	46b1      	mov	r9, r6
 80131aa:	455c      	cmp	r4, fp
 80131ac:	dd04      	ble.n	80131b8 <__kernel_rem_pio2f+0x2d8>
 80131ae:	ece0 7a01 	vstmia	r0!, {s15}
 80131b2:	f10c 0c01 	add.w	ip, ip, #1
 80131b6:	e7e1      	b.n	801317c <__kernel_rem_pio2f+0x29c>
 80131b8:	ecfe 6a01 	vldmia	lr!, {s13}
 80131bc:	ed39 7a01 	vldmdb	r9!, {s14}
 80131c0:	3401      	adds	r4, #1
 80131c2:	eee6 7a87 	vfma.f32	s15, s13, s14
 80131c6:	e7f0      	b.n	80131aa <__kernel_rem_pio2f+0x2ca>
 80131c8:	08013d38 	.word	0x08013d38
 80131cc:	08013d0c 	.word	0x08013d0c
 80131d0:	43800000 	.word	0x43800000
 80131d4:	3b800000 	.word	0x3b800000
 80131d8:	00000000 	.word	0x00000000
 80131dc:	9b02      	ldr	r3, [sp, #8]
 80131de:	eeb0 0a48 	vmov.f32	s0, s16
 80131e2:	eba3 0008 	sub.w	r0, r3, r8
 80131e6:	f000 f8e3 	bl	80133b0 <scalbnf>
 80131ea:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 80131d0 <__kernel_rem_pio2f+0x2f0>
 80131ee:	eeb4 0ac7 	vcmpe.f32	s0, s14
 80131f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80131f6:	db19      	blt.n	801322c <__kernel_rem_pio2f+0x34c>
 80131f8:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 80131d4 <__kernel_rem_pio2f+0x2f4>
 80131fc:	ee60 7a27 	vmul.f32	s15, s0, s15
 8013200:	aa08      	add	r2, sp, #32
 8013202:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8013206:	3508      	adds	r5, #8
 8013208:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801320c:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8013210:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8013214:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8013218:	ee10 3a10 	vmov	r3, s0
 801321c:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8013220:	ee17 3a90 	vmov	r3, s15
 8013224:	3401      	adds	r4, #1
 8013226:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 801322a:	e74c      	b.n	80130c6 <__kernel_rem_pio2f+0x1e6>
 801322c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8013230:	aa08      	add	r2, sp, #32
 8013232:	ee10 3a10 	vmov	r3, s0
 8013236:	e7f6      	b.n	8013226 <__kernel_rem_pio2f+0x346>
 8013238:	a808      	add	r0, sp, #32
 801323a:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 801323e:	9001      	str	r0, [sp, #4]
 8013240:	ee07 0a90 	vmov	s15, r0
 8013244:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8013248:	3b01      	subs	r3, #1
 801324a:	ee67 7a80 	vmul.f32	s15, s15, s0
 801324e:	ee20 0a07 	vmul.f32	s0, s0, s14
 8013252:	ed62 7a01 	vstmdb	r2!, {s15}
 8013256:	e743      	b.n	80130e0 <__kernel_rem_pio2f+0x200>
 8013258:	ecfc 6a01 	vldmia	ip!, {s13}
 801325c:	ecb5 7a01 	vldmia	r5!, {s14}
 8013260:	eee6 7a87 	vfma.f32	s15, s13, s14
 8013264:	3001      	adds	r0, #1
 8013266:	4550      	cmp	r0, sl
 8013268:	dc01      	bgt.n	801326e <__kernel_rem_pio2f+0x38e>
 801326a:	4290      	cmp	r0, r2
 801326c:	ddf4      	ble.n	8013258 <__kernel_rem_pio2f+0x378>
 801326e:	a858      	add	r0, sp, #352	@ 0x160
 8013270:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8013274:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8013278:	3b01      	subs	r3, #1
 801327a:	e735      	b.n	80130e8 <__kernel_rem_pio2f+0x208>
 801327c:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 801327e:	2b02      	cmp	r3, #2
 8013280:	dc09      	bgt.n	8013296 <__kernel_rem_pio2f+0x3b6>
 8013282:	2b00      	cmp	r3, #0
 8013284:	dc27      	bgt.n	80132d6 <__kernel_rem_pio2f+0x3f6>
 8013286:	d040      	beq.n	801330a <__kernel_rem_pio2f+0x42a>
 8013288:	f009 0007 	and.w	r0, r9, #7
 801328c:	b059      	add	sp, #356	@ 0x164
 801328e:	ecbd 8b04 	vpop	{d8-d9}
 8013292:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013296:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8013298:	2b03      	cmp	r3, #3
 801329a:	d1f5      	bne.n	8013288 <__kernel_rem_pio2f+0x3a8>
 801329c:	aa30      	add	r2, sp, #192	@ 0xc0
 801329e:	1f0b      	subs	r3, r1, #4
 80132a0:	4413      	add	r3, r2
 80132a2:	461a      	mov	r2, r3
 80132a4:	4620      	mov	r0, r4
 80132a6:	2800      	cmp	r0, #0
 80132a8:	dc50      	bgt.n	801334c <__kernel_rem_pio2f+0x46c>
 80132aa:	4622      	mov	r2, r4
 80132ac:	2a01      	cmp	r2, #1
 80132ae:	dc5d      	bgt.n	801336c <__kernel_rem_pio2f+0x48c>
 80132b0:	ab30      	add	r3, sp, #192	@ 0xc0
 80132b2:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 80131d8 <__kernel_rem_pio2f+0x2f8>
 80132b6:	440b      	add	r3, r1
 80132b8:	2c01      	cmp	r4, #1
 80132ba:	dc67      	bgt.n	801338c <__kernel_rem_pio2f+0x4ac>
 80132bc:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 80132c0:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 80132c4:	2e00      	cmp	r6, #0
 80132c6:	d167      	bne.n	8013398 <__kernel_rem_pio2f+0x4b8>
 80132c8:	edc7 6a00 	vstr	s13, [r7]
 80132cc:	ed87 7a01 	vstr	s14, [r7, #4]
 80132d0:	edc7 7a02 	vstr	s15, [r7, #8]
 80132d4:	e7d8      	b.n	8013288 <__kernel_rem_pio2f+0x3a8>
 80132d6:	ab30      	add	r3, sp, #192	@ 0xc0
 80132d8:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 80131d8 <__kernel_rem_pio2f+0x2f8>
 80132dc:	440b      	add	r3, r1
 80132de:	4622      	mov	r2, r4
 80132e0:	2a00      	cmp	r2, #0
 80132e2:	da24      	bge.n	801332e <__kernel_rem_pio2f+0x44e>
 80132e4:	b34e      	cbz	r6, 801333a <__kernel_rem_pio2f+0x45a>
 80132e6:	eef1 7a47 	vneg.f32	s15, s14
 80132ea:	edc7 7a00 	vstr	s15, [r7]
 80132ee:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 80132f2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80132f6:	aa31      	add	r2, sp, #196	@ 0xc4
 80132f8:	2301      	movs	r3, #1
 80132fa:	429c      	cmp	r4, r3
 80132fc:	da20      	bge.n	8013340 <__kernel_rem_pio2f+0x460>
 80132fe:	b10e      	cbz	r6, 8013304 <__kernel_rem_pio2f+0x424>
 8013300:	eef1 7a67 	vneg.f32	s15, s15
 8013304:	edc7 7a01 	vstr	s15, [r7, #4]
 8013308:	e7be      	b.n	8013288 <__kernel_rem_pio2f+0x3a8>
 801330a:	ab30      	add	r3, sp, #192	@ 0xc0
 801330c:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 80131d8 <__kernel_rem_pio2f+0x2f8>
 8013310:	440b      	add	r3, r1
 8013312:	2c00      	cmp	r4, #0
 8013314:	da05      	bge.n	8013322 <__kernel_rem_pio2f+0x442>
 8013316:	b10e      	cbz	r6, 801331c <__kernel_rem_pio2f+0x43c>
 8013318:	eef1 7a67 	vneg.f32	s15, s15
 801331c:	edc7 7a00 	vstr	s15, [r7]
 8013320:	e7b2      	b.n	8013288 <__kernel_rem_pio2f+0x3a8>
 8013322:	ed33 7a01 	vldmdb	r3!, {s14}
 8013326:	3c01      	subs	r4, #1
 8013328:	ee77 7a87 	vadd.f32	s15, s15, s14
 801332c:	e7f1      	b.n	8013312 <__kernel_rem_pio2f+0x432>
 801332e:	ed73 7a01 	vldmdb	r3!, {s15}
 8013332:	3a01      	subs	r2, #1
 8013334:	ee37 7a27 	vadd.f32	s14, s14, s15
 8013338:	e7d2      	b.n	80132e0 <__kernel_rem_pio2f+0x400>
 801333a:	eef0 7a47 	vmov.f32	s15, s14
 801333e:	e7d4      	b.n	80132ea <__kernel_rem_pio2f+0x40a>
 8013340:	ecb2 7a01 	vldmia	r2!, {s14}
 8013344:	3301      	adds	r3, #1
 8013346:	ee77 7a87 	vadd.f32	s15, s15, s14
 801334a:	e7d6      	b.n	80132fa <__kernel_rem_pio2f+0x41a>
 801334c:	ed72 7a01 	vldmdb	r2!, {s15}
 8013350:	edd2 6a01 	vldr	s13, [r2, #4]
 8013354:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8013358:	3801      	subs	r0, #1
 801335a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801335e:	ed82 7a00 	vstr	s14, [r2]
 8013362:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8013366:	edc2 7a01 	vstr	s15, [r2, #4]
 801336a:	e79c      	b.n	80132a6 <__kernel_rem_pio2f+0x3c6>
 801336c:	ed73 7a01 	vldmdb	r3!, {s15}
 8013370:	edd3 6a01 	vldr	s13, [r3, #4]
 8013374:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8013378:	3a01      	subs	r2, #1
 801337a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801337e:	ed83 7a00 	vstr	s14, [r3]
 8013382:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8013386:	edc3 7a01 	vstr	s15, [r3, #4]
 801338a:	e78f      	b.n	80132ac <__kernel_rem_pio2f+0x3cc>
 801338c:	ed33 7a01 	vldmdb	r3!, {s14}
 8013390:	3c01      	subs	r4, #1
 8013392:	ee77 7a87 	vadd.f32	s15, s15, s14
 8013396:	e78f      	b.n	80132b8 <__kernel_rem_pio2f+0x3d8>
 8013398:	eef1 6a66 	vneg.f32	s13, s13
 801339c:	eeb1 7a47 	vneg.f32	s14, s14
 80133a0:	edc7 6a00 	vstr	s13, [r7]
 80133a4:	ed87 7a01 	vstr	s14, [r7, #4]
 80133a8:	eef1 7a67 	vneg.f32	s15, s15
 80133ac:	e790      	b.n	80132d0 <__kernel_rem_pio2f+0x3f0>
 80133ae:	bf00      	nop

080133b0 <scalbnf>:
 80133b0:	ee10 3a10 	vmov	r3, s0
 80133b4:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 80133b8:	d02b      	beq.n	8013412 <scalbnf+0x62>
 80133ba:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 80133be:	d302      	bcc.n	80133c6 <scalbnf+0x16>
 80133c0:	ee30 0a00 	vadd.f32	s0, s0, s0
 80133c4:	4770      	bx	lr
 80133c6:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 80133ca:	d123      	bne.n	8013414 <scalbnf+0x64>
 80133cc:	4b24      	ldr	r3, [pc, #144]	@ (8013460 <scalbnf+0xb0>)
 80133ce:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8013464 <scalbnf+0xb4>
 80133d2:	4298      	cmp	r0, r3
 80133d4:	ee20 0a27 	vmul.f32	s0, s0, s15
 80133d8:	db17      	blt.n	801340a <scalbnf+0x5a>
 80133da:	ee10 3a10 	vmov	r3, s0
 80133de:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80133e2:	3a19      	subs	r2, #25
 80133e4:	f24c 3150 	movw	r1, #50000	@ 0xc350
 80133e8:	4288      	cmp	r0, r1
 80133ea:	dd15      	ble.n	8013418 <scalbnf+0x68>
 80133ec:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8013468 <scalbnf+0xb8>
 80133f0:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 801346c <scalbnf+0xbc>
 80133f4:	ee10 3a10 	vmov	r3, s0
 80133f8:	eeb0 7a67 	vmov.f32	s14, s15
 80133fc:	2b00      	cmp	r3, #0
 80133fe:	bfb8      	it	lt
 8013400:	eef0 7a66 	vmovlt.f32	s15, s13
 8013404:	ee27 0a87 	vmul.f32	s0, s15, s14
 8013408:	4770      	bx	lr
 801340a:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8013470 <scalbnf+0xc0>
 801340e:	ee27 0a80 	vmul.f32	s0, s15, s0
 8013412:	4770      	bx	lr
 8013414:	0dd2      	lsrs	r2, r2, #23
 8013416:	e7e5      	b.n	80133e4 <scalbnf+0x34>
 8013418:	4410      	add	r0, r2
 801341a:	28fe      	cmp	r0, #254	@ 0xfe
 801341c:	dce6      	bgt.n	80133ec <scalbnf+0x3c>
 801341e:	2800      	cmp	r0, #0
 8013420:	dd06      	ble.n	8013430 <scalbnf+0x80>
 8013422:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8013426:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 801342a:	ee00 3a10 	vmov	s0, r3
 801342e:	4770      	bx	lr
 8013430:	f110 0f16 	cmn.w	r0, #22
 8013434:	da09      	bge.n	801344a <scalbnf+0x9a>
 8013436:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8013470 <scalbnf+0xc0>
 801343a:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8013474 <scalbnf+0xc4>
 801343e:	ee10 3a10 	vmov	r3, s0
 8013442:	eeb0 7a67 	vmov.f32	s14, s15
 8013446:	2b00      	cmp	r3, #0
 8013448:	e7d9      	b.n	80133fe <scalbnf+0x4e>
 801344a:	3019      	adds	r0, #25
 801344c:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8013450:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8013454:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8013478 <scalbnf+0xc8>
 8013458:	ee07 3a90 	vmov	s15, r3
 801345c:	e7d7      	b.n	801340e <scalbnf+0x5e>
 801345e:	bf00      	nop
 8013460:	ffff3cb0 	.word	0xffff3cb0
 8013464:	4c000000 	.word	0x4c000000
 8013468:	7149f2ca 	.word	0x7149f2ca
 801346c:	f149f2ca 	.word	0xf149f2ca
 8013470:	0da24260 	.word	0x0da24260
 8013474:	8da24260 	.word	0x8da24260
 8013478:	33000000 	.word	0x33000000

0801347c <floorf>:
 801347c:	ee10 3a10 	vmov	r3, s0
 8013480:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8013484:	3a7f      	subs	r2, #127	@ 0x7f
 8013486:	2a16      	cmp	r2, #22
 8013488:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801348c:	dc2b      	bgt.n	80134e6 <floorf+0x6a>
 801348e:	2a00      	cmp	r2, #0
 8013490:	da12      	bge.n	80134b8 <floorf+0x3c>
 8013492:	eddf 7a19 	vldr	s15, [pc, #100]	@ 80134f8 <floorf+0x7c>
 8013496:	ee30 0a27 	vadd.f32	s0, s0, s15
 801349a:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 801349e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80134a2:	dd06      	ble.n	80134b2 <floorf+0x36>
 80134a4:	2b00      	cmp	r3, #0
 80134a6:	da24      	bge.n	80134f2 <floorf+0x76>
 80134a8:	2900      	cmp	r1, #0
 80134aa:	4b14      	ldr	r3, [pc, #80]	@ (80134fc <floorf+0x80>)
 80134ac:	bf08      	it	eq
 80134ae:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 80134b2:	ee00 3a10 	vmov	s0, r3
 80134b6:	4770      	bx	lr
 80134b8:	4911      	ldr	r1, [pc, #68]	@ (8013500 <floorf+0x84>)
 80134ba:	4111      	asrs	r1, r2
 80134bc:	420b      	tst	r3, r1
 80134be:	d0fa      	beq.n	80134b6 <floorf+0x3a>
 80134c0:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 80134f8 <floorf+0x7c>
 80134c4:	ee30 0a27 	vadd.f32	s0, s0, s15
 80134c8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80134cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80134d0:	ddef      	ble.n	80134b2 <floorf+0x36>
 80134d2:	2b00      	cmp	r3, #0
 80134d4:	bfbe      	ittt	lt
 80134d6:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 80134da:	fa40 f202 	asrlt.w	r2, r0, r2
 80134de:	189b      	addlt	r3, r3, r2
 80134e0:	ea23 0301 	bic.w	r3, r3, r1
 80134e4:	e7e5      	b.n	80134b2 <floorf+0x36>
 80134e6:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80134ea:	d3e4      	bcc.n	80134b6 <floorf+0x3a>
 80134ec:	ee30 0a00 	vadd.f32	s0, s0, s0
 80134f0:	4770      	bx	lr
 80134f2:	2300      	movs	r3, #0
 80134f4:	e7dd      	b.n	80134b2 <floorf+0x36>
 80134f6:	bf00      	nop
 80134f8:	7149f2ca 	.word	0x7149f2ca
 80134fc:	bf800000 	.word	0xbf800000
 8013500:	007fffff 	.word	0x007fffff

08013504 <_init>:
 8013504:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013506:	bf00      	nop
 8013508:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801350a:	bc08      	pop	{r3}
 801350c:	469e      	mov	lr, r3
 801350e:	4770      	bx	lr

08013510 <_fini>:
 8013510:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013512:	bf00      	nop
 8013514:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013516:	bc08      	pop	{r3}
 8013518:	469e      	mov	lr, r3
 801351a:	4770      	bx	lr
