v 4
file . "as_ram.vhdl" "41f01b53e3eb68009b3e7a3d6ff7ed1420e82366" "20181128001615.910":
  entity as_ram at 2( 42) + 0 on 9751;
  architecture behavior of as_ram at 16( 325) + 0 on 9752;
file . "tb_as_ram.vhdl" "2b19793bd3ffc1ca982aa41f075c4b88deacfe94" "20181128001615.932":
  entity tb_as_ram at 1( 0) + 0 on 9809;
  architecture tb_behavior of tb_as_ram at 9( 126) + 0 on 9810;
file . "and1bit.vhdl" "09941d671e6323b8658cec57e80ea61deb389649" "20181128001615.897":
  entity and1bit at 1( 0) + 0 on 9747;
  architecture comp of and1bit at 12( 162) + 0 on 9748;
file . "and8bits.vhdl" "fc6961b2e2774f57b27c909a19155d1e97d6bb33" "20181128001615.900":
  entity and8bits at 1( 0) + 0 on 9749;
  architecture comp of and8bits at 12( 213) + 0 on 9750;
file . "block.vhdl" "797455b10b7018286a6b318af6188d7394c9d440" "20181128001615.911":
  entity blockeio at 1( 0) + 0 on 9753;
  architecture comportamento of blockeio at 12( 204) + 0 on 9754;
file . "Contador_0_9.vhdl" "1fba462feb9b31e5fb5a2f4e8665f255598c12a3" "20181128001615.912":
  entity contador_0_9 at 1( 0) + 0 on 9755;
  architecture comportamento of contador_0_9 at 16( 285) + 0 on 9756;
file . "Decodificador.vhdl" "238de1200596c91e674a097323237b2d12b561ec" "20181128001615.914":
  entity decod at 1( 0) + 0 on 9757;
  architecture comportamento of decod at 23( 403) + 0 on 9758;
file . "ffjk_d_carga.vhdl" "584b90f982fb3c1a89daf87f41313a1cf6e973d3" "20181128001615.915":
  entity ffjk_d at 1( 0) + 0 on 9759;
  architecture comportamento of ffjk_d at 16( 266) + 0 on 9760;
file . "ffjk_t.vhdl" "85bdc2e335274f474fe56e61a85190c7ad5d1cb3" "20181128001615.916":
  entity ffjk_t at 1( 0) + 0 on 9761;
  architecture comportamento of ffjk_t at 15( 234) + 0 on 9762;
file . "ffjk.vhdl" "7657a0c53b79a13fa77b004d536d1c8c1ca7d009" "20181128001615.917":
  entity ffjk at 1( 0) + 0 on 9763;
  architecture comportamento of ffjk at 16( 255) + 0 on 9764;
file . "full_adder.vhdl" "808519ae4a96b08349af320509cc6301d9628c17" "20181128001615.918":
  entity full_adder at 1( 0) + 0 on 9765;
  architecture comp of full_adder at 13( 239) + 0 on 9766;
file . "full_add.vhdl" "49e730778b416df424dff4fe043f211466043c9d" "20181128001615.918":
  entity full_add at 1( 0) + 0 on 9767;
  architecture comp of full_add at 14( 208) + 0 on 9768;
file . "LEIA_A_BULA.vhdl" "ba4c455c7df90d8795fee2c69d9e7c64bbd0ddc7" "20181128001615.919":
  entity leia_a_bula at 1( 0) + 0 on 9769;
  architecture comportamento of leia_a_bula at 8( 104) + 0 on 9770;
file . "MODULO_ULA_MEM.vhdl" "74828d1e8dc6eab3cf2736a8d3910b7a318662a6" "20181128001615.920":
  entity modulo_ula_mem at 1( 0) + 0 on 9771;
  architecture comportamento of modulo_ula_mem at 26( 572) + 0 on 9772;
file . "MODULO_ULA.vhdl" "507b337e14753e63ab00534d17ff3ac210c64030" "20181128001615.921":
  entity modulo_ula at 1( 0) + 0 on 9773;
  architecture comportamento of modulo_ula at 18( 353) + 0 on 9774;
file . "MODULULA.vhdl" "57253511307236c72ba9c585551e9db9dde6940a" "20181128001615.922":
  entity modulula at 1( 0) + 0 on 9775;
  architecture comportamento of modulula at 8( 98) + 0 on 9776;
file . "mux8b.vhdl" "66605844c3ef96e6192b90f8776dd5d0c330ce83" "20181128001615.923":
  entity mux8b at 1( 0) + 0 on 9777;
  architecture comportamento of mux8b at 13( 254) + 0 on 9778;
file . "mux.vhdl" "31fdca09a1a8ee4e6f568d54f55037fcdcbb80c2" "20181128001615.923":
  entity mux at 1( 0) + 0 on 9779;
  architecture comportamento of mux at 13( 194) + 0 on 9780;
file . "not1bit.vhdl" "deb4b1378bc94e01c6ec163e855af0cd89c1ab63" "20181128001615.924":
  entity not1bit at 1( 0) + 0 on 9783;
  architecture comp of not1bit at 11( 138) + 0 on 9784;
file . "not8bits.vhdl" "ea62a134463108bfc9e8570036d70b024096319c" "20181128001615.925":
  entity not8bits at 1( 0) + 0 on 9785;
  architecture comp of not8bits at 11( 171) + 0 on 9786;
file . "or1bit.vhdl" "f4b239ee6fedd173fd7bae7920434a8c9451c5f2" "20181128001615.925":
  entity or1bit at 1( 0) + 0 on 9787;
  architecture comp of or1bit at 12( 162) + 0 on 9788;
file . "or8bits.vhdl" "41e6ce63303396d7c45cbb496344eb9101d28b58" "20181128001615.926":
  entity or8bits at 1( 0) + 0 on 9789;
  architecture comp of or8bits at 12( 212) + 0 on 9790;
file . "PCtb.vhdl" "62332aea4b9c018d6707bbc8aa70a2e400860f2d" "20181128001615.927":
  entity pctb at 1( 0) + 0 on 9791;
  architecture comportamento of pctb at 8( 72) + 0 on 9792;
file . "PC.vhdl" "23f39f620b0bc617654ee4ccfd41a2d4fab507f4" "20181128001615.927":
  entity pc at 1( 0) + 0 on 9793;
  architecture comportamento of pc at 17( 300) + 0 on 9794;
file . "p_xor_2in.vhdl" "671b78093120a59dcc88689c175842a2c6ace0fe" "20181128001615.928":
  entity p_xor_2in at 1( 0) + 0 on 9795;
  architecture comp of p_xor_2in at 12( 159) + 0 on 9796;
file . "p_xor_8in.vhdl" "cf05962ea985bf57b81753e368f0df812a3fc8c2" "20181128001615.928":
  entity p_8in at 1( 0) + 0 on 9797;
  architecture comp of p_8in at 11( 149) + 0 on 9798;
file . "registrador2b.vhdl" "8f8069dfc74a2b66fb3a97254b61c63b7e4d3e58" "20181128001615.929":
  entity registrador2b at 1( 0) + 0 on 9799;
  architecture comportamento of registrador2b at 16( 330) + 0 on 9800;
file . "registrador.vhdl" "d268e6fc28e47b5ea13fb0f49104658128824985" "20181128001615.930":
  entity registrador at 1( 0) + 0 on 9801;
  architecture comportamento of registrador at 16( 326) + 0 on 9802;
file . "SelULA.vhdl" "6fd8553b7458a8ede525d33d96867d6aa03c08e1" "20181128001615.930":
  entity lula at 1( 0) + 0 on 9803;
  architecture comportamento of lula at 11( 171) + 0 on 9804;
file . "shift_throp.vhdl" "049bace26288b1c55eec7ce68964b0e1e192f1e1" "20181128001615.931":
  entity shift_throp at 1( 0) + 0 on 9805;
  architecture comportamento of shift_throp at 11( 182) + 0 on 9806;
file . "stunnz.vhdl" "258d18c8f6dd87d78b866c2965afa910efbd766d" "20181128001615.931":
  entity ccnz at 1( 0) + 0 on 9807;
  architecture comportamento of ccnz at 11( 172) + 0 on 9808;
file . "UC_block.vhdl" "b405b7b36028670cd95ddea3e84d7d279bbb0d4e" "20181128001615.933":
  entity uc_blockeio at 1( 0) + 0 on 9811;
  architecture comportamento of uc_blockeio at 30( 565) + 0 on 9812;
file . "UC_decod.vhdl" "ee667a61e4c265978eb9505a1da9ee8fef202f45" "20181128001615.933":
  entity uc_decod at 1( 0) + 0 on 9813;
  architecture comportamento of uc_decod at 23( 434) + 0 on 9814;
file . "UC_TB.vhdl" "11508235c009027dfbf22a70ef53b08f90c80540" "20181128001615.934":
  entity uctb at 1( 0) + 0 on 9815;
  architecture comportamento of uctb at 8( 86) + 0 on 9816;
file . "UC.vhdl" "e9be308cf09ce33200b9924997233caf5dab6c43" "20181128001615.937":
  entity uc at 1( 0) + 0 on 9817;
  architecture comportamento of uc at 23( 471) + 0 on 9818;
file . "ULA.vhdl" "ef8f6c36987c7afe479d88b483c8d1048fecdd72" "20181128001615.938":
  entity ula at 1( 0) + 0 on 9819;
  architecture comportamento of ula at 19( 349) + 0 on 9820;
file . "NEANDER.vhdl" "8205cd12842d91f10dfdad38ce0c0926f43feabf" "20181128001615.924":
  entity modulo_ula_mem_tb at 1( 0) + 0 on 9781;
  architecture comportamento of modulo_ula_mem_tb at 7( 96) + 0 on 9782;
