#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002879b5527f0 .scope module, "DFF1tx" "DFF1tx" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "D";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "in1";
    .port_info 3 /INPUT 1 "in2";
    .port_info 4 /INPUT 1 "in3";
    .port_info 5 /OUTPUT 1 "t7";
o000002879b575088 .functor BUFZ 1, C4<z>; HiZ drive
L_000002879b546670 .functor AND 1, v000002879b551570_0, o000002879b575088, C4<1>, C4<1>;
o000002879b5750b8 .functor BUFZ 1, C4<z>; HiZ drive
o000002879b5750e8 .functor BUFZ 1, C4<z>; HiZ drive
L_000002879b5467c0 .functor AND 1, o000002879b5750b8, o000002879b5750e8, C4<1>, C4<1>;
L_000002879b546ec0 .functor OR 1, L_000002879b546670, L_000002879b5467c0, C4<0>, C4<0>;
o000002879b574ff8 .functor BUFZ 1, C4<z>; HiZ drive
v000002879b551750_0 .net "D", 0 0, o000002879b574ff8;  0 drivers
v000002879b551570_0 .var "Q", 0 0;
o000002879b575058 .functor BUFZ 1, C4<z>; HiZ drive
v000002879b550df0_0 .net "clk", 0 0, o000002879b575058;  0 drivers
v000002879b550e90_0 .net "in1", 0 0, o000002879b575088;  0 drivers
v000002879b550cb0_0 .net "in2", 0 0, o000002879b5750b8;  0 drivers
v000002879b5514d0_0 .net "in3", 0 0, o000002879b5750e8;  0 drivers
v000002879b551070_0 .net "t4", 0 0, L_000002879b546670;  1 drivers
v000002879b550f30_0 .net "t5", 0 0, L_000002879b5467c0;  1 drivers
v000002879b551390_0 .net "t7", 0 0, L_000002879b546ec0;  1 drivers
E_000002879b572170 .event posedge, v000002879b550df0_0;
S_000002879b55f5a0 .scope module, "FSMTX_tb" "FSMTX_tb" 3 21;
 .timescale -9 -12;
v000002879b5cd160_0 .net "Done", 0 0, L_000002879b5cdac0;  1 drivers
v000002879b5cd980_0 .var "clk", 0 0;
v000002879b5ce100_0 .var "datain", 7 0;
v000002879b5cca80_0 .var "reset", 0 0;
v000002879b5ce380_0 .net "tick", 0 0, v000002879b551430_0;  1 drivers
v000002879b5ce240_0 .var/i "tick_count", 31 0;
v000002879b5ce4c0_0 .var/i "tx_count", 31 0;
v000002879b5ccb20_0 .net "x", 0 0, v000002879b5cdc00_0;  1 drivers
S_000002879b55f730 .scope module, "uut" "FSMTX" 3 27, 4 105 0, S_000002879b55f5a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 8 "datain";
    .port_info 3 /OUTPUT 1 "Done";
    .port_info 4 /OUTPUT 1 "x";
    .port_info 5 /OUTPUT 1 "tick";
P_000002879b54cda0 .param/l "DATA" 0 4 117, +C4<00000000000000000000000000000010>;
P_000002879b54cdd8 .param/l "DONE" 0 4 117, +C4<00000000000000000000000000000100>;
P_000002879b54ce10 .param/l "IDLE" 0 4 117, +C4<00000000000000000000000000000000>;
P_000002879b54ce48 .param/l "LOAD" 0 4 117, +C4<00000000000000000000000000000001>;
P_000002879b54ce80 .param/l "STOP" 0 4 117, +C4<00000000000000000000000000000011>;
v000002879b5cd340_0 .net "Done", 0 0, L_000002879b5cdac0;  alias, 1 drivers
v000002879b5ccbc0_0 .net *"_ivl_16", 31 0, L_000002879b5cd2a0;  1 drivers
L_000002879b680088 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000002879b5cc9e0_0 .net *"_ivl_19", 28 0, L_000002879b680088;  1 drivers
L_000002879b6800d0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000002879b5cc940_0 .net/2u *"_ivl_20", 31 0, L_000002879b6800d0;  1 drivers
v000002879b5cd8e0_0 .var "bit_cnt", 3 0;
v000002879b5cd480_0 .net "clk", 0 0, v000002879b5cd980_0;  1 drivers
v000002879b5cdca0_0 .net "datain", 7 0, v000002879b5ce100_0;  1 drivers
v000002879b5cdfc0_0 .var "load", 0 0;
v000002879b5cd3e0_0 .var "nstate", 2 0;
v000002879b5cdd40_0 .net "reset", 0 0, v000002879b5cca80_0;  1 drivers
v000002879b5ccf80_0 .var "state", 2 0;
v000002879b5ce060_0 .net "tick", 0 0, v000002879b551430_0;  alias, 1 drivers
v000002879b5cd5c0_0 .var "tx", 0 0;
v000002879b5ce420_0 .net "x", 0 0, v000002879b5cdc00_0;  alias, 1 drivers
E_000002879b572b30 .event posedge, v000002879b5cdd40_0, v000002879b551430_0;
E_000002879b572030 .event anyedge, v000002879b5ccf80_0, v000002879b5cd8e0_0;
L_000002879b5ce560 .part v000002879b5ce100_0, 7, 1;
L_000002879b5cd660 .part v000002879b5ce100_0, 6, 1;
L_000002879b5ce600 .part v000002879b5ce100_0, 5, 1;
L_000002879b5cd0c0 .part v000002879b5ce100_0, 4, 1;
L_000002879b5ccc60 .part v000002879b5ce100_0, 3, 1;
L_000002879b5cd7a0 .part v000002879b5ce100_0, 2, 1;
L_000002879b5ce1a0 .part v000002879b5ce100_0, 1, 1;
L_000002879b5ccda0 .part v000002879b5ce100_0, 0, 1;
L_000002879b5cd2a0 .concat [ 3 29 0 0], v000002879b5ccf80_0, L_000002879b680088;
L_000002879b5cdac0 .cmp/eq 32, L_000002879b5cd2a0, L_000002879b6800d0;
S_000002879b5628e0 .scope module, "instance1" "BaudGen" 4 120, 5 17 0, S_000002879b55f730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "tick";
v000002879b551610_0 .net "clk", 0 0, v000002879b5cd980_0;  alias, 1 drivers
v000002879b5511b0_0 .var "count", 7 0;
v000002879b551430_0 .var "tick", 0 0;
E_000002879b572570 .event posedge, v000002879b551610_0;
S_000002879b562a70 .scope module, "instance2" "PISO" 4 123, 6 24 0, S_000002879b55f730;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /INPUT 1 "f";
    .port_info 6 /INPUT 1 "g";
    .port_info 7 /INPUT 1 "h";
    .port_info 8 /INPUT 1 "clk";
    .port_info 9 /INPUT 1 "load";
    .port_info 10 /INPUT 1 "tx";
    .port_info 11 /OUTPUT 1 "t20";
v000002879b550fd0_0 .net "a", 0 0, L_000002879b5ce560;  1 drivers
v000002879b5516b0_0 .net "b", 0 0, L_000002879b5cd660;  1 drivers
v000002879b550990_0 .net "c", 0 0, L_000002879b5ce600;  1 drivers
v000002879b551250_0 .net "clk", 0 0, v000002879b551430_0;  alias, 1 drivers
v000002879b550b70_0 .var "count", 2 0;
v000002879b5512f0_0 .net "d", 0 0, L_000002879b5cd0c0;  1 drivers
v000002879b550d50_0 .var "data", 7 0;
v000002879b550a30_0 .net "e", 0 0, L_000002879b5ccc60;  1 drivers
v000002879b5517f0_0 .net "f", 0 0, L_000002879b5cd7a0;  1 drivers
v000002879b551890_0 .net "g", 0 0, L_000002879b5ce1a0;  1 drivers
v000002879b550ad0_0 .net "h", 0 0, L_000002879b5ccda0;  1 drivers
v000002879b5cd700_0 .net "load", 0 0, v000002879b5cdfc0_0;  1 drivers
v000002879b5cdc00_0 .var "t20", 0 0;
v000002879b5cd520_0 .net "tx", 0 0, v000002879b5cd5c0_0;  1 drivers
E_000002879b5728f0 .event posedge, v000002879b551430_0;
    .scope S_000002879b5527f0;
T_0 ;
    %wait E_000002879b572170;
    %load/vec4 v000002879b551750_0;
    %store/vec4 v000002879b551570_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_000002879b5628e0;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002879b5511b0_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_000002879b5628e0;
T_2 ;
    %wait E_000002879b572570;
    %load/vec4 v000002879b5511b0_0;
    %pad/u 32;
    %cmpi/u 19, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.0, 5;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000002879b5511b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002879b551430_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002879b5511b0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000002879b5511b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002879b551430_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002879b562a70;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002879b550b70_0, 0, 3;
    %end;
    .thread T_3;
    .scope S_000002879b562a70;
T_4 ;
    %wait E_000002879b5728f0;
    %load/vec4 v000002879b5cd700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000002879b550fd0_0;
    %load/vec4 v000002879b5516b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002879b550990_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002879b5512f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002879b550a30_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002879b5517f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002879b551890_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000002879b550ad0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000002879b550d50_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002879b550b70_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002879b5cd520_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000002879b550d50_0;
    %pushi/vec4 7, 0, 32;
    %load/vec4 v000002879b550b70_0;
    %pad/u 32;
    %sub;
    %part/u 1;
    %assign/vec4 v000002879b5cdc00_0, 0;
    %load/vec4 v000002879b550b70_0;
    %addi 1, 0, 3;
    %assign/vec4 v000002879b550b70_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002879b55f730;
T_5 ;
    %wait E_000002879b572030;
    %load/vec4 v000002879b5ccf80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002879b5cd3e0_0, 0, 3;
    %jmp T_5.6;
T_5.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000002879b5cd3e0_0, 0, 3;
    %jmp T_5.6;
T_5.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000002879b5cd3e0_0, 0, 3;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v000002879b5cd8e0_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_5.7, 8;
    %pushi/vec4 3, 0, 32;
    %jmp/1 T_5.8, 8;
T_5.7 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.8, 8;
 ; End of false expr.
    %blend;
T_5.8;
    %pad/s 3;
    %store/vec4 v000002879b5cd3e0_0, 0, 3;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000002879b5cd3e0_0, 0, 3;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000002879b5cd3e0_0, 0, 3;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000002879b55f730;
T_6 ;
    %wait E_000002879b572b30;
    %load/vec4 v000002879b5cdd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000002879b5ccf80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002879b5cd5c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002879b5cdfc0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002879b5cd8e0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002879b5cd3e0_0;
    %assign/vec4 v000002879b5ccf80_0, 0;
    %load/vec4 v000002879b5ccf80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %jmp T_6.7;
T_6.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002879b5cd8e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002879b5cdfc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002879b5cd5c0_0, 0;
    %jmp T_6.7;
T_6.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002879b5cdfc0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002879b5cd5c0_0, 0;
    %jmp T_6.7;
T_6.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002879b5cdfc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002879b5cd5c0_0, 0;
    %load/vec4 v000002879b5cd8e0_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002879b5cd8e0_0, 0;
    %jmp T_6.7;
T_6.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002879b5cd5c0_0, 0;
    %jmp T_6.7;
T_6.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002879b5cd5c0_0, 0;
    %jmp T_6.7;
T_6.7 ;
    %pop/vec4 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002879b55f5a0;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002879b5ce240_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002879b5ce4c0_0, 0, 32;
    %end;
    .thread T_7;
    .scope S_000002879b55f5a0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002879b5cd980_0, 0, 1;
T_8.0 ;
    %delay 5000, 0;
    %load/vec4 v000002879b5cd980_0;
    %inv;
    %store/vec4 v000002879b5cd980_0, 0, 1;
    %jmp T_8.0;
    %end;
    .thread T_8;
    .scope S_000002879b55f5a0;
T_9 ;
    %vpi_call 3 46 "$display", "Starting FSMTX transmission test..." {0 0 0};
    %pushi/vec4 179, 0, 8;
    %store/vec4 v000002879b5ce100_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002879b5cca80_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002879b5cca80_0, 0, 1;
    %vpi_call 3 49 "$display", "Transmission Started for byte: %b", v000002879b5ce100_0 {0 0 0};
    %vpi_call 3 50 "$display", "Tick\011X\011Done\011Tx" {0 0 0};
T_9.0 ;
    %wait E_000002879b5728f0;
    %load/vec4 v000002879b5ce240_0;
    %addi 1, 0, 32;
    %store/vec4 v000002879b5ce240_0, 0, 32;
    %vpi_call 3 55 "$display", "%2d\011%b\011%b\011%b", v000002879b5ce240_0, v000002879b5ccb20_0, v000002879b5cd160_0, v000002879b5cd5c0_0 {0 0 0};
    %load/vec4 v000002879b5cd160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.1, 8;
    %load/vec4 v000002879b5ce4c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002879b5ce4c0_0, 0, 32;
    %vpi_call 3 59 "$display", "Transmission %0d Done!\012", v000002879b5ce4c0_0 {0 0 0};
    %load/vec4 v000002879b5ce4c0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_9.3, 4;
    %vpi_call 3 61 "$display", "\342\234\205 Simulation complete after 2 transmissions." {0 0 0};
    %vpi_call 3 62 "$finish" {0 0 0};
T_9.3 ;
    %delay 40000, 0;
    %load/vec4 v000002879b5ce4c0_0;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.5, 8;
    %pushi/vec4 204, 0, 8;
    %jmp/1 T_9.6, 8;
T_9.5 ; End of true expr.
    %pushi/vec4 0, 0, 8;
    %jmp/0 T_9.6, 8;
 ; End of false expr.
    %blend;
T_9.6;
    %store/vec4 v000002879b5ce100_0, 0, 8;
    %vpi_call 3 66 "$display", "Starting new transmission for byte: %b", v000002879b5ce100_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002879b5cca80_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002879b5cca80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002879b5ce240_0, 0, 32;
T_9.1 ;
    %jmp T_9.0;
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    ".\DFF1tx.v";
    ".\uart_tb.v";
    ".\FSMTX.v";
    ".\baud_gen.v";
    ".\uart_tx.v";
