Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Mar  5 17:29:16 2025
| Host         : DESKTOP-J1G93P6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file zynq_design_wrapper_control_sets_placed.rpt
| Design       : zynq_design_wrapper
| Device       : xc7z007s
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   140 |
|    Minimum number of control sets                        |   140 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   525 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   140 |
| >= 0 to < 4        |    67 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     9 |
| >= 14 to < 16      |     0 |
| >= 16              |    46 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             187 |           62 |
| No           | No                    | Yes                    |             453 |          171 |
| No           | Yes                   | No                     |             131 |           72 |
| Yes          | No                    | No                     |             260 |           57 |
| Yes          | No                    | Yes                    |              16 |            4 |
| Yes          | Yes                   | No                     |            1188 |          568 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                         Clock Signal                         |                                                                                 Enable Signal                                                                                 |                                                                            Set/Reset Signal                                                                           | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_areset_pipe                                                                                       |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_areset_pipe                                                                                        |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_areset_pipe                                                                                       |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_areset_pipe                                                                                        |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_areset_pipe                                                                                        |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                 |                1 |              1 |         1.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m03_exit_pipeline/m03_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m01_nodes/m01_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m01_nodes/m01_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m01_nodes/m01_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m02_exit_pipeline/m02_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m01_nodes/m01_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                   |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                   |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m03_nodes/m03_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m01_nodes/m01_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m03_nodes/m03_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m03_nodes/m03_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m03_nodes/m03_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m03_nodes/m03_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m01_exit_pipeline/m01_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                  |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                  |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                   |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/xpm_cdc_async_rst_inst/reset_pol                                                         |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m02_nodes/m02_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m02_nodes/m02_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                           |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m02_nodes/m02_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m02_nodes/m02_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/s00_nodes/s00_r_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/m02_nodes/m02_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                            |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                  |                1 |              3 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/E[0]                    | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r_0                                                                              |                1 |              4 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                       | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg[0] |                1 |              4 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter/allow_transfer_r_reg[0] | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r_0                                                                              |                1 |              4 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                        |                1 |              4 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                        |                3 |              4 |         1.33 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/wroute_vacancy                                                                                                     |                                                                                                                                                                       |                1 |              4 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_mi_handler/gen_normal_area.gen_fi_regulator.inst_fi_regulator/allow_transfer_r_reg_0                       | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter/areset_r_reg[0] |                1 |              4 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/registerIP_0/U0/p_0_in                                                                                                                                  |                2 |              5 |         2.50 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/instructionmemIP_0/U0/p_0_in                                                                                                                            |                2 |              5 |         2.50 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/datamemIP_0/U0/rstb0                                                                                                                                    |                1 |              5 |         5.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                 | zynq_design_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                  |                1 |              6 |         6.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                 | zynq_design_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                  |                1 |              6 |         6.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_0                                                | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                     |                4 |              8 |         2.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/r_beats[7]_i_1_n_0                                                     | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                            |                2 |              8 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_cnt[8]_i_1_n_0                                                      | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                            |                3 |              9 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/controlsubsystemIP_0/U0/s05_axi_aresetn_0                                                                                                               |                4 |              9 |         2.25 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_2_n_0                                                       | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/b_cnt[8]_i_1_n_0                                               |                4 |              9 |         2.25 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/w_cnt[8]_i_1_n_0                                                       | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                            |                3 |              9 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/areset_r_0                                                                              |                4 |             12 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_b_node/inst/inst_si_handler/areset_r_0                                                                              |                4 |             12 |         3.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.s_axi_rid_i                                                        | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                     |                2 |             12 |         6.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_write.s_axi_bid_i[11]_i_1_n_0                                           | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                     |                2 |             12 |         6.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/ar_addr_d[11]_i_1_n_0                                                  | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                            |                3 |             12 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/aw_addr[11]_i_1_n_0                                                    | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                            |                3 |             12 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_id_reg.s_rid_i0                                 |                                                                                                                                                                       |                3 |             12 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_id_reg.s_rid_i0                                 |                                                                                                                                                                       |                3 |             12 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/m_axi_arid_i                                                           | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                            |                4 |             13 |         3.25 |
|  zynq_design_i/controlsubsystemIP_0/U0/riscv_clk_enable_BUFG | zynq_design_i/RISCVCOREZYNQ_0/U0/internal_connections_inst/IDEX_INST/hazardunit_pcwrite_to_pc                                                                                 | zynq_design_i/RISCVCOREZYNQ_0/U0/pc_reg[15]_i_3_n_0                                                                                                                   |                4 |             16 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0] |                                                                                                                                                                       |                3 |             16 |         5.33 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0] |                                                                                                                                                                       |                4 |             16 |         4.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                            |               10 |             22 |         2.20 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                     |               11 |             23 |         2.09 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                            |                                                                                                                                                                       |                6 |             30 |         5.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1136]_i_1__0_n_0                                                                          |                                                                                                                                                                       |                7 |             30 |         4.29 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/registerIP_0/U0/bram_mem[9]_39                                                                                                                                  | zynq_design_i/registerIP_0/U0/bram_mem_reg[0]0                                                                                                                        |               14 |             32 |         2.29 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/registerIP_0/U0/bram_mem[6]_36                                                                                                                                  | zynq_design_i/registerIP_0/U0/bram_mem_reg[0]0                                                                                                                        |               14 |             32 |         2.29 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/registerIP_0/U0/bram_mem[8]_38                                                                                                                                  | zynq_design_i/registerIP_0/U0/bram_mem_reg[0]0                                                                                                                        |               17 |             32 |         1.88 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/registerIP_0/U0/bram_mem[21]_51                                                                                                                                 | zynq_design_i/registerIP_0/U0/bram_mem_reg[0]0                                                                                                                        |               12 |             32 |         2.67 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_axilite_conv.axilite_conv_inst/s_axi_rdata_i[31]_i_1_n_0                                              | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                            |                5 |             32 |         6.40 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_r_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_minimal_area.inst_arbiter/E[0]                                    |                                                                                                                                                                       |                9 |             32 |         3.56 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/registerIP_0/U0/bram_mem[19]_49                                                                                                                                 | zynq_design_i/registerIP_0/U0/bram_mem_reg[0]0                                                                                                                        |               14 |             32 |         2.29 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/registerIP_0/U0/bram_mem[20]_50                                                                                                                                 | zynq_design_i/registerIP_0/U0/bram_mem_reg[0]0                                                                                                                        |               14 |             32 |         2.29 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/registerIP_0/U0/bram_mem[31]_61                                                                                                                                 | zynq_design_i/registerIP_0/U0/bram_mem_reg[0]0                                                                                                                        |               17 |             32 |         1.88 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/registerIP_0/U0/bram_mem[12]_42                                                                                                                                 | zynq_design_i/registerIP_0/U0/bram_mem_reg[0]0                                                                                                                        |               12 |             32 |         2.67 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/registerIP_0/U0/bram_mem[3]_33                                                                                                                                  | zynq_design_i/registerIP_0/U0/bram_mem_reg[0]0                                                                                                                        |               17 |             32 |         1.88 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/registerIP_0/U0/bram_mem[13]_43                                                                                                                                 | zynq_design_i/registerIP_0/U0/bram_mem_reg[0]0                                                                                                                        |               15 |             32 |         2.13 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/registerIP_0/U0/bram_mem[25]_55                                                                                                                                 | zynq_design_i/registerIP_0/U0/bram_mem_reg[0]0                                                                                                                        |               18 |             32 |         1.78 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/registerIP_0/U0/bram_mem[10]_40                                                                                                                                 | zynq_design_i/registerIP_0/U0/bram_mem_reg[0]0                                                                                                                        |               21 |             32 |         1.52 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/registerIP_0/U0/bram_mem[14]_44                                                                                                                                 | zynq_design_i/registerIP_0/U0/bram_mem_reg[0]0                                                                                                                        |               14 |             32 |         2.29 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/registerIP_0/U0/bram_mem[16]_46                                                                                                                                 | zynq_design_i/registerIP_0/U0/bram_mem_reg[0]0                                                                                                                        |               19 |             32 |         1.68 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/registerIP_0/U0/bram_mem[17]_47                                                                                                                                 | zynq_design_i/registerIP_0/U0/bram_mem_reg[0]0                                                                                                                        |               19 |             32 |         1.68 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/registerIP_0/U0/bram_mem[24]_54                                                                                                                                 | zynq_design_i/registerIP_0/U0/bram_mem_reg[0]0                                                                                                                        |               18 |             32 |         1.78 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/registerIP_0/U0/bram_mem[23]_53                                                                                                                                 | zynq_design_i/registerIP_0/U0/bram_mem_reg[0]0                                                                                                                        |               18 |             32 |         1.78 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/registerIP_0/U0/bram_mem[1]_31                                                                                                                                  | zynq_design_i/registerIP_0/U0/bram_mem_reg[0]0                                                                                                                        |               20 |             32 |         1.60 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/registerIP_0/U0/bram_mem[11]_41                                                                                                                                 | zynq_design_i/registerIP_0/U0/bram_mem_reg[0]0                                                                                                                        |               20 |             32 |         1.60 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/registerIP_0/U0/bram_mem[27]_57                                                                                                                                 | zynq_design_i/registerIP_0/U0/bram_mem_reg[0]0                                                                                                                        |               15 |             32 |         2.13 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/registerIP_0/U0/bram_mem[15]_45                                                                                                                                 | zynq_design_i/registerIP_0/U0/bram_mem_reg[0]0                                                                                                                        |               20 |             32 |         1.60 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/registerIP_0/U0/bram_mem[18]_48                                                                                                                                 | zynq_design_i/registerIP_0/U0/bram_mem_reg[0]0                                                                                                                        |               18 |             32 |         1.78 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/registerIP_0/U0/bram_mem[22]_52                                                                                                                                 | zynq_design_i/registerIP_0/U0/bram_mem_reg[0]0                                                                                                                        |               15 |             32 |         2.13 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/registerIP_0/U0/bram_mem[26]_56                                                                                                                                 | zynq_design_i/registerIP_0/U0/bram_mem_reg[0]0                                                                                                                        |               18 |             32 |         1.78 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/registerIP_0/U0/bram_mem[29]_59                                                                                                                                 | zynq_design_i/registerIP_0/U0/bram_mem_reg[0]0                                                                                                                        |               14 |             32 |         2.29 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/registerIP_0/U0/bram_mem[2]_32                                                                                                                                  | zynq_design_i/registerIP_0/U0/bram_mem_reg[0]0                                                                                                                        |               22 |             32 |         1.45 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/registerIP_0/U0/bram_mem[30]_60                                                                                                                                 | zynq_design_i/registerIP_0/U0/bram_mem_reg[0]0                                                                                                                        |               16 |             32 |         2.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/registerIP_0/U0/bram_mem[28]_58                                                                                                                                 | zynq_design_i/registerIP_0/U0/bram_mem_reg[0]0                                                                                                                        |               17 |             32 |         1.88 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/registerIP_0/U0/internal_arready0                                                                                                                               | zynq_design_i/registerIP_0/U0/p_0_in                                                                                                                                  |               12 |             32 |         2.67 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/registerIP_0/U0/bram_mem[5]_35                                                                                                                                  | zynq_design_i/registerIP_0/U0/bram_mem_reg[0]0                                                                                                                        |               15 |             32 |         2.13 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/registerIP_0/U0/bram_mem[7]_37                                                                                                                                  | zynq_design_i/registerIP_0/U0/bram_mem_reg[0]0                                                                                                                        |               17 |             32 |         1.88 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/registerIP_0/U0/bram_mem[4]_34                                                                                                                                  | zynq_design_i/registerIP_0/U0/bram_mem_reg[0]0                                                                                                                        |               15 |             32 |         2.13 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/m_vector_i                                                                                            |                                                                                                                                                                       |                7 |             34 |         4.86 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/ar_reg_stall/skid_buffer[1136]_i_1_n_0                                                                             |                                                                                                                                                                       |                6 |             34 |         5.67 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           | zynq_design_i/axi_smc/inst/switchboards/i_nodes/i_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_reg_fifo.inst_reg_fifo/gen_single_rank.inst_cntr/E[0]  |                                                                                                                                                                       |                8 |             40 |         5.00 |
|  zynq_design_i/processing_system7_0/inst/FCLK_CLK0           |                                                                                                                                                                               |                                                                                                                                                                       |               64 |            189 |         2.95 |
|  zynq_design_i/controlsubsystemIP_0/U0/riscv_clk_enable_BUFG |                                                                                                                                                                               | zynq_design_i/RISCVCOREZYNQ_0/U0/pc_reg[15]_i_3_n_0                                                                                                                   |              134 |            342 |         2.55 |
+--------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


