<stg><name>conv1_p</name>


<trans_list>

<trans id="1725" from="1" to="2">
<condition id="614">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1790" from="2" to="15">
<condition id="685">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1791" from="2" to="3">
<condition id="698">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1778" from="3" to="4">
<condition id="686">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1779" from="4" to="5">
<condition id="687">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1780" from="5" to="6">
<condition id="688">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1781" from="6" to="7">
<condition id="689">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1782" from="7" to="8">
<condition id="690">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1783" from="8" to="9">
<condition id="691">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1784" from="9" to="10">
<condition id="692">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1785" from="10" to="11">
<condition id="693">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1786" from="11" to="12">
<condition id="694">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1787" from="12" to="13">
<condition id="695">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1788" from="13" to="14">
<condition id="696">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1789" from="14" to="2">
<condition id="697">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1743" from="15" to="16">
<condition id="635">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1795" from="16" to="19">
<condition id="699">
<or_exp><and_exp><literal name="exitcond_flatten20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1796" from="16" to="17">
<condition id="702">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1793" from="17" to="18">
<condition id="700">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1794" from="18" to="16">
<condition id="701">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1751" from="19" to="20">
<condition id="646">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1752" from="20" to="21">
<condition id="648">
<or_exp><and_exp><literal name="exitcond51" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1769" from="20" to="33">
<condition id="675">
<or_exp><and_exp><literal name="exitcond51" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1753" from="21" to="22">
<condition id="650">
<or_exp><and_exp><literal name="exitcond52" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1768" from="21" to="20">
<condition id="673">
<or_exp><and_exp><literal name="exitcond52" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1754" from="22" to="23">
<condition id="652">
<or_exp><and_exp><literal name="exitcond54" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1767" from="22" to="21">
<condition id="671">
<or_exp><and_exp><literal name="exitcond54" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1755" from="23" to="24">
<condition id="654">
<or_exp><and_exp><literal name="exitcond55" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1766" from="23" to="22">
<condition id="669">
<or_exp><and_exp><literal name="exitcond55" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1756" from="24" to="25">
<condition id="656">
<or_exp><and_exp><literal name="exitcond56" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1765" from="24" to="23">
<condition id="667">
<or_exp><and_exp><literal name="exitcond56" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1757" from="25" to="26">
<condition id="657">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1758" from="26" to="27">
<condition id="658">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1759" from="27" to="28">
<condition id="659">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1760" from="28" to="29">
<condition id="660">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1761" from="29" to="30">
<condition id="661">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1762" from="30" to="31">
<condition id="662">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1763" from="31" to="32">
<condition id="663">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1764" from="32" to="24">
<condition id="665">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1801" from="33" to="37">
<condition id="703">
<or_exp><and_exp><literal name="exitcond_flatten22" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1802" from="33" to="34">
<condition id="707">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1798" from="34" to="35">
<condition id="704">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1799" from="35" to="36">
<condition id="705">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1800" from="36" to="33">
<condition id="706">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader120.preheader:0  call void (...)* @_ssdm_op_SpecInterface(i8* %weight_V, [6 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str30, i32 0, i32 648, [19 x i8]* @p_str33, [6 x i8]* @p_str32, [1 x i8]* @p_str30, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str30, [1 x i8]* @p_str30)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader120.preheader:1  %conv1_weight_V3_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %conv1_weight_V3)

]]></Node>
<StgValue><ssdm name="conv1_weight_V3_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="32">
<![CDATA[
.preheader120.preheader:2  %weight_temp_0_V = alloca [27 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_0_V"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader120.preheader:3  %weight_temp_0_V_add = getelementptr [27 x i8]* %weight_temp_0_V, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="weight_temp_0_V_add"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="32">
<![CDATA[
.preheader120.preheader:4  %weight_temp_1_V = alloca [27 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_1_V"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="32">
<![CDATA[
.preheader120.preheader:5  %weight_temp_2_V = alloca [27 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_2_V"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="32">
<![CDATA[
.preheader120.preheader:6  %weight_temp_3_V = alloca [27 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_3_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="8" op_0_bw="32">
<![CDATA[
.preheader120.preheader:7  %weight_temp_4_V = alloca [27 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_4_V"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="32">
<![CDATA[
.preheader120.preheader:8  %weight_temp_5_V = alloca [27 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_5_V"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="32">
<![CDATA[
.preheader120.preheader:9  %weight_temp_6_V = alloca [27 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_6_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="32">
<![CDATA[
.preheader120.preheader:10  %weight_temp_7_V = alloca [27 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_7_V"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="32">
<![CDATA[
.preheader120.preheader:11  %weight_temp_8_V = alloca [27 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_8_V"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="32">
<![CDATA[
.preheader120.preheader:12  %weight_temp_9_V = alloca [27 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_9_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="32">
<![CDATA[
.preheader120.preheader:13  %weight_temp_10_V = alloca [27 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_10_V"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="8" op_0_bw="32">
<![CDATA[
.preheader120.preheader:14  %weight_temp_11_V = alloca [27 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_11_V"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="32">
<![CDATA[
.preheader120.preheader:15  %weight_temp_12_V = alloca [27 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_12_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="32">
<![CDATA[
.preheader120.preheader:16  %weight_temp_13_V = alloca [27 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_13_V"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32">
<![CDATA[
.preheader120.preheader:17  %weight_temp_14_V = alloca [27 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_14_V"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="32">
<![CDATA[
.preheader120.preheader:18  %weight_temp_15_V = alloca [27 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_15_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="32">
<![CDATA[
.preheader120.preheader:19  %weight_temp_16_V = alloca [27 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_16_V"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="32">
<![CDATA[
.preheader120.preheader:20  %weight_temp_17_V = alloca [27 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_17_V"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="32">
<![CDATA[
.preheader120.preheader:21  %weight_temp_18_V = alloca [27 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_18_V"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="32">
<![CDATA[
.preheader120.preheader:22  %weight_temp_19_V = alloca [27 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_19_V"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="32">
<![CDATA[
.preheader120.preheader:23  %weight_temp_20_V = alloca [27 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_20_V"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="32">
<![CDATA[
.preheader120.preheader:24  %weight_temp_21_V = alloca [27 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_21_V"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="32">
<![CDATA[
.preheader120.preheader:25  %weight_temp_22_V = alloca [27 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_22_V"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="32">
<![CDATA[
.preheader120.preheader:26  %weight_temp_23_V = alloca [27 x i8], align 1

]]></Node>
<StgValue><ssdm name="weight_temp_23_V"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
.preheader120.preheader:27  store i8 0, i8* %weight_temp_0_V_add, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="424">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0">
<![CDATA[
.preheader120.preheader:28  br label %.preheader115

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
.preheader115:0  %indvar_flatten14 = phi i10 [ 0, %.preheader120.preheader ], [ %indvar_flatten_next2, %0 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten14"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader115:1  %i = phi i5 [ 0, %.preheader120.preheader ], [ %i_cast_mid2_v, %0 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader115:2  %indvar_flatten13 = phi i6 [ 0, %.preheader120.preheader ], [ %indvar_flatten_next1, %0 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader115:3  %j = phi i2 [ 0, %.preheader120.preheader ], [ %j_cast_mid2, %0 ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader115:4  %indvar_flatten = phi i4 [ 0, %.preheader120.preheader ], [ %indvar_flatten_next, %0 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader115:5  %k = phi i2 [ 0, %.preheader120.preheader ], [ %k_cast_mid2, %0 ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader115:6  %p = phi i2 [ 0, %.preheader120.preheader ], [ %p_1, %0 ]

]]></Node>
<StgValue><ssdm name="p"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader115:7  %exitcond_flatten = icmp eq i10 %indvar_flatten14, -376

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader115:8  %indvar_flatten_next2 = add i10 %indvar_flatten14, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next2"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader115:9  br i1 %exitcond_flatten, label %.preheader112.preheader, label %.preheader117.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader117.preheader:2  %exitcond_flatten18 = icmp eq i6 %indvar_flatten13, 27

]]></Node>
<StgValue><ssdm name="exitcond_flatten18"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader117.preheader:77  %tmp_67 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str23)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %indvar_flatten13_op = add i6 %indvar_flatten13, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten13_op"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
:5  %indvar_flatten_next1 = select i1 %exitcond_flatten18, i6 1, i6 %indvar_flatten13_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="81" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="708">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="exitcond_flatten18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader117.preheader:0  %i_6 = add i5 1, %i

]]></Node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader117.preheader:3  %j_mid = select i1 %exitcond_flatten18, i2 0, i2 %j

]]></Node>
<StgValue><ssdm name="j_mid"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader117.preheader:4  %i_cast_mid2_v = select i1 %exitcond_flatten18, i5 %i_6, i5 %i

]]></Node>
<StgValue><ssdm name="i_cast_mid2_v"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader117.preheader:10  %not_exitcond_flatten = xor i1 %exitcond_flatten18, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader117.preheader:13  %exitcond_flatten19 = icmp eq i4 %indvar_flatten, -7

]]></Node>
<StgValue><ssdm name="exitcond_flatten19"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader117.preheader:14  %exitcond_flatten_mid = and i1 %exitcond_flatten19, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond_flatten_mid"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader117.preheader:15  %j_6 = add i2 1, %j_mid

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader117.preheader:16  %tmp_593 = or i1 %exitcond_flatten_mid, %exitcond_flatten18

]]></Node>
<StgValue><ssdm name="tmp_593"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader117.preheader:18  %j_cast_mid2 = select i1 %exitcond_flatten_mid, i2 %j_6, i2 %j_mid

]]></Node>
<StgValue><ssdm name="j_cast_mid2"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0">
<![CDATA[
.preheader117.preheader:81  switch i5 %i_cast_mid2_v, label %branch23 [
    i5 0, label %branch0
    i5 1, label %branch1
    i5 2, label %branch2
    i5 3, label %branch3
    i5 4, label %branch4
    i5 5, label %branch5
    i5 6, label %branch6
    i5 7, label %branch7
    i5 8, label %branch8
    i5 9, label %branch9
    i5 10, label %branch10
    i5 11, label %branch11
    i5 12, label %branch12
    i5 13, label %branch13
    i5 14, label %branch14
    i5 15, label %branch15
    i5 -16, label %branch16
    i5 -15, label %branch17
    i5 -14, label %branch18
    i5 -13, label %branch19
    i5 -12, label %branch20
    i5 -11, label %branch21
    i5 -10, label %branch22
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %indvar_flatten_op = add i4 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="5">
<![CDATA[
.preheader117.preheader:5  %i_cast_mid2_cast = zext i5 %i_cast_mid2_v to i8

]]></Node>
<StgValue><ssdm name="i_cast_mid2_cast"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader117.preheader:6  %tmp_591 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_cast_mid2_v, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_591"/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="7">
<![CDATA[
.preheader117.preheader:7  %p_shl4_cast = zext i7 %tmp_591 to i8

]]></Node>
<StgValue><ssdm name="p_shl4_cast"/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader117.preheader:8  %tmp_592 = sub i8 %p_shl4_cast, %i_cast_mid2_cast

]]></Node>
<StgValue><ssdm name="tmp_592"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="8">
<![CDATA[
.preheader117.preheader:9  %tmp_717_cast = sext i8 %tmp_592 to i9

]]></Node>
<StgValue><ssdm name="tmp_717_cast"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader117.preheader:11  %exitcond = icmp eq i2 %p, -1

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader117.preheader:12  %exitcond83_mid = and i1 %exitcond, %not_exitcond_flatten

]]></Node>
<StgValue><ssdm name="exitcond83_mid"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader117.preheader:17  %k_mid = select i1 %tmp_593, i2 0, i2 %k

]]></Node>
<StgValue><ssdm name="k_mid"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="2">
<![CDATA[
.preheader117.preheader:19  %j_cast_mid2_cast1 = zext i2 %j_cast_mid2 to i9

]]></Node>
<StgValue><ssdm name="j_cast_mid2_cast1"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="2">
<![CDATA[
.preheader117.preheader:20  %j_cast_mid2_cast = zext i2 %j_cast_mid2 to i32

]]></Node>
<StgValue><ssdm name="j_cast_mid2_cast"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader117.preheader:21  %tmp_594 = add i9 %j_cast_mid2_cast1, %tmp_717_cast

]]></Node>
<StgValue><ssdm name="tmp_594"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="9">
<![CDATA[
.preheader117.preheader:22  %tmp_719_cast = sext i9 %tmp_594 to i32

]]></Node>
<StgValue><ssdm name="tmp_719_cast"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
.preheader117.preheader:23  %tmp_2118 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_594, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_2118"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="11">
<![CDATA[
.preheader117.preheader:24  %p_shl3 = sext i11 %tmp_2118 to i32

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader117.preheader:25  %tmp_595 = sub i32 %p_shl3, %tmp_719_cast

]]></Node>
<StgValue><ssdm name="tmp_595"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader117.preheader:26  %tmp_2119 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %j_cast_mid2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_2119"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="4">
<![CDATA[
.preheader117.preheader:27  %p_shl2 = zext i4 %tmp_2119 to i32

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader117.preheader:28  %tmp_596 = sub i32 %p_shl2, %j_cast_mid2_cast

]]></Node>
<StgValue><ssdm name="tmp_596"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader117.preheader:29  %exitcond_flatten_not = xor i1 %exitcond_flatten19, true

]]></Node>
<StgValue><ssdm name="exitcond_flatten_not"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader117.preheader:30  %not_exitcond_flatten_4 = or i1 %exitcond_flatten18, %exitcond_flatten_not

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_4"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader117.preheader:31  %exitcond83_mid1 = and i1 %exitcond83_mid, %not_exitcond_flatten_4

]]></Node>
<StgValue><ssdm name="exitcond83_mid1"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader117.preheader:32  %k_5 = add i2 1, %k_mid

]]></Node>
<StgValue><ssdm name="k_5"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader117.preheader:33  %tmp_597 = or i1 %exitcond83_mid1, %exitcond_flatten_mid

]]></Node>
<StgValue><ssdm name="tmp_597"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader117.preheader:34  %tmp_2120 = or i1 %tmp_597, %exitcond_flatten18

]]></Node>
<StgValue><ssdm name="tmp_2120"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader117.preheader:35  %p_mid2 = select i1 %tmp_2120, i2 0, i2 %p

]]></Node>
<StgValue><ssdm name="p_mid2"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader117.preheader:36  %k_cast_mid2 = select i1 %exitcond83_mid1, i2 %k_5, i2 %k_mid

]]></Node>
<StgValue><ssdm name="k_cast_mid2"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="2">
<![CDATA[
.preheader117.preheader:37  %k_cast_mid2_cast = zext i2 %k_cast_mid2 to i32

]]></Node>
<StgValue><ssdm name="k_cast_mid2_cast"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader117.preheader:38  %tmp_598 = add i32 %k_cast_mid2_cast, %tmp_595

]]></Node>
<StgValue><ssdm name="tmp_598"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader117.preheader:41  %tmp_600 = add i32 %k_cast_mid2_cast, %tmp_596

]]></Node>
<StgValue><ssdm name="tmp_600"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="6" op_0_bw="32">
<![CDATA[
.preheader117.preheader:42  %tmp_2122 = trunc i32 %tmp_600 to i6

]]></Node>
<StgValue><ssdm name="tmp_2122"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="4" op_0_bw="32">
<![CDATA[
.preheader117.preheader:43  %tmp_2123 = trunc i32 %tmp_600 to i4

]]></Node>
<StgValue><ssdm name="tmp_2123"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str23, i32 %tmp_67)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %p_1 = add i2 %p_mid2, 1

]]></Node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
:3  %indvar_flatten_next = select i1 %tmp_593, i4 1, i4 %indvar_flatten_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="425">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader115

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="127" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader117.preheader:39  %tmp_2121 = shl i32 %tmp_598, 2

]]></Node>
<StgValue><ssdm name="tmp_2121"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader117.preheader:40  %tmp_599 = sub i32 %tmp_2121, %tmp_598

]]></Node>
<StgValue><ssdm name="tmp_599"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
.preheader117.preheader:44  %p_shl_cast = call i6 @_ssdm_op_BitConcatenate.i6.i4.i2(i4 %tmp_2123, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader117.preheader:45  %tmp_601 = sub i6 %p_shl_cast, %tmp_2122

]]></Node>
<StgValue><ssdm name="tmp_601"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="2">
<![CDATA[
.preheader117.preheader:46  %p_cast = zext i2 %p_mid2 to i32

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="2">
<![CDATA[
.preheader117.preheader:47  %p_cast_cast = zext i2 %p_mid2 to i6

]]></Node>
<StgValue><ssdm name="p_cast_cast"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader117.preheader:48  %tmp_602 = add i32 %p_cast, %tmp_599

]]></Node>
<StgValue><ssdm name="tmp_602"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader117.preheader:49  %sum = add i32 %tmp_602, %conv1_weight_V3_read

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="8" op_0_bw="8" op_1_bw="32">
<![CDATA[
.preheader117.preheader:50  %weight_V_addr = getelementptr i8* %weight_V, i32 %sum

]]></Node>
<StgValue><ssdm name="weight_V_addr"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader117.preheader:51  %tmp_603 = add i6 %p_cast_cast, %tmp_601

]]></Node>
<StgValue><ssdm name="tmp_603"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="137" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader117.preheader:79  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_V_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="138" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader117.preheader:79  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_V_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="139" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader117.preheader:79  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_V_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="140" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader117.preheader:79  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_V_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="141" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader117.preheader:79  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_V_load_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="142" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader117.preheader:79  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_V_load_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="143" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader117.preheader:79  %weight_V_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i8P(i8* %weight_V_addr, i32 1)

]]></Node>
<StgValue><ssdm name="weight_V_load_req"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="144" st_id="13" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader117.preheader:80  %weight_V_addr_read = call i8 @_ssdm_op_Read.m_axi.i8P(i8* %weight_V_addr)

]]></Node>
<StgValue><ssdm name="weight_V_addr_read"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="145" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader117.preheader:1  %empty_490 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 648, i64 648, i64 648)

]]></Node>
<StgValue><ssdm name="empty_490"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="6">
<![CDATA[
.preheader117.preheader:52  %tmp_733_cast = zext i6 %tmp_603 to i32

]]></Node>
<StgValue><ssdm name="tmp_733_cast"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader117.preheader:53  %weight_temp_23_V_ad = getelementptr [27 x i8]* %weight_temp_23_V, i32 0, i32 %tmp_733_cast

]]></Node>
<StgValue><ssdm name="weight_temp_23_V_ad"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader117.preheader:54  %weight_temp_12_V_ad = getelementptr [27 x i8]* %weight_temp_12_V, i32 0, i32 %tmp_733_cast

]]></Node>
<StgValue><ssdm name="weight_temp_12_V_ad"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader117.preheader:55  %weight_temp_19_V_ad = getelementptr [27 x i8]* %weight_temp_19_V, i32 0, i32 %tmp_733_cast

]]></Node>
<StgValue><ssdm name="weight_temp_19_V_ad"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader117.preheader:56  %weight_temp_22_V_ad = getelementptr [27 x i8]* %weight_temp_22_V, i32 0, i32 %tmp_733_cast

]]></Node>
<StgValue><ssdm name="weight_temp_22_V_ad"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader117.preheader:57  %weight_temp_13_V_ad = getelementptr [27 x i8]* %weight_temp_13_V, i32 0, i32 %tmp_733_cast

]]></Node>
<StgValue><ssdm name="weight_temp_13_V_ad"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader117.preheader:58  %weight_temp_11_V_ad = getelementptr [27 x i8]* %weight_temp_11_V, i32 0, i32 %tmp_733_cast

]]></Node>
<StgValue><ssdm name="weight_temp_11_V_ad"/></StgValue>
</operation>

<operation id="153" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader117.preheader:59  %weight_temp_4_V_add = getelementptr [27 x i8]* %weight_temp_4_V, i32 0, i32 %tmp_733_cast

]]></Node>
<StgValue><ssdm name="weight_temp_4_V_add"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader117.preheader:60  %weight_temp_5_V_add = getelementptr [27 x i8]* %weight_temp_5_V, i32 0, i32 %tmp_733_cast

]]></Node>
<StgValue><ssdm name="weight_temp_5_V_add"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader117.preheader:61  %weight_temp_8_V_add = getelementptr [27 x i8]* %weight_temp_8_V, i32 0, i32 %tmp_733_cast

]]></Node>
<StgValue><ssdm name="weight_temp_8_V_add"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader117.preheader:62  %weight_temp_9_V_add = getelementptr [27 x i8]* %weight_temp_9_V, i32 0, i32 %tmp_733_cast

]]></Node>
<StgValue><ssdm name="weight_temp_9_V_add"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader117.preheader:63  %weight_temp_7_V_add = getelementptr [27 x i8]* %weight_temp_7_V, i32 0, i32 %tmp_733_cast

]]></Node>
<StgValue><ssdm name="weight_temp_7_V_add"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader117.preheader:64  %weight_temp_6_V_add = getelementptr [27 x i8]* %weight_temp_6_V, i32 0, i32 %tmp_733_cast

]]></Node>
<StgValue><ssdm name="weight_temp_6_V_add"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader117.preheader:65  %weight_temp_2_V_add = getelementptr [27 x i8]* %weight_temp_2_V, i32 0, i32 %tmp_733_cast

]]></Node>
<StgValue><ssdm name="weight_temp_2_V_add"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader117.preheader:66  %weight_temp_3_V_add = getelementptr [27 x i8]* %weight_temp_3_V, i32 0, i32 %tmp_733_cast

]]></Node>
<StgValue><ssdm name="weight_temp_3_V_add"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader117.preheader:67  %weight_temp_21_V_ad = getelementptr [27 x i8]* %weight_temp_21_V, i32 0, i32 %tmp_733_cast

]]></Node>
<StgValue><ssdm name="weight_temp_21_V_ad"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader117.preheader:68  %weight_temp_0_V_add_1 = getelementptr [27 x i8]* %weight_temp_0_V, i32 0, i32 %tmp_733_cast

]]></Node>
<StgValue><ssdm name="weight_temp_0_V_add_1"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader117.preheader:69  %weight_temp_18_V_ad = getelementptr [27 x i8]* %weight_temp_18_V, i32 0, i32 %tmp_733_cast

]]></Node>
<StgValue><ssdm name="weight_temp_18_V_ad"/></StgValue>
</operation>

<operation id="164" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader117.preheader:70  %weight_temp_17_V_ad = getelementptr [27 x i8]* %weight_temp_17_V, i32 0, i32 %tmp_733_cast

]]></Node>
<StgValue><ssdm name="weight_temp_17_V_ad"/></StgValue>
</operation>

<operation id="165" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader117.preheader:71  %weight_temp_20_V_ad = getelementptr [27 x i8]* %weight_temp_20_V, i32 0, i32 %tmp_733_cast

]]></Node>
<StgValue><ssdm name="weight_temp_20_V_ad"/></StgValue>
</operation>

<operation id="166" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader117.preheader:72  %weight_temp_10_V_ad = getelementptr [27 x i8]* %weight_temp_10_V, i32 0, i32 %tmp_733_cast

]]></Node>
<StgValue><ssdm name="weight_temp_10_V_ad"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader117.preheader:73  %weight_temp_1_V_add = getelementptr [27 x i8]* %weight_temp_1_V, i32 0, i32 %tmp_733_cast

]]></Node>
<StgValue><ssdm name="weight_temp_1_V_add"/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader117.preheader:74  %weight_temp_14_V_ad = getelementptr [27 x i8]* %weight_temp_14_V, i32 0, i32 %tmp_733_cast

]]></Node>
<StgValue><ssdm name="weight_temp_14_V_ad"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader117.preheader:75  %weight_temp_15_V_ad = getelementptr [27 x i8]* %weight_temp_15_V, i32 0, i32 %tmp_733_cast

]]></Node>
<StgValue><ssdm name="weight_temp_15_V_ad"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader117.preheader:76  %weight_temp_16_V_ad = getelementptr [27 x i8]* %weight_temp_16_V, i32 0, i32 %tmp_733_cast

]]></Node>
<StgValue><ssdm name="weight_temp_16_V_ad"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader117.preheader:78  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
branch22:0  store i8 %weight_V_addr_read, i8* %weight_temp_22_V_ad, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="426">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
branch21:0  store i8 %weight_V_addr_read, i8* %weight_temp_21_V_ad, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="175" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="429">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="176" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
branch20:0  store i8 %weight_V_addr_read, i8* %weight_temp_20_V_ad, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="431">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="178" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
branch19:0  store i8 %weight_V_addr_read, i8* %weight_temp_19_V_ad, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="433">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
branch18:0  store i8 %weight_V_addr_read, i8* %weight_temp_18_V_ad, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="435">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
branch17:0  store i8 %weight_V_addr_read, i8* %weight_temp_17_V_ad, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="437">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
branch16:0  store i8 %weight_V_addr_read, i8* %weight_temp_16_V_ad, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="439">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
branch15:0  store i8 %weight_V_addr_read, i8* %weight_temp_15_V_ad, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="441">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
branch14:0  store i8 %weight_V_addr_read, i8* %weight_temp_14_V_ad, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="189" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="443">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="190" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
branch13:0  store i8 %weight_V_addr_read, i8* %weight_temp_13_V_ad, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="445">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
branch12:0  store i8 %weight_V_addr_read, i8* %weight_temp_12_V_ad, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="447">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="194" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
branch11:0  store i8 %weight_V_addr_read, i8* %weight_temp_11_V_ad, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="449">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
branch10:0  store i8 %weight_V_addr_read, i8* %weight_temp_10_V_ad, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="451">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
branch9:0  store i8 %weight_V_addr_read, i8* %weight_temp_9_V_add, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="453">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
branch8:0  store i8 %weight_V_addr_read, i8* %weight_temp_8_V_add, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="455">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
branch7:0  store i8 %weight_V_addr_read, i8* %weight_temp_7_V_add, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="457">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
branch6:0  store i8 %weight_V_addr_read, i8* %weight_temp_6_V_add, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="459">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
branch5:0  store i8 %weight_V_addr_read, i8* %weight_temp_5_V_add, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="461">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
branch4:0  store i8 %weight_V_addr_read, i8* %weight_temp_4_V_add, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="463">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
branch3:0  store i8 %weight_V_addr_read, i8* %weight_temp_3_V_add, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="465">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
branch2:0  store i8 %weight_V_addr_read, i8* %weight_temp_2_V_add, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="467">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
branch1:0  store i8 %weight_V_addr_read, i8* %weight_temp_1_V_add, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="469">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
branch0:0  store i8 %weight_V_addr_read, i8* %weight_temp_0_V_add_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="471">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="!0"/>
<literal name="i_cast_mid2_v" val="!1"/>
<literal name="i_cast_mid2_v" val="!2"/>
<literal name="i_cast_mid2_v" val="!3"/>
<literal name="i_cast_mid2_v" val="!4"/>
<literal name="i_cast_mid2_v" val="!5"/>
<literal name="i_cast_mid2_v" val="!6"/>
<literal name="i_cast_mid2_v" val="!7"/>
<literal name="i_cast_mid2_v" val="!8"/>
<literal name="i_cast_mid2_v" val="!9"/>
<literal name="i_cast_mid2_v" val="!10"/>
<literal name="i_cast_mid2_v" val="!11"/>
<literal name="i_cast_mid2_v" val="!12"/>
<literal name="i_cast_mid2_v" val="!13"/>
<literal name="i_cast_mid2_v" val="!14"/>
<literal name="i_cast_mid2_v" val="!15"/>
<literal name="i_cast_mid2_v" val="!16"/>
<literal name="i_cast_mid2_v" val="!17"/>
<literal name="i_cast_mid2_v" val="!18"/>
<literal name="i_cast_mid2_v" val="!19"/>
<literal name="i_cast_mid2_v" val="!20"/>
<literal name="i_cast_mid2_v" val="!21"/>
<literal name="i_cast_mid2_v" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="8" op_1_bw="5">
<![CDATA[
branch23:0  store i8 %weight_V_addr_read, i8* %weight_temp_23_V_ad, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="473">
<or_exp><and_exp><literal name="i_cast_mid2_v" val="!0"/>
<literal name="i_cast_mid2_v" val="!1"/>
<literal name="i_cast_mid2_v" val="!2"/>
<literal name="i_cast_mid2_v" val="!3"/>
<literal name="i_cast_mid2_v" val="!4"/>
<literal name="i_cast_mid2_v" val="!5"/>
<literal name="i_cast_mid2_v" val="!6"/>
<literal name="i_cast_mid2_v" val="!7"/>
<literal name="i_cast_mid2_v" val="!8"/>
<literal name="i_cast_mid2_v" val="!9"/>
<literal name="i_cast_mid2_v" val="!10"/>
<literal name="i_cast_mid2_v" val="!11"/>
<literal name="i_cast_mid2_v" val="!12"/>
<literal name="i_cast_mid2_v" val="!13"/>
<literal name="i_cast_mid2_v" val="!14"/>
<literal name="i_cast_mid2_v" val="!15"/>
<literal name="i_cast_mid2_v" val="!16"/>
<literal name="i_cast_mid2_v" val="!17"/>
<literal name="i_cast_mid2_v" val="!18"/>
<literal name="i_cast_mid2_v" val="!19"/>
<literal name="i_cast_mid2_v" val="!20"/>
<literal name="i_cast_mid2_v" val="!21"/>
<literal name="i_cast_mid2_v" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="220" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="475">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
.preheader112.preheader:0  br label %.preheader112

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="221" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
.preheader112:0  %indvar_flatten15 = phi i15 [ %indvar_flatten_next2_2, %1 ], [ 0, %.preheader112.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten15"/></StgValue>
</operation>

<operation id="222" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader112:1  %i_1 = phi i5 [ %i_1_cast_mid2_v, %1 ], [ 0, %.preheader112.preheader ]

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="223" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader112:2  %indvar_flatten16 = phi i12 [ %indvar_flatten_next2_1, %1 ], [ 0, %.preheader112.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten16"/></StgValue>
</operation>

<operation id="224" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader112:3  %j_1 = phi i6 [ %j_1_cast_mid2, %1 ], [ 1, %.preheader112.preheader ]

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="225" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader112:4  %k_1 = phi i6 [ %k_4, %1 ], [ 1, %.preheader112.preheader ]

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="226" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader112:5  %exitcond_flatten20 = icmp eq i15 %indvar_flatten15, -8192

]]></Node>
<StgValue><ssdm name="exitcond_flatten20"/></StgValue>
</operation>

<operation id="227" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader112:6  %indvar_flatten_next2_2 = add i15 %indvar_flatten15, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next2_2"/></StgValue>
</operation>

<operation id="228" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader112:7  br i1 %exitcond_flatten20, label %.preheader111.preheader, label %.preheader114

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="229" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader114:2  %exitcond_flatten21 = icmp eq i12 %indvar_flatten16, 1024

]]></Node>
<StgValue><ssdm name="exitcond_flatten21"/></StgValue>
</operation>

<operation id="230" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader114:45  %tmp_68 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="tmp_68"/></StgValue>
</operation>

<operation id="231" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:2  %indvar_flatten44_op = add i12 %indvar_flatten16, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten44_op"/></StgValue>
</operation>

<operation id="232" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
:3  %indvar_flatten_next2_1 = select i1 %exitcond_flatten21, i12 1, i12 %indvar_flatten44_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next2_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="233" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="709">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
<literal name="exitcond_flatten21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader114:0  %i_7 = add i5 %i_1, 1

]]></Node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="234" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader114:3  %j_1_mid = select i1 %exitcond_flatten21, i6 1, i6 %j_1

]]></Node>
<StgValue><ssdm name="j_1_mid"/></StgValue>
</operation>

<operation id="235" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader114:4  %i_1_cast_mid2_v = select i1 %exitcond_flatten21, i5 %i_7, i5 %i_1

]]></Node>
<StgValue><ssdm name="i_1_cast_mid2_v"/></StgValue>
</operation>

<operation id="236" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="5">
<![CDATA[
.preheader114:5  %i_1_cast_mid2 = zext i5 %i_1_cast_mid2_v to i32

]]></Node>
<StgValue><ssdm name="i_1_cast_mid2"/></StgValue>
</operation>

<operation id="237" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader114:6  %not_exitcond_flatten_1 = xor i1 %exitcond_flatten21, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_1"/></StgValue>
</operation>

<operation id="238" st_id="17" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader114:7  %exitcond50 = icmp eq i6 %k_1, -31

]]></Node>
<StgValue><ssdm name="exitcond50"/></StgValue>
</operation>

<operation id="239" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader114:8  %exitcond81_mid = and i1 %exitcond50, %not_exitcond_flatten_1

]]></Node>
<StgValue><ssdm name="exitcond81_mid"/></StgValue>
</operation>

<operation id="240" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader114:9  %j_7 = add i6 %j_1_mid, 1

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="241" st_id="17" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader114:10  %tmp_604 = or i1 %exitcond81_mid, %exitcond_flatten21

]]></Node>
<StgValue><ssdm name="tmp_604"/></StgValue>
</operation>

<operation id="242" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader114:11  %k_1_mid2 = select i1 %tmp_604, i6 1, i6 %k_1

]]></Node>
<StgValue><ssdm name="k_1_mid2"/></StgValue>
</operation>

<operation id="243" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader114:12  %j_1_cast_mid2 = select i1 %exitcond81_mid, i6 %j_7, i6 %j_1_mid

]]></Node>
<StgValue><ssdm name="j_1_cast_mid2"/></StgValue>
</operation>

<operation id="244" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader114:47  %bias_V_addr = getelementptr [24 x i8]* %bias_V, i32 0, i32 %i_1_cast_mid2

]]></Node>
<StgValue><ssdm name="bias_V_addr"/></StgValue>
</operation>

<operation id="245" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="5">
<![CDATA[
.preheader114:48  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="246" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0">
<![CDATA[
.preheader114:49  switch i5 %i_1_cast_mid2_v, label %branch47 [
    i5 0, label %branch24
    i5 1, label %branch25
    i5 2, label %branch26
    i5 3, label %branch27
    i5 4, label %branch28
    i5 5, label %branch29
    i5 6, label %branch30
    i5 7, label %branch31
    i5 8, label %branch32
    i5 9, label %branch33
    i5 10, label %branch34
    i5 11, label %branch35
    i5 12, label %branch36
    i5 13, label %branch37
    i5 14, label %branch38
    i5 15, label %branch39
    i5 -16, label %branch40
    i5 -15, label %branch41
    i5 -14, label %branch42
    i5 -13, label %branch43
    i5 -12, label %branch44
    i5 -11, label %branch45
    i5 -10, label %branch46
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="247" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader114:1  %empty_492 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24576, i64 24576, i64 24576)

]]></Node>
<StgValue><ssdm name="empty_492"/></StgValue>
</operation>

<operation id="248" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.preheader114:13  %tmp_2124 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %j_1_cast_mid2, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_2124"/></StgValue>
</operation>

<operation id="249" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="11">
<![CDATA[
.preheader114:14  %p_shl5_cast = zext i11 %tmp_2124 to i12

]]></Node>
<StgValue><ssdm name="p_shl5_cast"/></StgValue>
</operation>

<operation id="250" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader114:15  %tmp_2125 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %j_1_cast_mid2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_2125"/></StgValue>
</operation>

<operation id="251" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="7">
<![CDATA[
.preheader114:16  %p_shl6_cast = zext i7 %tmp_2125 to i12

]]></Node>
<StgValue><ssdm name="p_shl6_cast"/></StgValue>
</operation>

<operation id="252" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader114:17  %tmp_605 = add i12 %p_shl5_cast, %p_shl6_cast

]]></Node>
<StgValue><ssdm name="tmp_605"/></StgValue>
</operation>

<operation id="253" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="6">
<![CDATA[
.preheader114:18  %k_1_cast_cast = zext i6 %k_1_mid2 to i12

]]></Node>
<StgValue><ssdm name="k_1_cast_cast"/></StgValue>
</operation>

<operation id="254" st_id="18" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader114:19  %tmp_606 = add i12 %k_1_cast_cast, %tmp_605

]]></Node>
<StgValue><ssdm name="tmp_606"/></StgValue>
</operation>

<operation id="255" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="32" op_0_bw="12">
<![CDATA[
.preheader114:20  %tmp_738_cast = zext i12 %tmp_606 to i32

]]></Node>
<StgValue><ssdm name="tmp_738_cast"/></StgValue>
</operation>

<operation id="256" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader114:21  %conv1_output_p_V_14_s = getelementptr [1156 x i8]* @conv1_output_p_V_14, i32 0, i32 %tmp_738_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_14_s"/></StgValue>
</operation>

<operation id="257" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader114:22  %conv1_output_p_V_16_s = getelementptr [1156 x i8]* @conv1_output_p_V_16, i32 0, i32 %tmp_738_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_16_s"/></StgValue>
</operation>

<operation id="258" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader114:23  %conv1_output_p_V_4_a = getelementptr [1156 x i8]* @conv1_output_p_V_4, i32 0, i32 %tmp_738_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_4_a"/></StgValue>
</operation>

<operation id="259" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader114:24  %conv1_output_p_V_21_s = getelementptr [1156 x i8]* @conv1_output_p_V_21, i32 0, i32 %tmp_738_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_21_s"/></StgValue>
</operation>

<operation id="260" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader114:25  %conv1_output_p_V_8_a = getelementptr [1156 x i8]* @conv1_output_p_V_8, i32 0, i32 %tmp_738_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_8_a"/></StgValue>
</operation>

<operation id="261" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader114:26  %conv1_output_p_V_1_a = getelementptr [1156 x i8]* @conv1_output_p_V_1, i32 0, i32 %tmp_738_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_1_a"/></StgValue>
</operation>

<operation id="262" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader114:27  %conv1_output_p_V_5_a = getelementptr [1156 x i8]* @conv1_output_p_V_5, i32 0, i32 %tmp_738_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_5_a"/></StgValue>
</operation>

<operation id="263" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader114:28  %conv1_output_p_V_12_s = getelementptr [1156 x i8]* @conv1_output_p_V_12, i32 0, i32 %tmp_738_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_12_s"/></StgValue>
</operation>

<operation id="264" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader114:29  %conv1_output_p_V_23_s = getelementptr [1156 x i8]* @conv1_output_p_V_23, i32 0, i32 %tmp_738_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_23_s"/></StgValue>
</operation>

<operation id="265" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader114:30  %conv1_output_p_V_0_a = getelementptr [1156 x i8]* @conv1_output_p_V_0, i32 0, i32 %tmp_738_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_0_a"/></StgValue>
</operation>

<operation id="266" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader114:31  %conv1_output_p_V_6_a = getelementptr [1156 x i8]* @conv1_output_p_V_6, i32 0, i32 %tmp_738_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_6_a"/></StgValue>
</operation>

<operation id="267" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader114:32  %conv1_output_p_V_18_s = getelementptr [1156 x i8]* @conv1_output_p_V_18, i32 0, i32 %tmp_738_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_18_s"/></StgValue>
</operation>

<operation id="268" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader114:33  %conv1_output_p_V_11_s = getelementptr [1156 x i8]* @conv1_output_p_V_11, i32 0, i32 %tmp_738_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_11_s"/></StgValue>
</operation>

<operation id="269" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader114:34  %conv1_output_p_V_9_a = getelementptr [1156 x i8]* @conv1_output_p_V_9, i32 0, i32 %tmp_738_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_9_a"/></StgValue>
</operation>

<operation id="270" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader114:35  %conv1_output_p_V_10_s = getelementptr [1156 x i8]* @conv1_output_p_V_10, i32 0, i32 %tmp_738_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_10_s"/></StgValue>
</operation>

<operation id="271" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader114:36  %conv1_output_p_V_15_s = getelementptr [1156 x i8]* @conv1_output_p_V_15, i32 0, i32 %tmp_738_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_15_s"/></StgValue>
</operation>

<operation id="272" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader114:37  %conv1_output_p_V_20_s = getelementptr [1156 x i8]* @conv1_output_p_V_20, i32 0, i32 %tmp_738_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_20_s"/></StgValue>
</operation>

<operation id="273" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader114:38  %conv1_output_p_V_3_a = getelementptr [1156 x i8]* @conv1_output_p_V_3, i32 0, i32 %tmp_738_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_3_a"/></StgValue>
</operation>

<operation id="274" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader114:39  %conv1_output_p_V_2_a = getelementptr [1156 x i8]* @conv1_output_p_V_2, i32 0, i32 %tmp_738_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_2_a"/></StgValue>
</operation>

<operation id="275" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader114:40  %conv1_output_p_V_13_s = getelementptr [1156 x i8]* @conv1_output_p_V_13, i32 0, i32 %tmp_738_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_13_s"/></StgValue>
</operation>

<operation id="276" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader114:41  %conv1_output_p_V_17_s = getelementptr [1156 x i8]* @conv1_output_p_V_17, i32 0, i32 %tmp_738_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_17_s"/></StgValue>
</operation>

<operation id="277" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader114:42  %conv1_output_p_V_19_s = getelementptr [1156 x i8]* @conv1_output_p_V_19, i32 0, i32 %tmp_738_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_19_s"/></StgValue>
</operation>

<operation id="278" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader114:43  %conv1_output_p_V_22_s = getelementptr [1156 x i8]* @conv1_output_p_V_22, i32 0, i32 %tmp_738_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_22_s"/></StgValue>
</operation>

<operation id="279" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader114:44  %conv1_output_p_V_7_a = getelementptr [1156 x i8]* @conv1_output_p_V_7, i32 0, i32 %tmp_738_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_7_a"/></StgValue>
</operation>

<operation id="280" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader114:46  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="281" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="8" op_0_bw="5">
<![CDATA[
.preheader114:48  %bias_V_load = load i8* %bias_V_addr, align 1

]]></Node>
<StgValue><ssdm name="bias_V_load"/></StgValue>
</operation>

<operation id="282" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch46:0  store i8 %bias_V_load, i8* %conv1_output_p_V_22_s, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="283" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="477">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="284" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch45:0  store i8 %bias_V_load, i8* %conv1_output_p_V_21_s, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="285" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="480">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0">
<![CDATA[
branch45:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="286" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch44:0  store i8 %bias_V_load, i8* %conv1_output_p_V_20_s, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="287" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="482">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="288" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch43:0  store i8 %bias_V_load, i8* %conv1_output_p_V_19_s, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="484">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="290" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch42:0  store i8 %bias_V_load, i8* %conv1_output_p_V_18_s, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="291" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="486">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="292" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch41:0  store i8 %bias_V_load, i8* %conv1_output_p_V_17_s, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="293" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="488">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="294" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch40:0  store i8 %bias_V_load, i8* %conv1_output_p_V_16_s, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="490">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch39:0  store i8 %bias_V_load, i8* %conv1_output_p_V_15_s, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="492">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch38:0  store i8 %bias_V_load, i8* %conv1_output_p_V_14_s, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="494">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch37:0  store i8 %bias_V_load, i8* %conv1_output_p_V_13_s, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="301" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="496">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch36:0  store i8 %bias_V_load, i8* %conv1_output_p_V_12_s, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="303" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="498">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="0" op_0_bw="0">
<![CDATA[
branch36:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch35:0  store i8 %bias_V_load, i8* %conv1_output_p_V_11_s, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="500">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="306" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch34:0  store i8 %bias_V_load, i8* %conv1_output_p_V_10_s, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="502">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="308" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch33:0  store i8 %bias_V_load, i8* %conv1_output_p_V_9_a, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="309" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="504">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="310" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch32:0  store i8 %bias_V_load, i8* %conv1_output_p_V_8_a, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="311" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="506">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="312" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch31:0  store i8 %bias_V_load, i8* %conv1_output_p_V_7_a, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="508">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch30:0  store i8 %bias_V_load, i8* %conv1_output_p_V_6_a, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="510">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="316" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch29:0  store i8 %bias_V_load, i8* %conv1_output_p_V_5_a, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="317" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="512">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="318" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch28:0  store i8 %bias_V_load, i8* %conv1_output_p_V_4_a, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="514">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="320" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch27:0  store i8 %bias_V_load, i8* %conv1_output_p_V_3_a, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="516">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="0" op_0_bw="0">
<![CDATA[
branch27:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="322" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch26:0  store i8 %bias_V_load, i8* %conv1_output_p_V_2_a, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="518">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch25:0  store i8 %bias_V_load, i8* %conv1_output_p_V_1_a, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="520">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="326" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch24:0  store i8 %bias_V_load, i8* %conv1_output_p_V_0_a, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="327" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="522">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="328" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="!0"/>
<literal name="i_1_cast_mid2_v" val="!1"/>
<literal name="i_1_cast_mid2_v" val="!2"/>
<literal name="i_1_cast_mid2_v" val="!3"/>
<literal name="i_1_cast_mid2_v" val="!4"/>
<literal name="i_1_cast_mid2_v" val="!5"/>
<literal name="i_1_cast_mid2_v" val="!6"/>
<literal name="i_1_cast_mid2_v" val="!7"/>
<literal name="i_1_cast_mid2_v" val="!8"/>
<literal name="i_1_cast_mid2_v" val="!9"/>
<literal name="i_1_cast_mid2_v" val="!10"/>
<literal name="i_1_cast_mid2_v" val="!11"/>
<literal name="i_1_cast_mid2_v" val="!12"/>
<literal name="i_1_cast_mid2_v" val="!13"/>
<literal name="i_1_cast_mid2_v" val="!14"/>
<literal name="i_1_cast_mid2_v" val="!15"/>
<literal name="i_1_cast_mid2_v" val="!16"/>
<literal name="i_1_cast_mid2_v" val="!17"/>
<literal name="i_1_cast_mid2_v" val="!18"/>
<literal name="i_1_cast_mid2_v" val="!19"/>
<literal name="i_1_cast_mid2_v" val="!20"/>
<literal name="i_1_cast_mid2_v" val="!21"/>
<literal name="i_1_cast_mid2_v" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch47:0  store i8 %bias_V_load, i8* %conv1_output_p_V_23_s, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="329" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="524">
<or_exp><and_exp><literal name="i_1_cast_mid2_v" val="!0"/>
<literal name="i_1_cast_mid2_v" val="!1"/>
<literal name="i_1_cast_mid2_v" val="!2"/>
<literal name="i_1_cast_mid2_v" val="!3"/>
<literal name="i_1_cast_mid2_v" val="!4"/>
<literal name="i_1_cast_mid2_v" val="!5"/>
<literal name="i_1_cast_mid2_v" val="!6"/>
<literal name="i_1_cast_mid2_v" val="!7"/>
<literal name="i_1_cast_mid2_v" val="!8"/>
<literal name="i_1_cast_mid2_v" val="!9"/>
<literal name="i_1_cast_mid2_v" val="!10"/>
<literal name="i_1_cast_mid2_v" val="!11"/>
<literal name="i_1_cast_mid2_v" val="!12"/>
<literal name="i_1_cast_mid2_v" val="!13"/>
<literal name="i_1_cast_mid2_v" val="!14"/>
<literal name="i_1_cast_mid2_v" val="!15"/>
<literal name="i_1_cast_mid2_v" val="!16"/>
<literal name="i_1_cast_mid2_v" val="!17"/>
<literal name="i_1_cast_mid2_v" val="!18"/>
<literal name="i_1_cast_mid2_v" val="!19"/>
<literal name="i_1_cast_mid2_v" val="!20"/>
<literal name="i_1_cast_mid2_v" val="!21"/>
<literal name="i_1_cast_mid2_v" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="330" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_491 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_68)

]]></Node>
<StgValue><ssdm name="empty_491"/></StgValue>
</operation>

<operation id="331" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %k_4 = add i6 %k_1_mid2, 1

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="332" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="476">
<or_exp><and_exp><literal name="exitcond_flatten20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader112

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="333" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="526">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0">
<![CDATA[
.preheader111.preheader:0  br label %.preheader111

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="334" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader111:0  %h = phi i6 [ %h_34, %3 ], [ 1, %.preheader111.preheader ]

]]></Node>
<StgValue><ssdm name="h"/></StgValue>
</operation>

<operation id="335" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.preheader111:1  %tmp_607 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %h, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_607"/></StgValue>
</operation>

<operation id="336" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="12" op_0_bw="11">
<![CDATA[
.preheader111:2  %p_shl7_cast = zext i11 %tmp_607 to i12

]]></Node>
<StgValue><ssdm name="p_shl7_cast"/></StgValue>
</operation>

<operation id="337" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader111:3  %tmp_608 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %h, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_608"/></StgValue>
</operation>

<operation id="338" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="12" op_0_bw="7">
<![CDATA[
.preheader111:4  %p_shl8_cast = zext i7 %tmp_608 to i12

]]></Node>
<StgValue><ssdm name="p_shl8_cast"/></StgValue>
</operation>

<operation id="339" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader111:5  %tmp_609 = add i12 %p_shl8_cast, %p_shl7_cast

]]></Node>
<StgValue><ssdm name="tmp_609"/></StgValue>
</operation>

<operation id="340" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader111:6  %exitcond51 = icmp eq i6 %h, -31

]]></Node>
<StgValue><ssdm name="exitcond51"/></StgValue>
</operation>

<operation id="341" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader111:7  %empty_493 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_493"/></StgValue>
</operation>

<operation id="342" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="527">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader111:8  br i1 %exitcond51, label %.preheader.preheader, label %.preheader110.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="343" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="529">
<or_exp><and_exp><literal name="exitcond51" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="0" op_0_bw="0">
<![CDATA[
.preheader110.preheader:0  br label %.preheader110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="344" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="531">
<or_exp><and_exp><literal name="exitcond51" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1533" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="345" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader110:0  %w = phi i6 [ %w_44, %2 ], [ 1, %.preheader110.preheader ]

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="346" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="12" op_0_bw="6">
<![CDATA[
.preheader110:1  %w_cast_cast = zext i6 %w to i12

]]></Node>
<StgValue><ssdm name="w_cast_cast"/></StgValue>
</operation>

<operation id="347" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader110:2  %tmp_610 = add i12 %tmp_609, %w_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_610"/></StgValue>
</operation>

<operation id="348" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="32" op_0_bw="12">
<![CDATA[
.preheader110:3  %tmp_743_cast = zext i12 %tmp_610 to i32

]]></Node>
<StgValue><ssdm name="tmp_743_cast"/></StgValue>
</operation>

<operation id="349" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader110:4  %conv1_output_p_V_14_3 = getelementptr [1156 x i8]* @conv1_output_p_V_14, i32 0, i32 %tmp_743_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_14_3"/></StgValue>
</operation>

<operation id="350" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader110:5  %conv1_output_p_V_16_3 = getelementptr [1156 x i8]* @conv1_output_p_V_16, i32 0, i32 %tmp_743_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_16_3"/></StgValue>
</operation>

<operation id="351" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader110:6  %conv1_output_p_V_4_a_1 = getelementptr [1156 x i8]* @conv1_output_p_V_4, i32 0, i32 %tmp_743_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_4_a_1"/></StgValue>
</operation>

<operation id="352" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader110:7  %conv1_output_p_V_21_3 = getelementptr [1156 x i8]* @conv1_output_p_V_21, i32 0, i32 %tmp_743_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_21_3"/></StgValue>
</operation>

<operation id="353" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader110:8  %conv1_output_p_V_8_a_1 = getelementptr [1156 x i8]* @conv1_output_p_V_8, i32 0, i32 %tmp_743_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_8_a_1"/></StgValue>
</operation>

<operation id="354" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader110:9  %conv1_output_p_V_1_a_1 = getelementptr [1156 x i8]* @conv1_output_p_V_1, i32 0, i32 %tmp_743_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_1_a_1"/></StgValue>
</operation>

<operation id="355" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader110:10  %conv1_output_p_V_5_a_1 = getelementptr [1156 x i8]* @conv1_output_p_V_5, i32 0, i32 %tmp_743_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_5_a_1"/></StgValue>
</operation>

<operation id="356" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader110:11  %conv1_output_p_V_12_3 = getelementptr [1156 x i8]* @conv1_output_p_V_12, i32 0, i32 %tmp_743_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_12_3"/></StgValue>
</operation>

<operation id="357" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader110:12  %conv1_output_p_V_23_3 = getelementptr [1156 x i8]* @conv1_output_p_V_23, i32 0, i32 %tmp_743_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_23_3"/></StgValue>
</operation>

<operation id="358" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader110:13  %conv1_output_p_V_0_a_1 = getelementptr [1156 x i8]* @conv1_output_p_V_0, i32 0, i32 %tmp_743_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_0_a_1"/></StgValue>
</operation>

<operation id="359" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader110:14  %conv1_output_p_V_6_a_1 = getelementptr [1156 x i8]* @conv1_output_p_V_6, i32 0, i32 %tmp_743_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_6_a_1"/></StgValue>
</operation>

<operation id="360" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader110:15  %conv1_output_p_V_18_3 = getelementptr [1156 x i8]* @conv1_output_p_V_18, i32 0, i32 %tmp_743_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_18_3"/></StgValue>
</operation>

<operation id="361" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader110:16  %conv1_output_p_V_11_3 = getelementptr [1156 x i8]* @conv1_output_p_V_11, i32 0, i32 %tmp_743_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_11_3"/></StgValue>
</operation>

<operation id="362" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader110:17  %conv1_output_p_V_9_a_1 = getelementptr [1156 x i8]* @conv1_output_p_V_9, i32 0, i32 %tmp_743_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_9_a_1"/></StgValue>
</operation>

<operation id="363" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader110:18  %conv1_output_p_V_10_3 = getelementptr [1156 x i8]* @conv1_output_p_V_10, i32 0, i32 %tmp_743_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_10_3"/></StgValue>
</operation>

<operation id="364" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader110:19  %conv1_output_p_V_15_3 = getelementptr [1156 x i8]* @conv1_output_p_V_15, i32 0, i32 %tmp_743_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_15_3"/></StgValue>
</operation>

<operation id="365" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader110:20  %conv1_output_p_V_20_3 = getelementptr [1156 x i8]* @conv1_output_p_V_20, i32 0, i32 %tmp_743_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_20_3"/></StgValue>
</operation>

<operation id="366" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader110:21  %conv1_output_p_V_3_a_1 = getelementptr [1156 x i8]* @conv1_output_p_V_3, i32 0, i32 %tmp_743_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_3_a_1"/></StgValue>
</operation>

<operation id="367" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader110:22  %conv1_output_p_V_2_a_1 = getelementptr [1156 x i8]* @conv1_output_p_V_2, i32 0, i32 %tmp_743_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_2_a_1"/></StgValue>
</operation>

<operation id="368" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader110:23  %conv1_output_p_V_13_3 = getelementptr [1156 x i8]* @conv1_output_p_V_13, i32 0, i32 %tmp_743_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_13_3"/></StgValue>
</operation>

<operation id="369" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader110:24  %conv1_output_p_V_17_3 = getelementptr [1156 x i8]* @conv1_output_p_V_17, i32 0, i32 %tmp_743_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_17_3"/></StgValue>
</operation>

<operation id="370" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader110:25  %conv1_output_p_V_19_3 = getelementptr [1156 x i8]* @conv1_output_p_V_19, i32 0, i32 %tmp_743_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_19_3"/></StgValue>
</operation>

<operation id="371" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader110:26  %conv1_output_p_V_22_3 = getelementptr [1156 x i8]* @conv1_output_p_V_22, i32 0, i32 %tmp_743_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_22_3"/></StgValue>
</operation>

<operation id="372" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader110:27  %conv1_output_p_V_7_a_1 = getelementptr [1156 x i8]* @conv1_output_p_V_7, i32 0, i32 %tmp_743_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_7_a_1"/></StgValue>
</operation>

<operation id="373" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader110:28  %exitcond52 = icmp eq i6 %w, -31

]]></Node>
<StgValue><ssdm name="exitcond52"/></StgValue>
</operation>

<operation id="374" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader110:29  %empty_494 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

]]></Node>
<StgValue><ssdm name="empty_494"/></StgValue>
</operation>

<operation id="375" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="532">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader110:30  br i1 %exitcond52, label %3, label %.preheader109.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="376" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="534">
<or_exp><and_exp><literal name="exitcond52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0">
<![CDATA[
.preheader109.preheader:0  br label %.preheader109

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="377" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="exitcond52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %h_34 = add i6 %h, 1

]]></Node>
<StgValue><ssdm name="h_34"/></StgValue>
</operation>

<operation id="378" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="536">
<or_exp><and_exp><literal name="exitcond52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader111

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="379" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader109:0  %m = phi i2 [ %m_7, %.preheader109.loopexit ], [ 0, %.preheader109.preheader ]

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="380" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="6" op_0_bw="2">
<![CDATA[
.preheader109:1  %m_cast_cast = zext i2 %m to i6

]]></Node>
<StgValue><ssdm name="m_cast_cast"/></StgValue>
</operation>

<operation id="381" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader109:2  %exitcond54 = icmp eq i2 %m, -1

]]></Node>
<StgValue><ssdm name="exitcond54"/></StgValue>
</operation>

<operation id="382" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader109:3  %empty_495 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_495"/></StgValue>
</operation>

<operation id="383" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader109:4  %m_7 = add i2 %m, 1

]]></Node>
<StgValue><ssdm name="m_7"/></StgValue>
</operation>

<operation id="384" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="537">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader109:5  br i1 %exitcond54, label %2, label %.preheader108.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="385" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="exitcond54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader108.preheader:0  %tmp1 = add i2 %m, -1

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="386" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="exitcond54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="6" op_0_bw="2">
<![CDATA[
.preheader108.preheader:1  %tmp1_cast = sext i2 %tmp1 to i6

]]></Node>
<StgValue><ssdm name="tmp1_cast"/></StgValue>
</operation>

<operation id="387" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="exitcond54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader108.preheader:2  %tmp_s = add i6 %h, %tmp1_cast

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="388" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="exitcond54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="8" op_0_bw="6">
<![CDATA[
.preheader108.preheader:3  %tmp_cast_cast = zext i6 %tmp_s to i8

]]></Node>
<StgValue><ssdm name="tmp_cast_cast"/></StgValue>
</operation>

<operation id="389" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="539">
<or_exp><and_exp><literal name="exitcond54" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0">
<![CDATA[
.preheader108.preheader:4  br label %.preheader108

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="390" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="exitcond54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:0  %w_44 = add i6 %w, 1

]]></Node>
<StgValue><ssdm name="w_44"/></StgValue>
</operation>

<operation id="391" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="541">
<or_exp><and_exp><literal name="exitcond54" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader110

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="392" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader108:0  %n = phi i2 [ 0, %.preheader108.preheader ], [ %n_7, %.preheader108.loopexit ]

]]></Node>
<StgValue><ssdm name="n"/></StgValue>
</operation>

<operation id="393" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="6" op_0_bw="2">
<![CDATA[
.preheader108:1  %n_cast_cast = zext i2 %n to i6

]]></Node>
<StgValue><ssdm name="n_cast_cast"/></StgValue>
</operation>

<operation id="394" st_id="23" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader108:2  %exitcond55 = icmp eq i2 %n, -1

]]></Node>
<StgValue><ssdm name="exitcond55"/></StgValue>
</operation>

<operation id="395" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader108:3  %empty_496 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_496"/></StgValue>
</operation>

<operation id="396" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader108:4  %n_7 = add i2 %n, 1

]]></Node>
<StgValue><ssdm name="n_7"/></StgValue>
</operation>

<operation id="397" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="542">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader108:5  br i1 %exitcond55, label %.preheader109.loopexit, label %.preheader107.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp><literal name="exitcond55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader107.preheader:0  %tmp2 = add i2 %n, -1

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="399" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp><literal name="exitcond55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="6" op_0_bw="2">
<![CDATA[
.preheader107.preheader:1  %tmp2_cast = sext i2 %tmp2 to i6

]]></Node>
<StgValue><ssdm name="tmp2_cast"/></StgValue>
</operation>

<operation id="400" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp><literal name="exitcond55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader107.preheader:2  %tmp_138 = add i6 %w, %tmp2_cast

]]></Node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="401" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp><literal name="exitcond55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="13" op_0_bw="6">
<![CDATA[
.preheader107.preheader:3  %tmp_138_cast_cast = zext i6 %tmp_138 to i13

]]></Node>
<StgValue><ssdm name="tmp_138_cast_cast"/></StgValue>
</operation>

<operation id="402" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="544">
<or_exp><and_exp><literal name="exitcond55" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0">
<![CDATA[
.preheader107.preheader:4  br label %.preheader107

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="403" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="546">
<or_exp><and_exp><literal name="exitcond55" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="0" op_0_bw="0">
<![CDATA[
.preheader109.loopexit:0  br label %.preheader109

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="404" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader107:0  %ci = phi i2 [ 0, %.preheader107.preheader ], [ %ci_16, %.preheader106.preheader_ifconv ]

]]></Node>
<StgValue><ssdm name="ci"/></StgValue>
</operation>

<operation id="405" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="5" op_0_bw="2">
<![CDATA[
.preheader107:1  %ci_cast_cast = zext i2 %ci to i5

]]></Node>
<StgValue><ssdm name="ci_cast_cast"/></StgValue>
</operation>

<operation id="406" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="7" op_0_bw="7" op_1_bw="2" op_2_bw="5">
<![CDATA[
.preheader107:2  %tmp_614 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %ci, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_614"/></StgValue>
</operation>

<operation id="407" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="8" op_0_bw="7">
<![CDATA[
.preheader107:3  %p_shl13_cast = zext i7 %tmp_614 to i8

]]></Node>
<StgValue><ssdm name="p_shl13_cast"/></StgValue>
</operation>

<operation id="408" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="3" op_0_bw="3" op_1_bw="2" op_2_bw="1">
<![CDATA[
.preheader107:4  %tmp_615 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %ci, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_615"/></StgValue>
</operation>

<operation id="409" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="8" op_0_bw="3">
<![CDATA[
.preheader107:5  %p_shl14_cast = zext i3 %tmp_615 to i8

]]></Node>
<StgValue><ssdm name="p_shl14_cast"/></StgValue>
</operation>

<operation id="410" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader107:6  %tmp_616 = add i8 %p_shl14_cast, %p_shl13_cast

]]></Node>
<StgValue><ssdm name="tmp_616"/></StgValue>
</operation>

<operation id="411" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader107:7  %tmp_617 = add i8 %tmp_616, %tmp_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_617"/></StgValue>
</operation>

<operation id="412" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="13" op_0_bw="13" op_1_bw="8" op_2_bw="5">
<![CDATA[
.preheader107:8  %p_shl11_cast = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_617, i5 0)

]]></Node>
<StgValue><ssdm name="p_shl11_cast"/></StgValue>
</operation>

<operation id="413" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
.preheader107:9  %tmp_2129 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_617, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_2129"/></StgValue>
</operation>

<operation id="414" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="13" op_0_bw="9">
<![CDATA[
.preheader107:10  %p_shl12_cast = zext i9 %tmp_2129 to i13

]]></Node>
<StgValue><ssdm name="p_shl12_cast"/></StgValue>
</operation>

<operation id="415" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader107:11  %tmp_618 = add i13 %p_shl12_cast, %p_shl11_cast

]]></Node>
<StgValue><ssdm name="tmp_618"/></StgValue>
</operation>

<operation id="416" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader107:12  %tmp_619 = add i13 %tmp_618, %tmp_138_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_619"/></StgValue>
</operation>

<operation id="417" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="32" op_0_bw="13">
<![CDATA[
.preheader107:13  %tmp_756_cast = zext i13 %tmp_619 to i32

]]></Node>
<StgValue><ssdm name="tmp_756_cast"/></StgValue>
</operation>

<operation id="418" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="12" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader107:14  %input_V_addr = getelementptr [3468 x i8]* %input_V, i32 0, i32 %tmp_756_cast

]]></Node>
<StgValue><ssdm name="input_V_addr"/></StgValue>
</operation>

<operation id="419" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader107:15  %tmp_620 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %ci, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_620"/></StgValue>
</operation>

<operation id="420" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="5" op_0_bw="4">
<![CDATA[
.preheader107:16  %p_shl10_cast = zext i4 %tmp_620 to i5

]]></Node>
<StgValue><ssdm name="p_shl10_cast"/></StgValue>
</operation>

<operation id="421" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader107:17  %tmp_621 = sub i5 %p_shl10_cast, %ci_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_621"/></StgValue>
</operation>

<operation id="422" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="6" op_0_bw="5">
<![CDATA[
.preheader107:18  %tmp_758_cast = sext i5 %tmp_621 to i6

]]></Node>
<StgValue><ssdm name="tmp_758_cast"/></StgValue>
</operation>

<operation id="423" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader107:19  %tmp_622 = add i6 %tmp_758_cast, %m_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_622"/></StgValue>
</operation>

<operation id="424" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader107:20  %tmp_2130 = shl i6 %tmp_622, 2

]]></Node>
<StgValue><ssdm name="tmp_2130"/></StgValue>
</operation>

<operation id="425" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader107:21  %tmp_623 = sub i6 %tmp_2130, %tmp_622

]]></Node>
<StgValue><ssdm name="tmp_623"/></StgValue>
</operation>

<operation id="426" st_id="24" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader107:22  %tmp_624 = add i6 %tmp_623, %n_cast_cast

]]></Node>
<StgValue><ssdm name="tmp_624"/></StgValue>
</operation>

<operation id="427" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="32" op_0_bw="6">
<![CDATA[
.preheader107:23  %tmp_762_cast = zext i6 %tmp_624 to i32

]]></Node>
<StgValue><ssdm name="tmp_762_cast"/></StgValue>
</operation>

<operation id="428" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader107:24  %weight_temp_23_V_ad_1 = getelementptr [27 x i8]* %weight_temp_23_V, i32 0, i32 %tmp_762_cast

]]></Node>
<StgValue><ssdm name="weight_temp_23_V_ad_1"/></StgValue>
</operation>

<operation id="429" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader107:25  %weight_temp_12_V_ad_1 = getelementptr [27 x i8]* %weight_temp_12_V, i32 0, i32 %tmp_762_cast

]]></Node>
<StgValue><ssdm name="weight_temp_12_V_ad_1"/></StgValue>
</operation>

<operation id="430" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader107:26  %weight_temp_19_V_ad_1 = getelementptr [27 x i8]* %weight_temp_19_V, i32 0, i32 %tmp_762_cast

]]></Node>
<StgValue><ssdm name="weight_temp_19_V_ad_1"/></StgValue>
</operation>

<operation id="431" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader107:27  %weight_temp_22_V_ad_1 = getelementptr [27 x i8]* %weight_temp_22_V, i32 0, i32 %tmp_762_cast

]]></Node>
<StgValue><ssdm name="weight_temp_22_V_ad_1"/></StgValue>
</operation>

<operation id="432" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader107:28  %weight_temp_13_V_ad_1 = getelementptr [27 x i8]* %weight_temp_13_V, i32 0, i32 %tmp_762_cast

]]></Node>
<StgValue><ssdm name="weight_temp_13_V_ad_1"/></StgValue>
</operation>

<operation id="433" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader107:29  %weight_temp_11_V_ad_1 = getelementptr [27 x i8]* %weight_temp_11_V, i32 0, i32 %tmp_762_cast

]]></Node>
<StgValue><ssdm name="weight_temp_11_V_ad_1"/></StgValue>
</operation>

<operation id="434" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader107:30  %weight_temp_4_V_add_1 = getelementptr [27 x i8]* %weight_temp_4_V, i32 0, i32 %tmp_762_cast

]]></Node>
<StgValue><ssdm name="weight_temp_4_V_add_1"/></StgValue>
</operation>

<operation id="435" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader107:31  %weight_temp_5_V_add_1 = getelementptr [27 x i8]* %weight_temp_5_V, i32 0, i32 %tmp_762_cast

]]></Node>
<StgValue><ssdm name="weight_temp_5_V_add_1"/></StgValue>
</operation>

<operation id="436" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader107:32  %weight_temp_8_V_add_1 = getelementptr [27 x i8]* %weight_temp_8_V, i32 0, i32 %tmp_762_cast

]]></Node>
<StgValue><ssdm name="weight_temp_8_V_add_1"/></StgValue>
</operation>

<operation id="437" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader107:33  %weight_temp_9_V_add_1 = getelementptr [27 x i8]* %weight_temp_9_V, i32 0, i32 %tmp_762_cast

]]></Node>
<StgValue><ssdm name="weight_temp_9_V_add_1"/></StgValue>
</operation>

<operation id="438" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader107:34  %weight_temp_7_V_add_1 = getelementptr [27 x i8]* %weight_temp_7_V, i32 0, i32 %tmp_762_cast

]]></Node>
<StgValue><ssdm name="weight_temp_7_V_add_1"/></StgValue>
</operation>

<operation id="439" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader107:35  %weight_temp_6_V_add_1 = getelementptr [27 x i8]* %weight_temp_6_V, i32 0, i32 %tmp_762_cast

]]></Node>
<StgValue><ssdm name="weight_temp_6_V_add_1"/></StgValue>
</operation>

<operation id="440" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader107:36  %weight_temp_2_V_add_1 = getelementptr [27 x i8]* %weight_temp_2_V, i32 0, i32 %tmp_762_cast

]]></Node>
<StgValue><ssdm name="weight_temp_2_V_add_1"/></StgValue>
</operation>

<operation id="441" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader107:37  %weight_temp_3_V_add_1 = getelementptr [27 x i8]* %weight_temp_3_V, i32 0, i32 %tmp_762_cast

]]></Node>
<StgValue><ssdm name="weight_temp_3_V_add_1"/></StgValue>
</operation>

<operation id="442" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader107:38  %weight_temp_21_V_ad_1 = getelementptr [27 x i8]* %weight_temp_21_V, i32 0, i32 %tmp_762_cast

]]></Node>
<StgValue><ssdm name="weight_temp_21_V_ad_1"/></StgValue>
</operation>

<operation id="443" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader107:39  %weight_temp_0_V_add_2 = getelementptr [27 x i8]* %weight_temp_0_V, i32 0, i32 %tmp_762_cast

]]></Node>
<StgValue><ssdm name="weight_temp_0_V_add_2"/></StgValue>
</operation>

<operation id="444" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader107:40  %weight_temp_18_V_ad_1 = getelementptr [27 x i8]* %weight_temp_18_V, i32 0, i32 %tmp_762_cast

]]></Node>
<StgValue><ssdm name="weight_temp_18_V_ad_1"/></StgValue>
</operation>

<operation id="445" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader107:41  %weight_temp_17_V_ad_1 = getelementptr [27 x i8]* %weight_temp_17_V, i32 0, i32 %tmp_762_cast

]]></Node>
<StgValue><ssdm name="weight_temp_17_V_ad_1"/></StgValue>
</operation>

<operation id="446" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader107:42  %weight_temp_20_V_ad_1 = getelementptr [27 x i8]* %weight_temp_20_V, i32 0, i32 %tmp_762_cast

]]></Node>
<StgValue><ssdm name="weight_temp_20_V_ad_1"/></StgValue>
</operation>

<operation id="447" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader107:43  %weight_temp_10_V_ad_1 = getelementptr [27 x i8]* %weight_temp_10_V, i32 0, i32 %tmp_762_cast

]]></Node>
<StgValue><ssdm name="weight_temp_10_V_ad_1"/></StgValue>
</operation>

<operation id="448" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader107:44  %weight_temp_1_V_add_1 = getelementptr [27 x i8]* %weight_temp_1_V, i32 0, i32 %tmp_762_cast

]]></Node>
<StgValue><ssdm name="weight_temp_1_V_add_1"/></StgValue>
</operation>

<operation id="449" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader107:45  %weight_temp_14_V_ad_1 = getelementptr [27 x i8]* %weight_temp_14_V, i32 0, i32 %tmp_762_cast

]]></Node>
<StgValue><ssdm name="weight_temp_14_V_ad_1"/></StgValue>
</operation>

<operation id="450" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader107:46  %weight_temp_15_V_ad_1 = getelementptr [27 x i8]* %weight_temp_15_V, i32 0, i32 %tmp_762_cast

]]></Node>
<StgValue><ssdm name="weight_temp_15_V_ad_1"/></StgValue>
</operation>

<operation id="451" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="5" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader107:47  %weight_temp_16_V_ad_1 = getelementptr [27 x i8]* %weight_temp_16_V, i32 0, i32 %tmp_762_cast

]]></Node>
<StgValue><ssdm name="weight_temp_16_V_ad_1"/></StgValue>
</operation>

<operation id="452" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader107:48  %exitcond56 = icmp eq i2 %ci, -1

]]></Node>
<StgValue><ssdm name="exitcond56"/></StgValue>
</operation>

<operation id="453" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader107:49  %empty_497 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_497"/></StgValue>
</operation>

<operation id="454" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader107:50  %ci_16 = add i2 1, %ci

]]></Node>
<StgValue><ssdm name="ci_16"/></StgValue>
</operation>

<operation id="455" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="547">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader107:51  br i1 %exitcond56, label %.preheader108.loopexit, label %.preheader106.preheader_ifconv

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="456" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="549">
<or_exp><and_exp><literal name="exitcond56" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="0" op_0_bw="0">
<![CDATA[
.preheader108.loopexit:0  br label %.preheader108

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="457" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:0  %weight_temp_0_V_loa = load i8* %weight_temp_0_V_add_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_0_V_loa"/></StgValue>
</operation>

<operation id="458" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:1  %weight_temp_12_V_lo = load i8* %weight_temp_12_V_ad_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_12_V_lo"/></StgValue>
</operation>

<operation id="459" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="8" op_0_bw="12">
<![CDATA[
.preheader106.preheader_ifconv:2  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="460" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:86  %weight_temp_1_V_loa = load i8* %weight_temp_1_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_1_V_loa"/></StgValue>
</operation>

<operation id="461" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:87  %weight_temp_13_V_lo = load i8* %weight_temp_13_V_ad_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_13_V_lo"/></StgValue>
</operation>

<operation id="462" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:171  %weight_temp_2_V_loa = load i8* %weight_temp_2_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_2_V_loa"/></StgValue>
</operation>

<operation id="463" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:172  %weight_temp_14_V_lo = load i8* %weight_temp_14_V_ad_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_14_V_lo"/></StgValue>
</operation>

<operation id="464" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:256  %weight_temp_3_V_loa = load i8* %weight_temp_3_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_3_V_loa"/></StgValue>
</operation>

<operation id="465" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:257  %weight_temp_15_V_lo = load i8* %weight_temp_15_V_ad_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_15_V_lo"/></StgValue>
</operation>

<operation id="466" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:341  %weight_temp_4_V_loa = load i8* %weight_temp_4_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_4_V_loa"/></StgValue>
</operation>

<operation id="467" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:342  %weight_temp_16_V_lo = load i8* %weight_temp_16_V_ad_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_16_V_lo"/></StgValue>
</operation>

<operation id="468" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:426  %weight_temp_5_V_loa = load i8* %weight_temp_5_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_5_V_loa"/></StgValue>
</operation>

<operation id="469" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:427  %weight_temp_17_V_lo = load i8* %weight_temp_17_V_ad_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_17_V_lo"/></StgValue>
</operation>

<operation id="470" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:511  %weight_temp_6_V_loa = load i8* %weight_temp_6_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_6_V_loa"/></StgValue>
</operation>

<operation id="471" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:512  %weight_temp_18_V_lo = load i8* %weight_temp_18_V_ad_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_18_V_lo"/></StgValue>
</operation>

<operation id="472" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:596  %weight_temp_7_V_loa = load i8* %weight_temp_7_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_7_V_loa"/></StgValue>
</operation>

<operation id="473" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:597  %weight_temp_19_V_lo = load i8* %weight_temp_19_V_ad_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_19_V_lo"/></StgValue>
</operation>

<operation id="474" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:681  %weight_temp_8_V_loa = load i8* %weight_temp_8_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_8_V_loa"/></StgValue>
</operation>

<operation id="475" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:682  %weight_temp_20_V_lo = load i8* %weight_temp_20_V_ad_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_20_V_lo"/></StgValue>
</operation>

<operation id="476" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:766  %weight_temp_9_V_loa = load i8* %weight_temp_9_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_9_V_loa"/></StgValue>
</operation>

<operation id="477" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:767  %weight_temp_21_V_lo = load i8* %weight_temp_21_V_ad_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_21_V_lo"/></StgValue>
</operation>

<operation id="478" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:851  %weight_temp_10_V_lo = load i8* %weight_temp_10_V_ad_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_10_V_lo"/></StgValue>
</operation>

<operation id="479" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:852  %weight_temp_22_V_lo = load i8* %weight_temp_22_V_ad_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_22_V_lo"/></StgValue>
</operation>

<operation id="480" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:936  %weight_temp_11_V_lo = load i8* %weight_temp_11_V_ad_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_11_V_lo"/></StgValue>
</operation>

<operation id="481" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="550">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:937  %weight_temp_23_V_lo = load i8* %weight_temp_23_V_ad_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_23_V_lo"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="482" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:0  %weight_temp_0_V_loa = load i8* %weight_temp_0_V_add_2, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_0_V_loa"/></StgValue>
</operation>

<operation id="483" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:1  %weight_temp_12_V_lo = load i8* %weight_temp_12_V_ad_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_12_V_lo"/></StgValue>
</operation>

<operation id="484" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="8" op_0_bw="12">
<![CDATA[
.preheader106.preheader_ifconv:2  %input_V_load = load i8* %input_V_addr, align 1

]]></Node>
<StgValue><ssdm name="input_V_load"/></StgValue>
</operation>

<operation id="485" st_id="26" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:3  %MUL_DP_ret74 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_0_V_loa, i8 %weight_temp_12_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret74"/></StgValue>
</operation>

<operation id="486" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:86  %weight_temp_1_V_loa = load i8* %weight_temp_1_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_1_V_loa"/></StgValue>
</operation>

<operation id="487" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:87  %weight_temp_13_V_lo = load i8* %weight_temp_13_V_ad_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_13_V_lo"/></StgValue>
</operation>

<operation id="488" st_id="26" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:88  %MUL_DP_ret75 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_1_V_loa, i8 %weight_temp_13_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret75"/></StgValue>
</operation>

<operation id="489" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:171  %weight_temp_2_V_loa = load i8* %weight_temp_2_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_2_V_loa"/></StgValue>
</operation>

<operation id="490" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:172  %weight_temp_14_V_lo = load i8* %weight_temp_14_V_ad_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_14_V_lo"/></StgValue>
</operation>

<operation id="491" st_id="26" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:173  %MUL_DP_ret76 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_2_V_loa, i8 %weight_temp_14_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret76"/></StgValue>
</operation>

<operation id="492" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:256  %weight_temp_3_V_loa = load i8* %weight_temp_3_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_3_V_loa"/></StgValue>
</operation>

<operation id="493" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:257  %weight_temp_15_V_lo = load i8* %weight_temp_15_V_ad_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_15_V_lo"/></StgValue>
</operation>

<operation id="494" st_id="26" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:258  %MUL_DP_ret77 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_3_V_loa, i8 %weight_temp_15_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret77"/></StgValue>
</operation>

<operation id="495" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:341  %weight_temp_4_V_loa = load i8* %weight_temp_4_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_4_V_loa"/></StgValue>
</operation>

<operation id="496" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:342  %weight_temp_16_V_lo = load i8* %weight_temp_16_V_ad_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_16_V_lo"/></StgValue>
</operation>

<operation id="497" st_id="26" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:343  %MUL_DP_ret78 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_4_V_loa, i8 %weight_temp_16_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret78"/></StgValue>
</operation>

<operation id="498" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:426  %weight_temp_5_V_loa = load i8* %weight_temp_5_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_5_V_loa"/></StgValue>
</operation>

<operation id="499" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:427  %weight_temp_17_V_lo = load i8* %weight_temp_17_V_ad_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_17_V_lo"/></StgValue>
</operation>

<operation id="500" st_id="26" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:428  %MUL_DP_ret79 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_5_V_loa, i8 %weight_temp_17_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret79"/></StgValue>
</operation>

<operation id="501" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1011" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:511  %weight_temp_6_V_loa = load i8* %weight_temp_6_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_6_V_loa"/></StgValue>
</operation>

<operation id="502" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:512  %weight_temp_18_V_lo = load i8* %weight_temp_18_V_ad_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_18_V_lo"/></StgValue>
</operation>

<operation id="503" st_id="26" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:513  %MUL_DP_ret80 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_6_V_loa, i8 %weight_temp_18_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret80"/></StgValue>
</operation>

<operation id="504" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:596  %weight_temp_7_V_loa = load i8* %weight_temp_7_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_7_V_loa"/></StgValue>
</operation>

<operation id="505" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:597  %weight_temp_19_V_lo = load i8* %weight_temp_19_V_ad_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_19_V_lo"/></StgValue>
</operation>

<operation id="506" st_id="26" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:598  %MUL_DP_ret81 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_7_V_loa, i8 %weight_temp_19_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret81"/></StgValue>
</operation>

<operation id="507" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:681  %weight_temp_8_V_loa = load i8* %weight_temp_8_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_8_V_loa"/></StgValue>
</operation>

<operation id="508" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:682  %weight_temp_20_V_lo = load i8* %weight_temp_20_V_ad_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_20_V_lo"/></StgValue>
</operation>

<operation id="509" st_id="26" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:683  %MUL_DP_ret82 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_8_V_loa, i8 %weight_temp_20_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret82"/></StgValue>
</operation>

<operation id="510" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:766  %weight_temp_9_V_loa = load i8* %weight_temp_9_V_add_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_9_V_loa"/></StgValue>
</operation>

<operation id="511" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:767  %weight_temp_21_V_lo = load i8* %weight_temp_21_V_ad_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_21_V_lo"/></StgValue>
</operation>

<operation id="512" st_id="26" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:768  %MUL_DP_ret83 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_9_V_loa, i8 %weight_temp_21_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret83"/></StgValue>
</operation>

<operation id="513" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:851  %weight_temp_10_V_lo = load i8* %weight_temp_10_V_ad_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_10_V_lo"/></StgValue>
</operation>

<operation id="514" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:852  %weight_temp_22_V_lo = load i8* %weight_temp_22_V_ad_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_22_V_lo"/></StgValue>
</operation>

<operation id="515" st_id="26" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:853  %MUL_DP_ret84 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_10_V_lo, i8 %weight_temp_22_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret84"/></StgValue>
</operation>

<operation id="516" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:936  %weight_temp_11_V_lo = load i8* %weight_temp_11_V_ad_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_11_V_lo"/></StgValue>
</operation>

<operation id="517" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="8" op_0_bw="5">
<![CDATA[
.preheader106.preheader_ifconv:937  %weight_temp_23_V_lo = load i8* %weight_temp_23_V_ad_1, align 1

]]></Node>
<StgValue><ssdm name="weight_temp_23_V_lo"/></StgValue>
</operation>

<operation id="518" st_id="26" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="551">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:938  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_11_V_lo, i8 %weight_temp_23_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="519" st_id="27" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:3  %MUL_DP_ret74 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_0_V_loa, i8 %weight_temp_12_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret74"/></StgValue>
</operation>

<operation id="520" st_id="27" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:88  %MUL_DP_ret75 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_1_V_loa, i8 %weight_temp_13_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret75"/></StgValue>
</operation>

<operation id="521" st_id="27" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:173  %MUL_DP_ret76 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_2_V_loa, i8 %weight_temp_14_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret76"/></StgValue>
</operation>

<operation id="522" st_id="27" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:258  %MUL_DP_ret77 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_3_V_loa, i8 %weight_temp_15_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret77"/></StgValue>
</operation>

<operation id="523" st_id="27" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:343  %MUL_DP_ret78 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_4_V_loa, i8 %weight_temp_16_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret78"/></StgValue>
</operation>

<operation id="524" st_id="27" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:428  %MUL_DP_ret79 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_5_V_loa, i8 %weight_temp_17_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret79"/></StgValue>
</operation>

<operation id="525" st_id="27" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:513  %MUL_DP_ret80 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_6_V_loa, i8 %weight_temp_18_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret80"/></StgValue>
</operation>

<operation id="526" st_id="27" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:598  %MUL_DP_ret81 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_7_V_loa, i8 %weight_temp_19_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret81"/></StgValue>
</operation>

<operation id="527" st_id="27" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:683  %MUL_DP_ret82 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_8_V_loa, i8 %weight_temp_20_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret82"/></StgValue>
</operation>

<operation id="528" st_id="27" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:768  %MUL_DP_ret83 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_9_V_loa, i8 %weight_temp_21_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret83"/></StgValue>
</operation>

<operation id="529" st_id="27" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:853  %MUL_DP_ret84 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_10_V_lo, i8 %weight_temp_22_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret84"/></StgValue>
</operation>

<operation id="530" st_id="27" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="552">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:938  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_11_V_lo, i8 %weight_temp_23_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="531" st_id="28" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:3  %MUL_DP_ret74 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_0_V_loa, i8 %weight_temp_12_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret74"/></StgValue>
</operation>

<operation id="532" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:6  %conv1_output_p_V_0_l = load i8* %conv1_output_p_V_0_a_1, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_0_l"/></StgValue>
</operation>

<operation id="533" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:46  %conv1_output_p_V_12_4 = load i8* %conv1_output_p_V_12_3, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_12_4"/></StgValue>
</operation>

<operation id="534" st_id="28" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:88  %MUL_DP_ret75 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_1_V_loa, i8 %weight_temp_13_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret75"/></StgValue>
</operation>

<operation id="535" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:91  %conv1_output_p_V_1_l = load i8* %conv1_output_p_V_1_a_1, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_1_l"/></StgValue>
</operation>

<operation id="536" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:131  %conv1_output_p_V_13_4 = load i8* %conv1_output_p_V_13_3, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_13_4"/></StgValue>
</operation>

<operation id="537" st_id="28" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:173  %MUL_DP_ret76 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_2_V_loa, i8 %weight_temp_14_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret76"/></StgValue>
</operation>

<operation id="538" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:176  %conv1_output_p_V_2_l = load i8* %conv1_output_p_V_2_a_1, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_2_l"/></StgValue>
</operation>

<operation id="539" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:216  %conv1_output_p_V_14_4 = load i8* %conv1_output_p_V_14_3, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_14_4"/></StgValue>
</operation>

<operation id="540" st_id="28" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:258  %MUL_DP_ret77 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_3_V_loa, i8 %weight_temp_15_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret77"/></StgValue>
</operation>

<operation id="541" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:261  %conv1_output_p_V_3_l = load i8* %conv1_output_p_V_3_a_1, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_3_l"/></StgValue>
</operation>

<operation id="542" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:301  %conv1_output_p_V_15_4 = load i8* %conv1_output_p_V_15_3, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_15_4"/></StgValue>
</operation>

<operation id="543" st_id="28" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:343  %MUL_DP_ret78 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_4_V_loa, i8 %weight_temp_16_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret78"/></StgValue>
</operation>

<operation id="544" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:346  %conv1_output_p_V_4_l = load i8* %conv1_output_p_V_4_a_1, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_4_l"/></StgValue>
</operation>

<operation id="545" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:386  %conv1_output_p_V_16_4 = load i8* %conv1_output_p_V_16_3, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_16_4"/></StgValue>
</operation>

<operation id="546" st_id="28" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:428  %MUL_DP_ret79 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_5_V_loa, i8 %weight_temp_17_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret79"/></StgValue>
</operation>

<operation id="547" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:431  %conv1_output_p_V_5_l = load i8* %conv1_output_p_V_5_a_1, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_5_l"/></StgValue>
</operation>

<operation id="548" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:471  %conv1_output_p_V_17_4 = load i8* %conv1_output_p_V_17_3, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_17_4"/></StgValue>
</operation>

<operation id="549" st_id="28" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:513  %MUL_DP_ret80 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_6_V_loa, i8 %weight_temp_18_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret80"/></StgValue>
</operation>

<operation id="550" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:516  %conv1_output_p_V_6_l = load i8* %conv1_output_p_V_6_a_1, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_6_l"/></StgValue>
</operation>

<operation id="551" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:556  %conv1_output_p_V_18_4 = load i8* %conv1_output_p_V_18_3, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_18_4"/></StgValue>
</operation>

<operation id="552" st_id="28" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:598  %MUL_DP_ret81 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_7_V_loa, i8 %weight_temp_19_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret81"/></StgValue>
</operation>

<operation id="553" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:601  %conv1_output_p_V_7_l = load i8* %conv1_output_p_V_7_a_1, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_7_l"/></StgValue>
</operation>

<operation id="554" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:641  %conv1_output_p_V_19_4 = load i8* %conv1_output_p_V_19_3, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_19_4"/></StgValue>
</operation>

<operation id="555" st_id="28" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:683  %MUL_DP_ret82 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_8_V_loa, i8 %weight_temp_20_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret82"/></StgValue>
</operation>

<operation id="556" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:686  %conv1_output_p_V_8_l = load i8* %conv1_output_p_V_8_a_1, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_8_l"/></StgValue>
</operation>

<operation id="557" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:726  %conv1_output_p_V_20_4 = load i8* %conv1_output_p_V_20_3, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_20_4"/></StgValue>
</operation>

<operation id="558" st_id="28" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:768  %MUL_DP_ret83 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_9_V_loa, i8 %weight_temp_21_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret83"/></StgValue>
</operation>

<operation id="559" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:771  %conv1_output_p_V_9_l = load i8* %conv1_output_p_V_9_a_1, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_9_l"/></StgValue>
</operation>

<operation id="560" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:811  %conv1_output_p_V_21_4 = load i8* %conv1_output_p_V_21_3, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_21_4"/></StgValue>
</operation>

<operation id="561" st_id="28" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:853  %MUL_DP_ret84 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_10_V_lo, i8 %weight_temp_22_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret84"/></StgValue>
</operation>

<operation id="562" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:856  %conv1_output_p_V_10_4 = load i8* %conv1_output_p_V_10_3, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_10_4"/></StgValue>
</operation>

<operation id="563" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:896  %conv1_output_p_V_22_4 = load i8* %conv1_output_p_V_22_3, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_22_4"/></StgValue>
</operation>

<operation id="564" st_id="28" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:938  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_11_V_lo, i8 %weight_temp_23_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>

<operation id="565" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:941  %conv1_output_p_V_11_4 = load i8* %conv1_output_p_V_11_3, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_11_4"/></StgValue>
</operation>

<operation id="566" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="553">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:981  %conv1_output_p_V_23_4 = load i8* %conv1_output_p_V_23_3, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_23_4"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="567" st_id="29" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:3  %MUL_DP_ret74 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_0_V_loa, i8 %weight_temp_12_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret74"/></StgValue>
</operation>

<operation id="568" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="16" op_0_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:4  %rr_0_V = extractvalue { i16, i16 } %MUL_DP_ret74, 0

]]></Node>
<StgValue><ssdm name="rr_0_V"/></StgValue>
</operation>

<operation id="569" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="16" op_0_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:5  %rr_1_V = extractvalue { i16, i16 } %MUL_DP_ret74, 1

]]></Node>
<StgValue><ssdm name="rr_1_V"/></StgValue>
</operation>

<operation id="570" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:6  %conv1_output_p_V_0_l = load i8* %conv1_output_p_V_0_a_1, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_0_l"/></StgValue>
</operation>

<operation id="571" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:13  %tmp_2132 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2132"/></StgValue>
</operation>

<operation id="572" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:46  %conv1_output_p_V_12_4 = load i8* %conv1_output_p_V_12_3, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_12_4"/></StgValue>
</operation>

<operation id="573" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:53  %tmp_2137 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2137"/></StgValue>
</operation>

<operation id="574" st_id="29" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:88  %MUL_DP_ret75 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_1_V_loa, i8 %weight_temp_13_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret75"/></StgValue>
</operation>

<operation id="575" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="16" op_0_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:89  %rr_0_V_163 = extractvalue { i16, i16 } %MUL_DP_ret75, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_163"/></StgValue>
</operation>

<operation id="576" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="16" op_0_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:90  %rr_1_V_163 = extractvalue { i16, i16 } %MUL_DP_ret75, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_163"/></StgValue>
</operation>

<operation id="577" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:91  %conv1_output_p_V_1_l = load i8* %conv1_output_p_V_1_a_1, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_1_l"/></StgValue>
</operation>

<operation id="578" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:98  %tmp_2142 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_163, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2142"/></StgValue>
</operation>

<operation id="579" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:131  %conv1_output_p_V_13_4 = load i8* %conv1_output_p_V_13_3, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_13_4"/></StgValue>
</operation>

<operation id="580" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:138  %tmp_2147 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_163, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2147"/></StgValue>
</operation>

<operation id="581" st_id="29" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:173  %MUL_DP_ret76 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_2_V_loa, i8 %weight_temp_14_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret76"/></StgValue>
</operation>

<operation id="582" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="16" op_0_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:174  %rr_0_V_164 = extractvalue { i16, i16 } %MUL_DP_ret76, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_164"/></StgValue>
</operation>

<operation id="583" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:175  %rr_1_V_164 = extractvalue { i16, i16 } %MUL_DP_ret76, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_164"/></StgValue>
</operation>

<operation id="584" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:176  %conv1_output_p_V_2_l = load i8* %conv1_output_p_V_2_a_1, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_2_l"/></StgValue>
</operation>

<operation id="585" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:183  %tmp_2152 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_164, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2152"/></StgValue>
</operation>

<operation id="586" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:216  %conv1_output_p_V_14_4 = load i8* %conv1_output_p_V_14_3, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_14_4"/></StgValue>
</operation>

<operation id="587" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:223  %tmp_2157 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_164, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2157"/></StgValue>
</operation>

<operation id="588" st_id="29" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:258  %MUL_DP_ret77 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_3_V_loa, i8 %weight_temp_15_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret77"/></StgValue>
</operation>

<operation id="589" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="16" op_0_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:259  %rr_0_V_165 = extractvalue { i16, i16 } %MUL_DP_ret77, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_165"/></StgValue>
</operation>

<operation id="590" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="16" op_0_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:260  %rr_1_V_165 = extractvalue { i16, i16 } %MUL_DP_ret77, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_165"/></StgValue>
</operation>

<operation id="591" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:261  %conv1_output_p_V_3_l = load i8* %conv1_output_p_V_3_a_1, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_3_l"/></StgValue>
</operation>

<operation id="592" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:268  %tmp_2162 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_165, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2162"/></StgValue>
</operation>

<operation id="593" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:301  %conv1_output_p_V_15_4 = load i8* %conv1_output_p_V_15_3, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_15_4"/></StgValue>
</operation>

<operation id="594" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:308  %tmp_2167 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_165, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2167"/></StgValue>
</operation>

<operation id="595" st_id="29" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:343  %MUL_DP_ret78 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_4_V_loa, i8 %weight_temp_16_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret78"/></StgValue>
</operation>

<operation id="596" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="16" op_0_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:344  %rr_0_V_166 = extractvalue { i16, i16 } %MUL_DP_ret78, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_166"/></StgValue>
</operation>

<operation id="597" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="16" op_0_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:345  %rr_1_V_166 = extractvalue { i16, i16 } %MUL_DP_ret78, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_166"/></StgValue>
</operation>

<operation id="598" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:346  %conv1_output_p_V_4_l = load i8* %conv1_output_p_V_4_a_1, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_4_l"/></StgValue>
</operation>

<operation id="599" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:353  %tmp_2172 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_166, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2172"/></StgValue>
</operation>

<operation id="600" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:386  %conv1_output_p_V_16_4 = load i8* %conv1_output_p_V_16_3, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_16_4"/></StgValue>
</operation>

<operation id="601" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:393  %tmp_2177 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_166, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2177"/></StgValue>
</operation>

<operation id="602" st_id="29" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:428  %MUL_DP_ret79 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_5_V_loa, i8 %weight_temp_17_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret79"/></StgValue>
</operation>

<operation id="603" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="16" op_0_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:429  %rr_0_V_167 = extractvalue { i16, i16 } %MUL_DP_ret79, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_167"/></StgValue>
</operation>

<operation id="604" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="16" op_0_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:430  %rr_1_V_167 = extractvalue { i16, i16 } %MUL_DP_ret79, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_167"/></StgValue>
</operation>

<operation id="605" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:431  %conv1_output_p_V_5_l = load i8* %conv1_output_p_V_5_a_1, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_5_l"/></StgValue>
</operation>

<operation id="606" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:438  %tmp_2182 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_167, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2182"/></StgValue>
</operation>

<operation id="607" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="971" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:471  %conv1_output_p_V_17_4 = load i8* %conv1_output_p_V_17_3, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_17_4"/></StgValue>
</operation>

<operation id="608" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:478  %tmp_2187 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_167, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2187"/></StgValue>
</operation>

<operation id="609" st_id="29" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1013" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:513  %MUL_DP_ret80 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_6_V_loa, i8 %weight_temp_18_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret80"/></StgValue>
</operation>

<operation id="610" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="16" op_0_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:514  %rr_0_V_168 = extractvalue { i16, i16 } %MUL_DP_ret80, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_168"/></StgValue>
</operation>

<operation id="611" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1015" bw="16" op_0_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:515  %rr_1_V_168 = extractvalue { i16, i16 } %MUL_DP_ret80, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_168"/></StgValue>
</operation>

<operation id="612" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:516  %conv1_output_p_V_6_l = load i8* %conv1_output_p_V_6_a_1, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_6_l"/></StgValue>
</operation>

<operation id="613" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1023" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:523  %tmp_2192 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_168, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2192"/></StgValue>
</operation>

<operation id="614" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:556  %conv1_output_p_V_18_4 = load i8* %conv1_output_p_V_18_3, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_18_4"/></StgValue>
</operation>

<operation id="615" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:563  %tmp_2197 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_168, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2197"/></StgValue>
</operation>

<operation id="616" st_id="29" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:598  %MUL_DP_ret81 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_7_V_loa, i8 %weight_temp_19_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret81"/></StgValue>
</operation>

<operation id="617" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="16" op_0_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:599  %rr_0_V_169 = extractvalue { i16, i16 } %MUL_DP_ret81, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_169"/></StgValue>
</operation>

<operation id="618" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="16" op_0_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:600  %rr_1_V_169 = extractvalue { i16, i16 } %MUL_DP_ret81, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_169"/></StgValue>
</operation>

<operation id="619" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:601  %conv1_output_p_V_7_l = load i8* %conv1_output_p_V_7_a_1, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_7_l"/></StgValue>
</operation>

<operation id="620" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:608  %tmp_2202 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_169, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2202"/></StgValue>
</operation>

<operation id="621" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:641  %conv1_output_p_V_19_4 = load i8* %conv1_output_p_V_19_3, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_19_4"/></StgValue>
</operation>

<operation id="622" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:648  %tmp_2207 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_169, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2207"/></StgValue>
</operation>

<operation id="623" st_id="29" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:683  %MUL_DP_ret82 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_8_V_loa, i8 %weight_temp_20_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret82"/></StgValue>
</operation>

<operation id="624" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="16" op_0_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:684  %rr_0_V_170 = extractvalue { i16, i16 } %MUL_DP_ret82, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_170"/></StgValue>
</operation>

<operation id="625" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="16" op_0_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:685  %rr_1_V_170 = extractvalue { i16, i16 } %MUL_DP_ret82, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_170"/></StgValue>
</operation>

<operation id="626" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:686  %conv1_output_p_V_8_l = load i8* %conv1_output_p_V_8_a_1, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_8_l"/></StgValue>
</operation>

<operation id="627" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:693  %tmp_2212 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_170, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2212"/></StgValue>
</operation>

<operation id="628" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:726  %conv1_output_p_V_20_4 = load i8* %conv1_output_p_V_20_3, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_20_4"/></StgValue>
</operation>

<operation id="629" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:733  %tmp_2217 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_170, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2217"/></StgValue>
</operation>

<operation id="630" st_id="29" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:768  %MUL_DP_ret83 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_9_V_loa, i8 %weight_temp_21_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret83"/></StgValue>
</operation>

<operation id="631" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="16" op_0_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:769  %rr_0_V_171 = extractvalue { i16, i16 } %MUL_DP_ret83, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_171"/></StgValue>
</operation>

<operation id="632" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="16" op_0_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:770  %rr_1_V_171 = extractvalue { i16, i16 } %MUL_DP_ret83, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_171"/></StgValue>
</operation>

<operation id="633" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:771  %conv1_output_p_V_9_l = load i8* %conv1_output_p_V_9_a_1, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_9_l"/></StgValue>
</operation>

<operation id="634" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:778  %tmp_2222 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_171, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2222"/></StgValue>
</operation>

<operation id="635" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:811  %conv1_output_p_V_21_4 = load i8* %conv1_output_p_V_21_3, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_21_4"/></StgValue>
</operation>

<operation id="636" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:818  %tmp_2227 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_171, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2227"/></StgValue>
</operation>

<operation id="637" st_id="29" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:853  %MUL_DP_ret84 = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_10_V_lo, i8 %weight_temp_22_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret84"/></StgValue>
</operation>

<operation id="638" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="16" op_0_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:854  %rr_0_V_172 = extractvalue { i16, i16 } %MUL_DP_ret84, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_172"/></StgValue>
</operation>

<operation id="639" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="16" op_0_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:855  %rr_1_V_172 = extractvalue { i16, i16 } %MUL_DP_ret84, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_172"/></StgValue>
</operation>

<operation id="640" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:856  %conv1_output_p_V_10_4 = load i8* %conv1_output_p_V_10_3, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_10_4"/></StgValue>
</operation>

<operation id="641" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:863  %tmp_2232 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_172, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2232"/></StgValue>
</operation>

<operation id="642" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:896  %conv1_output_p_V_22_4 = load i8* %conv1_output_p_V_22_3, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_22_4"/></StgValue>
</operation>

<operation id="643" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:903  %tmp_2237 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_172, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2237"/></StgValue>
</operation>

<operation id="644" st_id="29" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="8" op_3_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:938  %MUL_DP_ret = call fastcc { i16, i16 } @MUL_DP(i8 %weight_temp_11_V_lo, i8 %weight_temp_23_V_lo, i8 %input_V_load)

]]></Node>
<StgValue><ssdm name="MUL_DP_ret"/></StgValue>
</operation>

<operation id="645" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="16" op_0_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:939  %rr_0_V_173 = extractvalue { i16, i16 } %MUL_DP_ret, 0

]]></Node>
<StgValue><ssdm name="rr_0_V_173"/></StgValue>
</operation>

<operation id="646" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="16" op_0_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:940  %rr_1_V_173 = extractvalue { i16, i16 } %MUL_DP_ret, 1

]]></Node>
<StgValue><ssdm name="rr_1_V_173"/></StgValue>
</operation>

<operation id="647" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:941  %conv1_output_p_V_11_4 = load i8* %conv1_output_p_V_11_3, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_11_4"/></StgValue>
</operation>

<operation id="648" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:948  %tmp_2242 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_0_V_173, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2242"/></StgValue>
</operation>

<operation id="649" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="8" op_0_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:981  %conv1_output_p_V_23_4 = load i8* %conv1_output_p_V_23_3, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_23_4"/></StgValue>
</operation>

<operation id="650" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="554">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:988  %tmp_2247 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %rr_1_V_173, i32 5)

]]></Node>
<StgValue><ssdm name="tmp_2247"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="651" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader106.preheader_ifconv:7  %tmp_256 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv1_output_p_V_0_l, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="652" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="17" op_0_bw="14">
<![CDATA[
.preheader106.preheader_ifconv:8  %tmp_357_cast = sext i14 %tmp_256 to i17

]]></Node>
<StgValue><ssdm name="tmp_357_cast"/></StgValue>
</operation>

<operation id="653" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="17" op_0_bw="16">
<![CDATA[
.preheader106.preheader_ifconv:9  %tmp_257 = sext i16 %rr_0_V to i17

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="654" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader106.preheader_ifconv:10  %p_Val2_s = add i17 %tmp_257, %tmp_357_cast

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="655" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:11  %tmp_2131 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_s, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2131"/></StgValue>
</operation>

<operation id="656" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:12  %p_Val2_76 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_s, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_76"/></StgValue>
</operation>

<operation id="657" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="8" op_0_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:14  %tmp_258 = zext i1 %tmp_2132 to i8

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="658" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:15  %tmp_2133 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_s, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2133"/></StgValue>
</operation>

<operation id="659" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:16  %p_Val2_77 = add i8 %tmp_258, %p_Val2_76

]]></Node>
<StgValue><ssdm name="p_Val2_77"/></StgValue>
</operation>

<operation id="660" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:17  %tmp_2134 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_77, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2134"/></StgValue>
</operation>

<operation id="661" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:18  %tmp_259 = xor i1 %tmp_2134, true

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="662" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:19  %carry_s = and i1 %tmp_2133, %tmp_259

]]></Node>
<StgValue><ssdm name="carry_s"/></StgValue>
</operation>

<operation id="663" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:21  %p_Result_s = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_s, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="664" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader106.preheader_ifconv:22  %Range2_all_ones = icmp eq i2 %p_Result_s, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones"/></StgValue>
</operation>

<operation id="665" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:23  %p_Result_47 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_s, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_47"/></StgValue>
</operation>

<operation id="666" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:24  %Range1_all_ones = icmp eq i3 %p_Result_47, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones"/></StgValue>
</operation>

<operation id="667" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:25  %Range1_all_zeros = icmp eq i3 %p_Result_47, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros"/></StgValue>
</operation>

<operation id="668" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader106.preheader_ifconv:47  %tmp_262 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv1_output_p_V_12_4, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="669" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="17" op_0_bw="14">
<![CDATA[
.preheader106.preheader_ifconv:48  %tmp_366_cast = sext i14 %tmp_262 to i17

]]></Node>
<StgValue><ssdm name="tmp_366_cast"/></StgValue>
</operation>

<operation id="670" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="17" op_0_bw="16">
<![CDATA[
.preheader106.preheader_ifconv:49  %tmp_263 = sext i16 %rr_1_V to i17

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="671" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader106.preheader_ifconv:50  %p_Val2_78 = add i17 %tmp_263, %tmp_366_cast

]]></Node>
<StgValue><ssdm name="p_Val2_78"/></StgValue>
</operation>

<operation id="672" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:51  %tmp_2136 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_78, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2136"/></StgValue>
</operation>

<operation id="673" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:52  %p_Val2_79 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_78, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_79"/></StgValue>
</operation>

<operation id="674" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="8" op_0_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:54  %tmp_264 = zext i1 %tmp_2137 to i8

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="675" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:55  %tmp_2138 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_78, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2138"/></StgValue>
</operation>

<operation id="676" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:56  %p_Val2_80 = add i8 %tmp_264, %p_Val2_79

]]></Node>
<StgValue><ssdm name="p_Val2_80"/></StgValue>
</operation>

<operation id="677" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:57  %tmp_2139 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_80, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2139"/></StgValue>
</operation>

<operation id="678" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:58  %tmp_265 = xor i1 %tmp_2139, true

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="679" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:59  %carry_2 = and i1 %tmp_2138, %tmp_265

]]></Node>
<StgValue><ssdm name="carry_2"/></StgValue>
</operation>

<operation id="680" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:61  %p_Result_48 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_78, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_48"/></StgValue>
</operation>

<operation id="681" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader106.preheader_ifconv:62  %Range2_all_ones_21 = icmp eq i2 %p_Result_48, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_21"/></StgValue>
</operation>

<operation id="682" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:63  %p_Result_49 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_78, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_49"/></StgValue>
</operation>

<operation id="683" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:64  %Range1_all_ones_22 = icmp eq i3 %p_Result_49, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_22"/></StgValue>
</operation>

<operation id="684" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:65  %Range1_all_zeros_21 = icmp eq i3 %p_Result_49, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_21"/></StgValue>
</operation>

<operation id="685" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader106.preheader_ifconv:92  %tmp_589_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv1_output_p_V_1_l, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_589_1"/></StgValue>
</operation>

<operation id="686" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="17" op_0_bw="14">
<![CDATA[
.preheader106.preheader_ifconv:93  %tmp_589_1_cast = sext i14 %tmp_589_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_589_1_cast"/></StgValue>
</operation>

<operation id="687" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="17" op_0_bw="16">
<![CDATA[
.preheader106.preheader_ifconv:94  %tmp_590_1 = sext i16 %rr_0_V_163 to i17

]]></Node>
<StgValue><ssdm name="tmp_590_1"/></StgValue>
</operation>

<operation id="688" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader106.preheader_ifconv:95  %p_Val2_185_1 = add i17 %tmp_590_1, %tmp_589_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_185_1"/></StgValue>
</operation>

<operation id="689" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:96  %tmp_2141 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_185_1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2141"/></StgValue>
</operation>

<operation id="690" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:97  %p_Val2_186_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_185_1, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_186_1"/></StgValue>
</operation>

<operation id="691" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="8" op_0_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:99  %tmp_593_1 = zext i1 %tmp_2142 to i8

]]></Node>
<StgValue><ssdm name="tmp_593_1"/></StgValue>
</operation>

<operation id="692" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:100  %tmp_2143 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_185_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2143"/></StgValue>
</operation>

<operation id="693" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:101  %p_Val2_187_1 = add i8 %tmp_593_1, %p_Val2_186_1

]]></Node>
<StgValue><ssdm name="p_Val2_187_1"/></StgValue>
</operation>

<operation id="694" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:102  %tmp_2144 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_187_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2144"/></StgValue>
</operation>

<operation id="695" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:103  %tmp_597_1 = xor i1 %tmp_2144, true

]]></Node>
<StgValue><ssdm name="tmp_597_1"/></StgValue>
</operation>

<operation id="696" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:104  %carry_55_1 = and i1 %tmp_2143, %tmp_597_1

]]></Node>
<StgValue><ssdm name="carry_55_1"/></StgValue>
</operation>

<operation id="697" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:106  %p_Result_356_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_185_1, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_356_1"/></StgValue>
</operation>

<operation id="698" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader106.preheader_ifconv:107  %Range2_all_ones_1 = icmp eq i2 %p_Result_356_1, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_1"/></StgValue>
</operation>

<operation id="699" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:108  %p_Result_357_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_185_1, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_357_1"/></StgValue>
</operation>

<operation id="700" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:109  %Range1_all_ones_1 = icmp eq i3 %p_Result_357_1, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_1"/></StgValue>
</operation>

<operation id="701" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:110  %Range1_all_zeros_1 = icmp eq i3 %p_Result_357_1, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_1"/></StgValue>
</operation>

<operation id="702" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader106.preheader_ifconv:132  %tmp_604_1 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv1_output_p_V_13_4, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_604_1"/></StgValue>
</operation>

<operation id="703" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="17" op_0_bw="14">
<![CDATA[
.preheader106.preheader_ifconv:133  %tmp_604_1_cast = sext i14 %tmp_604_1 to i17

]]></Node>
<StgValue><ssdm name="tmp_604_1_cast"/></StgValue>
</operation>

<operation id="704" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="17" op_0_bw="16">
<![CDATA[
.preheader106.preheader_ifconv:134  %tmp_605_1 = sext i16 %rr_1_V_163 to i17

]]></Node>
<StgValue><ssdm name="tmp_605_1"/></StgValue>
</operation>

<operation id="705" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader106.preheader_ifconv:135  %p_Val2_190_1 = add i17 %tmp_605_1, %tmp_604_1_cast

]]></Node>
<StgValue><ssdm name="p_Val2_190_1"/></StgValue>
</operation>

<operation id="706" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:136  %tmp_2146 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_190_1, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2146"/></StgValue>
</operation>

<operation id="707" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:137  %p_Val2_191_1 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_190_1, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_191_1"/></StgValue>
</operation>

<operation id="708" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="8" op_0_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:139  %tmp_608_1 = zext i1 %tmp_2147 to i8

]]></Node>
<StgValue><ssdm name="tmp_608_1"/></StgValue>
</operation>

<operation id="709" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:140  %tmp_2148 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_190_1, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2148"/></StgValue>
</operation>

<operation id="710" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:141  %p_Val2_192_1 = add i8 %tmp_608_1, %p_Val2_191_1

]]></Node>
<StgValue><ssdm name="p_Val2_192_1"/></StgValue>
</operation>

<operation id="711" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:142  %tmp_2149 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_192_1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2149"/></StgValue>
</operation>

<operation id="712" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:143  %tmp_612_1 = xor i1 %tmp_2149, true

]]></Node>
<StgValue><ssdm name="tmp_612_1"/></StgValue>
</operation>

<operation id="713" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:144  %carry_57_1 = and i1 %tmp_2148, %tmp_612_1

]]></Node>
<StgValue><ssdm name="carry_57_1"/></StgValue>
</operation>

<operation id="714" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:146  %p_Result_358_1 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_190_1, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_358_1"/></StgValue>
</operation>

<operation id="715" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader106.preheader_ifconv:147  %Range2_all_ones_21_1 = icmp eq i2 %p_Result_358_1, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_21_1"/></StgValue>
</operation>

<operation id="716" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:148  %p_Result_359_1 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_190_1, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_359_1"/></StgValue>
</operation>

<operation id="717" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:149  %Range1_all_ones_22_1 = icmp eq i3 %p_Result_359_1, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_22_1"/></StgValue>
</operation>

<operation id="718" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:150  %Range1_all_zeros_21_1 = icmp eq i3 %p_Result_359_1, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_21_1"/></StgValue>
</operation>

<operation id="719" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader106.preheader_ifconv:177  %tmp_589_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv1_output_p_V_2_l, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_589_2"/></StgValue>
</operation>

<operation id="720" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="17" op_0_bw="14">
<![CDATA[
.preheader106.preheader_ifconv:178  %tmp_589_2_cast = sext i14 %tmp_589_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_589_2_cast"/></StgValue>
</operation>

<operation id="721" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="17" op_0_bw="16">
<![CDATA[
.preheader106.preheader_ifconv:179  %tmp_590_2 = sext i16 %rr_0_V_164 to i17

]]></Node>
<StgValue><ssdm name="tmp_590_2"/></StgValue>
</operation>

<operation id="722" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader106.preheader_ifconv:180  %p_Val2_185_2 = add i17 %tmp_590_2, %tmp_589_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_185_2"/></StgValue>
</operation>

<operation id="723" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:181  %tmp_2151 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_185_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2151"/></StgValue>
</operation>

<operation id="724" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:182  %p_Val2_186_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_185_2, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_186_2"/></StgValue>
</operation>

<operation id="725" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="8" op_0_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:184  %tmp_593_2 = zext i1 %tmp_2152 to i8

]]></Node>
<StgValue><ssdm name="tmp_593_2"/></StgValue>
</operation>

<operation id="726" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:185  %tmp_2153 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_185_2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2153"/></StgValue>
</operation>

<operation id="727" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:186  %p_Val2_187_2 = add i8 %tmp_593_2, %p_Val2_186_2

]]></Node>
<StgValue><ssdm name="p_Val2_187_2"/></StgValue>
</operation>

<operation id="728" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:187  %tmp_2154 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_187_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2154"/></StgValue>
</operation>

<operation id="729" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:188  %tmp_597_2 = xor i1 %tmp_2154, true

]]></Node>
<StgValue><ssdm name="tmp_597_2"/></StgValue>
</operation>

<operation id="730" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:189  %carry_55_2 = and i1 %tmp_2153, %tmp_597_2

]]></Node>
<StgValue><ssdm name="carry_55_2"/></StgValue>
</operation>

<operation id="731" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:191  %p_Result_356_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_185_2, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_356_2"/></StgValue>
</operation>

<operation id="732" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader106.preheader_ifconv:192  %Range2_all_ones_2 = icmp eq i2 %p_Result_356_2, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_2"/></StgValue>
</operation>

<operation id="733" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:193  %p_Result_357_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_185_2, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_357_2"/></StgValue>
</operation>

<operation id="734" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:194  %Range1_all_ones_2 = icmp eq i3 %p_Result_357_2, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_2"/></StgValue>
</operation>

<operation id="735" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:195  %Range1_all_zeros_2 = icmp eq i3 %p_Result_357_2, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_2"/></StgValue>
</operation>

<operation id="736" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader106.preheader_ifconv:217  %tmp_604_2 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv1_output_p_V_14_4, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_604_2"/></StgValue>
</operation>

<operation id="737" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="17" op_0_bw="14">
<![CDATA[
.preheader106.preheader_ifconv:218  %tmp_604_2_cast = sext i14 %tmp_604_2 to i17

]]></Node>
<StgValue><ssdm name="tmp_604_2_cast"/></StgValue>
</operation>

<operation id="738" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="17" op_0_bw="16">
<![CDATA[
.preheader106.preheader_ifconv:219  %tmp_605_2 = sext i16 %rr_1_V_164 to i17

]]></Node>
<StgValue><ssdm name="tmp_605_2"/></StgValue>
</operation>

<operation id="739" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader106.preheader_ifconv:220  %p_Val2_190_2 = add i17 %tmp_605_2, %tmp_604_2_cast

]]></Node>
<StgValue><ssdm name="p_Val2_190_2"/></StgValue>
</operation>

<operation id="740" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:221  %tmp_2156 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_190_2, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2156"/></StgValue>
</operation>

<operation id="741" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:222  %p_Val2_191_2 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_190_2, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_191_2"/></StgValue>
</operation>

<operation id="742" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="8" op_0_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:224  %tmp_608_2 = zext i1 %tmp_2157 to i8

]]></Node>
<StgValue><ssdm name="tmp_608_2"/></StgValue>
</operation>

<operation id="743" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:225  %tmp_2158 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_190_2, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2158"/></StgValue>
</operation>

<operation id="744" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:226  %p_Val2_192_2 = add i8 %tmp_608_2, %p_Val2_191_2

]]></Node>
<StgValue><ssdm name="p_Val2_192_2"/></StgValue>
</operation>

<operation id="745" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:227  %tmp_2159 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_192_2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2159"/></StgValue>
</operation>

<operation id="746" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:228  %tmp_612_2 = xor i1 %tmp_2159, true

]]></Node>
<StgValue><ssdm name="tmp_612_2"/></StgValue>
</operation>

<operation id="747" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:229  %carry_57_2 = and i1 %tmp_2158, %tmp_612_2

]]></Node>
<StgValue><ssdm name="carry_57_2"/></StgValue>
</operation>

<operation id="748" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:231  %p_Result_358_2 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_190_2, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_358_2"/></StgValue>
</operation>

<operation id="749" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader106.preheader_ifconv:232  %Range2_all_ones_21_2 = icmp eq i2 %p_Result_358_2, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_21_2"/></StgValue>
</operation>

<operation id="750" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:233  %p_Result_359_2 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_190_2, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_359_2"/></StgValue>
</operation>

<operation id="751" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:234  %Range1_all_ones_22_2 = icmp eq i3 %p_Result_359_2, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_22_2"/></StgValue>
</operation>

<operation id="752" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:235  %Range1_all_zeros_21_2 = icmp eq i3 %p_Result_359_2, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_21_2"/></StgValue>
</operation>

<operation id="753" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader106.preheader_ifconv:262  %tmp_589_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv1_output_p_V_3_l, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_589_3"/></StgValue>
</operation>

<operation id="754" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="17" op_0_bw="14">
<![CDATA[
.preheader106.preheader_ifconv:263  %tmp_589_3_cast = sext i14 %tmp_589_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_589_3_cast"/></StgValue>
</operation>

<operation id="755" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="17" op_0_bw="16">
<![CDATA[
.preheader106.preheader_ifconv:264  %tmp_590_3 = sext i16 %rr_0_V_165 to i17

]]></Node>
<StgValue><ssdm name="tmp_590_3"/></StgValue>
</operation>

<operation id="756" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader106.preheader_ifconv:265  %p_Val2_185_3 = add i17 %tmp_590_3, %tmp_589_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_185_3"/></StgValue>
</operation>

<operation id="757" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:266  %tmp_2161 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_185_3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2161"/></StgValue>
</operation>

<operation id="758" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:267  %p_Val2_186_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_185_3, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_186_3"/></StgValue>
</operation>

<operation id="759" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="8" op_0_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:269  %tmp_593_3 = zext i1 %tmp_2162 to i8

]]></Node>
<StgValue><ssdm name="tmp_593_3"/></StgValue>
</operation>

<operation id="760" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:270  %tmp_2163 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_185_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2163"/></StgValue>
</operation>

<operation id="761" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:271  %p_Val2_187_3 = add i8 %tmp_593_3, %p_Val2_186_3

]]></Node>
<StgValue><ssdm name="p_Val2_187_3"/></StgValue>
</operation>

<operation id="762" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:272  %tmp_2164 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_187_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2164"/></StgValue>
</operation>

<operation id="763" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:273  %tmp_597_3 = xor i1 %tmp_2164, true

]]></Node>
<StgValue><ssdm name="tmp_597_3"/></StgValue>
</operation>

<operation id="764" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:274  %carry_55_3 = and i1 %tmp_2163, %tmp_597_3

]]></Node>
<StgValue><ssdm name="carry_55_3"/></StgValue>
</operation>

<operation id="765" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:276  %p_Result_356_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_185_3, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_356_3"/></StgValue>
</operation>

<operation id="766" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader106.preheader_ifconv:277  %Range2_all_ones_3 = icmp eq i2 %p_Result_356_3, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_3"/></StgValue>
</operation>

<operation id="767" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:278  %p_Result_357_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_185_3, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_357_3"/></StgValue>
</operation>

<operation id="768" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:279  %Range1_all_ones_3 = icmp eq i3 %p_Result_357_3, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_3"/></StgValue>
</operation>

<operation id="769" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:280  %Range1_all_zeros_3 = icmp eq i3 %p_Result_357_3, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_3"/></StgValue>
</operation>

<operation id="770" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader106.preheader_ifconv:302  %tmp_604_3 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv1_output_p_V_15_4, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_604_3"/></StgValue>
</operation>

<operation id="771" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="17" op_0_bw="14">
<![CDATA[
.preheader106.preheader_ifconv:303  %tmp_604_3_cast = sext i14 %tmp_604_3 to i17

]]></Node>
<StgValue><ssdm name="tmp_604_3_cast"/></StgValue>
</operation>

<operation id="772" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="17" op_0_bw="16">
<![CDATA[
.preheader106.preheader_ifconv:304  %tmp_605_3 = sext i16 %rr_1_V_165 to i17

]]></Node>
<StgValue><ssdm name="tmp_605_3"/></StgValue>
</operation>

<operation id="773" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader106.preheader_ifconv:305  %p_Val2_190_3 = add i17 %tmp_605_3, %tmp_604_3_cast

]]></Node>
<StgValue><ssdm name="p_Val2_190_3"/></StgValue>
</operation>

<operation id="774" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:306  %tmp_2166 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_190_3, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2166"/></StgValue>
</operation>

<operation id="775" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:307  %p_Val2_191_3 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_190_3, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_191_3"/></StgValue>
</operation>

<operation id="776" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="8" op_0_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:309  %tmp_608_3 = zext i1 %tmp_2167 to i8

]]></Node>
<StgValue><ssdm name="tmp_608_3"/></StgValue>
</operation>

<operation id="777" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:310  %tmp_2168 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_190_3, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2168"/></StgValue>
</operation>

<operation id="778" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:311  %p_Val2_192_3 = add i8 %tmp_608_3, %p_Val2_191_3

]]></Node>
<StgValue><ssdm name="p_Val2_192_3"/></StgValue>
</operation>

<operation id="779" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:312  %tmp_2169 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_192_3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2169"/></StgValue>
</operation>

<operation id="780" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:313  %tmp_612_3 = xor i1 %tmp_2169, true

]]></Node>
<StgValue><ssdm name="tmp_612_3"/></StgValue>
</operation>

<operation id="781" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:314  %carry_57_3 = and i1 %tmp_2168, %tmp_612_3

]]></Node>
<StgValue><ssdm name="carry_57_3"/></StgValue>
</operation>

<operation id="782" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:316  %p_Result_358_3 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_190_3, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_358_3"/></StgValue>
</operation>

<operation id="783" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader106.preheader_ifconv:317  %Range2_all_ones_21_3 = icmp eq i2 %p_Result_358_3, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_21_3"/></StgValue>
</operation>

<operation id="784" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:318  %p_Result_359_3 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_190_3, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_359_3"/></StgValue>
</operation>

<operation id="785" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:319  %Range1_all_ones_22_3 = icmp eq i3 %p_Result_359_3, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_22_3"/></StgValue>
</operation>

<operation id="786" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:320  %Range1_all_zeros_21_3 = icmp eq i3 %p_Result_359_3, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_21_3"/></StgValue>
</operation>

<operation id="787" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader106.preheader_ifconv:347  %tmp_589_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv1_output_p_V_4_l, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_589_4"/></StgValue>
</operation>

<operation id="788" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="17" op_0_bw="14">
<![CDATA[
.preheader106.preheader_ifconv:348  %tmp_589_4_cast = sext i14 %tmp_589_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_589_4_cast"/></StgValue>
</operation>

<operation id="789" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="17" op_0_bw="16">
<![CDATA[
.preheader106.preheader_ifconv:349  %tmp_590_4 = sext i16 %rr_0_V_166 to i17

]]></Node>
<StgValue><ssdm name="tmp_590_4"/></StgValue>
</operation>

<operation id="790" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader106.preheader_ifconv:350  %p_Val2_185_4 = add i17 %tmp_590_4, %tmp_589_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_185_4"/></StgValue>
</operation>

<operation id="791" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:351  %tmp_2171 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_185_4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2171"/></StgValue>
</operation>

<operation id="792" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:352  %p_Val2_186_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_185_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_186_4"/></StgValue>
</operation>

<operation id="793" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="8" op_0_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:354  %tmp_593_4 = zext i1 %tmp_2172 to i8

]]></Node>
<StgValue><ssdm name="tmp_593_4"/></StgValue>
</operation>

<operation id="794" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:355  %tmp_2173 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_185_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2173"/></StgValue>
</operation>

<operation id="795" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:356  %p_Val2_187_4 = add i8 %tmp_593_4, %p_Val2_186_4

]]></Node>
<StgValue><ssdm name="p_Val2_187_4"/></StgValue>
</operation>

<operation id="796" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:357  %tmp_2174 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_187_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2174"/></StgValue>
</operation>

<operation id="797" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:358  %tmp_597_4 = xor i1 %tmp_2174, true

]]></Node>
<StgValue><ssdm name="tmp_597_4"/></StgValue>
</operation>

<operation id="798" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:359  %carry_55_4 = and i1 %tmp_2173, %tmp_597_4

]]></Node>
<StgValue><ssdm name="carry_55_4"/></StgValue>
</operation>

<operation id="799" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:361  %p_Result_356_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_185_4, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_356_4"/></StgValue>
</operation>

<operation id="800" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader106.preheader_ifconv:362  %Range2_all_ones_4 = icmp eq i2 %p_Result_356_4, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_4"/></StgValue>
</operation>

<operation id="801" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:363  %p_Result_357_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_185_4, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_357_4"/></StgValue>
</operation>

<operation id="802" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:364  %Range1_all_ones_4 = icmp eq i3 %p_Result_357_4, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_4"/></StgValue>
</operation>

<operation id="803" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:365  %Range1_all_zeros_4 = icmp eq i3 %p_Result_357_4, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_4"/></StgValue>
</operation>

<operation id="804" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader106.preheader_ifconv:387  %tmp_604_4 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv1_output_p_V_16_4, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_604_4"/></StgValue>
</operation>

<operation id="805" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="17" op_0_bw="14">
<![CDATA[
.preheader106.preheader_ifconv:388  %tmp_604_4_cast = sext i14 %tmp_604_4 to i17

]]></Node>
<StgValue><ssdm name="tmp_604_4_cast"/></StgValue>
</operation>

<operation id="806" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="17" op_0_bw="16">
<![CDATA[
.preheader106.preheader_ifconv:389  %tmp_605_4 = sext i16 %rr_1_V_166 to i17

]]></Node>
<StgValue><ssdm name="tmp_605_4"/></StgValue>
</operation>

<operation id="807" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader106.preheader_ifconv:390  %p_Val2_190_4 = add i17 %tmp_605_4, %tmp_604_4_cast

]]></Node>
<StgValue><ssdm name="p_Val2_190_4"/></StgValue>
</operation>

<operation id="808" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:391  %tmp_2176 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_190_4, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2176"/></StgValue>
</operation>

<operation id="809" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:392  %p_Val2_191_4 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_190_4, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_191_4"/></StgValue>
</operation>

<operation id="810" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="8" op_0_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:394  %tmp_608_4 = zext i1 %tmp_2177 to i8

]]></Node>
<StgValue><ssdm name="tmp_608_4"/></StgValue>
</operation>

<operation id="811" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:395  %tmp_2178 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_190_4, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2178"/></StgValue>
</operation>

<operation id="812" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:396  %p_Val2_192_4 = add i8 %tmp_608_4, %p_Val2_191_4

]]></Node>
<StgValue><ssdm name="p_Val2_192_4"/></StgValue>
</operation>

<operation id="813" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:397  %tmp_2179 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_192_4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2179"/></StgValue>
</operation>

<operation id="814" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:398  %tmp_612_4 = xor i1 %tmp_2179, true

]]></Node>
<StgValue><ssdm name="tmp_612_4"/></StgValue>
</operation>

<operation id="815" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:399  %carry_57_4 = and i1 %tmp_2178, %tmp_612_4

]]></Node>
<StgValue><ssdm name="carry_57_4"/></StgValue>
</operation>

<operation id="816" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:401  %p_Result_358_4 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_190_4, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_358_4"/></StgValue>
</operation>

<operation id="817" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader106.preheader_ifconv:402  %Range2_all_ones_21_4 = icmp eq i2 %p_Result_358_4, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_21_4"/></StgValue>
</operation>

<operation id="818" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:403  %p_Result_359_4 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_190_4, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_359_4"/></StgValue>
</operation>

<operation id="819" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:404  %Range1_all_ones_22_4 = icmp eq i3 %p_Result_359_4, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_22_4"/></StgValue>
</operation>

<operation id="820" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:405  %Range1_all_zeros_21_4 = icmp eq i3 %p_Result_359_4, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_21_4"/></StgValue>
</operation>

<operation id="821" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader106.preheader_ifconv:432  %tmp_589_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv1_output_p_V_5_l, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_589_5"/></StgValue>
</operation>

<operation id="822" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="17" op_0_bw="14">
<![CDATA[
.preheader106.preheader_ifconv:433  %tmp_589_5_cast = sext i14 %tmp_589_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_589_5_cast"/></StgValue>
</operation>

<operation id="823" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="17" op_0_bw="16">
<![CDATA[
.preheader106.preheader_ifconv:434  %tmp_590_5 = sext i16 %rr_0_V_167 to i17

]]></Node>
<StgValue><ssdm name="tmp_590_5"/></StgValue>
</operation>

<operation id="824" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader106.preheader_ifconv:435  %p_Val2_185_5 = add i17 %tmp_590_5, %tmp_589_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_185_5"/></StgValue>
</operation>

<operation id="825" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:436  %tmp_2181 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_185_5, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2181"/></StgValue>
</operation>

<operation id="826" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:437  %p_Val2_186_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_185_5, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_186_5"/></StgValue>
</operation>

<operation id="827" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="8" op_0_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:439  %tmp_593_5 = zext i1 %tmp_2182 to i8

]]></Node>
<StgValue><ssdm name="tmp_593_5"/></StgValue>
</operation>

<operation id="828" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:440  %tmp_2183 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_185_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2183"/></StgValue>
</operation>

<operation id="829" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:441  %p_Val2_187_5 = add i8 %tmp_593_5, %p_Val2_186_5

]]></Node>
<StgValue><ssdm name="p_Val2_187_5"/></StgValue>
</operation>

<operation id="830" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:442  %tmp_2184 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_187_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2184"/></StgValue>
</operation>

<operation id="831" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:443  %tmp_597_5 = xor i1 %tmp_2184, true

]]></Node>
<StgValue><ssdm name="tmp_597_5"/></StgValue>
</operation>

<operation id="832" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:444  %carry_55_5 = and i1 %tmp_2183, %tmp_597_5

]]></Node>
<StgValue><ssdm name="carry_55_5"/></StgValue>
</operation>

<operation id="833" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:446  %p_Result_356_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_185_5, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_356_5"/></StgValue>
</operation>

<operation id="834" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader106.preheader_ifconv:447  %Range2_all_ones_5 = icmp eq i2 %p_Result_356_5, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_5"/></StgValue>
</operation>

<operation id="835" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:448  %p_Result_357_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_185_5, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_357_5"/></StgValue>
</operation>

<operation id="836" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:449  %Range1_all_ones_5 = icmp eq i3 %p_Result_357_5, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_5"/></StgValue>
</operation>

<operation id="837" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:450  %Range1_all_zeros_5 = icmp eq i3 %p_Result_357_5, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_5"/></StgValue>
</operation>

<operation id="838" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader106.preheader_ifconv:472  %tmp_604_5 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv1_output_p_V_17_4, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_604_5"/></StgValue>
</operation>

<operation id="839" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="973" bw="17" op_0_bw="14">
<![CDATA[
.preheader106.preheader_ifconv:473  %tmp_604_5_cast = sext i14 %tmp_604_5 to i17

]]></Node>
<StgValue><ssdm name="tmp_604_5_cast"/></StgValue>
</operation>

<operation id="840" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="17" op_0_bw="16">
<![CDATA[
.preheader106.preheader_ifconv:474  %tmp_605_5 = sext i16 %rr_1_V_167 to i17

]]></Node>
<StgValue><ssdm name="tmp_605_5"/></StgValue>
</operation>

<operation id="841" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="975" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader106.preheader_ifconv:475  %p_Val2_190_5 = add i17 %tmp_605_5, %tmp_604_5_cast

]]></Node>
<StgValue><ssdm name="p_Val2_190_5"/></StgValue>
</operation>

<operation id="842" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:476  %tmp_2186 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_190_5, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2186"/></StgValue>
</operation>

<operation id="843" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="977" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:477  %p_Val2_191_5 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_190_5, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_191_5"/></StgValue>
</operation>

<operation id="844" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="979" bw="8" op_0_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:479  %tmp_608_5 = zext i1 %tmp_2187 to i8

]]></Node>
<StgValue><ssdm name="tmp_608_5"/></StgValue>
</operation>

<operation id="845" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:480  %tmp_2188 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_190_5, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2188"/></StgValue>
</operation>

<operation id="846" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="981" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:481  %p_Val2_192_5 = add i8 %tmp_608_5, %p_Val2_191_5

]]></Node>
<StgValue><ssdm name="p_Val2_192_5"/></StgValue>
</operation>

<operation id="847" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:482  %tmp_2189 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_192_5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2189"/></StgValue>
</operation>

<operation id="848" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="983" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:483  %tmp_612_5 = xor i1 %tmp_2189, true

]]></Node>
<StgValue><ssdm name="tmp_612_5"/></StgValue>
</operation>

<operation id="849" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:484  %carry_57_5 = and i1 %tmp_2188, %tmp_612_5

]]></Node>
<StgValue><ssdm name="carry_57_5"/></StgValue>
</operation>

<operation id="850" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:486  %p_Result_358_5 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_190_5, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_358_5"/></StgValue>
</operation>

<operation id="851" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader106.preheader_ifconv:487  %Range2_all_ones_21_5 = icmp eq i2 %p_Result_358_5, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_21_5"/></StgValue>
</operation>

<operation id="852" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:488  %p_Result_359_5 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_190_5, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_359_5"/></StgValue>
</operation>

<operation id="853" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:489  %Range1_all_ones_22_5 = icmp eq i3 %p_Result_359_5, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_22_5"/></StgValue>
</operation>

<operation id="854" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:490  %Range1_all_zeros_21_5 = icmp eq i3 %p_Result_359_5, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_21_5"/></StgValue>
</operation>

<operation id="855" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1017" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader106.preheader_ifconv:517  %tmp_589_6 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv1_output_p_V_6_l, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_589_6"/></StgValue>
</operation>

<operation id="856" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="17" op_0_bw="14">
<![CDATA[
.preheader106.preheader_ifconv:518  %tmp_589_6_cast = sext i14 %tmp_589_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_589_6_cast"/></StgValue>
</operation>

<operation id="857" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1019" bw="17" op_0_bw="16">
<![CDATA[
.preheader106.preheader_ifconv:519  %tmp_590_6 = sext i16 %rr_0_V_168 to i17

]]></Node>
<StgValue><ssdm name="tmp_590_6"/></StgValue>
</operation>

<operation id="858" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader106.preheader_ifconv:520  %p_Val2_185_6 = add i17 %tmp_590_6, %tmp_589_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_185_6"/></StgValue>
</operation>

<operation id="859" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1021" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:521  %tmp_2191 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_185_6, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2191"/></StgValue>
</operation>

<operation id="860" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:522  %p_Val2_186_6 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_185_6, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_186_6"/></StgValue>
</operation>

<operation id="861" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="8" op_0_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:524  %tmp_593_6 = zext i1 %tmp_2192 to i8

]]></Node>
<StgValue><ssdm name="tmp_593_6"/></StgValue>
</operation>

<operation id="862" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:525  %tmp_2193 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_185_6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2193"/></StgValue>
</operation>

<operation id="863" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:526  %p_Val2_187_6 = add i8 %tmp_593_6, %p_Val2_186_6

]]></Node>
<StgValue><ssdm name="p_Val2_187_6"/></StgValue>
</operation>

<operation id="864" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1027" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:527  %tmp_2194 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_187_6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2194"/></StgValue>
</operation>

<operation id="865" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:528  %tmp_597_6 = xor i1 %tmp_2194, true

]]></Node>
<StgValue><ssdm name="tmp_597_6"/></StgValue>
</operation>

<operation id="866" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:529  %carry_55_6 = and i1 %tmp_2193, %tmp_597_6

]]></Node>
<StgValue><ssdm name="carry_55_6"/></StgValue>
</operation>

<operation id="867" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1031" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:531  %p_Result_356_6 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_185_6, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_356_6"/></StgValue>
</operation>

<operation id="868" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader106.preheader_ifconv:532  %Range2_all_ones_6 = icmp eq i2 %p_Result_356_6, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_6"/></StgValue>
</operation>

<operation id="869" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1033" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:533  %p_Result_357_6 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_185_6, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_357_6"/></StgValue>
</operation>

<operation id="870" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:534  %Range1_all_ones_6 = icmp eq i3 %p_Result_357_6, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_6"/></StgValue>
</operation>

<operation id="871" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:535  %Range1_all_zeros_6 = icmp eq i3 %p_Result_357_6, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_6"/></StgValue>
</operation>

<operation id="872" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader106.preheader_ifconv:557  %tmp_604_6 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv1_output_p_V_18_4, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_604_6"/></StgValue>
</operation>

<operation id="873" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="17" op_0_bw="14">
<![CDATA[
.preheader106.preheader_ifconv:558  %tmp_604_6_cast = sext i14 %tmp_604_6 to i17

]]></Node>
<StgValue><ssdm name="tmp_604_6_cast"/></StgValue>
</operation>

<operation id="874" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="17" op_0_bw="16">
<![CDATA[
.preheader106.preheader_ifconv:559  %tmp_605_6 = sext i16 %rr_1_V_168 to i17

]]></Node>
<StgValue><ssdm name="tmp_605_6"/></StgValue>
</operation>

<operation id="875" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader106.preheader_ifconv:560  %p_Val2_190_6 = add i17 %tmp_605_6, %tmp_604_6_cast

]]></Node>
<StgValue><ssdm name="p_Val2_190_6"/></StgValue>
</operation>

<operation id="876" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:561  %tmp_2196 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_190_6, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2196"/></StgValue>
</operation>

<operation id="877" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:562  %p_Val2_191_6 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_190_6, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_191_6"/></StgValue>
</operation>

<operation id="878" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="8" op_0_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:564  %tmp_608_6 = zext i1 %tmp_2197 to i8

]]></Node>
<StgValue><ssdm name="tmp_608_6"/></StgValue>
</operation>

<operation id="879" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:565  %tmp_2198 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_190_6, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2198"/></StgValue>
</operation>

<operation id="880" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:566  %p_Val2_192_6 = add i8 %tmp_608_6, %p_Val2_191_6

]]></Node>
<StgValue><ssdm name="p_Val2_192_6"/></StgValue>
</operation>

<operation id="881" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:567  %tmp_2199 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_192_6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2199"/></StgValue>
</operation>

<operation id="882" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:568  %tmp_612_6 = xor i1 %tmp_2199, true

]]></Node>
<StgValue><ssdm name="tmp_612_6"/></StgValue>
</operation>

<operation id="883" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:569  %carry_57_6 = and i1 %tmp_2198, %tmp_612_6

]]></Node>
<StgValue><ssdm name="carry_57_6"/></StgValue>
</operation>

<operation id="884" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:571  %p_Result_358_6 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_190_6, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_358_6"/></StgValue>
</operation>

<operation id="885" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader106.preheader_ifconv:572  %Range2_all_ones_21_6 = icmp eq i2 %p_Result_358_6, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_21_6"/></StgValue>
</operation>

<operation id="886" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:573  %p_Result_359_6 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_190_6, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_359_6"/></StgValue>
</operation>

<operation id="887" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:574  %Range1_all_ones_22_6 = icmp eq i3 %p_Result_359_6, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_22_6"/></StgValue>
</operation>

<operation id="888" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:575  %Range1_all_zeros_21_6 = icmp eq i3 %p_Result_359_6, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_21_6"/></StgValue>
</operation>

<operation id="889" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader106.preheader_ifconv:602  %tmp_589_7 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv1_output_p_V_7_l, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_589_7"/></StgValue>
</operation>

<operation id="890" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="17" op_0_bw="14">
<![CDATA[
.preheader106.preheader_ifconv:603  %tmp_589_7_cast = sext i14 %tmp_589_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_589_7_cast"/></StgValue>
</operation>

<operation id="891" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="17" op_0_bw="16">
<![CDATA[
.preheader106.preheader_ifconv:604  %tmp_590_7 = sext i16 %rr_0_V_169 to i17

]]></Node>
<StgValue><ssdm name="tmp_590_7"/></StgValue>
</operation>

<operation id="892" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader106.preheader_ifconv:605  %p_Val2_185_7 = add i17 %tmp_590_7, %tmp_589_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_185_7"/></StgValue>
</operation>

<operation id="893" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:606  %tmp_2201 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_185_7, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2201"/></StgValue>
</operation>

<operation id="894" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:607  %p_Val2_186_7 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_185_7, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_186_7"/></StgValue>
</operation>

<operation id="895" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="8" op_0_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:609  %tmp_593_7 = zext i1 %tmp_2202 to i8

]]></Node>
<StgValue><ssdm name="tmp_593_7"/></StgValue>
</operation>

<operation id="896" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:610  %tmp_2203 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_185_7, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2203"/></StgValue>
</operation>

<operation id="897" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:611  %p_Val2_187_7 = add i8 %tmp_593_7, %p_Val2_186_7

]]></Node>
<StgValue><ssdm name="p_Val2_187_7"/></StgValue>
</operation>

<operation id="898" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:612  %tmp_2204 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_187_7, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2204"/></StgValue>
</operation>

<operation id="899" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:613  %tmp_597_7 = xor i1 %tmp_2204, true

]]></Node>
<StgValue><ssdm name="tmp_597_7"/></StgValue>
</operation>

<operation id="900" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:614  %carry_55_7 = and i1 %tmp_2203, %tmp_597_7

]]></Node>
<StgValue><ssdm name="carry_55_7"/></StgValue>
</operation>

<operation id="901" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:616  %p_Result_356_7 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_185_7, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_356_7"/></StgValue>
</operation>

<operation id="902" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader106.preheader_ifconv:617  %Range2_all_ones_7 = icmp eq i2 %p_Result_356_7, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_7"/></StgValue>
</operation>

<operation id="903" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:618  %p_Result_357_7 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_185_7, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_357_7"/></StgValue>
</operation>

<operation id="904" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:619  %Range1_all_ones_7 = icmp eq i3 %p_Result_357_7, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_7"/></StgValue>
</operation>

<operation id="905" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:620  %Range1_all_zeros_7 = icmp eq i3 %p_Result_357_7, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_7"/></StgValue>
</operation>

<operation id="906" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader106.preheader_ifconv:642  %tmp_604_7 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv1_output_p_V_19_4, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_604_7"/></StgValue>
</operation>

<operation id="907" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="17" op_0_bw="14">
<![CDATA[
.preheader106.preheader_ifconv:643  %tmp_604_7_cast = sext i14 %tmp_604_7 to i17

]]></Node>
<StgValue><ssdm name="tmp_604_7_cast"/></StgValue>
</operation>

<operation id="908" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="17" op_0_bw="16">
<![CDATA[
.preheader106.preheader_ifconv:644  %tmp_605_7 = sext i16 %rr_1_V_169 to i17

]]></Node>
<StgValue><ssdm name="tmp_605_7"/></StgValue>
</operation>

<operation id="909" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader106.preheader_ifconv:645  %p_Val2_190_7 = add i17 %tmp_605_7, %tmp_604_7_cast

]]></Node>
<StgValue><ssdm name="p_Val2_190_7"/></StgValue>
</operation>

<operation id="910" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:646  %tmp_2206 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_190_7, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2206"/></StgValue>
</operation>

<operation id="911" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:647  %p_Val2_191_7 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_190_7, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_191_7"/></StgValue>
</operation>

<operation id="912" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="8" op_0_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:649  %tmp_608_7 = zext i1 %tmp_2207 to i8

]]></Node>
<StgValue><ssdm name="tmp_608_7"/></StgValue>
</operation>

<operation id="913" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:650  %tmp_2208 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_190_7, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2208"/></StgValue>
</operation>

<operation id="914" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:651  %p_Val2_192_7 = add i8 %tmp_608_7, %p_Val2_191_7

]]></Node>
<StgValue><ssdm name="p_Val2_192_7"/></StgValue>
</operation>

<operation id="915" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:652  %tmp_2209 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_192_7, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2209"/></StgValue>
</operation>

<operation id="916" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:653  %tmp_612_7 = xor i1 %tmp_2209, true

]]></Node>
<StgValue><ssdm name="tmp_612_7"/></StgValue>
</operation>

<operation id="917" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:654  %carry_57_7 = and i1 %tmp_2208, %tmp_612_7

]]></Node>
<StgValue><ssdm name="carry_57_7"/></StgValue>
</operation>

<operation id="918" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:656  %p_Result_358_7 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_190_7, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_358_7"/></StgValue>
</operation>

<operation id="919" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader106.preheader_ifconv:657  %Range2_all_ones_21_7 = icmp eq i2 %p_Result_358_7, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_21_7"/></StgValue>
</operation>

<operation id="920" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:658  %p_Result_359_7 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_190_7, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_359_7"/></StgValue>
</operation>

<operation id="921" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:659  %Range1_all_ones_22_7 = icmp eq i3 %p_Result_359_7, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_22_7"/></StgValue>
</operation>

<operation id="922" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:660  %Range1_all_zeros_21_7 = icmp eq i3 %p_Result_359_7, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_21_7"/></StgValue>
</operation>

<operation id="923" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader106.preheader_ifconv:687  %tmp_589_8 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv1_output_p_V_8_l, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_589_8"/></StgValue>
</operation>

<operation id="924" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="17" op_0_bw="14">
<![CDATA[
.preheader106.preheader_ifconv:688  %tmp_589_8_cast = sext i14 %tmp_589_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_589_8_cast"/></StgValue>
</operation>

<operation id="925" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="17" op_0_bw="16">
<![CDATA[
.preheader106.preheader_ifconv:689  %tmp_590_8 = sext i16 %rr_0_V_170 to i17

]]></Node>
<StgValue><ssdm name="tmp_590_8"/></StgValue>
</operation>

<operation id="926" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader106.preheader_ifconv:690  %p_Val2_185_8 = add i17 %tmp_590_8, %tmp_589_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_185_8"/></StgValue>
</operation>

<operation id="927" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:691  %tmp_2211 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_185_8, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2211"/></StgValue>
</operation>

<operation id="928" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:692  %p_Val2_186_8 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_185_8, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_186_8"/></StgValue>
</operation>

<operation id="929" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="8" op_0_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:694  %tmp_593_8 = zext i1 %tmp_2212 to i8

]]></Node>
<StgValue><ssdm name="tmp_593_8"/></StgValue>
</operation>

<operation id="930" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:695  %tmp_2213 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_185_8, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2213"/></StgValue>
</operation>

<operation id="931" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:696  %p_Val2_187_8 = add i8 %tmp_593_8, %p_Val2_186_8

]]></Node>
<StgValue><ssdm name="p_Val2_187_8"/></StgValue>
</operation>

<operation id="932" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:697  %tmp_2214 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_187_8, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2214"/></StgValue>
</operation>

<operation id="933" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:698  %tmp_597_8 = xor i1 %tmp_2214, true

]]></Node>
<StgValue><ssdm name="tmp_597_8"/></StgValue>
</operation>

<operation id="934" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:699  %carry_55_8 = and i1 %tmp_2213, %tmp_597_8

]]></Node>
<StgValue><ssdm name="carry_55_8"/></StgValue>
</operation>

<operation id="935" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:701  %p_Result_356_8 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_185_8, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_356_8"/></StgValue>
</operation>

<operation id="936" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader106.preheader_ifconv:702  %Range2_all_ones_8 = icmp eq i2 %p_Result_356_8, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_8"/></StgValue>
</operation>

<operation id="937" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:703  %p_Result_357_8 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_185_8, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_357_8"/></StgValue>
</operation>

<operation id="938" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:704  %Range1_all_ones_8 = icmp eq i3 %p_Result_357_8, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_8"/></StgValue>
</operation>

<operation id="939" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:705  %Range1_all_zeros_8 = icmp eq i3 %p_Result_357_8, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_8"/></StgValue>
</operation>

<operation id="940" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader106.preheader_ifconv:727  %tmp_604_8 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv1_output_p_V_20_4, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_604_8"/></StgValue>
</operation>

<operation id="941" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="17" op_0_bw="14">
<![CDATA[
.preheader106.preheader_ifconv:728  %tmp_604_8_cast = sext i14 %tmp_604_8 to i17

]]></Node>
<StgValue><ssdm name="tmp_604_8_cast"/></StgValue>
</operation>

<operation id="942" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="17" op_0_bw="16">
<![CDATA[
.preheader106.preheader_ifconv:729  %tmp_605_8 = sext i16 %rr_1_V_170 to i17

]]></Node>
<StgValue><ssdm name="tmp_605_8"/></StgValue>
</operation>

<operation id="943" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader106.preheader_ifconv:730  %p_Val2_190_8 = add i17 %tmp_605_8, %tmp_604_8_cast

]]></Node>
<StgValue><ssdm name="p_Val2_190_8"/></StgValue>
</operation>

<operation id="944" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:731  %tmp_2216 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_190_8, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2216"/></StgValue>
</operation>

<operation id="945" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:732  %p_Val2_191_8 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_190_8, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_191_8"/></StgValue>
</operation>

<operation id="946" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="8" op_0_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:734  %tmp_608_8 = zext i1 %tmp_2217 to i8

]]></Node>
<StgValue><ssdm name="tmp_608_8"/></StgValue>
</operation>

<operation id="947" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:735  %tmp_2218 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_190_8, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2218"/></StgValue>
</operation>

<operation id="948" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:736  %p_Val2_192_8 = add i8 %tmp_608_8, %p_Val2_191_8

]]></Node>
<StgValue><ssdm name="p_Val2_192_8"/></StgValue>
</operation>

<operation id="949" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:737  %tmp_2219 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_192_8, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2219"/></StgValue>
</operation>

<operation id="950" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:738  %tmp_612_8 = xor i1 %tmp_2219, true

]]></Node>
<StgValue><ssdm name="tmp_612_8"/></StgValue>
</operation>

<operation id="951" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:739  %carry_57_8 = and i1 %tmp_2218, %tmp_612_8

]]></Node>
<StgValue><ssdm name="carry_57_8"/></StgValue>
</operation>

<operation id="952" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:741  %p_Result_358_8 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_190_8, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_358_8"/></StgValue>
</operation>

<operation id="953" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader106.preheader_ifconv:742  %Range2_all_ones_21_8 = icmp eq i2 %p_Result_358_8, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_21_8"/></StgValue>
</operation>

<operation id="954" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:743  %p_Result_359_8 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_190_8, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_359_8"/></StgValue>
</operation>

<operation id="955" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:744  %Range1_all_ones_22_8 = icmp eq i3 %p_Result_359_8, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_22_8"/></StgValue>
</operation>

<operation id="956" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:745  %Range1_all_zeros_21_8 = icmp eq i3 %p_Result_359_8, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_21_8"/></StgValue>
</operation>

<operation id="957" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader106.preheader_ifconv:772  %tmp_589_9 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv1_output_p_V_9_l, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_589_9"/></StgValue>
</operation>

<operation id="958" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="17" op_0_bw="14">
<![CDATA[
.preheader106.preheader_ifconv:773  %tmp_589_9_cast = sext i14 %tmp_589_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_589_9_cast"/></StgValue>
</operation>

<operation id="959" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="17" op_0_bw="16">
<![CDATA[
.preheader106.preheader_ifconv:774  %tmp_590_9 = sext i16 %rr_0_V_171 to i17

]]></Node>
<StgValue><ssdm name="tmp_590_9"/></StgValue>
</operation>

<operation id="960" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader106.preheader_ifconv:775  %p_Val2_185_9 = add i17 %tmp_590_9, %tmp_589_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_185_9"/></StgValue>
</operation>

<operation id="961" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:776  %tmp_2221 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_185_9, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2221"/></StgValue>
</operation>

<operation id="962" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:777  %p_Val2_186_9 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_185_9, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_186_9"/></StgValue>
</operation>

<operation id="963" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="8" op_0_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:779  %tmp_593_9 = zext i1 %tmp_2222 to i8

]]></Node>
<StgValue><ssdm name="tmp_593_9"/></StgValue>
</operation>

<operation id="964" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:780  %tmp_2223 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_185_9, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2223"/></StgValue>
</operation>

<operation id="965" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:781  %p_Val2_187_9 = add i8 %tmp_593_9, %p_Val2_186_9

]]></Node>
<StgValue><ssdm name="p_Val2_187_9"/></StgValue>
</operation>

<operation id="966" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:782  %tmp_2224 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_187_9, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2224"/></StgValue>
</operation>

<operation id="967" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:783  %tmp_597_9 = xor i1 %tmp_2224, true

]]></Node>
<StgValue><ssdm name="tmp_597_9"/></StgValue>
</operation>

<operation id="968" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:784  %carry_55_9 = and i1 %tmp_2223, %tmp_597_9

]]></Node>
<StgValue><ssdm name="carry_55_9"/></StgValue>
</operation>

<operation id="969" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:786  %p_Result_356_9 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_185_9, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_356_9"/></StgValue>
</operation>

<operation id="970" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader106.preheader_ifconv:787  %Range2_all_ones_9 = icmp eq i2 %p_Result_356_9, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_9"/></StgValue>
</operation>

<operation id="971" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:788  %p_Result_357_9 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_185_9, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_357_9"/></StgValue>
</operation>

<operation id="972" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1289" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:789  %Range1_all_ones_9 = icmp eq i3 %p_Result_357_9, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_9"/></StgValue>
</operation>

<operation id="973" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1290" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:790  %Range1_all_zeros_9 = icmp eq i3 %p_Result_357_9, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_9"/></StgValue>
</operation>

<operation id="974" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader106.preheader_ifconv:812  %tmp_604_9 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv1_output_p_V_21_4, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_604_9"/></StgValue>
</operation>

<operation id="975" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="17" op_0_bw="14">
<![CDATA[
.preheader106.preheader_ifconv:813  %tmp_604_9_cast = sext i14 %tmp_604_9 to i17

]]></Node>
<StgValue><ssdm name="tmp_604_9_cast"/></StgValue>
</operation>

<operation id="976" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="17" op_0_bw="16">
<![CDATA[
.preheader106.preheader_ifconv:814  %tmp_605_9 = sext i16 %rr_1_V_171 to i17

]]></Node>
<StgValue><ssdm name="tmp_605_9"/></StgValue>
</operation>

<operation id="977" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader106.preheader_ifconv:815  %p_Val2_190_9 = add i17 %tmp_605_9, %tmp_604_9_cast

]]></Node>
<StgValue><ssdm name="p_Val2_190_9"/></StgValue>
</operation>

<operation id="978" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:816  %tmp_2226 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_190_9, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2226"/></StgValue>
</operation>

<operation id="979" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:817  %p_Val2_191_9 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_190_9, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_191_9"/></StgValue>
</operation>

<operation id="980" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="8" op_0_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:819  %tmp_608_9 = zext i1 %tmp_2227 to i8

]]></Node>
<StgValue><ssdm name="tmp_608_9"/></StgValue>
</operation>

<operation id="981" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:820  %tmp_2228 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_190_9, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2228"/></StgValue>
</operation>

<operation id="982" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:821  %p_Val2_192_9 = add i8 %tmp_608_9, %p_Val2_191_9

]]></Node>
<StgValue><ssdm name="p_Val2_192_9"/></StgValue>
</operation>

<operation id="983" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:822  %tmp_2229 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_192_9, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2229"/></StgValue>
</operation>

<operation id="984" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:823  %tmp_612_9 = xor i1 %tmp_2229, true

]]></Node>
<StgValue><ssdm name="tmp_612_9"/></StgValue>
</operation>

<operation id="985" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:824  %carry_57_9 = and i1 %tmp_2228, %tmp_612_9

]]></Node>
<StgValue><ssdm name="carry_57_9"/></StgValue>
</operation>

<operation id="986" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:826  %p_Result_358_9 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_190_9, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_358_9"/></StgValue>
</operation>

<operation id="987" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader106.preheader_ifconv:827  %Range2_all_ones_21_9 = icmp eq i2 %p_Result_358_9, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_21_9"/></StgValue>
</operation>

<operation id="988" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:828  %p_Result_359_9 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_190_9, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_359_9"/></StgValue>
</operation>

<operation id="989" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:829  %Range1_all_ones_22_9 = icmp eq i3 %p_Result_359_9, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_22_9"/></StgValue>
</operation>

<operation id="990" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:830  %Range1_all_zeros_21_9 = icmp eq i3 %p_Result_359_9, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_21_9"/></StgValue>
</operation>

<operation id="991" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader106.preheader_ifconv:857  %tmp_589_s = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv1_output_p_V_10_4, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_589_s"/></StgValue>
</operation>

<operation id="992" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="17" op_0_bw="14">
<![CDATA[
.preheader106.preheader_ifconv:858  %tmp_589_cast = sext i14 %tmp_589_s to i17

]]></Node>
<StgValue><ssdm name="tmp_589_cast"/></StgValue>
</operation>

<operation id="993" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="17" op_0_bw="16">
<![CDATA[
.preheader106.preheader_ifconv:859  %tmp_590_s = sext i16 %rr_0_V_172 to i17

]]></Node>
<StgValue><ssdm name="tmp_590_s"/></StgValue>
</operation>

<operation id="994" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader106.preheader_ifconv:860  %p_Val2_185_s = add i17 %tmp_590_s, %tmp_589_cast

]]></Node>
<StgValue><ssdm name="p_Val2_185_s"/></StgValue>
</operation>

<operation id="995" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:861  %tmp_2231 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_185_s, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2231"/></StgValue>
</operation>

<operation id="996" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:862  %p_Val2_186_s = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_185_s, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_186_s"/></StgValue>
</operation>

<operation id="997" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="8" op_0_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:864  %tmp_593_s = zext i1 %tmp_2232 to i8

]]></Node>
<StgValue><ssdm name="tmp_593_s"/></StgValue>
</operation>

<operation id="998" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:865  %tmp_2233 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_185_s, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2233"/></StgValue>
</operation>

<operation id="999" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:866  %p_Val2_187_s = add i8 %tmp_593_s, %p_Val2_186_s

]]></Node>
<StgValue><ssdm name="p_Val2_187_s"/></StgValue>
</operation>

<operation id="1000" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:867  %tmp_2234 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_187_s, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2234"/></StgValue>
</operation>

<operation id="1001" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:868  %tmp_597_s = xor i1 %tmp_2234, true

]]></Node>
<StgValue><ssdm name="tmp_597_s"/></StgValue>
</operation>

<operation id="1002" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:869  %carry_55_s = and i1 %tmp_2233, %tmp_597_s

]]></Node>
<StgValue><ssdm name="carry_55_s"/></StgValue>
</operation>

<operation id="1003" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:871  %p_Result_356_s = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_185_s, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_356_s"/></StgValue>
</operation>

<operation id="1004" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader106.preheader_ifconv:872  %Range2_all_ones_10 = icmp eq i2 %p_Result_356_s, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_10"/></StgValue>
</operation>

<operation id="1005" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:873  %p_Result_357_s = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_185_s, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_357_s"/></StgValue>
</operation>

<operation id="1006" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:874  %Range1_all_ones_10 = icmp eq i3 %p_Result_357_s, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_10"/></StgValue>
</operation>

<operation id="1007" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:875  %Range1_all_zeros_10 = icmp eq i3 %p_Result_357_s, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_10"/></StgValue>
</operation>

<operation id="1008" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader106.preheader_ifconv:897  %tmp_604_s = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv1_output_p_V_22_4, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_604_s"/></StgValue>
</operation>

<operation id="1009" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="17" op_0_bw="14">
<![CDATA[
.preheader106.preheader_ifconv:898  %tmp_604_cast = sext i14 %tmp_604_s to i17

]]></Node>
<StgValue><ssdm name="tmp_604_cast"/></StgValue>
</operation>

<operation id="1010" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="17" op_0_bw="16">
<![CDATA[
.preheader106.preheader_ifconv:899  %tmp_605_s = sext i16 %rr_1_V_172 to i17

]]></Node>
<StgValue><ssdm name="tmp_605_s"/></StgValue>
</operation>

<operation id="1011" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader106.preheader_ifconv:900  %p_Val2_190_s = add i17 %tmp_605_s, %tmp_604_cast

]]></Node>
<StgValue><ssdm name="p_Val2_190_s"/></StgValue>
</operation>

<operation id="1012" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:901  %tmp_2236 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_190_s, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2236"/></StgValue>
</operation>

<operation id="1013" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:902  %p_Val2_191_s = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_190_s, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_191_s"/></StgValue>
</operation>

<operation id="1014" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="8" op_0_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:904  %tmp_608_s = zext i1 %tmp_2237 to i8

]]></Node>
<StgValue><ssdm name="tmp_608_s"/></StgValue>
</operation>

<operation id="1015" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:905  %tmp_2238 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_190_s, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2238"/></StgValue>
</operation>

<operation id="1016" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:906  %p_Val2_192_s = add i8 %tmp_608_s, %p_Val2_191_s

]]></Node>
<StgValue><ssdm name="p_Val2_192_s"/></StgValue>
</operation>

<operation id="1017" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1407" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:907  %tmp_2239 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_192_s, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2239"/></StgValue>
</operation>

<operation id="1018" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1408" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:908  %tmp_612_s = xor i1 %tmp_2239, true

]]></Node>
<StgValue><ssdm name="tmp_612_s"/></StgValue>
</operation>

<operation id="1019" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1409" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:909  %carry_57_s = and i1 %tmp_2238, %tmp_612_s

]]></Node>
<StgValue><ssdm name="carry_57_s"/></StgValue>
</operation>

<operation id="1020" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:911  %p_Result_358_s = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_190_s, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_358_s"/></StgValue>
</operation>

<operation id="1021" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader106.preheader_ifconv:912  %Range2_all_ones_21_s = icmp eq i2 %p_Result_358_s, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_21_s"/></StgValue>
</operation>

<operation id="1022" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:913  %p_Result_359_s = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_190_s, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_359_s"/></StgValue>
</operation>

<operation id="1023" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:914  %Range1_all_ones_22_s = icmp eq i3 %p_Result_359_s, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_22_s"/></StgValue>
</operation>

<operation id="1024" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:915  %Range1_all_zeros_21_s = icmp eq i3 %p_Result_359_s, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_21_s"/></StgValue>
</operation>

<operation id="1025" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader106.preheader_ifconv:942  %tmp_589_10 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv1_output_p_V_11_4, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_589_10"/></StgValue>
</operation>

<operation id="1026" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="17" op_0_bw="14">
<![CDATA[
.preheader106.preheader_ifconv:943  %tmp_589_10_cast = sext i14 %tmp_589_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_589_10_cast"/></StgValue>
</operation>

<operation id="1027" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="17" op_0_bw="16">
<![CDATA[
.preheader106.preheader_ifconv:944  %tmp_590_10 = sext i16 %rr_0_V_173 to i17

]]></Node>
<StgValue><ssdm name="tmp_590_10"/></StgValue>
</operation>

<operation id="1028" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader106.preheader_ifconv:945  %p_Val2_185_10 = add i17 %tmp_590_10, %tmp_589_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_185_10"/></StgValue>
</operation>

<operation id="1029" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:946  %tmp_2241 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_185_10, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2241"/></StgValue>
</operation>

<operation id="1030" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:947  %p_Val2_186_10 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_185_10, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_186_10"/></StgValue>
</operation>

<operation id="1031" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="8" op_0_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:949  %tmp_593_10 = zext i1 %tmp_2242 to i8

]]></Node>
<StgValue><ssdm name="tmp_593_10"/></StgValue>
</operation>

<operation id="1032" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:950  %tmp_2243 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_185_10, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2243"/></StgValue>
</operation>

<operation id="1033" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:951  %p_Val2_187_10 = add i8 %tmp_593_10, %p_Val2_186_10

]]></Node>
<StgValue><ssdm name="p_Val2_187_10"/></StgValue>
</operation>

<operation id="1034" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:952  %tmp_2244 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_187_10, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2244"/></StgValue>
</operation>

<operation id="1035" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:953  %tmp_597_10 = xor i1 %tmp_2244, true

]]></Node>
<StgValue><ssdm name="tmp_597_10"/></StgValue>
</operation>

<operation id="1036" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:954  %carry_55_10 = and i1 %tmp_2243, %tmp_597_10

]]></Node>
<StgValue><ssdm name="carry_55_10"/></StgValue>
</operation>

<operation id="1037" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:956  %p_Result_356_10 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_185_10, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_356_10"/></StgValue>
</operation>

<operation id="1038" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader106.preheader_ifconv:957  %Range2_all_ones_11 = icmp eq i2 %p_Result_356_10, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_11"/></StgValue>
</operation>

<operation id="1039" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:958  %p_Result_357_10 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_185_10, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_357_10"/></StgValue>
</operation>

<operation id="1040" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1459" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:959  %Range1_all_ones_11 = icmp eq i3 %p_Result_357_10, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_11"/></StgValue>
</operation>

<operation id="1041" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1460" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:960  %Range1_all_zeros_11 = icmp eq i3 %p_Result_357_10, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_11"/></StgValue>
</operation>

<operation id="1042" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="14" op_0_bw="14" op_1_bw="8" op_2_bw="6">
<![CDATA[
.preheader106.preheader_ifconv:982  %tmp_604_10 = call i14 @_ssdm_op_BitConcatenate.i14.i8.i6(i8 %conv1_output_p_V_23_4, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_604_10"/></StgValue>
</operation>

<operation id="1043" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="17" op_0_bw="14">
<![CDATA[
.preheader106.preheader_ifconv:983  %tmp_604_10_cast = sext i14 %tmp_604_10 to i17

]]></Node>
<StgValue><ssdm name="tmp_604_10_cast"/></StgValue>
</operation>

<operation id="1044" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="17" op_0_bw="16">
<![CDATA[
.preheader106.preheader_ifconv:984  %tmp_605_10 = sext i16 %rr_1_V_173 to i17

]]></Node>
<StgValue><ssdm name="tmp_605_10"/></StgValue>
</operation>

<operation id="1045" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader106.preheader_ifconv:985  %p_Val2_190_10 = add i17 %tmp_605_10, %tmp_604_10_cast

]]></Node>
<StgValue><ssdm name="p_Val2_190_10"/></StgValue>
</operation>

<operation id="1046" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:986  %tmp_2246 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_190_10, i32 16)

]]></Node>
<StgValue><ssdm name="tmp_2246"/></StgValue>
</operation>

<operation id="1047" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="8" op_0_bw="8" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:987  %p_Val2_191_10 = call i8 @_ssdm_op_PartSelect.i8.i17.i32.i32(i17 %p_Val2_190_10, i32 6, i32 13)

]]></Node>
<StgValue><ssdm name="p_Val2_191_10"/></StgValue>
</operation>

<operation id="1048" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="8" op_0_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:989  %tmp_608_10 = zext i1 %tmp_2247 to i8

]]></Node>
<StgValue><ssdm name="tmp_608_10"/></StgValue>
</operation>

<operation id="1049" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:990  %tmp_2248 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_190_10, i32 13)

]]></Node>
<StgValue><ssdm name="tmp_2248"/></StgValue>
</operation>

<operation id="1050" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:991  %p_Val2_192_10 = add i8 %tmp_608_10, %p_Val2_191_10

]]></Node>
<StgValue><ssdm name="p_Val2_192_10"/></StgValue>
</operation>

<operation id="1051" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:992  %tmp_2249 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %p_Val2_192_10, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2249"/></StgValue>
</operation>

<operation id="1052" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:993  %tmp_612_10 = xor i1 %tmp_2249, true

]]></Node>
<StgValue><ssdm name="tmp_612_10"/></StgValue>
</operation>

<operation id="1053" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:994  %carry_57_10 = and i1 %tmp_2248, %tmp_612_10

]]></Node>
<StgValue><ssdm name="carry_57_10"/></StgValue>
</operation>

<operation id="1054" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="2" op_0_bw="2" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:996  %p_Result_358_10 = call i2 @_ssdm_op_PartSelect.i2.i17.i32.i32(i17 %p_Val2_190_10, i32 15, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_358_10"/></StgValue>
</operation>

<operation id="1055" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader106.preheader_ifconv:997  %Range2_all_ones_21_10 = icmp eq i2 %p_Result_358_10, -1

]]></Node>
<StgValue><ssdm name="Range2_all_ones_21_10"/></StgValue>
</operation>

<operation id="1056" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="3" op_0_bw="3" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:998  %p_Result_359_10 = call i3 @_ssdm_op_PartSelect.i3.i17.i32.i32(i17 %p_Val2_190_10, i32 14, i32 16)

]]></Node>
<StgValue><ssdm name="p_Result_359_10"/></StgValue>
</operation>

<operation id="1057" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:999  %Range1_all_ones_22_10 = icmp eq i3 %p_Result_359_10, -1

]]></Node>
<StgValue><ssdm name="Range1_all_ones_22_10"/></StgValue>
</operation>

<operation id="1058" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="555">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader106.preheader_ifconv:1000  %Range1_all_zeros_21_10 = icmp eq i3 %p_Result_359_10, 0

]]></Node>
<StgValue><ssdm name="Range1_all_zeros_21_10"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1059" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="713">
<or_exp><and_exp><literal name="carry_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:20  %tmp_2135 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_s, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2135"/></StgValue>
</operation>

<operation id="1060" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:26  %deleted_zeros = select i1 %carry_s, i1 %Range1_all_ones, i1 %Range1_all_zeros

]]></Node>
<StgValue><ssdm name="deleted_zeros"/></StgValue>
</operation>

<operation id="1061" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="712">
<or_exp><and_exp><literal name="carry_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:27  %tmp_260 = xor i1 %tmp_2135, true

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="1062" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="711">
<or_exp><and_exp><literal name="carry_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:28  %p_41_i_i = and i1 %Range2_all_ones, %tmp_260

]]></Node>
<StgValue><ssdm name="p_41_i_i"/></StgValue>
</operation>

<operation id="1063" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:29  %deleted_ones = select i1 %carry_s, i1 %p_41_i_i, i1 %Range1_all_ones

]]></Node>
<StgValue><ssdm name="deleted_ones"/></StgValue>
</operation>

<operation id="1064" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:30  %p_38_i_i = and i1 %carry_s, %Range1_all_ones

]]></Node>
<StgValue><ssdm name="p_38_i_i"/></StgValue>
</operation>

<operation id="1065" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:31  %p_not_i_i = xor i1 %deleted_zeros, true

]]></Node>
<StgValue><ssdm name="p_not_i_i"/></StgValue>
</operation>

<operation id="1066" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:32  %brmerge_i_i = or i1 %tmp_2134, %p_not_i_i

]]></Node>
<StgValue><ssdm name="brmerge_i_i"/></StgValue>
</operation>

<operation id="1067" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:33  %tmp_261 = xor i1 %tmp_2131, true

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="1068" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:34  %overflow = and i1 %brmerge_i_i, %tmp_261

]]></Node>
<StgValue><ssdm name="overflow"/></StgValue>
</operation>

<operation id="1069" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:35  %brmerge40_demorgan_i = and i1 %tmp_2134, %deleted_ones

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i"/></StgValue>
</operation>

<operation id="1070" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:36  %tmp3_demorgan = or i1 %p_38_i_i, %brmerge40_demorgan_i

]]></Node>
<StgValue><ssdm name="tmp3_demorgan"/></StgValue>
</operation>

<operation id="1071" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:37  %tmp3 = xor i1 %tmp3_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="1072" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:38  %underflow = and i1 %tmp_2131, %tmp3

]]></Node>
<StgValue><ssdm name="underflow"/></StgValue>
</operation>

<operation id="1073" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:39  %brmerge_i_i_i = or i1 %underflow, %overflow

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i"/></StgValue>
</operation>

<operation id="1074" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="717">
<or_exp><and_exp><literal name="carry_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:60  %tmp_2140 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_78, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2140"/></StgValue>
</operation>

<operation id="1075" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:66  %deleted_zeros_21 = select i1 %carry_2, i1 %Range1_all_ones_22, i1 %Range1_all_zeros_21

]]></Node>
<StgValue><ssdm name="deleted_zeros_21"/></StgValue>
</operation>

<operation id="1076" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="716">
<or_exp><and_exp><literal name="carry_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:67  %tmp_266 = xor i1 %tmp_2140, true

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="1077" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="715">
<or_exp><and_exp><literal name="carry_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:68  %p_41_i_i3 = and i1 %Range2_all_ones_21, %tmp_266

]]></Node>
<StgValue><ssdm name="p_41_i_i3"/></StgValue>
</operation>

<operation id="1078" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:69  %deleted_ones_22 = select i1 %carry_2, i1 %p_41_i_i3, i1 %Range1_all_ones_22

]]></Node>
<StgValue><ssdm name="deleted_ones_22"/></StgValue>
</operation>

<operation id="1079" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:70  %p_38_i_i3 = and i1 %carry_2, %Range1_all_ones_22

]]></Node>
<StgValue><ssdm name="p_38_i_i3"/></StgValue>
</operation>

<operation id="1080" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:71  %p_not_i_i3 = xor i1 %deleted_zeros_21, true

]]></Node>
<StgValue><ssdm name="p_not_i_i3"/></StgValue>
</operation>

<operation id="1081" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:72  %brmerge_i_i9 = or i1 %tmp_2139, %p_not_i_i3

]]></Node>
<StgValue><ssdm name="brmerge_i_i9"/></StgValue>
</operation>

<operation id="1082" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:73  %tmp_267 = xor i1 %tmp_2136, true

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="1083" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:74  %overflow_s = and i1 %brmerge_i_i9, %tmp_267

]]></Node>
<StgValue><ssdm name="overflow_s"/></StgValue>
</operation>

<operation id="1084" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:75  %brmerge40_demorgan_i_353 = and i1 %tmp_2139, %deleted_ones_22

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_353"/></StgValue>
</operation>

<operation id="1085" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:76  %tmp5_demorgan = or i1 %p_38_i_i3, %brmerge40_demorgan_i_353

]]></Node>
<StgValue><ssdm name="tmp5_demorgan"/></StgValue>
</operation>

<operation id="1086" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:77  %tmp5 = xor i1 %tmp5_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="1087" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:78  %underflow_s = and i1 %tmp_2136, %tmp5

]]></Node>
<StgValue><ssdm name="underflow_s"/></StgValue>
</operation>

<operation id="1088" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:79  %brmerge_i_i_i3 = or i1 %underflow_s, %overflow_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i3"/></StgValue>
</operation>

<operation id="1089" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="721">
<or_exp><and_exp><literal name="carry_55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:105  %tmp_2145 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_185_1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2145"/></StgValue>
</operation>

<operation id="1090" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:111  %deleted_zeros_1 = select i1 %carry_55_1, i1 %Range1_all_ones_1, i1 %Range1_all_zeros_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_1"/></StgValue>
</operation>

<operation id="1091" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="720">
<or_exp><and_exp><literal name="carry_55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:112  %tmp_600_1 = xor i1 %tmp_2145, true

]]></Node>
<StgValue><ssdm name="tmp_600_1"/></StgValue>
</operation>

<operation id="1092" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="719">
<or_exp><and_exp><literal name="carry_55_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:113  %p_41_i_i_1 = and i1 %Range2_all_ones_1, %tmp_600_1

]]></Node>
<StgValue><ssdm name="p_41_i_i_1"/></StgValue>
</operation>

<operation id="1093" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:114  %deleted_ones_1 = select i1 %carry_55_1, i1 %p_41_i_i_1, i1 %Range1_all_ones_1

]]></Node>
<StgValue><ssdm name="deleted_ones_1"/></StgValue>
</operation>

<operation id="1094" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:115  %p_38_i_i_1 = and i1 %carry_55_1, %Range1_all_ones_1

]]></Node>
<StgValue><ssdm name="p_38_i_i_1"/></StgValue>
</operation>

<operation id="1095" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:116  %p_not_i_i_1 = xor i1 %deleted_zeros_1, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_1"/></StgValue>
</operation>

<operation id="1096" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:117  %brmerge_i_i_1 = or i1 %tmp_2144, %p_not_i_i_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_1"/></StgValue>
</operation>

<operation id="1097" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:118  %tmp_602_1 = xor i1 %tmp_2141, true

]]></Node>
<StgValue><ssdm name="tmp_602_1"/></StgValue>
</operation>

<operation id="1098" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:119  %overflow_1 = and i1 %brmerge_i_i_1, %tmp_602_1

]]></Node>
<StgValue><ssdm name="overflow_1"/></StgValue>
</operation>

<operation id="1099" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:120  %brmerge40_demorgan_i_331 = and i1 %tmp_2144, %deleted_ones_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_331"/></StgValue>
</operation>

<operation id="1100" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:121  %tmp7_demorgan = or i1 %p_38_i_i_1, %brmerge40_demorgan_i_331

]]></Node>
<StgValue><ssdm name="tmp7_demorgan"/></StgValue>
</operation>

<operation id="1101" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:122  %tmp7 = xor i1 %tmp7_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="1102" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:123  %underflow_1 = and i1 %tmp_2141, %tmp7

]]></Node>
<StgValue><ssdm name="underflow_1"/></StgValue>
</operation>

<operation id="1103" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:124  %brmerge_i_i_i_1 = or i1 %underflow_1, %overflow_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_1"/></StgValue>
</operation>

<operation id="1104" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="725">
<or_exp><and_exp><literal name="carry_57_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:145  %tmp_2150 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_190_1, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2150"/></StgValue>
</operation>

<operation id="1105" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:151  %deleted_zeros_21_1 = select i1 %carry_57_1, i1 %Range1_all_ones_22_1, i1 %Range1_all_zeros_21_1

]]></Node>
<StgValue><ssdm name="deleted_zeros_21_1"/></StgValue>
</operation>

<operation id="1106" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="724">
<or_exp><and_exp><literal name="carry_57_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:152  %tmp_615_1 = xor i1 %tmp_2150, true

]]></Node>
<StgValue><ssdm name="tmp_615_1"/></StgValue>
</operation>

<operation id="1107" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="723">
<or_exp><and_exp><literal name="carry_57_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:153  %p_41_i_i12_1 = and i1 %Range2_all_ones_21_1, %tmp_615_1

]]></Node>
<StgValue><ssdm name="p_41_i_i12_1"/></StgValue>
</operation>

<operation id="1108" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:154  %deleted_ones_22_1 = select i1 %carry_57_1, i1 %p_41_i_i12_1, i1 %Range1_all_ones_22_1

]]></Node>
<StgValue><ssdm name="deleted_ones_22_1"/></StgValue>
</operation>

<operation id="1109" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:155  %p_38_i_i12_1 = and i1 %carry_57_1, %Range1_all_ones_22_1

]]></Node>
<StgValue><ssdm name="p_38_i_i12_1"/></StgValue>
</operation>

<operation id="1110" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:156  %p_not_i_i12_1 = xor i1 %deleted_zeros_21_1, true

]]></Node>
<StgValue><ssdm name="p_not_i_i12_1"/></StgValue>
</operation>

<operation id="1111" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:157  %brmerge_i_i19_1 = or i1 %tmp_2149, %p_not_i_i12_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i19_1"/></StgValue>
</operation>

<operation id="1112" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:158  %tmp_617_1 = xor i1 %tmp_2146, true

]]></Node>
<StgValue><ssdm name="tmp_617_1"/></StgValue>
</operation>

<operation id="1113" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:159  %overflow_30_1 = and i1 %brmerge_i_i19_1, %tmp_617_1

]]></Node>
<StgValue><ssdm name="overflow_30_1"/></StgValue>
</operation>

<operation id="1114" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:160  %brmerge40_demorgan_i_332 = and i1 %tmp_2149, %deleted_ones_22_1

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_332"/></StgValue>
</operation>

<operation id="1115" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:161  %tmp9_demorgan = or i1 %p_38_i_i12_1, %brmerge40_demorgan_i_332

]]></Node>
<StgValue><ssdm name="tmp9_demorgan"/></StgValue>
</operation>

<operation id="1116" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:162  %tmp9 = xor i1 %tmp9_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="1117" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:163  %underflow_30_1 = and i1 %tmp_2146, %tmp9

]]></Node>
<StgValue><ssdm name="underflow_30_1"/></StgValue>
</operation>

<operation id="1118" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:164  %brmerge_i_i_i12_1 = or i1 %underflow_30_1, %overflow_30_1

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i12_1"/></StgValue>
</operation>

<operation id="1119" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="729">
<or_exp><and_exp><literal name="carry_55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:190  %tmp_2155 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_185_2, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2155"/></StgValue>
</operation>

<operation id="1120" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:196  %deleted_zeros_2 = select i1 %carry_55_2, i1 %Range1_all_ones_2, i1 %Range1_all_zeros_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_2"/></StgValue>
</operation>

<operation id="1121" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="728">
<or_exp><and_exp><literal name="carry_55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:197  %tmp_600_2 = xor i1 %tmp_2155, true

]]></Node>
<StgValue><ssdm name="tmp_600_2"/></StgValue>
</operation>

<operation id="1122" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="727">
<or_exp><and_exp><literal name="carry_55_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:198  %p_41_i_i_2 = and i1 %Range2_all_ones_2, %tmp_600_2

]]></Node>
<StgValue><ssdm name="p_41_i_i_2"/></StgValue>
</operation>

<operation id="1123" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:199  %deleted_ones_2 = select i1 %carry_55_2, i1 %p_41_i_i_2, i1 %Range1_all_ones_2

]]></Node>
<StgValue><ssdm name="deleted_ones_2"/></StgValue>
</operation>

<operation id="1124" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:200  %p_38_i_i_2 = and i1 %carry_55_2, %Range1_all_ones_2

]]></Node>
<StgValue><ssdm name="p_38_i_i_2"/></StgValue>
</operation>

<operation id="1125" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:201  %p_not_i_i_2 = xor i1 %deleted_zeros_2, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_2"/></StgValue>
</operation>

<operation id="1126" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:202  %brmerge_i_i_2 = or i1 %tmp_2154, %p_not_i_i_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_2"/></StgValue>
</operation>

<operation id="1127" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:203  %tmp_602_2 = xor i1 %tmp_2151, true

]]></Node>
<StgValue><ssdm name="tmp_602_2"/></StgValue>
</operation>

<operation id="1128" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:204  %overflow_2 = and i1 %brmerge_i_i_2, %tmp_602_2

]]></Node>
<StgValue><ssdm name="overflow_2"/></StgValue>
</operation>

<operation id="1129" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:205  %brmerge40_demorgan_i_333 = and i1 %tmp_2154, %deleted_ones_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_333"/></StgValue>
</operation>

<operation id="1130" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:206  %tmp11_demorgan = or i1 %p_38_i_i_2, %brmerge40_demorgan_i_333

]]></Node>
<StgValue><ssdm name="tmp11_demorgan"/></StgValue>
</operation>

<operation id="1131" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:207  %tmp11 = xor i1 %tmp11_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp11"/></StgValue>
</operation>

<operation id="1132" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:208  %underflow_2 = and i1 %tmp_2151, %tmp11

]]></Node>
<StgValue><ssdm name="underflow_2"/></StgValue>
</operation>

<operation id="1133" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:209  %brmerge_i_i_i_2 = or i1 %underflow_2, %overflow_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_2"/></StgValue>
</operation>

<operation id="1134" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="733">
<or_exp><and_exp><literal name="carry_57_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:230  %tmp_2160 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_190_2, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2160"/></StgValue>
</operation>

<operation id="1135" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:236  %deleted_zeros_21_2 = select i1 %carry_57_2, i1 %Range1_all_ones_22_2, i1 %Range1_all_zeros_21_2

]]></Node>
<StgValue><ssdm name="deleted_zeros_21_2"/></StgValue>
</operation>

<operation id="1136" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="732">
<or_exp><and_exp><literal name="carry_57_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:237  %tmp_615_2 = xor i1 %tmp_2160, true

]]></Node>
<StgValue><ssdm name="tmp_615_2"/></StgValue>
</operation>

<operation id="1137" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="731">
<or_exp><and_exp><literal name="carry_57_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:238  %p_41_i_i12_2 = and i1 %Range2_all_ones_21_2, %tmp_615_2

]]></Node>
<StgValue><ssdm name="p_41_i_i12_2"/></StgValue>
</operation>

<operation id="1138" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:239  %deleted_ones_22_2 = select i1 %carry_57_2, i1 %p_41_i_i12_2, i1 %Range1_all_ones_22_2

]]></Node>
<StgValue><ssdm name="deleted_ones_22_2"/></StgValue>
</operation>

<operation id="1139" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:240  %p_38_i_i12_2 = and i1 %carry_57_2, %Range1_all_ones_22_2

]]></Node>
<StgValue><ssdm name="p_38_i_i12_2"/></StgValue>
</operation>

<operation id="1140" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:241  %p_not_i_i12_2 = xor i1 %deleted_zeros_21_2, true

]]></Node>
<StgValue><ssdm name="p_not_i_i12_2"/></StgValue>
</operation>

<operation id="1141" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:242  %brmerge_i_i19_2 = or i1 %tmp_2159, %p_not_i_i12_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i19_2"/></StgValue>
</operation>

<operation id="1142" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:243  %tmp_617_2 = xor i1 %tmp_2156, true

]]></Node>
<StgValue><ssdm name="tmp_617_2"/></StgValue>
</operation>

<operation id="1143" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:244  %overflow_30_2 = and i1 %brmerge_i_i19_2, %tmp_617_2

]]></Node>
<StgValue><ssdm name="overflow_30_2"/></StgValue>
</operation>

<operation id="1144" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:245  %brmerge40_demorgan_i_334 = and i1 %tmp_2159, %deleted_ones_22_2

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_334"/></StgValue>
</operation>

<operation id="1145" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:246  %tmp13_demorgan = or i1 %p_38_i_i12_2, %brmerge40_demorgan_i_334

]]></Node>
<StgValue><ssdm name="tmp13_demorgan"/></StgValue>
</operation>

<operation id="1146" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:247  %tmp13 = xor i1 %tmp13_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp13"/></StgValue>
</operation>

<operation id="1147" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:248  %underflow_30_2 = and i1 %tmp_2156, %tmp13

]]></Node>
<StgValue><ssdm name="underflow_30_2"/></StgValue>
</operation>

<operation id="1148" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:249  %brmerge_i_i_i12_2 = or i1 %underflow_30_2, %overflow_30_2

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i12_2"/></StgValue>
</operation>

<operation id="1149" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="737">
<or_exp><and_exp><literal name="carry_55_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:275  %tmp_2165 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_185_3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2165"/></StgValue>
</operation>

<operation id="1150" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:281  %deleted_zeros_3 = select i1 %carry_55_3, i1 %Range1_all_ones_3, i1 %Range1_all_zeros_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_3"/></StgValue>
</operation>

<operation id="1151" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="736">
<or_exp><and_exp><literal name="carry_55_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:282  %tmp_600_3 = xor i1 %tmp_2165, true

]]></Node>
<StgValue><ssdm name="tmp_600_3"/></StgValue>
</operation>

<operation id="1152" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="735">
<or_exp><and_exp><literal name="carry_55_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:283  %p_41_i_i_3 = and i1 %Range2_all_ones_3, %tmp_600_3

]]></Node>
<StgValue><ssdm name="p_41_i_i_3"/></StgValue>
</operation>

<operation id="1153" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:284  %deleted_ones_3 = select i1 %carry_55_3, i1 %p_41_i_i_3, i1 %Range1_all_ones_3

]]></Node>
<StgValue><ssdm name="deleted_ones_3"/></StgValue>
</operation>

<operation id="1154" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:285  %p_38_i_i_3 = and i1 %carry_55_3, %Range1_all_ones_3

]]></Node>
<StgValue><ssdm name="p_38_i_i_3"/></StgValue>
</operation>

<operation id="1155" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:286  %p_not_i_i_3 = xor i1 %deleted_zeros_3, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_3"/></StgValue>
</operation>

<operation id="1156" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:287  %brmerge_i_i_3 = or i1 %tmp_2164, %p_not_i_i_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_3"/></StgValue>
</operation>

<operation id="1157" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:288  %tmp_602_3 = xor i1 %tmp_2161, true

]]></Node>
<StgValue><ssdm name="tmp_602_3"/></StgValue>
</operation>

<operation id="1158" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:289  %overflow_3 = and i1 %brmerge_i_i_3, %tmp_602_3

]]></Node>
<StgValue><ssdm name="overflow_3"/></StgValue>
</operation>

<operation id="1159" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:290  %brmerge40_demorgan_i_335 = and i1 %tmp_2164, %deleted_ones_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_335"/></StgValue>
</operation>

<operation id="1160" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:291  %tmp15_demorgan = or i1 %p_38_i_i_3, %brmerge40_demorgan_i_335

]]></Node>
<StgValue><ssdm name="tmp15_demorgan"/></StgValue>
</operation>

<operation id="1161" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:292  %tmp15 = xor i1 %tmp15_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp15"/></StgValue>
</operation>

<operation id="1162" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:293  %underflow_3 = and i1 %tmp_2161, %tmp15

]]></Node>
<StgValue><ssdm name="underflow_3"/></StgValue>
</operation>

<operation id="1163" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:294  %brmerge_i_i_i_3 = or i1 %underflow_3, %overflow_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_3"/></StgValue>
</operation>

<operation id="1164" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="741">
<or_exp><and_exp><literal name="carry_57_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:315  %tmp_2170 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_190_3, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2170"/></StgValue>
</operation>

<operation id="1165" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:321  %deleted_zeros_21_3 = select i1 %carry_57_3, i1 %Range1_all_ones_22_3, i1 %Range1_all_zeros_21_3

]]></Node>
<StgValue><ssdm name="deleted_zeros_21_3"/></StgValue>
</operation>

<operation id="1166" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="740">
<or_exp><and_exp><literal name="carry_57_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:322  %tmp_615_3 = xor i1 %tmp_2170, true

]]></Node>
<StgValue><ssdm name="tmp_615_3"/></StgValue>
</operation>

<operation id="1167" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="739">
<or_exp><and_exp><literal name="carry_57_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:323  %p_41_i_i12_3 = and i1 %Range2_all_ones_21_3, %tmp_615_3

]]></Node>
<StgValue><ssdm name="p_41_i_i12_3"/></StgValue>
</operation>

<operation id="1168" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:324  %deleted_ones_22_3 = select i1 %carry_57_3, i1 %p_41_i_i12_3, i1 %Range1_all_ones_22_3

]]></Node>
<StgValue><ssdm name="deleted_ones_22_3"/></StgValue>
</operation>

<operation id="1169" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:325  %p_38_i_i12_3 = and i1 %carry_57_3, %Range1_all_ones_22_3

]]></Node>
<StgValue><ssdm name="p_38_i_i12_3"/></StgValue>
</operation>

<operation id="1170" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:326  %p_not_i_i12_3 = xor i1 %deleted_zeros_21_3, true

]]></Node>
<StgValue><ssdm name="p_not_i_i12_3"/></StgValue>
</operation>

<operation id="1171" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:327  %brmerge_i_i19_3 = or i1 %tmp_2169, %p_not_i_i12_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i19_3"/></StgValue>
</operation>

<operation id="1172" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:328  %tmp_617_3 = xor i1 %tmp_2166, true

]]></Node>
<StgValue><ssdm name="tmp_617_3"/></StgValue>
</operation>

<operation id="1173" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:329  %overflow_30_3 = and i1 %brmerge_i_i19_3, %tmp_617_3

]]></Node>
<StgValue><ssdm name="overflow_30_3"/></StgValue>
</operation>

<operation id="1174" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:330  %brmerge40_demorgan_i_336 = and i1 %tmp_2169, %deleted_ones_22_3

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_336"/></StgValue>
</operation>

<operation id="1175" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:331  %tmp17_demorgan = or i1 %p_38_i_i12_3, %brmerge40_demorgan_i_336

]]></Node>
<StgValue><ssdm name="tmp17_demorgan"/></StgValue>
</operation>

<operation id="1176" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:332  %tmp17 = xor i1 %tmp17_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp17"/></StgValue>
</operation>

<operation id="1177" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:333  %underflow_30_3 = and i1 %tmp_2166, %tmp17

]]></Node>
<StgValue><ssdm name="underflow_30_3"/></StgValue>
</operation>

<operation id="1178" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:334  %brmerge_i_i_i12_3 = or i1 %underflow_30_3, %overflow_30_3

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i12_3"/></StgValue>
</operation>

<operation id="1179" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="745">
<or_exp><and_exp><literal name="carry_55_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:360  %tmp_2175 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_185_4, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2175"/></StgValue>
</operation>

<operation id="1180" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:366  %deleted_zeros_4 = select i1 %carry_55_4, i1 %Range1_all_ones_4, i1 %Range1_all_zeros_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_4"/></StgValue>
</operation>

<operation id="1181" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="744">
<or_exp><and_exp><literal name="carry_55_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:367  %tmp_600_4 = xor i1 %tmp_2175, true

]]></Node>
<StgValue><ssdm name="tmp_600_4"/></StgValue>
</operation>

<operation id="1182" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="743">
<or_exp><and_exp><literal name="carry_55_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:368  %p_41_i_i_4 = and i1 %Range2_all_ones_4, %tmp_600_4

]]></Node>
<StgValue><ssdm name="p_41_i_i_4"/></StgValue>
</operation>

<operation id="1183" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:369  %deleted_ones_4 = select i1 %carry_55_4, i1 %p_41_i_i_4, i1 %Range1_all_ones_4

]]></Node>
<StgValue><ssdm name="deleted_ones_4"/></StgValue>
</operation>

<operation id="1184" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:370  %p_38_i_i_4 = and i1 %carry_55_4, %Range1_all_ones_4

]]></Node>
<StgValue><ssdm name="p_38_i_i_4"/></StgValue>
</operation>

<operation id="1185" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:371  %p_not_i_i_4 = xor i1 %deleted_zeros_4, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_4"/></StgValue>
</operation>

<operation id="1186" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:372  %brmerge_i_i_4 = or i1 %tmp_2174, %p_not_i_i_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_4"/></StgValue>
</operation>

<operation id="1187" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:373  %tmp_602_4 = xor i1 %tmp_2171, true

]]></Node>
<StgValue><ssdm name="tmp_602_4"/></StgValue>
</operation>

<operation id="1188" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:374  %overflow_4 = and i1 %brmerge_i_i_4, %tmp_602_4

]]></Node>
<StgValue><ssdm name="overflow_4"/></StgValue>
</operation>

<operation id="1189" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:375  %brmerge40_demorgan_i_337 = and i1 %tmp_2174, %deleted_ones_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_337"/></StgValue>
</operation>

<operation id="1190" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:376  %tmp19_demorgan = or i1 %p_38_i_i_4, %brmerge40_demorgan_i_337

]]></Node>
<StgValue><ssdm name="tmp19_demorgan"/></StgValue>
</operation>

<operation id="1191" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:377  %tmp19 = xor i1 %tmp19_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp19"/></StgValue>
</operation>

<operation id="1192" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:378  %underflow_4 = and i1 %tmp_2171, %tmp19

]]></Node>
<StgValue><ssdm name="underflow_4"/></StgValue>
</operation>

<operation id="1193" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:379  %brmerge_i_i_i_4 = or i1 %underflow_4, %overflow_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_4"/></StgValue>
</operation>

<operation id="1194" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="749">
<or_exp><and_exp><literal name="carry_57_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:400  %tmp_2180 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_190_4, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2180"/></StgValue>
</operation>

<operation id="1195" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:406  %deleted_zeros_21_4 = select i1 %carry_57_4, i1 %Range1_all_ones_22_4, i1 %Range1_all_zeros_21_4

]]></Node>
<StgValue><ssdm name="deleted_zeros_21_4"/></StgValue>
</operation>

<operation id="1196" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="748">
<or_exp><and_exp><literal name="carry_57_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:407  %tmp_615_4 = xor i1 %tmp_2180, true

]]></Node>
<StgValue><ssdm name="tmp_615_4"/></StgValue>
</operation>

<operation id="1197" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="747">
<or_exp><and_exp><literal name="carry_57_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:408  %p_41_i_i12_4 = and i1 %Range2_all_ones_21_4, %tmp_615_4

]]></Node>
<StgValue><ssdm name="p_41_i_i12_4"/></StgValue>
</operation>

<operation id="1198" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:409  %deleted_ones_22_4 = select i1 %carry_57_4, i1 %p_41_i_i12_4, i1 %Range1_all_ones_22_4

]]></Node>
<StgValue><ssdm name="deleted_ones_22_4"/></StgValue>
</operation>

<operation id="1199" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:410  %p_38_i_i12_4 = and i1 %carry_57_4, %Range1_all_ones_22_4

]]></Node>
<StgValue><ssdm name="p_38_i_i12_4"/></StgValue>
</operation>

<operation id="1200" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:411  %p_not_i_i12_4 = xor i1 %deleted_zeros_21_4, true

]]></Node>
<StgValue><ssdm name="p_not_i_i12_4"/></StgValue>
</operation>

<operation id="1201" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:412  %brmerge_i_i19_4 = or i1 %tmp_2179, %p_not_i_i12_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i19_4"/></StgValue>
</operation>

<operation id="1202" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:413  %tmp_617_4 = xor i1 %tmp_2176, true

]]></Node>
<StgValue><ssdm name="tmp_617_4"/></StgValue>
</operation>

<operation id="1203" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:414  %overflow_30_4 = and i1 %brmerge_i_i19_4, %tmp_617_4

]]></Node>
<StgValue><ssdm name="overflow_30_4"/></StgValue>
</operation>

<operation id="1204" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:415  %brmerge40_demorgan_i_338 = and i1 %tmp_2179, %deleted_ones_22_4

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_338"/></StgValue>
</operation>

<operation id="1205" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:416  %tmp21_demorgan = or i1 %p_38_i_i12_4, %brmerge40_demorgan_i_338

]]></Node>
<StgValue><ssdm name="tmp21_demorgan"/></StgValue>
</operation>

<operation id="1206" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:417  %tmp21 = xor i1 %tmp21_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp21"/></StgValue>
</operation>

<operation id="1207" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:418  %underflow_30_4 = and i1 %tmp_2176, %tmp21

]]></Node>
<StgValue><ssdm name="underflow_30_4"/></StgValue>
</operation>

<operation id="1208" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:419  %brmerge_i_i_i12_4 = or i1 %underflow_30_4, %overflow_30_4

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i12_4"/></StgValue>
</operation>

<operation id="1209" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="753">
<or_exp><and_exp><literal name="carry_55_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:445  %tmp_2185 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_185_5, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2185"/></StgValue>
</operation>

<operation id="1210" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:451  %deleted_zeros_5 = select i1 %carry_55_5, i1 %Range1_all_ones_5, i1 %Range1_all_zeros_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_5"/></StgValue>
</operation>

<operation id="1211" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="752">
<or_exp><and_exp><literal name="carry_55_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:452  %tmp_600_5 = xor i1 %tmp_2185, true

]]></Node>
<StgValue><ssdm name="tmp_600_5"/></StgValue>
</operation>

<operation id="1212" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="751">
<or_exp><and_exp><literal name="carry_55_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:453  %p_41_i_i_5 = and i1 %Range2_all_ones_5, %tmp_600_5

]]></Node>
<StgValue><ssdm name="p_41_i_i_5"/></StgValue>
</operation>

<operation id="1213" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:454  %deleted_ones_5 = select i1 %carry_55_5, i1 %p_41_i_i_5, i1 %Range1_all_ones_5

]]></Node>
<StgValue><ssdm name="deleted_ones_5"/></StgValue>
</operation>

<operation id="1214" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:455  %p_38_i_i_5 = and i1 %carry_55_5, %Range1_all_ones_5

]]></Node>
<StgValue><ssdm name="p_38_i_i_5"/></StgValue>
</operation>

<operation id="1215" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:456  %p_not_i_i_5 = xor i1 %deleted_zeros_5, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_5"/></StgValue>
</operation>

<operation id="1216" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:457  %brmerge_i_i_5 = or i1 %tmp_2184, %p_not_i_i_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_5"/></StgValue>
</operation>

<operation id="1217" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:458  %tmp_602_5 = xor i1 %tmp_2181, true

]]></Node>
<StgValue><ssdm name="tmp_602_5"/></StgValue>
</operation>

<operation id="1218" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:459  %overflow_5 = and i1 %brmerge_i_i_5, %tmp_602_5

]]></Node>
<StgValue><ssdm name="overflow_5"/></StgValue>
</operation>

<operation id="1219" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:460  %brmerge40_demorgan_i_339 = and i1 %tmp_2184, %deleted_ones_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_339"/></StgValue>
</operation>

<operation id="1220" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:461  %tmp23_demorgan = or i1 %p_38_i_i_5, %brmerge40_demorgan_i_339

]]></Node>
<StgValue><ssdm name="tmp23_demorgan"/></StgValue>
</operation>

<operation id="1221" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:462  %tmp23 = xor i1 %tmp23_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp23"/></StgValue>
</operation>

<operation id="1222" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:463  %underflow_5 = and i1 %tmp_2181, %tmp23

]]></Node>
<StgValue><ssdm name="underflow_5"/></StgValue>
</operation>

<operation id="1223" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:464  %brmerge_i_i_i_5 = or i1 %underflow_5, %overflow_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_5"/></StgValue>
</operation>

<operation id="1224" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="757">
<or_exp><and_exp><literal name="carry_57_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:485  %tmp_2190 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_190_5, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2190"/></StgValue>
</operation>

<operation id="1225" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:491  %deleted_zeros_21_5 = select i1 %carry_57_5, i1 %Range1_all_ones_22_5, i1 %Range1_all_zeros_21_5

]]></Node>
<StgValue><ssdm name="deleted_zeros_21_5"/></StgValue>
</operation>

<operation id="1226" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="756">
<or_exp><and_exp><literal name="carry_57_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:492  %tmp_615_5 = xor i1 %tmp_2190, true

]]></Node>
<StgValue><ssdm name="tmp_615_5"/></StgValue>
</operation>

<operation id="1227" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="755">
<or_exp><and_exp><literal name="carry_57_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:493  %p_41_i_i12_5 = and i1 %Range2_all_ones_21_5, %tmp_615_5

]]></Node>
<StgValue><ssdm name="p_41_i_i12_5"/></StgValue>
</operation>

<operation id="1228" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:494  %deleted_ones_22_5 = select i1 %carry_57_5, i1 %p_41_i_i12_5, i1 %Range1_all_ones_22_5

]]></Node>
<StgValue><ssdm name="deleted_ones_22_5"/></StgValue>
</operation>

<operation id="1229" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:495  %p_38_i_i12_5 = and i1 %carry_57_5, %Range1_all_ones_22_5

]]></Node>
<StgValue><ssdm name="p_38_i_i12_5"/></StgValue>
</operation>

<operation id="1230" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:496  %p_not_i_i12_5 = xor i1 %deleted_zeros_21_5, true

]]></Node>
<StgValue><ssdm name="p_not_i_i12_5"/></StgValue>
</operation>

<operation id="1231" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="997" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:497  %brmerge_i_i19_5 = or i1 %tmp_2189, %p_not_i_i12_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i19_5"/></StgValue>
</operation>

<operation id="1232" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:498  %tmp_617_5 = xor i1 %tmp_2186, true

]]></Node>
<StgValue><ssdm name="tmp_617_5"/></StgValue>
</operation>

<operation id="1233" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:499  %overflow_30_5 = and i1 %brmerge_i_i19_5, %tmp_617_5

]]></Node>
<StgValue><ssdm name="overflow_30_5"/></StgValue>
</operation>

<operation id="1234" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:500  %brmerge40_demorgan_i_340 = and i1 %tmp_2189, %deleted_ones_22_5

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_340"/></StgValue>
</operation>

<operation id="1235" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:501  %tmp25_demorgan = or i1 %p_38_i_i12_5, %brmerge40_demorgan_i_340

]]></Node>
<StgValue><ssdm name="tmp25_demorgan"/></StgValue>
</operation>

<operation id="1236" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:502  %tmp25 = xor i1 %tmp25_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp25"/></StgValue>
</operation>

<operation id="1237" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:503  %underflow_30_5 = and i1 %tmp_2186, %tmp25

]]></Node>
<StgValue><ssdm name="underflow_30_5"/></StgValue>
</operation>

<operation id="1238" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:504  %brmerge_i_i_i12_5 = or i1 %underflow_30_5, %overflow_30_5

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i12_5"/></StgValue>
</operation>

<operation id="1239" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="761">
<or_exp><and_exp><literal name="carry_55_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:530  %tmp_2195 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_185_6, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2195"/></StgValue>
</operation>

<operation id="1240" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:536  %deleted_zeros_6 = select i1 %carry_55_6, i1 %Range1_all_ones_6, i1 %Range1_all_zeros_6

]]></Node>
<StgValue><ssdm name="deleted_zeros_6"/></StgValue>
</operation>

<operation id="1241" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="760">
<or_exp><and_exp><literal name="carry_55_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:537  %tmp_600_6 = xor i1 %tmp_2195, true

]]></Node>
<StgValue><ssdm name="tmp_600_6"/></StgValue>
</operation>

<operation id="1242" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="759">
<or_exp><and_exp><literal name="carry_55_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:538  %p_41_i_i_6 = and i1 %Range2_all_ones_6, %tmp_600_6

]]></Node>
<StgValue><ssdm name="p_41_i_i_6"/></StgValue>
</operation>

<operation id="1243" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1039" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:539  %deleted_ones_6 = select i1 %carry_55_6, i1 %p_41_i_i_6, i1 %Range1_all_ones_6

]]></Node>
<StgValue><ssdm name="deleted_ones_6"/></StgValue>
</operation>

<operation id="1244" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:540  %p_38_i_i_6 = and i1 %carry_55_6, %Range1_all_ones_6

]]></Node>
<StgValue><ssdm name="p_38_i_i_6"/></StgValue>
</operation>

<operation id="1245" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1041" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:541  %p_not_i_i_6 = xor i1 %deleted_zeros_6, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_6"/></StgValue>
</operation>

<operation id="1246" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:542  %brmerge_i_i_6 = or i1 %tmp_2194, %p_not_i_i_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_6"/></StgValue>
</operation>

<operation id="1247" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:543  %tmp_602_6 = xor i1 %tmp_2191, true

]]></Node>
<StgValue><ssdm name="tmp_602_6"/></StgValue>
</operation>

<operation id="1248" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:544  %overflow_6 = and i1 %brmerge_i_i_6, %tmp_602_6

]]></Node>
<StgValue><ssdm name="overflow_6"/></StgValue>
</operation>

<operation id="1249" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:545  %brmerge40_demorgan_i_341 = and i1 %tmp_2194, %deleted_ones_6

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_341"/></StgValue>
</operation>

<operation id="1250" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:546  %tmp27_demorgan = or i1 %p_38_i_i_6, %brmerge40_demorgan_i_341

]]></Node>
<StgValue><ssdm name="tmp27_demorgan"/></StgValue>
</operation>

<operation id="1251" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:547  %tmp27 = xor i1 %tmp27_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp27"/></StgValue>
</operation>

<operation id="1252" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:548  %underflow_6 = and i1 %tmp_2191, %tmp27

]]></Node>
<StgValue><ssdm name="underflow_6"/></StgValue>
</operation>

<operation id="1253" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:549  %brmerge_i_i_i_6 = or i1 %underflow_6, %overflow_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_6"/></StgValue>
</operation>

<operation id="1254" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="765">
<or_exp><and_exp><literal name="carry_57_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:570  %tmp_2200 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_190_6, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2200"/></StgValue>
</operation>

<operation id="1255" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:576  %deleted_zeros_21_6 = select i1 %carry_57_6, i1 %Range1_all_ones_22_6, i1 %Range1_all_zeros_21_6

]]></Node>
<StgValue><ssdm name="deleted_zeros_21_6"/></StgValue>
</operation>

<operation id="1256" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="764">
<or_exp><and_exp><literal name="carry_57_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:577  %tmp_615_6 = xor i1 %tmp_2200, true

]]></Node>
<StgValue><ssdm name="tmp_615_6"/></StgValue>
</operation>

<operation id="1257" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="763">
<or_exp><and_exp><literal name="carry_57_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:578  %p_41_i_i12_6 = and i1 %Range2_all_ones_21_6, %tmp_615_6

]]></Node>
<StgValue><ssdm name="p_41_i_i12_6"/></StgValue>
</operation>

<operation id="1258" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:579  %deleted_ones_22_6 = select i1 %carry_57_6, i1 %p_41_i_i12_6, i1 %Range1_all_ones_22_6

]]></Node>
<StgValue><ssdm name="deleted_ones_22_6"/></StgValue>
</operation>

<operation id="1259" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:580  %p_38_i_i12_6 = and i1 %carry_57_6, %Range1_all_ones_22_6

]]></Node>
<StgValue><ssdm name="p_38_i_i12_6"/></StgValue>
</operation>

<operation id="1260" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:581  %p_not_i_i12_6 = xor i1 %deleted_zeros_21_6, true

]]></Node>
<StgValue><ssdm name="p_not_i_i12_6"/></StgValue>
</operation>

<operation id="1261" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:582  %brmerge_i_i19_6 = or i1 %tmp_2199, %p_not_i_i12_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i19_6"/></StgValue>
</operation>

<operation id="1262" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:583  %tmp_617_6 = xor i1 %tmp_2196, true

]]></Node>
<StgValue><ssdm name="tmp_617_6"/></StgValue>
</operation>

<operation id="1263" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:584  %overflow_30_6 = and i1 %brmerge_i_i19_6, %tmp_617_6

]]></Node>
<StgValue><ssdm name="overflow_30_6"/></StgValue>
</operation>

<operation id="1264" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:585  %brmerge40_demorgan_i_342 = and i1 %tmp_2199, %deleted_ones_22_6

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_342"/></StgValue>
</operation>

<operation id="1265" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:586  %tmp29_demorgan = or i1 %p_38_i_i12_6, %brmerge40_demorgan_i_342

]]></Node>
<StgValue><ssdm name="tmp29_demorgan"/></StgValue>
</operation>

<operation id="1266" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:587  %tmp29 = xor i1 %tmp29_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="1267" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:588  %underflow_30_6 = and i1 %tmp_2196, %tmp29

]]></Node>
<StgValue><ssdm name="underflow_30_6"/></StgValue>
</operation>

<operation id="1268" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:589  %brmerge_i_i_i12_6 = or i1 %underflow_30_6, %overflow_30_6

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i12_6"/></StgValue>
</operation>

<operation id="1269" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="769">
<or_exp><and_exp><literal name="carry_55_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:615  %tmp_2205 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_185_7, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2205"/></StgValue>
</operation>

<operation id="1270" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:621  %deleted_zeros_7 = select i1 %carry_55_7, i1 %Range1_all_ones_7, i1 %Range1_all_zeros_7

]]></Node>
<StgValue><ssdm name="deleted_zeros_7"/></StgValue>
</operation>

<operation id="1271" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="768">
<or_exp><and_exp><literal name="carry_55_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:622  %tmp_600_7 = xor i1 %tmp_2205, true

]]></Node>
<StgValue><ssdm name="tmp_600_7"/></StgValue>
</operation>

<operation id="1272" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="767">
<or_exp><and_exp><literal name="carry_55_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:623  %p_41_i_i_7 = and i1 %Range2_all_ones_7, %tmp_600_7

]]></Node>
<StgValue><ssdm name="p_41_i_i_7"/></StgValue>
</operation>

<operation id="1273" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:624  %deleted_ones_7 = select i1 %carry_55_7, i1 %p_41_i_i_7, i1 %Range1_all_ones_7

]]></Node>
<StgValue><ssdm name="deleted_ones_7"/></StgValue>
</operation>

<operation id="1274" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:625  %p_38_i_i_7 = and i1 %carry_55_7, %Range1_all_ones_7

]]></Node>
<StgValue><ssdm name="p_38_i_i_7"/></StgValue>
</operation>

<operation id="1275" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:626  %p_not_i_i_7 = xor i1 %deleted_zeros_7, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_7"/></StgValue>
</operation>

<operation id="1276" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:627  %brmerge_i_i_7 = or i1 %tmp_2204, %p_not_i_i_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i_7"/></StgValue>
</operation>

<operation id="1277" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:628  %tmp_602_7 = xor i1 %tmp_2201, true

]]></Node>
<StgValue><ssdm name="tmp_602_7"/></StgValue>
</operation>

<operation id="1278" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:629  %overflow_7 = and i1 %brmerge_i_i_7, %tmp_602_7

]]></Node>
<StgValue><ssdm name="overflow_7"/></StgValue>
</operation>

<operation id="1279" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:630  %brmerge40_demorgan_i_343 = and i1 %tmp_2204, %deleted_ones_7

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_343"/></StgValue>
</operation>

<operation id="1280" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:631  %tmp31_demorgan = or i1 %p_38_i_i_7, %brmerge40_demorgan_i_343

]]></Node>
<StgValue><ssdm name="tmp31_demorgan"/></StgValue>
</operation>

<operation id="1281" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:632  %tmp31 = xor i1 %tmp31_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp31"/></StgValue>
</operation>

<operation id="1282" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:633  %underflow_7 = and i1 %tmp_2201, %tmp31

]]></Node>
<StgValue><ssdm name="underflow_7"/></StgValue>
</operation>

<operation id="1283" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:634  %brmerge_i_i_i_7 = or i1 %underflow_7, %overflow_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_7"/></StgValue>
</operation>

<operation id="1284" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="773">
<or_exp><and_exp><literal name="carry_57_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:655  %tmp_2210 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_190_7, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2210"/></StgValue>
</operation>

<operation id="1285" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:661  %deleted_zeros_21_7 = select i1 %carry_57_7, i1 %Range1_all_ones_22_7, i1 %Range1_all_zeros_21_7

]]></Node>
<StgValue><ssdm name="deleted_zeros_21_7"/></StgValue>
</operation>

<operation id="1286" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="772">
<or_exp><and_exp><literal name="carry_57_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:662  %tmp_615_7 = xor i1 %tmp_2210, true

]]></Node>
<StgValue><ssdm name="tmp_615_7"/></StgValue>
</operation>

<operation id="1287" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="771">
<or_exp><and_exp><literal name="carry_57_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:663  %p_41_i_i12_7 = and i1 %Range2_all_ones_21_7, %tmp_615_7

]]></Node>
<StgValue><ssdm name="p_41_i_i12_7"/></StgValue>
</operation>

<operation id="1288" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:664  %deleted_ones_22_7 = select i1 %carry_57_7, i1 %p_41_i_i12_7, i1 %Range1_all_ones_22_7

]]></Node>
<StgValue><ssdm name="deleted_ones_22_7"/></StgValue>
</operation>

<operation id="1289" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:665  %p_38_i_i12_7 = and i1 %carry_57_7, %Range1_all_ones_22_7

]]></Node>
<StgValue><ssdm name="p_38_i_i12_7"/></StgValue>
</operation>

<operation id="1290" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:666  %p_not_i_i12_7 = xor i1 %deleted_zeros_21_7, true

]]></Node>
<StgValue><ssdm name="p_not_i_i12_7"/></StgValue>
</operation>

<operation id="1291" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:667  %brmerge_i_i19_7 = or i1 %tmp_2209, %p_not_i_i12_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i19_7"/></StgValue>
</operation>

<operation id="1292" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:668  %tmp_617_7 = xor i1 %tmp_2206, true

]]></Node>
<StgValue><ssdm name="tmp_617_7"/></StgValue>
</operation>

<operation id="1293" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:669  %overflow_30_7 = and i1 %brmerge_i_i19_7, %tmp_617_7

]]></Node>
<StgValue><ssdm name="overflow_30_7"/></StgValue>
</operation>

<operation id="1294" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:670  %brmerge40_demorgan_i_344 = and i1 %tmp_2209, %deleted_ones_22_7

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_344"/></StgValue>
</operation>

<operation id="1295" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:671  %tmp33_demorgan = or i1 %p_38_i_i12_7, %brmerge40_demorgan_i_344

]]></Node>
<StgValue><ssdm name="tmp33_demorgan"/></StgValue>
</operation>

<operation id="1296" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:672  %tmp33 = xor i1 %tmp33_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp33"/></StgValue>
</operation>

<operation id="1297" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:673  %underflow_30_7 = and i1 %tmp_2206, %tmp33

]]></Node>
<StgValue><ssdm name="underflow_30_7"/></StgValue>
</operation>

<operation id="1298" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:674  %brmerge_i_i_i12_7 = or i1 %underflow_30_7, %overflow_30_7

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i12_7"/></StgValue>
</operation>

<operation id="1299" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="777">
<or_exp><and_exp><literal name="carry_55_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:700  %tmp_2215 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_185_8, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2215"/></StgValue>
</operation>

<operation id="1300" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:706  %deleted_zeros_8 = select i1 %carry_55_8, i1 %Range1_all_ones_8, i1 %Range1_all_zeros_8

]]></Node>
<StgValue><ssdm name="deleted_zeros_8"/></StgValue>
</operation>

<operation id="1301" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="776">
<or_exp><and_exp><literal name="carry_55_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:707  %tmp_600_8 = xor i1 %tmp_2215, true

]]></Node>
<StgValue><ssdm name="tmp_600_8"/></StgValue>
</operation>

<operation id="1302" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="775">
<or_exp><and_exp><literal name="carry_55_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:708  %p_41_i_i_8 = and i1 %Range2_all_ones_8, %tmp_600_8

]]></Node>
<StgValue><ssdm name="p_41_i_i_8"/></StgValue>
</operation>

<operation id="1303" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:709  %deleted_ones_8 = select i1 %carry_55_8, i1 %p_41_i_i_8, i1 %Range1_all_ones_8

]]></Node>
<StgValue><ssdm name="deleted_ones_8"/></StgValue>
</operation>

<operation id="1304" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:710  %p_38_i_i_8 = and i1 %carry_55_8, %Range1_all_ones_8

]]></Node>
<StgValue><ssdm name="p_38_i_i_8"/></StgValue>
</operation>

<operation id="1305" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:711  %p_not_i_i_8 = xor i1 %deleted_zeros_8, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_8"/></StgValue>
</operation>

<operation id="1306" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:712  %brmerge_i_i_8 = or i1 %tmp_2214, %p_not_i_i_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i_8"/></StgValue>
</operation>

<operation id="1307" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:713  %tmp_602_8 = xor i1 %tmp_2211, true

]]></Node>
<StgValue><ssdm name="tmp_602_8"/></StgValue>
</operation>

<operation id="1308" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:714  %overflow_8 = and i1 %brmerge_i_i_8, %tmp_602_8

]]></Node>
<StgValue><ssdm name="overflow_8"/></StgValue>
</operation>

<operation id="1309" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:715  %brmerge40_demorgan_i_345 = and i1 %tmp_2214, %deleted_ones_8

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_345"/></StgValue>
</operation>

<operation id="1310" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:716  %tmp35_demorgan = or i1 %p_38_i_i_8, %brmerge40_demorgan_i_345

]]></Node>
<StgValue><ssdm name="tmp35_demorgan"/></StgValue>
</operation>

<operation id="1311" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:717  %tmp35 = xor i1 %tmp35_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp35"/></StgValue>
</operation>

<operation id="1312" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:718  %underflow_8 = and i1 %tmp_2211, %tmp35

]]></Node>
<StgValue><ssdm name="underflow_8"/></StgValue>
</operation>

<operation id="1313" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:719  %brmerge_i_i_i_8 = or i1 %underflow_8, %overflow_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_8"/></StgValue>
</operation>

<operation id="1314" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="781">
<or_exp><and_exp><literal name="carry_57_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:740  %tmp_2220 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_190_8, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2220"/></StgValue>
</operation>

<operation id="1315" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:746  %deleted_zeros_21_8 = select i1 %carry_57_8, i1 %Range1_all_ones_22_8, i1 %Range1_all_zeros_21_8

]]></Node>
<StgValue><ssdm name="deleted_zeros_21_8"/></StgValue>
</operation>

<operation id="1316" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="780">
<or_exp><and_exp><literal name="carry_57_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:747  %tmp_615_8 = xor i1 %tmp_2220, true

]]></Node>
<StgValue><ssdm name="tmp_615_8"/></StgValue>
</operation>

<operation id="1317" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="779">
<or_exp><and_exp><literal name="carry_57_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:748  %p_41_i_i12_8 = and i1 %Range2_all_ones_21_8, %tmp_615_8

]]></Node>
<StgValue><ssdm name="p_41_i_i12_8"/></StgValue>
</operation>

<operation id="1318" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:749  %deleted_ones_22_8 = select i1 %carry_57_8, i1 %p_41_i_i12_8, i1 %Range1_all_ones_22_8

]]></Node>
<StgValue><ssdm name="deleted_ones_22_8"/></StgValue>
</operation>

<operation id="1319" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:750  %p_38_i_i12_8 = and i1 %carry_57_8, %Range1_all_ones_22_8

]]></Node>
<StgValue><ssdm name="p_38_i_i12_8"/></StgValue>
</operation>

<operation id="1320" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:751  %p_not_i_i12_8 = xor i1 %deleted_zeros_21_8, true

]]></Node>
<StgValue><ssdm name="p_not_i_i12_8"/></StgValue>
</operation>

<operation id="1321" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:752  %brmerge_i_i19_8 = or i1 %tmp_2219, %p_not_i_i12_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i19_8"/></StgValue>
</operation>

<operation id="1322" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:753  %tmp_617_8 = xor i1 %tmp_2216, true

]]></Node>
<StgValue><ssdm name="tmp_617_8"/></StgValue>
</operation>

<operation id="1323" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:754  %overflow_30_8 = and i1 %brmerge_i_i19_8, %tmp_617_8

]]></Node>
<StgValue><ssdm name="overflow_30_8"/></StgValue>
</operation>

<operation id="1324" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:755  %brmerge40_demorgan_i_346 = and i1 %tmp_2219, %deleted_ones_22_8

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_346"/></StgValue>
</operation>

<operation id="1325" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:756  %tmp37_demorgan = or i1 %p_38_i_i12_8, %brmerge40_demorgan_i_346

]]></Node>
<StgValue><ssdm name="tmp37_demorgan"/></StgValue>
</operation>

<operation id="1326" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:757  %tmp37 = xor i1 %tmp37_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp37"/></StgValue>
</operation>

<operation id="1327" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:758  %underflow_30_8 = and i1 %tmp_2216, %tmp37

]]></Node>
<StgValue><ssdm name="underflow_30_8"/></StgValue>
</operation>

<operation id="1328" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:759  %brmerge_i_i_i12_8 = or i1 %underflow_30_8, %overflow_30_8

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i12_8"/></StgValue>
</operation>

<operation id="1329" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="785">
<or_exp><and_exp><literal name="carry_55_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:785  %tmp_2225 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_185_9, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2225"/></StgValue>
</operation>

<operation id="1330" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:791  %deleted_zeros_9 = select i1 %carry_55_9, i1 %Range1_all_ones_9, i1 %Range1_all_zeros_9

]]></Node>
<StgValue><ssdm name="deleted_zeros_9"/></StgValue>
</operation>

<operation id="1331" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="784">
<or_exp><and_exp><literal name="carry_55_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:792  %tmp_600_9 = xor i1 %tmp_2225, true

]]></Node>
<StgValue><ssdm name="tmp_600_9"/></StgValue>
</operation>

<operation id="1332" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="783">
<or_exp><and_exp><literal name="carry_55_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:793  %p_41_i_i_9 = and i1 %Range2_all_ones_9, %tmp_600_9

]]></Node>
<StgValue><ssdm name="p_41_i_i_9"/></StgValue>
</operation>

<operation id="1333" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:794  %deleted_ones_9 = select i1 %carry_55_9, i1 %p_41_i_i_9, i1 %Range1_all_ones_9

]]></Node>
<StgValue><ssdm name="deleted_ones_9"/></StgValue>
</operation>

<operation id="1334" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:795  %p_38_i_i_9 = and i1 %carry_55_9, %Range1_all_ones_9

]]></Node>
<StgValue><ssdm name="p_38_i_i_9"/></StgValue>
</operation>

<operation id="1335" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:796  %p_not_i_i_9 = xor i1 %deleted_zeros_9, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_9"/></StgValue>
</operation>

<operation id="1336" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:797  %brmerge_i_i_9 = or i1 %tmp_2224, %p_not_i_i_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i_9"/></StgValue>
</operation>

<operation id="1337" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:798  %tmp_602_9 = xor i1 %tmp_2221, true

]]></Node>
<StgValue><ssdm name="tmp_602_9"/></StgValue>
</operation>

<operation id="1338" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:799  %overflow_9 = and i1 %brmerge_i_i_9, %tmp_602_9

]]></Node>
<StgValue><ssdm name="overflow_9"/></StgValue>
</operation>

<operation id="1339" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:800  %brmerge40_demorgan_i_347 = and i1 %tmp_2224, %deleted_ones_9

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_347"/></StgValue>
</operation>

<operation id="1340" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:801  %tmp39_demorgan = or i1 %p_38_i_i_9, %brmerge40_demorgan_i_347

]]></Node>
<StgValue><ssdm name="tmp39_demorgan"/></StgValue>
</operation>

<operation id="1341" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:802  %tmp39 = xor i1 %tmp39_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp39"/></StgValue>
</operation>

<operation id="1342" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:803  %underflow_9 = and i1 %tmp_2221, %tmp39

]]></Node>
<StgValue><ssdm name="underflow_9"/></StgValue>
</operation>

<operation id="1343" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:804  %brmerge_i_i_i_9 = or i1 %underflow_9, %overflow_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_9"/></StgValue>
</operation>

<operation id="1344" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="789">
<or_exp><and_exp><literal name="carry_57_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:825  %tmp_2230 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_190_9, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2230"/></StgValue>
</operation>

<operation id="1345" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:831  %deleted_zeros_21_9 = select i1 %carry_57_9, i1 %Range1_all_ones_22_9, i1 %Range1_all_zeros_21_9

]]></Node>
<StgValue><ssdm name="deleted_zeros_21_9"/></StgValue>
</operation>

<operation id="1346" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="788">
<or_exp><and_exp><literal name="carry_57_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:832  %tmp_615_9 = xor i1 %tmp_2230, true

]]></Node>
<StgValue><ssdm name="tmp_615_9"/></StgValue>
</operation>

<operation id="1347" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="787">
<or_exp><and_exp><literal name="carry_57_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:833  %p_41_i_i12_9 = and i1 %Range2_all_ones_21_9, %tmp_615_9

]]></Node>
<StgValue><ssdm name="p_41_i_i12_9"/></StgValue>
</operation>

<operation id="1348" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:834  %deleted_ones_22_9 = select i1 %carry_57_9, i1 %p_41_i_i12_9, i1 %Range1_all_ones_22_9

]]></Node>
<StgValue><ssdm name="deleted_ones_22_9"/></StgValue>
</operation>

<operation id="1349" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:835  %p_38_i_i12_9 = and i1 %carry_57_9, %Range1_all_ones_22_9

]]></Node>
<StgValue><ssdm name="p_38_i_i12_9"/></StgValue>
</operation>

<operation id="1350" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:836  %p_not_i_i12_9 = xor i1 %deleted_zeros_21_9, true

]]></Node>
<StgValue><ssdm name="p_not_i_i12_9"/></StgValue>
</operation>

<operation id="1351" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:837  %brmerge_i_i19_9 = or i1 %tmp_2229, %p_not_i_i12_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i19_9"/></StgValue>
</operation>

<operation id="1352" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:838  %tmp_617_9 = xor i1 %tmp_2226, true

]]></Node>
<StgValue><ssdm name="tmp_617_9"/></StgValue>
</operation>

<operation id="1353" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:839  %overflow_30_9 = and i1 %brmerge_i_i19_9, %tmp_617_9

]]></Node>
<StgValue><ssdm name="overflow_30_9"/></StgValue>
</operation>

<operation id="1354" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:840  %brmerge40_demorgan_i_348 = and i1 %tmp_2229, %deleted_ones_22_9

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_348"/></StgValue>
</operation>

<operation id="1355" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:841  %tmp41_demorgan = or i1 %p_38_i_i12_9, %brmerge40_demorgan_i_348

]]></Node>
<StgValue><ssdm name="tmp41_demorgan"/></StgValue>
</operation>

<operation id="1356" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:842  %tmp41 = xor i1 %tmp41_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp41"/></StgValue>
</operation>

<operation id="1357" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:843  %underflow_30_9 = and i1 %tmp_2226, %tmp41

]]></Node>
<StgValue><ssdm name="underflow_30_9"/></StgValue>
</operation>

<operation id="1358" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:844  %brmerge_i_i_i12_9 = or i1 %underflow_30_9, %overflow_30_9

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i12_9"/></StgValue>
</operation>

<operation id="1359" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="793">
<or_exp><and_exp><literal name="carry_55_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:870  %tmp_2235 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_185_s, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2235"/></StgValue>
</operation>

<operation id="1360" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:876  %deleted_zeros_10 = select i1 %carry_55_s, i1 %Range1_all_ones_10, i1 %Range1_all_zeros_10

]]></Node>
<StgValue><ssdm name="deleted_zeros_10"/></StgValue>
</operation>

<operation id="1361" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="792">
<or_exp><and_exp><literal name="carry_55_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:877  %tmp_600_s = xor i1 %tmp_2235, true

]]></Node>
<StgValue><ssdm name="tmp_600_s"/></StgValue>
</operation>

<operation id="1362" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="791">
<or_exp><and_exp><literal name="carry_55_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1378" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:878  %p_41_i_i_10 = and i1 %Range2_all_ones_10, %tmp_600_s

]]></Node>
<StgValue><ssdm name="p_41_i_i_10"/></StgValue>
</operation>

<operation id="1363" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:879  %deleted_ones_10 = select i1 %carry_55_s, i1 %p_41_i_i_10, i1 %Range1_all_ones_10

]]></Node>
<StgValue><ssdm name="deleted_ones_10"/></StgValue>
</operation>

<operation id="1364" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:880  %p_38_i_i_10 = and i1 %carry_55_s, %Range1_all_ones_10

]]></Node>
<StgValue><ssdm name="p_38_i_i_10"/></StgValue>
</operation>

<operation id="1365" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:881  %p_not_i_i_10 = xor i1 %deleted_zeros_10, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_10"/></StgValue>
</operation>

<operation id="1366" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:882  %brmerge_i_i_10 = or i1 %tmp_2234, %p_not_i_i_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i_10"/></StgValue>
</operation>

<operation id="1367" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:883  %tmp_602_s = xor i1 %tmp_2231, true

]]></Node>
<StgValue><ssdm name="tmp_602_s"/></StgValue>
</operation>

<operation id="1368" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:884  %overflow_10 = and i1 %brmerge_i_i_10, %tmp_602_s

]]></Node>
<StgValue><ssdm name="overflow_10"/></StgValue>
</operation>

<operation id="1369" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:885  %brmerge40_demorgan_i_349 = and i1 %tmp_2234, %deleted_ones_10

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_349"/></StgValue>
</operation>

<operation id="1370" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:886  %tmp43_demorgan = or i1 %p_38_i_i_10, %brmerge40_demorgan_i_349

]]></Node>
<StgValue><ssdm name="tmp43_demorgan"/></StgValue>
</operation>

<operation id="1371" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:887  %tmp43 = xor i1 %tmp43_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp43"/></StgValue>
</operation>

<operation id="1372" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:888  %underflow_10 = and i1 %tmp_2231, %tmp43

]]></Node>
<StgValue><ssdm name="underflow_10"/></StgValue>
</operation>

<operation id="1373" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:889  %brmerge_i_i_i_10 = or i1 %underflow_10, %overflow_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_10"/></StgValue>
</operation>

<operation id="1374" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="797">
<or_exp><and_exp><literal name="carry_57_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:910  %tmp_2240 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_190_s, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2240"/></StgValue>
</operation>

<operation id="1375" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:916  %deleted_zeros_21_s = select i1 %carry_57_s, i1 %Range1_all_ones_22_s, i1 %Range1_all_zeros_21_s

]]></Node>
<StgValue><ssdm name="deleted_zeros_21_s"/></StgValue>
</operation>

<operation id="1376" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="796">
<or_exp><and_exp><literal name="carry_57_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:917  %tmp_615_s = xor i1 %tmp_2240, true

]]></Node>
<StgValue><ssdm name="tmp_615_s"/></StgValue>
</operation>

<operation id="1377" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="795">
<or_exp><and_exp><literal name="carry_57_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:918  %p_41_i_i12_s = and i1 %Range2_all_ones_21_s, %tmp_615_s

]]></Node>
<StgValue><ssdm name="p_41_i_i12_s"/></StgValue>
</operation>

<operation id="1378" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:919  %deleted_ones_22_s = select i1 %carry_57_s, i1 %p_41_i_i12_s, i1 %Range1_all_ones_22_s

]]></Node>
<StgValue><ssdm name="deleted_ones_22_s"/></StgValue>
</operation>

<operation id="1379" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:920  %p_38_i_i12_s = and i1 %carry_57_s, %Range1_all_ones_22_s

]]></Node>
<StgValue><ssdm name="p_38_i_i12_s"/></StgValue>
</operation>

<operation id="1380" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:921  %p_not_i_i12_s = xor i1 %deleted_zeros_21_s, true

]]></Node>
<StgValue><ssdm name="p_not_i_i12_s"/></StgValue>
</operation>

<operation id="1381" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:922  %brmerge_i_i19_s = or i1 %tmp_2239, %p_not_i_i12_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i19_s"/></StgValue>
</operation>

<operation id="1382" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:923  %tmp_617_s = xor i1 %tmp_2236, true

]]></Node>
<StgValue><ssdm name="tmp_617_s"/></StgValue>
</operation>

<operation id="1383" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:924  %overflow_30_s = and i1 %brmerge_i_i19_s, %tmp_617_s

]]></Node>
<StgValue><ssdm name="overflow_30_s"/></StgValue>
</operation>

<operation id="1384" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:925  %brmerge40_demorgan_i_350 = and i1 %tmp_2239, %deleted_ones_22_s

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_350"/></StgValue>
</operation>

<operation id="1385" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:926  %tmp45_demorgan = or i1 %p_38_i_i12_s, %brmerge40_demorgan_i_350

]]></Node>
<StgValue><ssdm name="tmp45_demorgan"/></StgValue>
</operation>

<operation id="1386" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:927  %tmp45 = xor i1 %tmp45_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp45"/></StgValue>
</operation>

<operation id="1387" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:928  %underflow_30_s = and i1 %tmp_2236, %tmp45

]]></Node>
<StgValue><ssdm name="underflow_30_s"/></StgValue>
</operation>

<operation id="1388" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:929  %brmerge_i_i_i12_s = or i1 %underflow_30_s, %overflow_30_s

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i12_s"/></StgValue>
</operation>

<operation id="1389" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="801">
<or_exp><and_exp><literal name="carry_55_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:955  %tmp_2245 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_185_10, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2245"/></StgValue>
</operation>

<operation id="1390" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1461" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:961  %deleted_zeros_11 = select i1 %carry_55_10, i1 %Range1_all_ones_11, i1 %Range1_all_zeros_11

]]></Node>
<StgValue><ssdm name="deleted_zeros_11"/></StgValue>
</operation>

<operation id="1391" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="800">
<or_exp><and_exp><literal name="carry_55_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:962  %tmp_600_10 = xor i1 %tmp_2245, true

]]></Node>
<StgValue><ssdm name="tmp_600_10"/></StgValue>
</operation>

<operation id="1392" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="799">
<or_exp><and_exp><literal name="carry_55_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:963  %p_41_i_i_11 = and i1 %Range2_all_ones_11, %tmp_600_10

]]></Node>
<StgValue><ssdm name="p_41_i_i_11"/></StgValue>
</operation>

<operation id="1393" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:964  %deleted_ones_11 = select i1 %carry_55_10, i1 %p_41_i_i_11, i1 %Range1_all_ones_11

]]></Node>
<StgValue><ssdm name="deleted_ones_11"/></StgValue>
</operation>

<operation id="1394" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:965  %p_38_i_i_11 = and i1 %carry_55_10, %Range1_all_ones_11

]]></Node>
<StgValue><ssdm name="p_38_i_i_11"/></StgValue>
</operation>

<operation id="1395" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:966  %p_not_i_i_11 = xor i1 %deleted_zeros_11, true

]]></Node>
<StgValue><ssdm name="p_not_i_i_11"/></StgValue>
</operation>

<operation id="1396" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:967  %brmerge_i_i_11 = or i1 %tmp_2244, %p_not_i_i_11

]]></Node>
<StgValue><ssdm name="brmerge_i_i_11"/></StgValue>
</operation>

<operation id="1397" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:968  %tmp_602_10 = xor i1 %tmp_2241, true

]]></Node>
<StgValue><ssdm name="tmp_602_10"/></StgValue>
</operation>

<operation id="1398" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:969  %overflow_11 = and i1 %brmerge_i_i_11, %tmp_602_10

]]></Node>
<StgValue><ssdm name="overflow_11"/></StgValue>
</operation>

<operation id="1399" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:970  %brmerge40_demorgan_i_351 = and i1 %tmp_2244, %deleted_ones_11

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_351"/></StgValue>
</operation>

<operation id="1400" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:971  %tmp47_demorgan = or i1 %p_38_i_i_11, %brmerge40_demorgan_i_351

]]></Node>
<StgValue><ssdm name="tmp47_demorgan"/></StgValue>
</operation>

<operation id="1401" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:972  %tmp47 = xor i1 %tmp47_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp47"/></StgValue>
</operation>

<operation id="1402" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:973  %underflow_11 = and i1 %tmp_2241, %tmp47

]]></Node>
<StgValue><ssdm name="underflow_11"/></StgValue>
</operation>

<operation id="1403" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:974  %brmerge_i_i_i_11 = or i1 %underflow_11, %overflow_11

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i_11"/></StgValue>
</operation>

<operation id="1404" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="805">
<or_exp><and_exp><literal name="carry_57_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1495" bw="1" op_0_bw="1" op_1_bw="17" op_2_bw="32">
<![CDATA[
.preheader106.preheader_ifconv:995  %tmp_2250 = call i1 @_ssdm_op_BitSelect.i1.i17.i32(i17 %p_Val2_190_10, i32 14)

]]></Node>
<StgValue><ssdm name="tmp_2250"/></StgValue>
</operation>

<operation id="1405" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:1001  %deleted_zeros_21_10 = select i1 %carry_57_10, i1 %Range1_all_ones_22_10, i1 %Range1_all_zeros_21_10

]]></Node>
<StgValue><ssdm name="deleted_zeros_21_10"/></StgValue>
</operation>

<operation id="1406" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="804">
<or_exp><and_exp><literal name="carry_57_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:1002  %tmp_615_10 = xor i1 %tmp_2250, true

]]></Node>
<StgValue><ssdm name="tmp_615_10"/></StgValue>
</operation>

<operation id="1407" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="803">
<or_exp><and_exp><literal name="carry_57_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1503" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:1003  %p_41_i_i12_10 = and i1 %Range2_all_ones_21_10, %tmp_615_10

]]></Node>
<StgValue><ssdm name="p_41_i_i12_10"/></StgValue>
</operation>

<operation id="1408" st_id="31" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:1004  %deleted_ones_22_10 = select i1 %carry_57_10, i1 %p_41_i_i12_10, i1 %Range1_all_ones_22_10

]]></Node>
<StgValue><ssdm name="deleted_ones_22_10"/></StgValue>
</operation>

<operation id="1409" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:1005  %p_38_i_i12_10 = and i1 %carry_57_10, %Range1_all_ones_22_10

]]></Node>
<StgValue><ssdm name="p_38_i_i12_10"/></StgValue>
</operation>

<operation id="1410" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:1006  %p_not_i_i12_10 = xor i1 %deleted_zeros_21_10, true

]]></Node>
<StgValue><ssdm name="p_not_i_i12_10"/></StgValue>
</operation>

<operation id="1411" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:1007  %brmerge_i_i19_10 = or i1 %tmp_2249, %p_not_i_i12_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i19_10"/></StgValue>
</operation>

<operation id="1412" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:1008  %tmp_617_10 = xor i1 %tmp_2246, true

]]></Node>
<StgValue><ssdm name="tmp_617_10"/></StgValue>
</operation>

<operation id="1413" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:1009  %overflow_30_10 = and i1 %brmerge_i_i19_10, %tmp_617_10

]]></Node>
<StgValue><ssdm name="overflow_30_10"/></StgValue>
</operation>

<operation id="1414" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:1010  %brmerge40_demorgan_i_352 = and i1 %tmp_2249, %deleted_ones_22_10

]]></Node>
<StgValue><ssdm name="brmerge40_demorgan_i_352"/></StgValue>
</operation>

<operation id="1415" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1511" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:1011  %tmp49_demorgan = or i1 %p_38_i_i12_10, %brmerge40_demorgan_i_352

]]></Node>
<StgValue><ssdm name="tmp49_demorgan"/></StgValue>
</operation>

<operation id="1416" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1512" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:1012  %tmp49 = xor i1 %tmp49_demorgan, true

]]></Node>
<StgValue><ssdm name="tmp49"/></StgValue>
</operation>

<operation id="1417" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:1013  %underflow_30_10 = and i1 %tmp_2246, %tmp49

]]></Node>
<StgValue><ssdm name="underflow_30_10"/></StgValue>
</operation>

<operation id="1418" st_id="31" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="556">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:1014  %brmerge_i_i_i12_10 = or i1 %underflow_30_10, %overflow_30_10

]]></Node>
<StgValue><ssdm name="brmerge_i_i_i12_10"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1419" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:40  %tmp4 = or i1 %brmerge40_demorgan_i, %tmp_261

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="1420" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:41  %underflow_not = or i1 %tmp4, %p_38_i_i

]]></Node>
<StgValue><ssdm name="underflow_not"/></StgValue>
</operation>

<operation id="1421" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:42  %p_Val2_187_mux = select i1 %brmerge_i_i_i, i8 127, i8 %p_Val2_77

]]></Node>
<StgValue><ssdm name="p_Val2_187_mux"/></StgValue>
</operation>

<operation id="1422" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:43  %p_Val2_s_498 = select i1 %underflow, i8 -128, i8 %p_Val2_77

]]></Node>
<StgValue><ssdm name="p_Val2_s_498"/></StgValue>
</operation>

<operation id="1423" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:44  %this_assign_1 = select i1 %underflow_not, i8 %p_Val2_187_mux, i8 %p_Val2_s_498

]]></Node>
<StgValue><ssdm name="this_assign_1"/></StgValue>
</operation>

<operation id="1424" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:45  store i8 %this_assign_1, i8* %conv1_output_p_V_0_a_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1425" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:80  %tmp6 = or i1 %brmerge40_demorgan_i_353, %tmp_267

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="1426" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:81  %underflow_30_not = or i1 %tmp6, %p_38_i_i3

]]></Node>
<StgValue><ssdm name="underflow_30_not"/></StgValue>
</operation>

<operation id="1427" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:82  %p_Val2_192_mux = select i1 %brmerge_i_i_i3, i8 127, i8 %p_Val2_80

]]></Node>
<StgValue><ssdm name="p_Val2_192_mux"/></StgValue>
</operation>

<operation id="1428" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:83  %p_Val2_3 = select i1 %underflow_s, i8 -128, i8 %p_Val2_80

]]></Node>
<StgValue><ssdm name="p_Val2_3"/></StgValue>
</operation>

<operation id="1429" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:84  %this_assign_77_1 = select i1 %underflow_30_not, i8 %p_Val2_192_mux, i8 %p_Val2_3

]]></Node>
<StgValue><ssdm name="this_assign_77_1"/></StgValue>
</operation>

<operation id="1430" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:85  store i8 %this_assign_77_1, i8* %conv1_output_p_V_12_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1431" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:125  %tmp8 = or i1 %brmerge40_demorgan_i_331, %tmp_602_1

]]></Node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="1432" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:126  %underflow_not_1 = or i1 %tmp8, %p_38_i_i_1

]]></Node>
<StgValue><ssdm name="underflow_not_1"/></StgValue>
</operation>

<operation id="1433" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:127  %p_Val2_187_mux_1 = select i1 %brmerge_i_i_i_1, i8 127, i8 %p_Val2_187_1

]]></Node>
<StgValue><ssdm name="p_Val2_187_mux_1"/></StgValue>
</operation>

<operation id="1434" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:128  %p_Val2_187_1_499 = select i1 %underflow_1, i8 -128, i8 %p_Val2_187_1

]]></Node>
<StgValue><ssdm name="p_Val2_187_1_499"/></StgValue>
</operation>

<operation id="1435" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:129  %this_assign_1_1 = select i1 %underflow_not_1, i8 %p_Val2_187_mux_1, i8 %p_Val2_187_1_499

]]></Node>
<StgValue><ssdm name="this_assign_1_1"/></StgValue>
</operation>

<operation id="1436" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:130  store i8 %this_assign_1_1, i8* %conv1_output_p_V_1_a_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1437" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:165  %tmp10 = or i1 %brmerge40_demorgan_i_332, %tmp_617_1

]]></Node>
<StgValue><ssdm name="tmp10"/></StgValue>
</operation>

<operation id="1438" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:166  %underflow_30_not_1 = or i1 %tmp10, %p_38_i_i12_1

]]></Node>
<StgValue><ssdm name="underflow_30_not_1"/></StgValue>
</operation>

<operation id="1439" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:167  %p_Val2_192_mux_1 = select i1 %brmerge_i_i_i12_1, i8 127, i8 %p_Val2_192_1

]]></Node>
<StgValue><ssdm name="p_Val2_192_mux_1"/></StgValue>
</operation>

<operation id="1440" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:168  %p_Val2_192_1_500 = select i1 %underflow_30_1, i8 -128, i8 %p_Val2_192_1

]]></Node>
<StgValue><ssdm name="p_Val2_192_1_500"/></StgValue>
</operation>

<operation id="1441" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:169  %this_assign_77_1_1 = select i1 %underflow_30_not_1, i8 %p_Val2_192_mux_1, i8 %p_Val2_192_1_500

]]></Node>
<StgValue><ssdm name="this_assign_77_1_1"/></StgValue>
</operation>

<operation id="1442" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:170  store i8 %this_assign_77_1_1, i8* %conv1_output_p_V_13_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1443" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:210  %tmp12 = or i1 %brmerge40_demorgan_i_333, %tmp_602_2

]]></Node>
<StgValue><ssdm name="tmp12"/></StgValue>
</operation>

<operation id="1444" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:211  %underflow_not_2 = or i1 %tmp12, %p_38_i_i_2

]]></Node>
<StgValue><ssdm name="underflow_not_2"/></StgValue>
</operation>

<operation id="1445" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:212  %p_Val2_187_mux_2 = select i1 %brmerge_i_i_i_2, i8 127, i8 %p_Val2_187_2

]]></Node>
<StgValue><ssdm name="p_Val2_187_mux_2"/></StgValue>
</operation>

<operation id="1446" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:213  %p_Val2_187_2_501 = select i1 %underflow_2, i8 -128, i8 %p_Val2_187_2

]]></Node>
<StgValue><ssdm name="p_Val2_187_2_501"/></StgValue>
</operation>

<operation id="1447" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:214  %this_assign_1_2 = select i1 %underflow_not_2, i8 %p_Val2_187_mux_2, i8 %p_Val2_187_2_501

]]></Node>
<StgValue><ssdm name="this_assign_1_2"/></StgValue>
</operation>

<operation id="1448" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:215  store i8 %this_assign_1_2, i8* %conv1_output_p_V_2_a_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1449" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:250  %tmp14 = or i1 %brmerge40_demorgan_i_334, %tmp_617_2

]]></Node>
<StgValue><ssdm name="tmp14"/></StgValue>
</operation>

<operation id="1450" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:251  %underflow_30_not_2 = or i1 %tmp14, %p_38_i_i12_2

]]></Node>
<StgValue><ssdm name="underflow_30_not_2"/></StgValue>
</operation>

<operation id="1451" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:252  %p_Val2_192_mux_2 = select i1 %brmerge_i_i_i12_2, i8 127, i8 %p_Val2_192_2

]]></Node>
<StgValue><ssdm name="p_Val2_192_mux_2"/></StgValue>
</operation>

<operation id="1452" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:253  %p_Val2_192_2_502 = select i1 %underflow_30_2, i8 -128, i8 %p_Val2_192_2

]]></Node>
<StgValue><ssdm name="p_Val2_192_2_502"/></StgValue>
</operation>

<operation id="1453" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:254  %this_assign_77_1_2 = select i1 %underflow_30_not_2, i8 %p_Val2_192_mux_2, i8 %p_Val2_192_2_502

]]></Node>
<StgValue><ssdm name="this_assign_77_1_2"/></StgValue>
</operation>

<operation id="1454" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:255  store i8 %this_assign_77_1_2, i8* %conv1_output_p_V_14_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1455" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:295  %tmp16 = or i1 %brmerge40_demorgan_i_335, %tmp_602_3

]]></Node>
<StgValue><ssdm name="tmp16"/></StgValue>
</operation>

<operation id="1456" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:296  %underflow_not_3 = or i1 %tmp16, %p_38_i_i_3

]]></Node>
<StgValue><ssdm name="underflow_not_3"/></StgValue>
</operation>

<operation id="1457" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:297  %p_Val2_187_mux_3 = select i1 %brmerge_i_i_i_3, i8 127, i8 %p_Val2_187_3

]]></Node>
<StgValue><ssdm name="p_Val2_187_mux_3"/></StgValue>
</operation>

<operation id="1458" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:298  %p_Val2_187_3_503 = select i1 %underflow_3, i8 -128, i8 %p_Val2_187_3

]]></Node>
<StgValue><ssdm name="p_Val2_187_3_503"/></StgValue>
</operation>

<operation id="1459" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:299  %this_assign_1_3 = select i1 %underflow_not_3, i8 %p_Val2_187_mux_3, i8 %p_Val2_187_3_503

]]></Node>
<StgValue><ssdm name="this_assign_1_3"/></StgValue>
</operation>

<operation id="1460" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:300  store i8 %this_assign_1_3, i8* %conv1_output_p_V_3_a_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1461" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:335  %tmp18 = or i1 %brmerge40_demorgan_i_336, %tmp_617_3

]]></Node>
<StgValue><ssdm name="tmp18"/></StgValue>
</operation>

<operation id="1462" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:336  %underflow_30_not_3 = or i1 %tmp18, %p_38_i_i12_3

]]></Node>
<StgValue><ssdm name="underflow_30_not_3"/></StgValue>
</operation>

<operation id="1463" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:337  %p_Val2_192_mux_3 = select i1 %brmerge_i_i_i12_3, i8 127, i8 %p_Val2_192_3

]]></Node>
<StgValue><ssdm name="p_Val2_192_mux_3"/></StgValue>
</operation>

<operation id="1464" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:338  %p_Val2_192_3_504 = select i1 %underflow_30_3, i8 -128, i8 %p_Val2_192_3

]]></Node>
<StgValue><ssdm name="p_Val2_192_3_504"/></StgValue>
</operation>

<operation id="1465" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:339  %this_assign_77_1_3 = select i1 %underflow_30_not_3, i8 %p_Val2_192_mux_3, i8 %p_Val2_192_3_504

]]></Node>
<StgValue><ssdm name="this_assign_77_1_3"/></StgValue>
</operation>

<operation id="1466" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:340  store i8 %this_assign_77_1_3, i8* %conv1_output_p_V_15_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1467" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:380  %tmp20 = or i1 %brmerge40_demorgan_i_337, %tmp_602_4

]]></Node>
<StgValue><ssdm name="tmp20"/></StgValue>
</operation>

<operation id="1468" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:381  %underflow_not_4 = or i1 %tmp20, %p_38_i_i_4

]]></Node>
<StgValue><ssdm name="underflow_not_4"/></StgValue>
</operation>

<operation id="1469" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:382  %p_Val2_187_mux_4 = select i1 %brmerge_i_i_i_4, i8 127, i8 %p_Val2_187_4

]]></Node>
<StgValue><ssdm name="p_Val2_187_mux_4"/></StgValue>
</operation>

<operation id="1470" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:383  %p_Val2_187_4_505 = select i1 %underflow_4, i8 -128, i8 %p_Val2_187_4

]]></Node>
<StgValue><ssdm name="p_Val2_187_4_505"/></StgValue>
</operation>

<operation id="1471" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:384  %this_assign_1_4 = select i1 %underflow_not_4, i8 %p_Val2_187_mux_4, i8 %p_Val2_187_4_505

]]></Node>
<StgValue><ssdm name="this_assign_1_4"/></StgValue>
</operation>

<operation id="1472" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:385  store i8 %this_assign_1_4, i8* %conv1_output_p_V_4_a_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1473" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:420  %tmp22 = or i1 %brmerge40_demorgan_i_338, %tmp_617_4

]]></Node>
<StgValue><ssdm name="tmp22"/></StgValue>
</operation>

<operation id="1474" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:421  %underflow_30_not_4 = or i1 %tmp22, %p_38_i_i12_4

]]></Node>
<StgValue><ssdm name="underflow_30_not_4"/></StgValue>
</operation>

<operation id="1475" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:422  %p_Val2_192_mux_4 = select i1 %brmerge_i_i_i12_4, i8 127, i8 %p_Val2_192_4

]]></Node>
<StgValue><ssdm name="p_Val2_192_mux_4"/></StgValue>
</operation>

<operation id="1476" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:423  %p_Val2_192_4_506 = select i1 %underflow_30_4, i8 -128, i8 %p_Val2_192_4

]]></Node>
<StgValue><ssdm name="p_Val2_192_4_506"/></StgValue>
</operation>

<operation id="1477" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:424  %this_assign_77_1_4 = select i1 %underflow_30_not_4, i8 %p_Val2_192_mux_4, i8 %p_Val2_192_4_506

]]></Node>
<StgValue><ssdm name="this_assign_77_1_4"/></StgValue>
</operation>

<operation id="1478" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:425  store i8 %this_assign_77_1_4, i8* %conv1_output_p_V_16_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1479" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:465  %tmp24 = or i1 %brmerge40_demorgan_i_339, %tmp_602_5

]]></Node>
<StgValue><ssdm name="tmp24"/></StgValue>
</operation>

<operation id="1480" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:466  %underflow_not_5 = or i1 %tmp24, %p_38_i_i_5

]]></Node>
<StgValue><ssdm name="underflow_not_5"/></StgValue>
</operation>

<operation id="1481" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="967" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:467  %p_Val2_187_mux_5 = select i1 %brmerge_i_i_i_5, i8 127, i8 %p_Val2_187_5

]]></Node>
<StgValue><ssdm name="p_Val2_187_mux_5"/></StgValue>
</operation>

<operation id="1482" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:468  %p_Val2_187_5_507 = select i1 %underflow_5, i8 -128, i8 %p_Val2_187_5

]]></Node>
<StgValue><ssdm name="p_Val2_187_5_507"/></StgValue>
</operation>

<operation id="1483" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="969" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:469  %this_assign_1_5 = select i1 %underflow_not_5, i8 %p_Val2_187_mux_5, i8 %p_Val2_187_5_507

]]></Node>
<StgValue><ssdm name="this_assign_1_5"/></StgValue>
</operation>

<operation id="1484" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:470  store i8 %this_assign_1_5, i8* %conv1_output_p_V_5_a_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1485" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:505  %tmp26 = or i1 %brmerge40_demorgan_i_340, %tmp_617_5

]]></Node>
<StgValue><ssdm name="tmp26"/></StgValue>
</operation>

<operation id="1486" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:506  %underflow_30_not_5 = or i1 %tmp26, %p_38_i_i12_5

]]></Node>
<StgValue><ssdm name="underflow_30_not_5"/></StgValue>
</operation>

<operation id="1487" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1007" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:507  %p_Val2_192_mux_5 = select i1 %brmerge_i_i_i12_5, i8 127, i8 %p_Val2_192_5

]]></Node>
<StgValue><ssdm name="p_Val2_192_mux_5"/></StgValue>
</operation>

<operation id="1488" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:508  %p_Val2_192_5_508 = select i1 %underflow_30_5, i8 -128, i8 %p_Val2_192_5

]]></Node>
<StgValue><ssdm name="p_Val2_192_5_508"/></StgValue>
</operation>

<operation id="1489" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1009" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:509  %this_assign_77_1_5 = select i1 %underflow_30_not_5, i8 %p_Val2_192_mux_5, i8 %p_Val2_192_5_508

]]></Node>
<StgValue><ssdm name="this_assign_77_1_5"/></StgValue>
</operation>

<operation id="1490" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:510  store i8 %this_assign_77_1_5, i8* %conv1_output_p_V_17_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1491" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:550  %tmp28 = or i1 %brmerge40_demorgan_i_341, %tmp_602_6

]]></Node>
<StgValue><ssdm name="tmp28"/></StgValue>
</operation>

<operation id="1492" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:551  %underflow_not_6 = or i1 %tmp28, %p_38_i_i_6

]]></Node>
<StgValue><ssdm name="underflow_not_6"/></StgValue>
</operation>

<operation id="1493" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:552  %p_Val2_187_mux_6 = select i1 %brmerge_i_i_i_6, i8 127, i8 %p_Val2_187_6

]]></Node>
<StgValue><ssdm name="p_Val2_187_mux_6"/></StgValue>
</operation>

<operation id="1494" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:553  %p_Val2_187_6_509 = select i1 %underflow_6, i8 -128, i8 %p_Val2_187_6

]]></Node>
<StgValue><ssdm name="p_Val2_187_6_509"/></StgValue>
</operation>

<operation id="1495" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:554  %this_assign_1_6 = select i1 %underflow_not_6, i8 %p_Val2_187_mux_6, i8 %p_Val2_187_6_509

]]></Node>
<StgValue><ssdm name="this_assign_1_6"/></StgValue>
</operation>

<operation id="1496" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:555  store i8 %this_assign_1_6, i8* %conv1_output_p_V_6_a_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1497" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:590  %tmp30 = or i1 %brmerge40_demorgan_i_342, %tmp_617_6

]]></Node>
<StgValue><ssdm name="tmp30"/></StgValue>
</operation>

<operation id="1498" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:591  %underflow_30_not_6 = or i1 %tmp30, %p_38_i_i12_6

]]></Node>
<StgValue><ssdm name="underflow_30_not_6"/></StgValue>
</operation>

<operation id="1499" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:592  %p_Val2_192_mux_6 = select i1 %brmerge_i_i_i12_6, i8 127, i8 %p_Val2_192_6

]]></Node>
<StgValue><ssdm name="p_Val2_192_mux_6"/></StgValue>
</operation>

<operation id="1500" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:593  %p_Val2_192_6_510 = select i1 %underflow_30_6, i8 -128, i8 %p_Val2_192_6

]]></Node>
<StgValue><ssdm name="p_Val2_192_6_510"/></StgValue>
</operation>

<operation id="1501" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:594  %this_assign_77_1_6 = select i1 %underflow_30_not_6, i8 %p_Val2_192_mux_6, i8 %p_Val2_192_6_510

]]></Node>
<StgValue><ssdm name="this_assign_77_1_6"/></StgValue>
</operation>

<operation id="1502" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:595  store i8 %this_assign_77_1_6, i8* %conv1_output_p_V_18_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1503" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:635  %tmp32 = or i1 %brmerge40_demorgan_i_343, %tmp_602_7

]]></Node>
<StgValue><ssdm name="tmp32"/></StgValue>
</operation>

<operation id="1504" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:636  %underflow_not_7 = or i1 %tmp32, %p_38_i_i_7

]]></Node>
<StgValue><ssdm name="underflow_not_7"/></StgValue>
</operation>

<operation id="1505" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:637  %p_Val2_187_mux_7 = select i1 %brmerge_i_i_i_7, i8 127, i8 %p_Val2_187_7

]]></Node>
<StgValue><ssdm name="p_Val2_187_mux_7"/></StgValue>
</operation>

<operation id="1506" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:638  %p_Val2_187_7_511 = select i1 %underflow_7, i8 -128, i8 %p_Val2_187_7

]]></Node>
<StgValue><ssdm name="p_Val2_187_7_511"/></StgValue>
</operation>

<operation id="1507" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:639  %this_assign_1_7 = select i1 %underflow_not_7, i8 %p_Val2_187_mux_7, i8 %p_Val2_187_7_511

]]></Node>
<StgValue><ssdm name="this_assign_1_7"/></StgValue>
</operation>

<operation id="1508" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:640  store i8 %this_assign_1_7, i8* %conv1_output_p_V_7_a_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1509" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:675  %tmp34 = or i1 %brmerge40_demorgan_i_344, %tmp_617_7

]]></Node>
<StgValue><ssdm name="tmp34"/></StgValue>
</operation>

<operation id="1510" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:676  %underflow_30_not_7 = or i1 %tmp34, %p_38_i_i12_7

]]></Node>
<StgValue><ssdm name="underflow_30_not_7"/></StgValue>
</operation>

<operation id="1511" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:677  %p_Val2_192_mux_7 = select i1 %brmerge_i_i_i12_7, i8 127, i8 %p_Val2_192_7

]]></Node>
<StgValue><ssdm name="p_Val2_192_mux_7"/></StgValue>
</operation>

<operation id="1512" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:678  %p_Val2_192_7_512 = select i1 %underflow_30_7, i8 -128, i8 %p_Val2_192_7

]]></Node>
<StgValue><ssdm name="p_Val2_192_7_512"/></StgValue>
</operation>

<operation id="1513" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:679  %this_assign_77_1_7 = select i1 %underflow_30_not_7, i8 %p_Val2_192_mux_7, i8 %p_Val2_192_7_512

]]></Node>
<StgValue><ssdm name="this_assign_77_1_7"/></StgValue>
</operation>

<operation id="1514" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:680  store i8 %this_assign_77_1_7, i8* %conv1_output_p_V_19_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1515" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:720  %tmp36 = or i1 %brmerge40_demorgan_i_345, %tmp_602_8

]]></Node>
<StgValue><ssdm name="tmp36"/></StgValue>
</operation>

<operation id="1516" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:721  %underflow_not_8 = or i1 %tmp36, %p_38_i_i_8

]]></Node>
<StgValue><ssdm name="underflow_not_8"/></StgValue>
</operation>

<operation id="1517" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:722  %p_Val2_187_mux_8 = select i1 %brmerge_i_i_i_8, i8 127, i8 %p_Val2_187_8

]]></Node>
<StgValue><ssdm name="p_Val2_187_mux_8"/></StgValue>
</operation>

<operation id="1518" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:723  %p_Val2_187_8_513 = select i1 %underflow_8, i8 -128, i8 %p_Val2_187_8

]]></Node>
<StgValue><ssdm name="p_Val2_187_8_513"/></StgValue>
</operation>

<operation id="1519" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:724  %this_assign_1_8 = select i1 %underflow_not_8, i8 %p_Val2_187_mux_8, i8 %p_Val2_187_8_513

]]></Node>
<StgValue><ssdm name="this_assign_1_8"/></StgValue>
</operation>

<operation id="1520" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:725  store i8 %this_assign_1_8, i8* %conv1_output_p_V_8_a_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1521" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:760  %tmp38 = or i1 %brmerge40_demorgan_i_346, %tmp_617_8

]]></Node>
<StgValue><ssdm name="tmp38"/></StgValue>
</operation>

<operation id="1522" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:761  %underflow_30_not_8 = or i1 %tmp38, %p_38_i_i12_8

]]></Node>
<StgValue><ssdm name="underflow_30_not_8"/></StgValue>
</operation>

<operation id="1523" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:762  %p_Val2_192_mux_8 = select i1 %brmerge_i_i_i12_8, i8 127, i8 %p_Val2_192_8

]]></Node>
<StgValue><ssdm name="p_Val2_192_mux_8"/></StgValue>
</operation>

<operation id="1524" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:763  %p_Val2_192_8_514 = select i1 %underflow_30_8, i8 -128, i8 %p_Val2_192_8

]]></Node>
<StgValue><ssdm name="p_Val2_192_8_514"/></StgValue>
</operation>

<operation id="1525" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:764  %this_assign_77_1_8 = select i1 %underflow_30_not_8, i8 %p_Val2_192_mux_8, i8 %p_Val2_192_8_514

]]></Node>
<StgValue><ssdm name="this_assign_77_1_8"/></StgValue>
</operation>

<operation id="1526" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:765  store i8 %this_assign_77_1_8, i8* %conv1_output_p_V_20_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1527" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:805  %tmp40 = or i1 %brmerge40_demorgan_i_347, %tmp_602_9

]]></Node>
<StgValue><ssdm name="tmp40"/></StgValue>
</operation>

<operation id="1528" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:806  %underflow_not_9 = or i1 %tmp40, %p_38_i_i_9

]]></Node>
<StgValue><ssdm name="underflow_not_9"/></StgValue>
</operation>

<operation id="1529" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:807  %p_Val2_187_mux_9 = select i1 %brmerge_i_i_i_9, i8 127, i8 %p_Val2_187_9

]]></Node>
<StgValue><ssdm name="p_Val2_187_mux_9"/></StgValue>
</operation>

<operation id="1530" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:808  %p_Val2_187_9_515 = select i1 %underflow_9, i8 -128, i8 %p_Val2_187_9

]]></Node>
<StgValue><ssdm name="p_Val2_187_9_515"/></StgValue>
</operation>

<operation id="1531" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:809  %this_assign_1_9 = select i1 %underflow_not_9, i8 %p_Val2_187_mux_9, i8 %p_Val2_187_9_515

]]></Node>
<StgValue><ssdm name="this_assign_1_9"/></StgValue>
</operation>

<operation id="1532" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:810  store i8 %this_assign_1_9, i8* %conv1_output_p_V_9_a_1, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1533" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:845  %tmp42 = or i1 %brmerge40_demorgan_i_348, %tmp_617_9

]]></Node>
<StgValue><ssdm name="tmp42"/></StgValue>
</operation>

<operation id="1534" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:846  %underflow_30_not_9 = or i1 %tmp42, %p_38_i_i12_9

]]></Node>
<StgValue><ssdm name="underflow_30_not_9"/></StgValue>
</operation>

<operation id="1535" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:847  %p_Val2_192_mux_9 = select i1 %brmerge_i_i_i12_9, i8 127, i8 %p_Val2_192_9

]]></Node>
<StgValue><ssdm name="p_Val2_192_mux_9"/></StgValue>
</operation>

<operation id="1536" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:848  %p_Val2_192_9_516 = select i1 %underflow_30_9, i8 -128, i8 %p_Val2_192_9

]]></Node>
<StgValue><ssdm name="p_Val2_192_9_516"/></StgValue>
</operation>

<operation id="1537" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:849  %this_assign_77_1_9 = select i1 %underflow_30_not_9, i8 %p_Val2_192_mux_9, i8 %p_Val2_192_9_516

]]></Node>
<StgValue><ssdm name="this_assign_77_1_9"/></StgValue>
</operation>

<operation id="1538" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:850  store i8 %this_assign_77_1_9, i8* %conv1_output_p_V_21_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1539" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:890  %tmp44 = or i1 %brmerge40_demorgan_i_349, %tmp_602_s

]]></Node>
<StgValue><ssdm name="tmp44"/></StgValue>
</operation>

<operation id="1540" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:891  %underflow_not_10 = or i1 %tmp44, %p_38_i_i_10

]]></Node>
<StgValue><ssdm name="underflow_not_10"/></StgValue>
</operation>

<operation id="1541" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:892  %p_Val2_187_mux_s = select i1 %brmerge_i_i_i_10, i8 127, i8 %p_Val2_187_s

]]></Node>
<StgValue><ssdm name="p_Val2_187_mux_s"/></StgValue>
</operation>

<operation id="1542" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:893  %p_Val2_187_s_517 = select i1 %underflow_10, i8 -128, i8 %p_Val2_187_s

]]></Node>
<StgValue><ssdm name="p_Val2_187_s_517"/></StgValue>
</operation>

<operation id="1543" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:894  %this_assign_1_10 = select i1 %underflow_not_10, i8 %p_Val2_187_mux_s, i8 %p_Val2_187_s_517

]]></Node>
<StgValue><ssdm name="this_assign_1_10"/></StgValue>
</operation>

<operation id="1544" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:895  store i8 %this_assign_1_10, i8* %conv1_output_p_V_10_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1545" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:930  %tmp46 = or i1 %brmerge40_demorgan_i_350, %tmp_617_s

]]></Node>
<StgValue><ssdm name="tmp46"/></StgValue>
</operation>

<operation id="1546" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:931  %underflow_30_not_s = or i1 %tmp46, %p_38_i_i12_s

]]></Node>
<StgValue><ssdm name="underflow_30_not_s"/></StgValue>
</operation>

<operation id="1547" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:932  %p_Val2_192_mux_s = select i1 %brmerge_i_i_i12_s, i8 127, i8 %p_Val2_192_s

]]></Node>
<StgValue><ssdm name="p_Val2_192_mux_s"/></StgValue>
</operation>

<operation id="1548" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:933  %p_Val2_192_s_518 = select i1 %underflow_30_s, i8 -128, i8 %p_Val2_192_s

]]></Node>
<StgValue><ssdm name="p_Val2_192_s_518"/></StgValue>
</operation>

<operation id="1549" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:934  %this_assign_77_1_s = select i1 %underflow_30_not_s, i8 %p_Val2_192_mux_s, i8 %p_Val2_192_s_518

]]></Node>
<StgValue><ssdm name="this_assign_77_1_s"/></StgValue>
</operation>

<operation id="1550" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:935  store i8 %this_assign_77_1_s, i8* %conv1_output_p_V_22_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1551" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:975  %tmp48 = or i1 %brmerge40_demorgan_i_351, %tmp_602_10

]]></Node>
<StgValue><ssdm name="tmp48"/></StgValue>
</operation>

<operation id="1552" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:976  %underflow_not_11 = or i1 %tmp48, %p_38_i_i_11

]]></Node>
<StgValue><ssdm name="underflow_not_11"/></StgValue>
</operation>

<operation id="1553" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:977  %p_Val2_187_mux_10 = select i1 %brmerge_i_i_i_11, i8 127, i8 %p_Val2_187_10

]]></Node>
<StgValue><ssdm name="p_Val2_187_mux_10"/></StgValue>
</operation>

<operation id="1554" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:978  %p_Val2_187_10_519 = select i1 %underflow_11, i8 -128, i8 %p_Val2_187_10

]]></Node>
<StgValue><ssdm name="p_Val2_187_10_519"/></StgValue>
</operation>

<operation id="1555" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:979  %this_assign_1_11 = select i1 %underflow_not_11, i8 %p_Val2_187_mux_10, i8 %p_Val2_187_10_519

]]></Node>
<StgValue><ssdm name="this_assign_1_11"/></StgValue>
</operation>

<operation id="1556" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:980  store i8 %this_assign_1_11, i8* %conv1_output_p_V_11_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1557" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:1015  %tmp50 = or i1 %brmerge40_demorgan_i_352, %tmp_617_10

]]></Node>
<StgValue><ssdm name="tmp50"/></StgValue>
</operation>

<operation id="1558" st_id="32" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader106.preheader_ifconv:1016  %underflow_30_not_10 = or i1 %tmp50, %p_38_i_i12_10

]]></Node>
<StgValue><ssdm name="underflow_30_not_10"/></StgValue>
</operation>

<operation id="1559" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:1017  %p_Val2_192_mux_10 = select i1 %brmerge_i_i_i12_10, i8 127, i8 %p_Val2_192_10

]]></Node>
<StgValue><ssdm name="p_Val2_192_mux_10"/></StgValue>
</operation>

<operation id="1560" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1518" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:1018  %p_Val2_192_10_520 = select i1 %underflow_30_10, i8 -128, i8 %p_Val2_192_10

]]></Node>
<StgValue><ssdm name="p_Val2_192_10_520"/></StgValue>
</operation>

<operation id="1561" st_id="32" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1519" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.preheader106.preheader_ifconv:1019  %this_assign_77_1_10 = select i1 %underflow_30_not_10, i8 %p_Val2_192_mux_10, i8 %p_Val2_192_10_520

]]></Node>
<StgValue><ssdm name="this_assign_77_1_10"/></StgValue>
</operation>

<operation id="1562" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1520" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
.preheader106.preheader_ifconv:1020  store i8 %this_assign_77_1_10, i8* %conv1_output_p_V_23_3, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1563" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="557">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1521" bw="0" op_0_bw="0">
<![CDATA[
.preheader106.preheader_ifconv:1021  br label %.preheader107

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1564" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="15" op_0_bw="15" op_1_bw="0">
<![CDATA[
.preheader:0  %indvar_flatten17 = phi i15 [ %indvar_flatten_next2_4, %._crit_edge122 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten17"/></StgValue>
</operation>

<operation id="1565" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader:1  %i_2 = phi i5 [ %i_2_mid2, %._crit_edge122 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="1566" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1537" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
.preheader:2  %indvar_flatten18 = phi i12 [ %indvar_flatten_next2_3, %._crit_edge122 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten18"/></StgValue>
</operation>

<operation id="1567" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1538" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:3  %j_2 = phi i6 [ %j_2_cast_mid2, %._crit_edge122 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="1568" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1539" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader:4  %k_2 = phi i6 [ %k_6, %._crit_edge122 ], [ 1, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="1569" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="1" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader:5  %exitcond_flatten22 = icmp eq i15 %indvar_flatten17, -8192

]]></Node>
<StgValue><ssdm name="exitcond_flatten22"/></StgValue>
</operation>

<operation id="1570" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
.preheader:6  %indvar_flatten_next2_4 = add i15 %indvar_flatten17, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next2_4"/></StgValue>
</operation>

<operation id="1571" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %exitcond_flatten22, label %4, label %.preheader105

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1572" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader105:0  %i_8 = add i5 %i_2, 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="1573" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader105:2  %exitcond_flatten23 = icmp eq i12 %indvar_flatten18, 1024

]]></Node>
<StgValue><ssdm name="exitcond_flatten23"/></StgValue>
</operation>

<operation id="1574" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1547" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader105:3  %j_2_mid = select i1 %exitcond_flatten23, i6 1, i6 %j_2

]]></Node>
<StgValue><ssdm name="j_2_mid"/></StgValue>
</operation>

<operation id="1575" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader105:4  %not_exitcond_flatten_2 = xor i1 %exitcond_flatten23, true

]]></Node>
<StgValue><ssdm name="not_exitcond_flatten_2"/></StgValue>
</operation>

<operation id="1576" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader105:5  %exitcond53 = icmp eq i6 %k_2, -31

]]></Node>
<StgValue><ssdm name="exitcond53"/></StgValue>
</operation>

<operation id="1577" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader105:6  %exitcond_mid = and i1 %exitcond53, %not_exitcond_flatten_2

]]></Node>
<StgValue><ssdm name="exitcond_mid"/></StgValue>
</operation>

<operation id="1578" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader105:7  %i_2_mid2 = select i1 %exitcond_flatten23, i5 %i_8, i5 %i_2

]]></Node>
<StgValue><ssdm name="i_2_mid2"/></StgValue>
</operation>

<operation id="1579" st_id="33" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader105:9  %tmp_611 = or i1 %exitcond_mid, %exitcond_flatten23

]]></Node>
<StgValue><ssdm name="tmp_611"/></StgValue>
</operation>

<operation id="1580" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader105:10  %k_2_mid2 = select i1 %tmp_611, i6 1, i6 %k_2

]]></Node>
<StgValue><ssdm name="k_2_mid2"/></StgValue>
</operation>

<operation id="1581" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader105:44  %tmp_69 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str5)

]]></Node>
<StgValue><ssdm name="tmp_69"/></StgValue>
</operation>

<operation id="1582" st_id="33" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1696" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
._crit_edge122:2  %indvar_flatten66_op = add i12 %indvar_flatten18, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten66_op"/></StgValue>
</operation>

<operation id="1583" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
._crit_edge122:3  %indvar_flatten_next2_3 = select i1 %exitcond_flatten23, i12 1, i12 %indvar_flatten66_op

]]></Node>
<StgValue><ssdm name="indvar_flatten_next2_3"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1584" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="806">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
<literal name="exitcond_mid" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader105:8  %j_8 = add i6 %j_2_mid, 1

]]></Node>
<StgValue><ssdm name="j_8"/></StgValue>
</operation>

<operation id="1585" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader105:11  %j_2_cast_mid2 = select i1 %exitcond_mid, i6 %j_8, i6 %j_2_mid

]]></Node>
<StgValue><ssdm name="j_2_cast_mid2"/></StgValue>
</operation>

<operation id="1586" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1694" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge122:0  %empty_521 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str5, i32 %tmp_69)

]]></Node>
<StgValue><ssdm name="empty_521"/></StgValue>
</operation>

<operation id="1587" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
._crit_edge122:1  %k_6 = add i6 %k_2_mid2, 1

]]></Node>
<StgValue><ssdm name="k_6"/></StgValue>
</operation>

<operation id="1588" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="558">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge122:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1589" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
.preheader105:12  %tmp_2126 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %j_2_cast_mid2, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_2126"/></StgValue>
</operation>

<operation id="1590" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="12" op_0_bw="11">
<![CDATA[
.preheader105:13  %p_shl15_cast = zext i11 %tmp_2126 to i12

]]></Node>
<StgValue><ssdm name="p_shl15_cast"/></StgValue>
</operation>

<operation id="1591" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
.preheader105:14  %tmp_2127 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %j_2_cast_mid2, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_2127"/></StgValue>
</operation>

<operation id="1592" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="12" op_0_bw="7">
<![CDATA[
.preheader105:15  %p_shl16_cast = zext i7 %tmp_2127 to i12

]]></Node>
<StgValue><ssdm name="p_shl16_cast"/></StgValue>
</operation>

<operation id="1593" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader105:16  %tmp_612 = add i12 %p_shl15_cast, %p_shl16_cast

]]></Node>
<StgValue><ssdm name="tmp_612"/></StgValue>
</operation>

<operation id="1594" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1561" bw="12" op_0_bw="6">
<![CDATA[
.preheader105:17  %k_2_cast_cast = zext i6 %k_2_mid2 to i12

]]></Node>
<StgValue><ssdm name="k_2_cast_cast"/></StgValue>
</operation>

<operation id="1595" st_id="35" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.preheader105:18  %tmp_613 = add i12 %k_2_cast_cast, %tmp_612

]]></Node>
<StgValue><ssdm name="tmp_613"/></StgValue>
</operation>

<operation id="1596" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1563" bw="32" op_0_bw="12">
<![CDATA[
.preheader105:19  %tmp_748_cast = zext i12 %tmp_613 to i32

]]></Node>
<StgValue><ssdm name="tmp_748_cast"/></StgValue>
</operation>

<operation id="1597" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader105:20  %conv1_output_p_V_14_5 = getelementptr [1156 x i8]* @conv1_output_p_V_14, i32 0, i32 %tmp_748_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_14_5"/></StgValue>
</operation>

<operation id="1598" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader105:21  %conv1_output_p_V_16_5 = getelementptr [1156 x i8]* @conv1_output_p_V_16, i32 0, i32 %tmp_748_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_16_5"/></StgValue>
</operation>

<operation id="1599" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader105:22  %conv1_output_p_V_4_a_2 = getelementptr [1156 x i8]* @conv1_output_p_V_4, i32 0, i32 %tmp_748_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_4_a_2"/></StgValue>
</operation>

<operation id="1600" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader105:23  %conv1_output_p_V_21_5 = getelementptr [1156 x i8]* @conv1_output_p_V_21, i32 0, i32 %tmp_748_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_21_5"/></StgValue>
</operation>

<operation id="1601" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1568" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader105:24  %conv1_output_p_V_8_a_2 = getelementptr [1156 x i8]* @conv1_output_p_V_8, i32 0, i32 %tmp_748_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_8_a_2"/></StgValue>
</operation>

<operation id="1602" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader105:25  %conv1_output_p_V_1_a_2 = getelementptr [1156 x i8]* @conv1_output_p_V_1, i32 0, i32 %tmp_748_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_1_a_2"/></StgValue>
</operation>

<operation id="1603" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1570" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader105:26  %conv1_output_p_V_5_a_2 = getelementptr [1156 x i8]* @conv1_output_p_V_5, i32 0, i32 %tmp_748_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_5_a_2"/></StgValue>
</operation>

<operation id="1604" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader105:27  %conv1_output_p_V_12_5 = getelementptr [1156 x i8]* @conv1_output_p_V_12, i32 0, i32 %tmp_748_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_12_5"/></StgValue>
</operation>

<operation id="1605" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader105:28  %conv1_output_p_V_23_5 = getelementptr [1156 x i8]* @conv1_output_p_V_23, i32 0, i32 %tmp_748_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_23_5"/></StgValue>
</operation>

<operation id="1606" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader105:29  %conv1_output_p_V_0_a_2 = getelementptr [1156 x i8]* @conv1_output_p_V_0, i32 0, i32 %tmp_748_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_0_a_2"/></StgValue>
</operation>

<operation id="1607" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader105:30  %conv1_output_p_V_6_a_2 = getelementptr [1156 x i8]* @conv1_output_p_V_6, i32 0, i32 %tmp_748_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_6_a_2"/></StgValue>
</operation>

<operation id="1608" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1575" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader105:31  %conv1_output_p_V_18_5 = getelementptr [1156 x i8]* @conv1_output_p_V_18, i32 0, i32 %tmp_748_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_18_5"/></StgValue>
</operation>

<operation id="1609" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader105:32  %conv1_output_p_V_11_5 = getelementptr [1156 x i8]* @conv1_output_p_V_11, i32 0, i32 %tmp_748_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_11_5"/></StgValue>
</operation>

<operation id="1610" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1577" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader105:33  %conv1_output_p_V_9_a_2 = getelementptr [1156 x i8]* @conv1_output_p_V_9, i32 0, i32 %tmp_748_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_9_a_2"/></StgValue>
</operation>

<operation id="1611" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader105:34  %conv1_output_p_V_10_5 = getelementptr [1156 x i8]* @conv1_output_p_V_10, i32 0, i32 %tmp_748_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_10_5"/></StgValue>
</operation>

<operation id="1612" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader105:35  %conv1_output_p_V_15_5 = getelementptr [1156 x i8]* @conv1_output_p_V_15, i32 0, i32 %tmp_748_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_15_5"/></StgValue>
</operation>

<operation id="1613" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader105:36  %conv1_output_p_V_20_5 = getelementptr [1156 x i8]* @conv1_output_p_V_20, i32 0, i32 %tmp_748_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_20_5"/></StgValue>
</operation>

<operation id="1614" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader105:37  %conv1_output_p_V_3_a_2 = getelementptr [1156 x i8]* @conv1_output_p_V_3, i32 0, i32 %tmp_748_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_3_a_2"/></StgValue>
</operation>

<operation id="1615" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1582" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader105:38  %conv1_output_p_V_2_a_2 = getelementptr [1156 x i8]* @conv1_output_p_V_2, i32 0, i32 %tmp_748_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_2_a_2"/></StgValue>
</operation>

<operation id="1616" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader105:39  %conv1_output_p_V_13_5 = getelementptr [1156 x i8]* @conv1_output_p_V_13, i32 0, i32 %tmp_748_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_13_5"/></StgValue>
</operation>

<operation id="1617" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1584" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader105:40  %conv1_output_p_V_17_5 = getelementptr [1156 x i8]* @conv1_output_p_V_17, i32 0, i32 %tmp_748_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_17_5"/></StgValue>
</operation>

<operation id="1618" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader105:41  %conv1_output_p_V_19_5 = getelementptr [1156 x i8]* @conv1_output_p_V_19, i32 0, i32 %tmp_748_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_19_5"/></StgValue>
</operation>

<operation id="1619" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader105:42  %conv1_output_p_V_22_5 = getelementptr [1156 x i8]* @conv1_output_p_V_22, i32 0, i32 %tmp_748_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_22_5"/></StgValue>
</operation>

<operation id="1620" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="11" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
.preheader105:43  %conv1_output_p_V_7_a_2 = getelementptr [1156 x i8]* @conv1_output_p_V_7, i32 0, i32 %tmp_748_cast

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_7_a_2"/></StgValue>
</operation>

<operation id="1621" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:46  %conv1_output_p_V_0_l_2 = load i8* %conv1_output_p_V_0_a_2, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_0_l_2"/></StgValue>
</operation>

<operation id="1622" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:47  %conv1_output_p_V_1_l_2 = load i8* %conv1_output_p_V_1_a_2, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_1_l_2"/></StgValue>
</operation>

<operation id="1623" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:48  %conv1_output_p_V_2_l_2 = load i8* %conv1_output_p_V_2_a_2, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_2_l_2"/></StgValue>
</operation>

<operation id="1624" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:49  %conv1_output_p_V_3_l_2 = load i8* %conv1_output_p_V_3_a_2, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_3_l_2"/></StgValue>
</operation>

<operation id="1625" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:50  %conv1_output_p_V_4_l_2 = load i8* %conv1_output_p_V_4_a_2, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_4_l_2"/></StgValue>
</operation>

<operation id="1626" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:51  %conv1_output_p_V_5_l_2 = load i8* %conv1_output_p_V_5_a_2, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_5_l_2"/></StgValue>
</operation>

<operation id="1627" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:52  %conv1_output_p_V_6_l_2 = load i8* %conv1_output_p_V_6_a_2, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_6_l_2"/></StgValue>
</operation>

<operation id="1628" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:53  %conv1_output_p_V_7_l_2 = load i8* %conv1_output_p_V_7_a_2, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_7_l_2"/></StgValue>
</operation>

<operation id="1629" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:54  %conv1_output_p_V_8_l_2 = load i8* %conv1_output_p_V_8_a_2, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_8_l_2"/></StgValue>
</operation>

<operation id="1630" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:55  %conv1_output_p_V_9_l_2 = load i8* %conv1_output_p_V_9_a_2, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_9_l_2"/></StgValue>
</operation>

<operation id="1631" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:56  %conv1_output_p_V_10_6 = load i8* %conv1_output_p_V_10_5, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_10_6"/></StgValue>
</operation>

<operation id="1632" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:57  %conv1_output_p_V_11_6 = load i8* %conv1_output_p_V_11_5, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_11_6"/></StgValue>
</operation>

<operation id="1633" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:58  %conv1_output_p_V_12_6 = load i8* %conv1_output_p_V_12_5, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_12_6"/></StgValue>
</operation>

<operation id="1634" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:59  %conv1_output_p_V_13_6 = load i8* %conv1_output_p_V_13_5, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_13_6"/></StgValue>
</operation>

<operation id="1635" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:60  %conv1_output_p_V_14_6 = load i8* %conv1_output_p_V_14_5, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_14_6"/></StgValue>
</operation>

<operation id="1636" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:61  %conv1_output_p_V_15_6 = load i8* %conv1_output_p_V_15_5, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_15_6"/></StgValue>
</operation>

<operation id="1637" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:62  %conv1_output_p_V_16_6 = load i8* %conv1_output_p_V_16_5, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_16_6"/></StgValue>
</operation>

<operation id="1638" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:63  %conv1_output_p_V_17_6 = load i8* %conv1_output_p_V_17_5, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_17_6"/></StgValue>
</operation>

<operation id="1639" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:64  %conv1_output_p_V_18_6 = load i8* %conv1_output_p_V_18_5, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_18_6"/></StgValue>
</operation>

<operation id="1640" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:65  %conv1_output_p_V_19_6 = load i8* %conv1_output_p_V_19_5, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_19_6"/></StgValue>
</operation>

<operation id="1641" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:66  %conv1_output_p_V_20_6 = load i8* %conv1_output_p_V_20_5, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_20_6"/></StgValue>
</operation>

<operation id="1642" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:67  %conv1_output_p_V_21_6 = load i8* %conv1_output_p_V_21_5, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_21_6"/></StgValue>
</operation>

<operation id="1643" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:68  %conv1_output_p_V_22_6 = load i8* %conv1_output_p_V_22_5, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_22_6"/></StgValue>
</operation>

<operation id="1644" st_id="35" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:69  %conv1_output_p_V_23_6 = load i8* %conv1_output_p_V_23_5, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_23_6"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1645" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader105:1  %empty_522 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24576, i64 24576, i64 24576)

]]></Node>
<StgValue><ssdm name="empty_522"/></StgValue>
</operation>

<operation id="1646" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1589" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader105:45  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str2) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1647" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:46  %conv1_output_p_V_0_l_2 = load i8* %conv1_output_p_V_0_a_2, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_0_l_2"/></StgValue>
</operation>

<operation id="1648" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:47  %conv1_output_p_V_1_l_2 = load i8* %conv1_output_p_V_1_a_2, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_1_l_2"/></StgValue>
</operation>

<operation id="1649" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:48  %conv1_output_p_V_2_l_2 = load i8* %conv1_output_p_V_2_a_2, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_2_l_2"/></StgValue>
</operation>

<operation id="1650" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:49  %conv1_output_p_V_3_l_2 = load i8* %conv1_output_p_V_3_a_2, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_3_l_2"/></StgValue>
</operation>

<operation id="1651" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:50  %conv1_output_p_V_4_l_2 = load i8* %conv1_output_p_V_4_a_2, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_4_l_2"/></StgValue>
</operation>

<operation id="1652" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:51  %conv1_output_p_V_5_l_2 = load i8* %conv1_output_p_V_5_a_2, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_5_l_2"/></StgValue>
</operation>

<operation id="1653" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1596" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:52  %conv1_output_p_V_6_l_2 = load i8* %conv1_output_p_V_6_a_2, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_6_l_2"/></StgValue>
</operation>

<operation id="1654" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:53  %conv1_output_p_V_7_l_2 = load i8* %conv1_output_p_V_7_a_2, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_7_l_2"/></StgValue>
</operation>

<operation id="1655" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1598" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:54  %conv1_output_p_V_8_l_2 = load i8* %conv1_output_p_V_8_a_2, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_8_l_2"/></StgValue>
</operation>

<operation id="1656" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:55  %conv1_output_p_V_9_l_2 = load i8* %conv1_output_p_V_9_a_2, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_9_l_2"/></StgValue>
</operation>

<operation id="1657" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:56  %conv1_output_p_V_10_6 = load i8* %conv1_output_p_V_10_5, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_10_6"/></StgValue>
</operation>

<operation id="1658" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:57  %conv1_output_p_V_11_6 = load i8* %conv1_output_p_V_11_5, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_11_6"/></StgValue>
</operation>

<operation id="1659" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:58  %conv1_output_p_V_12_6 = load i8* %conv1_output_p_V_12_5, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_12_6"/></StgValue>
</operation>

<operation id="1660" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1603" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:59  %conv1_output_p_V_13_6 = load i8* %conv1_output_p_V_13_5, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_13_6"/></StgValue>
</operation>

<operation id="1661" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:60  %conv1_output_p_V_14_6 = load i8* %conv1_output_p_V_14_5, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_14_6"/></StgValue>
</operation>

<operation id="1662" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1605" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:61  %conv1_output_p_V_15_6 = load i8* %conv1_output_p_V_15_5, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_15_6"/></StgValue>
</operation>

<operation id="1663" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:62  %conv1_output_p_V_16_6 = load i8* %conv1_output_p_V_16_5, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_16_6"/></StgValue>
</operation>

<operation id="1664" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:63  %conv1_output_p_V_17_6 = load i8* %conv1_output_p_V_17_5, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_17_6"/></StgValue>
</operation>

<operation id="1665" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:64  %conv1_output_p_V_18_6 = load i8* %conv1_output_p_V_18_5, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_18_6"/></StgValue>
</operation>

<operation id="1666" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:65  %conv1_output_p_V_19_6 = load i8* %conv1_output_p_V_19_5, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_19_6"/></StgValue>
</operation>

<operation id="1667" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1610" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:66  %conv1_output_p_V_20_6 = load i8* %conv1_output_p_V_20_5, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_20_6"/></StgValue>
</operation>

<operation id="1668" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:67  %conv1_output_p_V_21_6 = load i8* %conv1_output_p_V_21_5, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_21_6"/></StgValue>
</operation>

<operation id="1669" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1612" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:68  %conv1_output_p_V_22_6 = load i8* %conv1_output_p_V_22_5, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_22_6"/></StgValue>
</operation>

<operation id="1670" st_id="36" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="8" op_0_bw="11">
<![CDATA[
.preheader105:69  %conv1_output_p_V_23_6 = load i8* %conv1_output_p_V_23_5, align 1

]]></Node>
<StgValue><ssdm name="conv1_output_p_V_23_6"/></StgValue>
</operation>

<operation id="1671" st_id="36" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="5">
<![CDATA[
.preheader105:70  %tmp = call i8 @_ssdm_op_Mux.ap_auto.24i8.i5(i8 %conv1_output_p_V_0_l_2, i8 %conv1_output_p_V_1_l_2, i8 %conv1_output_p_V_2_l_2, i8 %conv1_output_p_V_3_l_2, i8 %conv1_output_p_V_4_l_2, i8 %conv1_output_p_V_5_l_2, i8 %conv1_output_p_V_6_l_2, i8 %conv1_output_p_V_7_l_2, i8 %conv1_output_p_V_8_l_2, i8 %conv1_output_p_V_9_l_2, i8 %conv1_output_p_V_10_6, i8 %conv1_output_p_V_11_6, i8 %conv1_output_p_V_12_6, i8 %conv1_output_p_V_13_6, i8 %conv1_output_p_V_14_6, i8 %conv1_output_p_V_15_6, i8 %conv1_output_p_V_16_6, i8 %conv1_output_p_V_17_6, i8 %conv1_output_p_V_18_6, i8 %conv1_output_p_V_19_6, i8 %conv1_output_p_V_20_6, i8 %conv1_output_p_V_21_6, i8 %conv1_output_p_V_22_6, i8 %conv1_output_p_V_23_6, i5 %i_2_mid2)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="1672" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader105:71  %tmp_2128 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %tmp, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_2128"/></StgValue>
</operation>

<operation id="1673" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="228">
<or_exp><and_exp><literal name="exitcond_flatten22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader105:72  br i1 %tmp_2128, label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i, label %._crit_edge122

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1674" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="559">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="0" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0" op_4_bw="5" op_5_bw="0" op_6_bw="5" op_7_bw="0" op_8_bw="5" op_9_bw="0" op_10_bw="5" op_11_bw="0" op_12_bw="5" op_13_bw="0" op_14_bw="5" op_15_bw="0" op_16_bw="5" op_17_bw="0" op_18_bw="5" op_19_bw="0" op_20_bw="5" op_21_bw="0" op_22_bw="5" op_23_bw="0" op_24_bw="5" op_25_bw="0" op_26_bw="5" op_27_bw="0" op_28_bw="5" op_29_bw="0" op_30_bw="5" op_31_bw="0" op_32_bw="5" op_33_bw="0" op_34_bw="5" op_35_bw="0" op_36_bw="5" op_37_bw="0" op_38_bw="5" op_39_bw="0" op_40_bw="5" op_41_bw="0" op_42_bw="5" op_43_bw="0" op_44_bw="5" op_45_bw="0" op_46_bw="5" op_47_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i:0  switch i5 %i_2_mid2, label %branch2372 [
    i5 0, label %branch049
    i5 1, label %branch150
    i5 2, label %branch251
    i5 3, label %branch352
    i5 4, label %branch453
    i5 5, label %branch554
    i5 6, label %branch655
    i5 7, label %branch756
    i5 8, label %branch857
    i5 9, label %branch958
    i5 10, label %branch1059
    i5 11, label %branch1160
    i5 12, label %branch1261
    i5 13, label %branch1362
    i5 14, label %branch1463
    i5 15, label %branch1564
    i5 -16, label %branch1665
    i5 -15, label %branch1766
    i5 -14, label %branch1867
    i5 -13, label %branch1968
    i5 -12, label %branch2069
    i5 -11, label %branch2170
    i5 -10, label %branch2271
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1675" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch2271:0  store i8 0, i8* %conv1_output_p_V_22_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1676" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="562">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="22"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="0" op_0_bw="0">
<![CDATA[
branch2271:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1677" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch2170:0  store i8 0, i8* %conv1_output_p_V_21_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1678" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="564">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="21"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="0" op_0_bw="0">
<![CDATA[
branch2170:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1679" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1626" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch2069:0  store i8 0, i8* %conv1_output_p_V_20_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1680" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="566">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="20"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="0" op_0_bw="0">
<![CDATA[
branch2069:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1681" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch1968:0  store i8 0, i8* %conv1_output_p_V_19_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1682" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="568">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="19"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="0" op_0_bw="0">
<![CDATA[
branch1968:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1683" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch1867:0  store i8 0, i8* %conv1_output_p_V_18_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1684" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="570">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="18"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="0" op_0_bw="0">
<![CDATA[
branch1867:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1685" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch1766:0  store i8 0, i8* %conv1_output_p_V_17_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1686" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="572">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="17"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="0" op_0_bw="0">
<![CDATA[
branch1766:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1687" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1638" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch1665:0  store i8 0, i8* %conv1_output_p_V_16_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1688" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="574">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="16"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="0" op_0_bw="0">
<![CDATA[
branch1665:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1689" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch1564:0  store i8 0, i8* %conv1_output_p_V_15_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1690" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="576">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="15"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="0" op_0_bw="0">
<![CDATA[
branch1564:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1691" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch1463:0  store i8 0, i8* %conv1_output_p_V_14_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1692" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="578">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="14"/>
</and_exp></or_exp>
</condition>

<Node id="1645" bw="0" op_0_bw="0">
<![CDATA[
branch1463:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1693" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1647" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch1362:0  store i8 0, i8* %conv1_output_p_V_13_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1694" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="580">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="13"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="0" op_0_bw="0">
<![CDATA[
branch1362:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1695" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch1261:0  store i8 0, i8* %conv1_output_p_V_12_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1696" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="582">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="12"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="0" op_0_bw="0">
<![CDATA[
branch1261:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1697" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch1160:0  store i8 0, i8* %conv1_output_p_V_11_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1698" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="584">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="11"/>
</and_exp></or_exp>
</condition>

<Node id="1654" bw="0" op_0_bw="0">
<![CDATA[
branch1160:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1699" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch1059:0  store i8 0, i8* %conv1_output_p_V_10_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1700" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="586">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="10"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="0" op_0_bw="0">
<![CDATA[
branch1059:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1701" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch958:0  store i8 0, i8* %conv1_output_p_V_9_a_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1702" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="588">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="9"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="0" op_0_bw="0">
<![CDATA[
branch958:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1703" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch857:0  store i8 0, i8* %conv1_output_p_V_8_a_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1704" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="590">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="0" op_0_bw="0">
<![CDATA[
branch857:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1705" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch756:0  store i8 0, i8* %conv1_output_p_V_7_a_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1706" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="592">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1666" bw="0" op_0_bw="0">
<![CDATA[
branch756:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1707" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1668" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch655:0  store i8 0, i8* %conv1_output_p_V_6_a_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1708" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="594">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="0" op_0_bw="0">
<![CDATA[
branch655:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1709" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch554:0  store i8 0, i8* %conv1_output_p_V_5_a_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1710" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="596">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="0" op_0_bw="0">
<![CDATA[
branch554:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1711" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch453:0  store i8 0, i8* %conv1_output_p_V_4_a_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1712" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="598">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1675" bw="0" op_0_bw="0">
<![CDATA[
branch453:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1713" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch352:0  store i8 0, i8* %conv1_output_p_V_3_a_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1714" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="600">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="0" op_0_bw="0">
<![CDATA[
branch352:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1715" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1680" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch251:0  store i8 0, i8* %conv1_output_p_V_2_a_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1716" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="602">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="0" op_0_bw="0">
<![CDATA[
branch251:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1717" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch150:0  store i8 0, i8* %conv1_output_p_V_1_a_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1718" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="604">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="0" op_0_bw="0">
<![CDATA[
branch150:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1719" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch049:0  store i8 0, i8* %conv1_output_p_V_0_a_2, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1720" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="606">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1687" bw="0" op_0_bw="0">
<![CDATA[
branch049:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1721" st_id="36" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="!0"/>
<literal name="i_2_mid2" val="!1"/>
<literal name="i_2_mid2" val="!2"/>
<literal name="i_2_mid2" val="!3"/>
<literal name="i_2_mid2" val="!4"/>
<literal name="i_2_mid2" val="!5"/>
<literal name="i_2_mid2" val="!6"/>
<literal name="i_2_mid2" val="!7"/>
<literal name="i_2_mid2" val="!8"/>
<literal name="i_2_mid2" val="!9"/>
<literal name="i_2_mid2" val="!10"/>
<literal name="i_2_mid2" val="!11"/>
<literal name="i_2_mid2" val="!12"/>
<literal name="i_2_mid2" val="!13"/>
<literal name="i_2_mid2" val="!14"/>
<literal name="i_2_mid2" val="!15"/>
<literal name="i_2_mid2" val="!16"/>
<literal name="i_2_mid2" val="!17"/>
<literal name="i_2_mid2" val="!18"/>
<literal name="i_2_mid2" val="!19"/>
<literal name="i_2_mid2" val="!20"/>
<literal name="i_2_mid2" val="!21"/>
<literal name="i_2_mid2" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="1689" bw="0" op_0_bw="8" op_1_bw="11">
<![CDATA[
branch2372:0  store i8 0, i8* %conv1_output_p_V_23_5, align 1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1722" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="608">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
<literal name="i_2_mid2" val="!0"/>
<literal name="i_2_mid2" val="!1"/>
<literal name="i_2_mid2" val="!2"/>
<literal name="i_2_mid2" val="!3"/>
<literal name="i_2_mid2" val="!4"/>
<literal name="i_2_mid2" val="!5"/>
<literal name="i_2_mid2" val="!6"/>
<literal name="i_2_mid2" val="!7"/>
<literal name="i_2_mid2" val="!8"/>
<literal name="i_2_mid2" val="!9"/>
<literal name="i_2_mid2" val="!10"/>
<literal name="i_2_mid2" val="!11"/>
<literal name="i_2_mid2" val="!12"/>
<literal name="i_2_mid2" val="!13"/>
<literal name="i_2_mid2" val="!14"/>
<literal name="i_2_mid2" val="!15"/>
<literal name="i_2_mid2" val="!16"/>
<literal name="i_2_mid2" val="!17"/>
<literal name="i_2_mid2" val="!18"/>
<literal name="i_2_mid2" val="!19"/>
<literal name="i_2_mid2" val="!20"/>
<literal name="i_2_mid2" val="!21"/>
<literal name="i_2_mid2" val="!22"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="0" op_0_bw="0">
<![CDATA[
branch2372:1  br label %_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i48

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1723" st_id="36" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="610">
<or_exp><and_exp><literal name="tmp_2128" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="0" op_0_bw="0">
<![CDATA[
_ZrsILi32ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit1._crit_edge.i.i48:0  br label %._crit_edge122

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1724" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="612">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1700" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
