<profile>

<section name = "Vitis HLS Report for 'dense_Pipeline_dense_for_flat_VITIS_LOOP_40_1'" level="0">
<item name = "Date">Thu Jan 23 17:45:41 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">CNN_Optimal</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.670 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1973, 1973, 19.730 us, 19.730 us, 1973, 1973, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- dense_for_flat_VITIS_LOOP_40_1">1971, 1971, 13, 1, 1, 1960, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 126, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 5, 348, 711, -</column>
<column name="Memory">16, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 81, -</column>
<column name="Register">-, -, 421, 96, -</column>
<specialColumn name="Available">120, 80, 35200, 17600, 0</specialColumn>
<specialColumn name="Utilization (%)">13, 6, 2, 5, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="fadd_32ns_32ns_32_5_full_dsp_1_U540">fadd_32ns_32ns_32_5_full_dsp_1, 0, 2, 205, 390, 0</column>
<column name="fmul_32ns_32ns_32_4_max_dsp_1_U541">fmul_32ns_32ns_32_4_max_dsp_1, 0, 3, 143, 321, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="dense_weights_U">dense_Pipeline_dense_for_flat_VITIS_LOOP_40_1_dense_weights_ROM_AUTO_1R, 16, 0, 0, 0, 7840, 32, 1, 250880</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln36_1_fu_163_p2">+, 0, 0, 12, 11, 1</column>
<column name="add_ln36_fu_175_p2">+, 0, 0, 15, 8, 1</column>
<column name="add_ln40_fu_219_p2">+, 0, 0, 13, 4, 1</column>
<column name="add_ln45_1_fu_272_p2">+, 0, 0, 13, 13, 13</column>
<column name="add_ln45_fu_263_p2">+, 0, 0, 13, 13, 13</column>
<column name="empty_fu_213_p2">+, 0, 0, 13, 10, 10</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage0_iter2">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_401">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln36_fu_157_p2">icmp, 0, 0, 12, 11, 8</column>
<column name="icmp_ln40_fu_181_p2">icmp, 0, 0, 13, 4, 4</column>
<column name="or_ln36_fu_187_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln36_1_fu_201_p3">select, 0, 0, 8, 1, 8</column>
<column name="select_ln36_fu_193_p3">select, 0, 0, 4, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_d_load">9, 2, 4, 8</column>
<column name="ap_sig_allocacmp_i_load">9, 2, 8, 16</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 11, 22</column>
<column name="d_fu_62">9, 2, 4, 8</column>
<column name="flat_to_dense_streams_0_blk_n">9, 2, 1, 2</column>
<column name="i_fu_66">9, 2, 8, 16</column>
<column name="indvar_flatten_fu_70">9, 2, 11, 22</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_reg_373">32, 0, 32, 0</column>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter10_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter11_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter2_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter3_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter4_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter5_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter6_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter7_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter8_reg">1, 0, 1, 0</column>
<column name="ap_loop_exit_ready_pp0_iter9_reg">1, 0, 1, 0</column>
<column name="d_fu_62">4, 0, 4, 0</column>
<column name="dense_array_addr_reg_357">4, 0, 4, 0</column>
<column name="dense_array_load_reg_368">32, 0, 32, 0</column>
<column name="dense_weights_load_reg_342">32, 0, 32, 0</column>
<column name="empty_reg_336">10, 0, 10, 0</column>
<column name="i_fu_66">8, 0, 8, 0</column>
<column name="icmp_ln36_reg_322">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_70">11, 0, 11, 0</column>
<column name="mul7_reg_363">32, 0, 32, 0</column>
<column name="or_ln36_reg_326">1, 0, 1, 0</column>
<column name="or_ln36_reg_326_pp0_iter1_reg">1, 0, 1, 0</column>
<column name="p_07_fu_74">32, 0, 32, 0</column>
<column name="select_ln36_reg_330">4, 0, 4, 0</column>
<column name="dense_array_addr_reg_357">64, 32, 4, 0</column>
<column name="icmp_ln36_reg_322">64, 32, 1, 0</column>
<column name="select_ln36_reg_330">64, 32, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, dense_Pipeline_dense_for_flat_VITIS_LOOP_40_1, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, dense_Pipeline_dense_for_flat_VITIS_LOOP_40_1, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, dense_Pipeline_dense_for_flat_VITIS_LOOP_40_1, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, dense_Pipeline_dense_for_flat_VITIS_LOOP_40_1, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, dense_Pipeline_dense_for_flat_VITIS_LOOP_40_1, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, dense_Pipeline_dense_for_flat_VITIS_LOOP_40_1, return value</column>
<column name="flat_to_dense_streams_0_dout">in, 32, ap_fifo, flat_to_dense_streams_0, pointer</column>
<column name="flat_to_dense_streams_0_num_data_valid">in, 9, ap_fifo, flat_to_dense_streams_0, pointer</column>
<column name="flat_to_dense_streams_0_fifo_cap">in, 9, ap_fifo, flat_to_dense_streams_0, pointer</column>
<column name="flat_to_dense_streams_0_empty_n">in, 1, ap_fifo, flat_to_dense_streams_0, pointer</column>
<column name="flat_to_dense_streams_0_read">out, 1, ap_fifo, flat_to_dense_streams_0, pointer</column>
<column name="mul_ln36">in, 10, ap_none, mul_ln36, scalar</column>
<column name="dense_array_address0">out, 4, ap_memory, dense_array, array</column>
<column name="dense_array_ce0">out, 1, ap_memory, dense_array, array</column>
<column name="dense_array_we0">out, 1, ap_memory, dense_array, array</column>
<column name="dense_array_d0">out, 32, ap_memory, dense_array, array</column>
<column name="dense_array_address1">out, 4, ap_memory, dense_array, array</column>
<column name="dense_array_ce1">out, 1, ap_memory, dense_array, array</column>
<column name="dense_array_q1">in, 32, ap_memory, dense_array, array</column>
</table>
</item>
</section>
</profile>
