
MJSGadget.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b338  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005e0  0800b3f8  0800b3f8  0000c3f8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b9d8  0800b9d8  0000d1e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800b9d8  0800b9d8  0000c9d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b9e0  0800b9e0  0000d1e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b9e0  0800b9e0  0000c9e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b9e4  0800b9e4  0000c9e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e0  20000000  0800b9e8  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000410  200001e0  0800bbc8  0000d1e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000500  200005f0  0800bbc8  0000d5f0  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000d1e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010dc1  00000000  00000000  0000d208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000316c  00000000  00000000  0001dfc9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e18  00000000  00000000  00021138  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000aba  00000000  00000000  00021f50  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017345  00000000  00000000  00022a0a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00016f7b  00000000  00000000  00039d4f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00080a15  00000000  00000000  00050cca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d16df  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004240  00000000  00000000  000d1724  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  000d5964  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	200001e0 	.word	0x200001e0
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800b3e0 	.word	0x0800b3e0

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	200001e4 	.word	0x200001e4
 8000104:	0800b3e0 	.word	0x0800b3e0

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_uqi>:
 8000118:	b402      	push	{r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0049      	lsls	r1, r1, #1
 8000120:	5c09      	ldrb	r1, [r1, r0]
 8000122:	0049      	lsls	r1, r1, #1
 8000124:	448e      	add	lr, r1
 8000126:	bc02      	pop	{r1}
 8000128:	4770      	bx	lr
 800012a:	46c0      	nop			@ (mov r8, r8)

0800012c <__gnu_thumb1_case_shi>:
 800012c:	b403      	push	{r0, r1}
 800012e:	4671      	mov	r1, lr
 8000130:	0849      	lsrs	r1, r1, #1
 8000132:	0040      	lsls	r0, r0, #1
 8000134:	0049      	lsls	r1, r1, #1
 8000136:	5e09      	ldrsh	r1, [r1, r0]
 8000138:	0049      	lsls	r1, r1, #1
 800013a:	448e      	add	lr, r1
 800013c:	bc03      	pop	{r0, r1}
 800013e:	4770      	bx	lr

08000140 <__udivsi3>:
 8000140:	2200      	movs	r2, #0
 8000142:	0843      	lsrs	r3, r0, #1
 8000144:	428b      	cmp	r3, r1
 8000146:	d374      	bcc.n	8000232 <__udivsi3+0xf2>
 8000148:	0903      	lsrs	r3, r0, #4
 800014a:	428b      	cmp	r3, r1
 800014c:	d35f      	bcc.n	800020e <__udivsi3+0xce>
 800014e:	0a03      	lsrs	r3, r0, #8
 8000150:	428b      	cmp	r3, r1
 8000152:	d344      	bcc.n	80001de <__udivsi3+0x9e>
 8000154:	0b03      	lsrs	r3, r0, #12
 8000156:	428b      	cmp	r3, r1
 8000158:	d328      	bcc.n	80001ac <__udivsi3+0x6c>
 800015a:	0c03      	lsrs	r3, r0, #16
 800015c:	428b      	cmp	r3, r1
 800015e:	d30d      	bcc.n	800017c <__udivsi3+0x3c>
 8000160:	22ff      	movs	r2, #255	@ 0xff
 8000162:	0209      	lsls	r1, r1, #8
 8000164:	ba12      	rev	r2, r2
 8000166:	0c03      	lsrs	r3, r0, #16
 8000168:	428b      	cmp	r3, r1
 800016a:	d302      	bcc.n	8000172 <__udivsi3+0x32>
 800016c:	1212      	asrs	r2, r2, #8
 800016e:	0209      	lsls	r1, r1, #8
 8000170:	d065      	beq.n	800023e <__udivsi3+0xfe>
 8000172:	0b03      	lsrs	r3, r0, #12
 8000174:	428b      	cmp	r3, r1
 8000176:	d319      	bcc.n	80001ac <__udivsi3+0x6c>
 8000178:	e000      	b.n	800017c <__udivsi3+0x3c>
 800017a:	0a09      	lsrs	r1, r1, #8
 800017c:	0bc3      	lsrs	r3, r0, #15
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x46>
 8000182:	03cb      	lsls	r3, r1, #15
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0b83      	lsrs	r3, r0, #14
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x52>
 800018e:	038b      	lsls	r3, r1, #14
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0b43      	lsrs	r3, r0, #13
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x5e>
 800019a:	034b      	lsls	r3, r1, #13
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	0b03      	lsrs	r3, r0, #12
 80001a2:	428b      	cmp	r3, r1
 80001a4:	d301      	bcc.n	80001aa <__udivsi3+0x6a>
 80001a6:	030b      	lsls	r3, r1, #12
 80001a8:	1ac0      	subs	r0, r0, r3
 80001aa:	4152      	adcs	r2, r2
 80001ac:	0ac3      	lsrs	r3, r0, #11
 80001ae:	428b      	cmp	r3, r1
 80001b0:	d301      	bcc.n	80001b6 <__udivsi3+0x76>
 80001b2:	02cb      	lsls	r3, r1, #11
 80001b4:	1ac0      	subs	r0, r0, r3
 80001b6:	4152      	adcs	r2, r2
 80001b8:	0a83      	lsrs	r3, r0, #10
 80001ba:	428b      	cmp	r3, r1
 80001bc:	d301      	bcc.n	80001c2 <__udivsi3+0x82>
 80001be:	028b      	lsls	r3, r1, #10
 80001c0:	1ac0      	subs	r0, r0, r3
 80001c2:	4152      	adcs	r2, r2
 80001c4:	0a43      	lsrs	r3, r0, #9
 80001c6:	428b      	cmp	r3, r1
 80001c8:	d301      	bcc.n	80001ce <__udivsi3+0x8e>
 80001ca:	024b      	lsls	r3, r1, #9
 80001cc:	1ac0      	subs	r0, r0, r3
 80001ce:	4152      	adcs	r2, r2
 80001d0:	0a03      	lsrs	r3, r0, #8
 80001d2:	428b      	cmp	r3, r1
 80001d4:	d301      	bcc.n	80001da <__udivsi3+0x9a>
 80001d6:	020b      	lsls	r3, r1, #8
 80001d8:	1ac0      	subs	r0, r0, r3
 80001da:	4152      	adcs	r2, r2
 80001dc:	d2cd      	bcs.n	800017a <__udivsi3+0x3a>
 80001de:	09c3      	lsrs	r3, r0, #7
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xa8>
 80001e4:	01cb      	lsls	r3, r1, #7
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0983      	lsrs	r3, r0, #6
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xb4>
 80001f0:	018b      	lsls	r3, r1, #6
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	0943      	lsrs	r3, r0, #5
 80001f8:	428b      	cmp	r3, r1
 80001fa:	d301      	bcc.n	8000200 <__udivsi3+0xc0>
 80001fc:	014b      	lsls	r3, r1, #5
 80001fe:	1ac0      	subs	r0, r0, r3
 8000200:	4152      	adcs	r2, r2
 8000202:	0903      	lsrs	r3, r0, #4
 8000204:	428b      	cmp	r3, r1
 8000206:	d301      	bcc.n	800020c <__udivsi3+0xcc>
 8000208:	010b      	lsls	r3, r1, #4
 800020a:	1ac0      	subs	r0, r0, r3
 800020c:	4152      	adcs	r2, r2
 800020e:	08c3      	lsrs	r3, r0, #3
 8000210:	428b      	cmp	r3, r1
 8000212:	d301      	bcc.n	8000218 <__udivsi3+0xd8>
 8000214:	00cb      	lsls	r3, r1, #3
 8000216:	1ac0      	subs	r0, r0, r3
 8000218:	4152      	adcs	r2, r2
 800021a:	0883      	lsrs	r3, r0, #2
 800021c:	428b      	cmp	r3, r1
 800021e:	d301      	bcc.n	8000224 <__udivsi3+0xe4>
 8000220:	008b      	lsls	r3, r1, #2
 8000222:	1ac0      	subs	r0, r0, r3
 8000224:	4152      	adcs	r2, r2
 8000226:	0843      	lsrs	r3, r0, #1
 8000228:	428b      	cmp	r3, r1
 800022a:	d301      	bcc.n	8000230 <__udivsi3+0xf0>
 800022c:	004b      	lsls	r3, r1, #1
 800022e:	1ac0      	subs	r0, r0, r3
 8000230:	4152      	adcs	r2, r2
 8000232:	1a41      	subs	r1, r0, r1
 8000234:	d200      	bcs.n	8000238 <__udivsi3+0xf8>
 8000236:	4601      	mov	r1, r0
 8000238:	4152      	adcs	r2, r2
 800023a:	4610      	mov	r0, r2
 800023c:	4770      	bx	lr
 800023e:	e7ff      	b.n	8000240 <__udivsi3+0x100>
 8000240:	b501      	push	{r0, lr}
 8000242:	2000      	movs	r0, #0
 8000244:	f000 f8f0 	bl	8000428 <__aeabi_idiv0>
 8000248:	bd02      	pop	{r1, pc}
 800024a:	46c0      	nop			@ (mov r8, r8)

0800024c <__aeabi_uidivmod>:
 800024c:	2900      	cmp	r1, #0
 800024e:	d0f7      	beq.n	8000240 <__udivsi3+0x100>
 8000250:	e776      	b.n	8000140 <__udivsi3>
 8000252:	4770      	bx	lr

08000254 <__divsi3>:
 8000254:	4603      	mov	r3, r0
 8000256:	430b      	orrs	r3, r1
 8000258:	d47f      	bmi.n	800035a <__divsi3+0x106>
 800025a:	2200      	movs	r2, #0
 800025c:	0843      	lsrs	r3, r0, #1
 800025e:	428b      	cmp	r3, r1
 8000260:	d374      	bcc.n	800034c <__divsi3+0xf8>
 8000262:	0903      	lsrs	r3, r0, #4
 8000264:	428b      	cmp	r3, r1
 8000266:	d35f      	bcc.n	8000328 <__divsi3+0xd4>
 8000268:	0a03      	lsrs	r3, r0, #8
 800026a:	428b      	cmp	r3, r1
 800026c:	d344      	bcc.n	80002f8 <__divsi3+0xa4>
 800026e:	0b03      	lsrs	r3, r0, #12
 8000270:	428b      	cmp	r3, r1
 8000272:	d328      	bcc.n	80002c6 <__divsi3+0x72>
 8000274:	0c03      	lsrs	r3, r0, #16
 8000276:	428b      	cmp	r3, r1
 8000278:	d30d      	bcc.n	8000296 <__divsi3+0x42>
 800027a:	22ff      	movs	r2, #255	@ 0xff
 800027c:	0209      	lsls	r1, r1, #8
 800027e:	ba12      	rev	r2, r2
 8000280:	0c03      	lsrs	r3, r0, #16
 8000282:	428b      	cmp	r3, r1
 8000284:	d302      	bcc.n	800028c <__divsi3+0x38>
 8000286:	1212      	asrs	r2, r2, #8
 8000288:	0209      	lsls	r1, r1, #8
 800028a:	d065      	beq.n	8000358 <__divsi3+0x104>
 800028c:	0b03      	lsrs	r3, r0, #12
 800028e:	428b      	cmp	r3, r1
 8000290:	d319      	bcc.n	80002c6 <__divsi3+0x72>
 8000292:	e000      	b.n	8000296 <__divsi3+0x42>
 8000294:	0a09      	lsrs	r1, r1, #8
 8000296:	0bc3      	lsrs	r3, r0, #15
 8000298:	428b      	cmp	r3, r1
 800029a:	d301      	bcc.n	80002a0 <__divsi3+0x4c>
 800029c:	03cb      	lsls	r3, r1, #15
 800029e:	1ac0      	subs	r0, r0, r3
 80002a0:	4152      	adcs	r2, r2
 80002a2:	0b83      	lsrs	r3, r0, #14
 80002a4:	428b      	cmp	r3, r1
 80002a6:	d301      	bcc.n	80002ac <__divsi3+0x58>
 80002a8:	038b      	lsls	r3, r1, #14
 80002aa:	1ac0      	subs	r0, r0, r3
 80002ac:	4152      	adcs	r2, r2
 80002ae:	0b43      	lsrs	r3, r0, #13
 80002b0:	428b      	cmp	r3, r1
 80002b2:	d301      	bcc.n	80002b8 <__divsi3+0x64>
 80002b4:	034b      	lsls	r3, r1, #13
 80002b6:	1ac0      	subs	r0, r0, r3
 80002b8:	4152      	adcs	r2, r2
 80002ba:	0b03      	lsrs	r3, r0, #12
 80002bc:	428b      	cmp	r3, r1
 80002be:	d301      	bcc.n	80002c4 <__divsi3+0x70>
 80002c0:	030b      	lsls	r3, r1, #12
 80002c2:	1ac0      	subs	r0, r0, r3
 80002c4:	4152      	adcs	r2, r2
 80002c6:	0ac3      	lsrs	r3, r0, #11
 80002c8:	428b      	cmp	r3, r1
 80002ca:	d301      	bcc.n	80002d0 <__divsi3+0x7c>
 80002cc:	02cb      	lsls	r3, r1, #11
 80002ce:	1ac0      	subs	r0, r0, r3
 80002d0:	4152      	adcs	r2, r2
 80002d2:	0a83      	lsrs	r3, r0, #10
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__divsi3+0x88>
 80002d8:	028b      	lsls	r3, r1, #10
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0a43      	lsrs	r3, r0, #9
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__divsi3+0x94>
 80002e4:	024b      	lsls	r3, r1, #9
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0a03      	lsrs	r3, r0, #8
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__divsi3+0xa0>
 80002f0:	020b      	lsls	r3, r1, #8
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	d2cd      	bcs.n	8000294 <__divsi3+0x40>
 80002f8:	09c3      	lsrs	r3, r0, #7
 80002fa:	428b      	cmp	r3, r1
 80002fc:	d301      	bcc.n	8000302 <__divsi3+0xae>
 80002fe:	01cb      	lsls	r3, r1, #7
 8000300:	1ac0      	subs	r0, r0, r3
 8000302:	4152      	adcs	r2, r2
 8000304:	0983      	lsrs	r3, r0, #6
 8000306:	428b      	cmp	r3, r1
 8000308:	d301      	bcc.n	800030e <__divsi3+0xba>
 800030a:	018b      	lsls	r3, r1, #6
 800030c:	1ac0      	subs	r0, r0, r3
 800030e:	4152      	adcs	r2, r2
 8000310:	0943      	lsrs	r3, r0, #5
 8000312:	428b      	cmp	r3, r1
 8000314:	d301      	bcc.n	800031a <__divsi3+0xc6>
 8000316:	014b      	lsls	r3, r1, #5
 8000318:	1ac0      	subs	r0, r0, r3
 800031a:	4152      	adcs	r2, r2
 800031c:	0903      	lsrs	r3, r0, #4
 800031e:	428b      	cmp	r3, r1
 8000320:	d301      	bcc.n	8000326 <__divsi3+0xd2>
 8000322:	010b      	lsls	r3, r1, #4
 8000324:	1ac0      	subs	r0, r0, r3
 8000326:	4152      	adcs	r2, r2
 8000328:	08c3      	lsrs	r3, r0, #3
 800032a:	428b      	cmp	r3, r1
 800032c:	d301      	bcc.n	8000332 <__divsi3+0xde>
 800032e:	00cb      	lsls	r3, r1, #3
 8000330:	1ac0      	subs	r0, r0, r3
 8000332:	4152      	adcs	r2, r2
 8000334:	0883      	lsrs	r3, r0, #2
 8000336:	428b      	cmp	r3, r1
 8000338:	d301      	bcc.n	800033e <__divsi3+0xea>
 800033a:	008b      	lsls	r3, r1, #2
 800033c:	1ac0      	subs	r0, r0, r3
 800033e:	4152      	adcs	r2, r2
 8000340:	0843      	lsrs	r3, r0, #1
 8000342:	428b      	cmp	r3, r1
 8000344:	d301      	bcc.n	800034a <__divsi3+0xf6>
 8000346:	004b      	lsls	r3, r1, #1
 8000348:	1ac0      	subs	r0, r0, r3
 800034a:	4152      	adcs	r2, r2
 800034c:	1a41      	subs	r1, r0, r1
 800034e:	d200      	bcs.n	8000352 <__divsi3+0xfe>
 8000350:	4601      	mov	r1, r0
 8000352:	4152      	adcs	r2, r2
 8000354:	4610      	mov	r0, r2
 8000356:	4770      	bx	lr
 8000358:	e05d      	b.n	8000416 <__divsi3+0x1c2>
 800035a:	0fca      	lsrs	r2, r1, #31
 800035c:	d000      	beq.n	8000360 <__divsi3+0x10c>
 800035e:	4249      	negs	r1, r1
 8000360:	1003      	asrs	r3, r0, #32
 8000362:	d300      	bcc.n	8000366 <__divsi3+0x112>
 8000364:	4240      	negs	r0, r0
 8000366:	4053      	eors	r3, r2
 8000368:	2200      	movs	r2, #0
 800036a:	469c      	mov	ip, r3
 800036c:	0903      	lsrs	r3, r0, #4
 800036e:	428b      	cmp	r3, r1
 8000370:	d32d      	bcc.n	80003ce <__divsi3+0x17a>
 8000372:	0a03      	lsrs	r3, r0, #8
 8000374:	428b      	cmp	r3, r1
 8000376:	d312      	bcc.n	800039e <__divsi3+0x14a>
 8000378:	22fc      	movs	r2, #252	@ 0xfc
 800037a:	0189      	lsls	r1, r1, #6
 800037c:	ba12      	rev	r2, r2
 800037e:	0a03      	lsrs	r3, r0, #8
 8000380:	428b      	cmp	r3, r1
 8000382:	d30c      	bcc.n	800039e <__divsi3+0x14a>
 8000384:	0189      	lsls	r1, r1, #6
 8000386:	1192      	asrs	r2, r2, #6
 8000388:	428b      	cmp	r3, r1
 800038a:	d308      	bcc.n	800039e <__divsi3+0x14a>
 800038c:	0189      	lsls	r1, r1, #6
 800038e:	1192      	asrs	r2, r2, #6
 8000390:	428b      	cmp	r3, r1
 8000392:	d304      	bcc.n	800039e <__divsi3+0x14a>
 8000394:	0189      	lsls	r1, r1, #6
 8000396:	d03a      	beq.n	800040e <__divsi3+0x1ba>
 8000398:	1192      	asrs	r2, r2, #6
 800039a:	e000      	b.n	800039e <__divsi3+0x14a>
 800039c:	0989      	lsrs	r1, r1, #6
 800039e:	09c3      	lsrs	r3, r0, #7
 80003a0:	428b      	cmp	r3, r1
 80003a2:	d301      	bcc.n	80003a8 <__divsi3+0x154>
 80003a4:	01cb      	lsls	r3, r1, #7
 80003a6:	1ac0      	subs	r0, r0, r3
 80003a8:	4152      	adcs	r2, r2
 80003aa:	0983      	lsrs	r3, r0, #6
 80003ac:	428b      	cmp	r3, r1
 80003ae:	d301      	bcc.n	80003b4 <__divsi3+0x160>
 80003b0:	018b      	lsls	r3, r1, #6
 80003b2:	1ac0      	subs	r0, r0, r3
 80003b4:	4152      	adcs	r2, r2
 80003b6:	0943      	lsrs	r3, r0, #5
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d301      	bcc.n	80003c0 <__divsi3+0x16c>
 80003bc:	014b      	lsls	r3, r1, #5
 80003be:	1ac0      	subs	r0, r0, r3
 80003c0:	4152      	adcs	r2, r2
 80003c2:	0903      	lsrs	r3, r0, #4
 80003c4:	428b      	cmp	r3, r1
 80003c6:	d301      	bcc.n	80003cc <__divsi3+0x178>
 80003c8:	010b      	lsls	r3, r1, #4
 80003ca:	1ac0      	subs	r0, r0, r3
 80003cc:	4152      	adcs	r2, r2
 80003ce:	08c3      	lsrs	r3, r0, #3
 80003d0:	428b      	cmp	r3, r1
 80003d2:	d301      	bcc.n	80003d8 <__divsi3+0x184>
 80003d4:	00cb      	lsls	r3, r1, #3
 80003d6:	1ac0      	subs	r0, r0, r3
 80003d8:	4152      	adcs	r2, r2
 80003da:	0883      	lsrs	r3, r0, #2
 80003dc:	428b      	cmp	r3, r1
 80003de:	d301      	bcc.n	80003e4 <__divsi3+0x190>
 80003e0:	008b      	lsls	r3, r1, #2
 80003e2:	1ac0      	subs	r0, r0, r3
 80003e4:	4152      	adcs	r2, r2
 80003e6:	d2d9      	bcs.n	800039c <__divsi3+0x148>
 80003e8:	0843      	lsrs	r3, r0, #1
 80003ea:	428b      	cmp	r3, r1
 80003ec:	d301      	bcc.n	80003f2 <__divsi3+0x19e>
 80003ee:	004b      	lsls	r3, r1, #1
 80003f0:	1ac0      	subs	r0, r0, r3
 80003f2:	4152      	adcs	r2, r2
 80003f4:	1a41      	subs	r1, r0, r1
 80003f6:	d200      	bcs.n	80003fa <__divsi3+0x1a6>
 80003f8:	4601      	mov	r1, r0
 80003fa:	4663      	mov	r3, ip
 80003fc:	4152      	adcs	r2, r2
 80003fe:	105b      	asrs	r3, r3, #1
 8000400:	4610      	mov	r0, r2
 8000402:	d301      	bcc.n	8000408 <__divsi3+0x1b4>
 8000404:	4240      	negs	r0, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d500      	bpl.n	800040c <__divsi3+0x1b8>
 800040a:	4249      	negs	r1, r1
 800040c:	4770      	bx	lr
 800040e:	4663      	mov	r3, ip
 8000410:	105b      	asrs	r3, r3, #1
 8000412:	d300      	bcc.n	8000416 <__divsi3+0x1c2>
 8000414:	4240      	negs	r0, r0
 8000416:	b501      	push	{r0, lr}
 8000418:	2000      	movs	r0, #0
 800041a:	f000 f805 	bl	8000428 <__aeabi_idiv0>
 800041e:	bd02      	pop	{r1, pc}

08000420 <__aeabi_idivmod>:
 8000420:	2900      	cmp	r1, #0
 8000422:	d0f8      	beq.n	8000416 <__divsi3+0x1c2>
 8000424:	e716      	b.n	8000254 <__divsi3>
 8000426:	4770      	bx	lr

08000428 <__aeabi_idiv0>:
 8000428:	4770      	bx	lr
 800042a:	46c0      	nop			@ (mov r8, r8)

0800042c <__aeabi_cdrcmple>:
 800042c:	4684      	mov	ip, r0
 800042e:	0010      	movs	r0, r2
 8000430:	4662      	mov	r2, ip
 8000432:	468c      	mov	ip, r1
 8000434:	0019      	movs	r1, r3
 8000436:	4663      	mov	r3, ip
 8000438:	e000      	b.n	800043c <__aeabi_cdcmpeq>
 800043a:	46c0      	nop			@ (mov r8, r8)

0800043c <__aeabi_cdcmpeq>:
 800043c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800043e:	f001 fa27 	bl	8001890 <__ledf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	d401      	bmi.n	800044a <__aeabi_cdcmpeq+0xe>
 8000446:	2100      	movs	r1, #0
 8000448:	42c8      	cmn	r0, r1
 800044a:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

0800044c <__aeabi_dcmpeq>:
 800044c:	b510      	push	{r4, lr}
 800044e:	f001 f967 	bl	8001720 <__eqdf2>
 8000452:	4240      	negs	r0, r0
 8000454:	3001      	adds	r0, #1
 8000456:	bd10      	pop	{r4, pc}

08000458 <__aeabi_dcmplt>:
 8000458:	b510      	push	{r4, lr}
 800045a:	f001 fa19 	bl	8001890 <__ledf2>
 800045e:	2800      	cmp	r0, #0
 8000460:	db01      	blt.n	8000466 <__aeabi_dcmplt+0xe>
 8000462:	2000      	movs	r0, #0
 8000464:	bd10      	pop	{r4, pc}
 8000466:	2001      	movs	r0, #1
 8000468:	bd10      	pop	{r4, pc}
 800046a:	46c0      	nop			@ (mov r8, r8)

0800046c <__aeabi_dcmple>:
 800046c:	b510      	push	{r4, lr}
 800046e:	f001 fa0f 	bl	8001890 <__ledf2>
 8000472:	2800      	cmp	r0, #0
 8000474:	dd01      	ble.n	800047a <__aeabi_dcmple+0xe>
 8000476:	2000      	movs	r0, #0
 8000478:	bd10      	pop	{r4, pc}
 800047a:	2001      	movs	r0, #1
 800047c:	bd10      	pop	{r4, pc}
 800047e:	46c0      	nop			@ (mov r8, r8)

08000480 <__aeabi_dcmpgt>:
 8000480:	b510      	push	{r4, lr}
 8000482:	f001 f991 	bl	80017a8 <__gedf2>
 8000486:	2800      	cmp	r0, #0
 8000488:	dc01      	bgt.n	800048e <__aeabi_dcmpgt+0xe>
 800048a:	2000      	movs	r0, #0
 800048c:	bd10      	pop	{r4, pc}
 800048e:	2001      	movs	r0, #1
 8000490:	bd10      	pop	{r4, pc}
 8000492:	46c0      	nop			@ (mov r8, r8)

08000494 <__aeabi_dcmpge>:
 8000494:	b510      	push	{r4, lr}
 8000496:	f001 f987 	bl	80017a8 <__gedf2>
 800049a:	2800      	cmp	r0, #0
 800049c:	da01      	bge.n	80004a2 <__aeabi_dcmpge+0xe>
 800049e:	2000      	movs	r0, #0
 80004a0:	bd10      	pop	{r4, pc}
 80004a2:	2001      	movs	r0, #1
 80004a4:	bd10      	pop	{r4, pc}
 80004a6:	46c0      	nop			@ (mov r8, r8)

080004a8 <__aeabi_uldivmod>:
 80004a8:	2b00      	cmp	r3, #0
 80004aa:	d111      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004ac:	2a00      	cmp	r2, #0
 80004ae:	d10f      	bne.n	80004d0 <__aeabi_uldivmod+0x28>
 80004b0:	2900      	cmp	r1, #0
 80004b2:	d100      	bne.n	80004b6 <__aeabi_uldivmod+0xe>
 80004b4:	2800      	cmp	r0, #0
 80004b6:	d002      	beq.n	80004be <__aeabi_uldivmod+0x16>
 80004b8:	2100      	movs	r1, #0
 80004ba:	43c9      	mvns	r1, r1
 80004bc:	0008      	movs	r0, r1
 80004be:	b407      	push	{r0, r1, r2}
 80004c0:	4802      	ldr	r0, [pc, #8]	@ (80004cc <__aeabi_uldivmod+0x24>)
 80004c2:	a102      	add	r1, pc, #8	@ (adr r1, 80004cc <__aeabi_uldivmod+0x24>)
 80004c4:	1840      	adds	r0, r0, r1
 80004c6:	9002      	str	r0, [sp, #8]
 80004c8:	bd03      	pop	{r0, r1, pc}
 80004ca:	46c0      	nop			@ (mov r8, r8)
 80004cc:	ffffff5d 	.word	0xffffff5d
 80004d0:	b403      	push	{r0, r1}
 80004d2:	4668      	mov	r0, sp
 80004d4:	b501      	push	{r0, lr}
 80004d6:	9802      	ldr	r0, [sp, #8]
 80004d8:	f000 f834 	bl	8000544 <__udivmoddi4>
 80004dc:	9b01      	ldr	r3, [sp, #4]
 80004de:	469e      	mov	lr, r3
 80004e0:	b002      	add	sp, #8
 80004e2:	bc0c      	pop	{r2, r3}
 80004e4:	4770      	bx	lr
 80004e6:	46c0      	nop			@ (mov r8, r8)

080004e8 <__aeabi_lmul>:
 80004e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ea:	46ce      	mov	lr, r9
 80004ec:	4699      	mov	r9, r3
 80004ee:	0c03      	lsrs	r3, r0, #16
 80004f0:	469c      	mov	ip, r3
 80004f2:	0413      	lsls	r3, r2, #16
 80004f4:	4647      	mov	r7, r8
 80004f6:	0c1b      	lsrs	r3, r3, #16
 80004f8:	001d      	movs	r5, r3
 80004fa:	000e      	movs	r6, r1
 80004fc:	4661      	mov	r1, ip
 80004fe:	0404      	lsls	r4, r0, #16
 8000500:	0c24      	lsrs	r4, r4, #16
 8000502:	b580      	push	{r7, lr}
 8000504:	0007      	movs	r7, r0
 8000506:	0c10      	lsrs	r0, r2, #16
 8000508:	434b      	muls	r3, r1
 800050a:	4365      	muls	r5, r4
 800050c:	4341      	muls	r1, r0
 800050e:	4360      	muls	r0, r4
 8000510:	0c2c      	lsrs	r4, r5, #16
 8000512:	18c0      	adds	r0, r0, r3
 8000514:	1824      	adds	r4, r4, r0
 8000516:	468c      	mov	ip, r1
 8000518:	42a3      	cmp	r3, r4
 800051a:	d903      	bls.n	8000524 <__aeabi_lmul+0x3c>
 800051c:	2380      	movs	r3, #128	@ 0x80
 800051e:	025b      	lsls	r3, r3, #9
 8000520:	4698      	mov	r8, r3
 8000522:	44c4      	add	ip, r8
 8000524:	4649      	mov	r1, r9
 8000526:	4379      	muls	r1, r7
 8000528:	4356      	muls	r6, r2
 800052a:	0c23      	lsrs	r3, r4, #16
 800052c:	042d      	lsls	r5, r5, #16
 800052e:	0c2d      	lsrs	r5, r5, #16
 8000530:	1989      	adds	r1, r1, r6
 8000532:	4463      	add	r3, ip
 8000534:	0424      	lsls	r4, r4, #16
 8000536:	1960      	adds	r0, r4, r5
 8000538:	18c9      	adds	r1, r1, r3
 800053a:	bcc0      	pop	{r6, r7}
 800053c:	46b9      	mov	r9, r7
 800053e:	46b0      	mov	r8, r6
 8000540:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000542:	46c0      	nop			@ (mov r8, r8)

08000544 <__udivmoddi4>:
 8000544:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000546:	4657      	mov	r7, sl
 8000548:	464e      	mov	r6, r9
 800054a:	4645      	mov	r5, r8
 800054c:	46de      	mov	lr, fp
 800054e:	b5e0      	push	{r5, r6, r7, lr}
 8000550:	0004      	movs	r4, r0
 8000552:	000d      	movs	r5, r1
 8000554:	4692      	mov	sl, r2
 8000556:	4699      	mov	r9, r3
 8000558:	b083      	sub	sp, #12
 800055a:	428b      	cmp	r3, r1
 800055c:	d830      	bhi.n	80005c0 <__udivmoddi4+0x7c>
 800055e:	d02d      	beq.n	80005bc <__udivmoddi4+0x78>
 8000560:	4649      	mov	r1, r9
 8000562:	4650      	mov	r0, sl
 8000564:	f002 fa04 	bl	8002970 <__clzdi2>
 8000568:	0029      	movs	r1, r5
 800056a:	0006      	movs	r6, r0
 800056c:	0020      	movs	r0, r4
 800056e:	f002 f9ff 	bl	8002970 <__clzdi2>
 8000572:	1a33      	subs	r3, r6, r0
 8000574:	4698      	mov	r8, r3
 8000576:	3b20      	subs	r3, #32
 8000578:	d434      	bmi.n	80005e4 <__udivmoddi4+0xa0>
 800057a:	469b      	mov	fp, r3
 800057c:	4653      	mov	r3, sl
 800057e:	465a      	mov	r2, fp
 8000580:	4093      	lsls	r3, r2
 8000582:	4642      	mov	r2, r8
 8000584:	001f      	movs	r7, r3
 8000586:	4653      	mov	r3, sl
 8000588:	4093      	lsls	r3, r2
 800058a:	001e      	movs	r6, r3
 800058c:	42af      	cmp	r7, r5
 800058e:	d83b      	bhi.n	8000608 <__udivmoddi4+0xc4>
 8000590:	42af      	cmp	r7, r5
 8000592:	d100      	bne.n	8000596 <__udivmoddi4+0x52>
 8000594:	e079      	b.n	800068a <__udivmoddi4+0x146>
 8000596:	465b      	mov	r3, fp
 8000598:	1ba4      	subs	r4, r4, r6
 800059a:	41bd      	sbcs	r5, r7
 800059c:	2b00      	cmp	r3, #0
 800059e:	da00      	bge.n	80005a2 <__udivmoddi4+0x5e>
 80005a0:	e076      	b.n	8000690 <__udivmoddi4+0x14c>
 80005a2:	2200      	movs	r2, #0
 80005a4:	2300      	movs	r3, #0
 80005a6:	9200      	str	r2, [sp, #0]
 80005a8:	9301      	str	r3, [sp, #4]
 80005aa:	2301      	movs	r3, #1
 80005ac:	465a      	mov	r2, fp
 80005ae:	4093      	lsls	r3, r2
 80005b0:	9301      	str	r3, [sp, #4]
 80005b2:	2301      	movs	r3, #1
 80005b4:	4642      	mov	r2, r8
 80005b6:	4093      	lsls	r3, r2
 80005b8:	9300      	str	r3, [sp, #0]
 80005ba:	e029      	b.n	8000610 <__udivmoddi4+0xcc>
 80005bc:	4282      	cmp	r2, r0
 80005be:	d9cf      	bls.n	8000560 <__udivmoddi4+0x1c>
 80005c0:	2200      	movs	r2, #0
 80005c2:	2300      	movs	r3, #0
 80005c4:	9200      	str	r2, [sp, #0]
 80005c6:	9301      	str	r3, [sp, #4]
 80005c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d001      	beq.n	80005d2 <__udivmoddi4+0x8e>
 80005ce:	601c      	str	r4, [r3, #0]
 80005d0:	605d      	str	r5, [r3, #4]
 80005d2:	9800      	ldr	r0, [sp, #0]
 80005d4:	9901      	ldr	r1, [sp, #4]
 80005d6:	b003      	add	sp, #12
 80005d8:	bcf0      	pop	{r4, r5, r6, r7}
 80005da:	46bb      	mov	fp, r7
 80005dc:	46b2      	mov	sl, r6
 80005de:	46a9      	mov	r9, r5
 80005e0:	46a0      	mov	r8, r4
 80005e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80005e4:	4642      	mov	r2, r8
 80005e6:	469b      	mov	fp, r3
 80005e8:	2320      	movs	r3, #32
 80005ea:	1a9b      	subs	r3, r3, r2
 80005ec:	4652      	mov	r2, sl
 80005ee:	40da      	lsrs	r2, r3
 80005f0:	4641      	mov	r1, r8
 80005f2:	0013      	movs	r3, r2
 80005f4:	464a      	mov	r2, r9
 80005f6:	408a      	lsls	r2, r1
 80005f8:	0017      	movs	r7, r2
 80005fa:	4642      	mov	r2, r8
 80005fc:	431f      	orrs	r7, r3
 80005fe:	4653      	mov	r3, sl
 8000600:	4093      	lsls	r3, r2
 8000602:	001e      	movs	r6, r3
 8000604:	42af      	cmp	r7, r5
 8000606:	d9c3      	bls.n	8000590 <__udivmoddi4+0x4c>
 8000608:	2200      	movs	r2, #0
 800060a:	2300      	movs	r3, #0
 800060c:	9200      	str	r2, [sp, #0]
 800060e:	9301      	str	r3, [sp, #4]
 8000610:	4643      	mov	r3, r8
 8000612:	2b00      	cmp	r3, #0
 8000614:	d0d8      	beq.n	80005c8 <__udivmoddi4+0x84>
 8000616:	07fb      	lsls	r3, r7, #31
 8000618:	0872      	lsrs	r2, r6, #1
 800061a:	431a      	orrs	r2, r3
 800061c:	4646      	mov	r6, r8
 800061e:	087b      	lsrs	r3, r7, #1
 8000620:	e00e      	b.n	8000640 <__udivmoddi4+0xfc>
 8000622:	42ab      	cmp	r3, r5
 8000624:	d101      	bne.n	800062a <__udivmoddi4+0xe6>
 8000626:	42a2      	cmp	r2, r4
 8000628:	d80c      	bhi.n	8000644 <__udivmoddi4+0x100>
 800062a:	1aa4      	subs	r4, r4, r2
 800062c:	419d      	sbcs	r5, r3
 800062e:	2001      	movs	r0, #1
 8000630:	1924      	adds	r4, r4, r4
 8000632:	416d      	adcs	r5, r5
 8000634:	2100      	movs	r1, #0
 8000636:	3e01      	subs	r6, #1
 8000638:	1824      	adds	r4, r4, r0
 800063a:	414d      	adcs	r5, r1
 800063c:	2e00      	cmp	r6, #0
 800063e:	d006      	beq.n	800064e <__udivmoddi4+0x10a>
 8000640:	42ab      	cmp	r3, r5
 8000642:	d9ee      	bls.n	8000622 <__udivmoddi4+0xde>
 8000644:	3e01      	subs	r6, #1
 8000646:	1924      	adds	r4, r4, r4
 8000648:	416d      	adcs	r5, r5
 800064a:	2e00      	cmp	r6, #0
 800064c:	d1f8      	bne.n	8000640 <__udivmoddi4+0xfc>
 800064e:	9800      	ldr	r0, [sp, #0]
 8000650:	9901      	ldr	r1, [sp, #4]
 8000652:	465b      	mov	r3, fp
 8000654:	1900      	adds	r0, r0, r4
 8000656:	4169      	adcs	r1, r5
 8000658:	2b00      	cmp	r3, #0
 800065a:	db24      	blt.n	80006a6 <__udivmoddi4+0x162>
 800065c:	002b      	movs	r3, r5
 800065e:	465a      	mov	r2, fp
 8000660:	4644      	mov	r4, r8
 8000662:	40d3      	lsrs	r3, r2
 8000664:	002a      	movs	r2, r5
 8000666:	40e2      	lsrs	r2, r4
 8000668:	001c      	movs	r4, r3
 800066a:	465b      	mov	r3, fp
 800066c:	0015      	movs	r5, r2
 800066e:	2b00      	cmp	r3, #0
 8000670:	db2a      	blt.n	80006c8 <__udivmoddi4+0x184>
 8000672:	0026      	movs	r6, r4
 8000674:	409e      	lsls	r6, r3
 8000676:	0033      	movs	r3, r6
 8000678:	0026      	movs	r6, r4
 800067a:	4647      	mov	r7, r8
 800067c:	40be      	lsls	r6, r7
 800067e:	0032      	movs	r2, r6
 8000680:	1a80      	subs	r0, r0, r2
 8000682:	4199      	sbcs	r1, r3
 8000684:	9000      	str	r0, [sp, #0]
 8000686:	9101      	str	r1, [sp, #4]
 8000688:	e79e      	b.n	80005c8 <__udivmoddi4+0x84>
 800068a:	42a3      	cmp	r3, r4
 800068c:	d8bc      	bhi.n	8000608 <__udivmoddi4+0xc4>
 800068e:	e782      	b.n	8000596 <__udivmoddi4+0x52>
 8000690:	4642      	mov	r2, r8
 8000692:	2320      	movs	r3, #32
 8000694:	2100      	movs	r1, #0
 8000696:	1a9b      	subs	r3, r3, r2
 8000698:	2200      	movs	r2, #0
 800069a:	9100      	str	r1, [sp, #0]
 800069c:	9201      	str	r2, [sp, #4]
 800069e:	2201      	movs	r2, #1
 80006a0:	40da      	lsrs	r2, r3
 80006a2:	9201      	str	r2, [sp, #4]
 80006a4:	e785      	b.n	80005b2 <__udivmoddi4+0x6e>
 80006a6:	4642      	mov	r2, r8
 80006a8:	2320      	movs	r3, #32
 80006aa:	1a9b      	subs	r3, r3, r2
 80006ac:	002a      	movs	r2, r5
 80006ae:	4646      	mov	r6, r8
 80006b0:	409a      	lsls	r2, r3
 80006b2:	0023      	movs	r3, r4
 80006b4:	40f3      	lsrs	r3, r6
 80006b6:	4644      	mov	r4, r8
 80006b8:	4313      	orrs	r3, r2
 80006ba:	002a      	movs	r2, r5
 80006bc:	40e2      	lsrs	r2, r4
 80006be:	001c      	movs	r4, r3
 80006c0:	465b      	mov	r3, fp
 80006c2:	0015      	movs	r5, r2
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	dad4      	bge.n	8000672 <__udivmoddi4+0x12e>
 80006c8:	4642      	mov	r2, r8
 80006ca:	002f      	movs	r7, r5
 80006cc:	2320      	movs	r3, #32
 80006ce:	0026      	movs	r6, r4
 80006d0:	4097      	lsls	r7, r2
 80006d2:	1a9b      	subs	r3, r3, r2
 80006d4:	40de      	lsrs	r6, r3
 80006d6:	003b      	movs	r3, r7
 80006d8:	4333      	orrs	r3, r6
 80006da:	e7cd      	b.n	8000678 <__udivmoddi4+0x134>

080006dc <__aeabi_fsub>:
 80006dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80006de:	4647      	mov	r7, r8
 80006e0:	46ce      	mov	lr, r9
 80006e2:	024e      	lsls	r6, r1, #9
 80006e4:	0243      	lsls	r3, r0, #9
 80006e6:	0045      	lsls	r5, r0, #1
 80006e8:	0a72      	lsrs	r2, r6, #9
 80006ea:	0fc4      	lsrs	r4, r0, #31
 80006ec:	0048      	lsls	r0, r1, #1
 80006ee:	b580      	push	{r7, lr}
 80006f0:	4694      	mov	ip, r2
 80006f2:	0a5f      	lsrs	r7, r3, #9
 80006f4:	0e2d      	lsrs	r5, r5, #24
 80006f6:	099b      	lsrs	r3, r3, #6
 80006f8:	0e00      	lsrs	r0, r0, #24
 80006fa:	0fc9      	lsrs	r1, r1, #31
 80006fc:	09b6      	lsrs	r6, r6, #6
 80006fe:	28ff      	cmp	r0, #255	@ 0xff
 8000700:	d024      	beq.n	800074c <__aeabi_fsub+0x70>
 8000702:	2201      	movs	r2, #1
 8000704:	4051      	eors	r1, r2
 8000706:	1a2a      	subs	r2, r5, r0
 8000708:	428c      	cmp	r4, r1
 800070a:	d00f      	beq.n	800072c <__aeabi_fsub+0x50>
 800070c:	2a00      	cmp	r2, #0
 800070e:	dc00      	bgt.n	8000712 <__aeabi_fsub+0x36>
 8000710:	e16a      	b.n	80009e8 <__aeabi_fsub+0x30c>
 8000712:	2800      	cmp	r0, #0
 8000714:	d135      	bne.n	8000782 <__aeabi_fsub+0xa6>
 8000716:	2e00      	cmp	r6, #0
 8000718:	d100      	bne.n	800071c <__aeabi_fsub+0x40>
 800071a:	e0a2      	b.n	8000862 <__aeabi_fsub+0x186>
 800071c:	1e51      	subs	r1, r2, #1
 800071e:	2a01      	cmp	r2, #1
 8000720:	d100      	bne.n	8000724 <__aeabi_fsub+0x48>
 8000722:	e124      	b.n	800096e <__aeabi_fsub+0x292>
 8000724:	2aff      	cmp	r2, #255	@ 0xff
 8000726:	d021      	beq.n	800076c <__aeabi_fsub+0x90>
 8000728:	000a      	movs	r2, r1
 800072a:	e02f      	b.n	800078c <__aeabi_fsub+0xb0>
 800072c:	2a00      	cmp	r2, #0
 800072e:	dc00      	bgt.n	8000732 <__aeabi_fsub+0x56>
 8000730:	e167      	b.n	8000a02 <__aeabi_fsub+0x326>
 8000732:	2800      	cmp	r0, #0
 8000734:	d05e      	beq.n	80007f4 <__aeabi_fsub+0x118>
 8000736:	2dff      	cmp	r5, #255	@ 0xff
 8000738:	d018      	beq.n	800076c <__aeabi_fsub+0x90>
 800073a:	2180      	movs	r1, #128	@ 0x80
 800073c:	04c9      	lsls	r1, r1, #19
 800073e:	430e      	orrs	r6, r1
 8000740:	2a1b      	cmp	r2, #27
 8000742:	dc00      	bgt.n	8000746 <__aeabi_fsub+0x6a>
 8000744:	e076      	b.n	8000834 <__aeabi_fsub+0x158>
 8000746:	002a      	movs	r2, r5
 8000748:	3301      	adds	r3, #1
 800074a:	e032      	b.n	80007b2 <__aeabi_fsub+0xd6>
 800074c:	002a      	movs	r2, r5
 800074e:	3aff      	subs	r2, #255	@ 0xff
 8000750:	4691      	mov	r9, r2
 8000752:	2e00      	cmp	r6, #0
 8000754:	d042      	beq.n	80007dc <__aeabi_fsub+0x100>
 8000756:	428c      	cmp	r4, r1
 8000758:	d055      	beq.n	8000806 <__aeabi_fsub+0x12a>
 800075a:	464a      	mov	r2, r9
 800075c:	2a00      	cmp	r2, #0
 800075e:	d100      	bne.n	8000762 <__aeabi_fsub+0x86>
 8000760:	e09c      	b.n	800089c <__aeabi_fsub+0x1c0>
 8000762:	2d00      	cmp	r5, #0
 8000764:	d100      	bne.n	8000768 <__aeabi_fsub+0x8c>
 8000766:	e077      	b.n	8000858 <__aeabi_fsub+0x17c>
 8000768:	000c      	movs	r4, r1
 800076a:	0033      	movs	r3, r6
 800076c:	08db      	lsrs	r3, r3, #3
 800076e:	2b00      	cmp	r3, #0
 8000770:	d100      	bne.n	8000774 <__aeabi_fsub+0x98>
 8000772:	e06e      	b.n	8000852 <__aeabi_fsub+0x176>
 8000774:	2280      	movs	r2, #128	@ 0x80
 8000776:	03d2      	lsls	r2, r2, #15
 8000778:	4313      	orrs	r3, r2
 800077a:	025b      	lsls	r3, r3, #9
 800077c:	20ff      	movs	r0, #255	@ 0xff
 800077e:	0a5b      	lsrs	r3, r3, #9
 8000780:	e024      	b.n	80007cc <__aeabi_fsub+0xf0>
 8000782:	2dff      	cmp	r5, #255	@ 0xff
 8000784:	d0f2      	beq.n	800076c <__aeabi_fsub+0x90>
 8000786:	2180      	movs	r1, #128	@ 0x80
 8000788:	04c9      	lsls	r1, r1, #19
 800078a:	430e      	orrs	r6, r1
 800078c:	2101      	movs	r1, #1
 800078e:	2a1b      	cmp	r2, #27
 8000790:	dc08      	bgt.n	80007a4 <__aeabi_fsub+0xc8>
 8000792:	0031      	movs	r1, r6
 8000794:	2020      	movs	r0, #32
 8000796:	40d1      	lsrs	r1, r2
 8000798:	1a82      	subs	r2, r0, r2
 800079a:	4096      	lsls	r6, r2
 800079c:	0032      	movs	r2, r6
 800079e:	1e50      	subs	r0, r2, #1
 80007a0:	4182      	sbcs	r2, r0
 80007a2:	4311      	orrs	r1, r2
 80007a4:	1a5b      	subs	r3, r3, r1
 80007a6:	015a      	lsls	r2, r3, #5
 80007a8:	d460      	bmi.n	800086c <__aeabi_fsub+0x190>
 80007aa:	2107      	movs	r1, #7
 80007ac:	002a      	movs	r2, r5
 80007ae:	4019      	ands	r1, r3
 80007b0:	d057      	beq.n	8000862 <__aeabi_fsub+0x186>
 80007b2:	210f      	movs	r1, #15
 80007b4:	4019      	ands	r1, r3
 80007b6:	2904      	cmp	r1, #4
 80007b8:	d000      	beq.n	80007bc <__aeabi_fsub+0xe0>
 80007ba:	3304      	adds	r3, #4
 80007bc:	0159      	lsls	r1, r3, #5
 80007be:	d550      	bpl.n	8000862 <__aeabi_fsub+0x186>
 80007c0:	1c50      	adds	r0, r2, #1
 80007c2:	2afe      	cmp	r2, #254	@ 0xfe
 80007c4:	d045      	beq.n	8000852 <__aeabi_fsub+0x176>
 80007c6:	019b      	lsls	r3, r3, #6
 80007c8:	b2c0      	uxtb	r0, r0
 80007ca:	0a5b      	lsrs	r3, r3, #9
 80007cc:	05c0      	lsls	r0, r0, #23
 80007ce:	4318      	orrs	r0, r3
 80007d0:	07e4      	lsls	r4, r4, #31
 80007d2:	4320      	orrs	r0, r4
 80007d4:	bcc0      	pop	{r6, r7}
 80007d6:	46b9      	mov	r9, r7
 80007d8:	46b0      	mov	r8, r6
 80007da:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80007dc:	2201      	movs	r2, #1
 80007de:	4051      	eors	r1, r2
 80007e0:	428c      	cmp	r4, r1
 80007e2:	d1ba      	bne.n	800075a <__aeabi_fsub+0x7e>
 80007e4:	464a      	mov	r2, r9
 80007e6:	2a00      	cmp	r2, #0
 80007e8:	d010      	beq.n	800080c <__aeabi_fsub+0x130>
 80007ea:	2d00      	cmp	r5, #0
 80007ec:	d100      	bne.n	80007f0 <__aeabi_fsub+0x114>
 80007ee:	e098      	b.n	8000922 <__aeabi_fsub+0x246>
 80007f0:	2300      	movs	r3, #0
 80007f2:	e7bb      	b.n	800076c <__aeabi_fsub+0x90>
 80007f4:	2e00      	cmp	r6, #0
 80007f6:	d034      	beq.n	8000862 <__aeabi_fsub+0x186>
 80007f8:	1e51      	subs	r1, r2, #1
 80007fa:	2a01      	cmp	r2, #1
 80007fc:	d06e      	beq.n	80008dc <__aeabi_fsub+0x200>
 80007fe:	2aff      	cmp	r2, #255	@ 0xff
 8000800:	d0b4      	beq.n	800076c <__aeabi_fsub+0x90>
 8000802:	000a      	movs	r2, r1
 8000804:	e79c      	b.n	8000740 <__aeabi_fsub+0x64>
 8000806:	2a00      	cmp	r2, #0
 8000808:	d000      	beq.n	800080c <__aeabi_fsub+0x130>
 800080a:	e088      	b.n	800091e <__aeabi_fsub+0x242>
 800080c:	20fe      	movs	r0, #254	@ 0xfe
 800080e:	1c6a      	adds	r2, r5, #1
 8000810:	4210      	tst	r0, r2
 8000812:	d000      	beq.n	8000816 <__aeabi_fsub+0x13a>
 8000814:	e092      	b.n	800093c <__aeabi_fsub+0x260>
 8000816:	2d00      	cmp	r5, #0
 8000818:	d000      	beq.n	800081c <__aeabi_fsub+0x140>
 800081a:	e0a4      	b.n	8000966 <__aeabi_fsub+0x28a>
 800081c:	2b00      	cmp	r3, #0
 800081e:	d100      	bne.n	8000822 <__aeabi_fsub+0x146>
 8000820:	e0cb      	b.n	80009ba <__aeabi_fsub+0x2de>
 8000822:	2e00      	cmp	r6, #0
 8000824:	d000      	beq.n	8000828 <__aeabi_fsub+0x14c>
 8000826:	e0ca      	b.n	80009be <__aeabi_fsub+0x2e2>
 8000828:	2200      	movs	r2, #0
 800082a:	08db      	lsrs	r3, r3, #3
 800082c:	025b      	lsls	r3, r3, #9
 800082e:	0a5b      	lsrs	r3, r3, #9
 8000830:	b2d0      	uxtb	r0, r2
 8000832:	e7cb      	b.n	80007cc <__aeabi_fsub+0xf0>
 8000834:	0031      	movs	r1, r6
 8000836:	2020      	movs	r0, #32
 8000838:	40d1      	lsrs	r1, r2
 800083a:	1a82      	subs	r2, r0, r2
 800083c:	4096      	lsls	r6, r2
 800083e:	0032      	movs	r2, r6
 8000840:	1e50      	subs	r0, r2, #1
 8000842:	4182      	sbcs	r2, r0
 8000844:	430a      	orrs	r2, r1
 8000846:	189b      	adds	r3, r3, r2
 8000848:	015a      	lsls	r2, r3, #5
 800084a:	d5ae      	bpl.n	80007aa <__aeabi_fsub+0xce>
 800084c:	1c6a      	adds	r2, r5, #1
 800084e:	2dfe      	cmp	r5, #254	@ 0xfe
 8000850:	d14a      	bne.n	80008e8 <__aeabi_fsub+0x20c>
 8000852:	20ff      	movs	r0, #255	@ 0xff
 8000854:	2300      	movs	r3, #0
 8000856:	e7b9      	b.n	80007cc <__aeabi_fsub+0xf0>
 8000858:	22ff      	movs	r2, #255	@ 0xff
 800085a:	2b00      	cmp	r3, #0
 800085c:	d14b      	bne.n	80008f6 <__aeabi_fsub+0x21a>
 800085e:	000c      	movs	r4, r1
 8000860:	0033      	movs	r3, r6
 8000862:	08db      	lsrs	r3, r3, #3
 8000864:	2aff      	cmp	r2, #255	@ 0xff
 8000866:	d100      	bne.n	800086a <__aeabi_fsub+0x18e>
 8000868:	e781      	b.n	800076e <__aeabi_fsub+0x92>
 800086a:	e7df      	b.n	800082c <__aeabi_fsub+0x150>
 800086c:	019f      	lsls	r7, r3, #6
 800086e:	09bf      	lsrs	r7, r7, #6
 8000870:	0038      	movs	r0, r7
 8000872:	f002 f85f 	bl	8002934 <__clzsi2>
 8000876:	3805      	subs	r0, #5
 8000878:	4087      	lsls	r7, r0
 800087a:	4285      	cmp	r5, r0
 800087c:	dc21      	bgt.n	80008c2 <__aeabi_fsub+0x1e6>
 800087e:	003b      	movs	r3, r7
 8000880:	2120      	movs	r1, #32
 8000882:	1b42      	subs	r2, r0, r5
 8000884:	3201      	adds	r2, #1
 8000886:	40d3      	lsrs	r3, r2
 8000888:	1a8a      	subs	r2, r1, r2
 800088a:	4097      	lsls	r7, r2
 800088c:	1e7a      	subs	r2, r7, #1
 800088e:	4197      	sbcs	r7, r2
 8000890:	2200      	movs	r2, #0
 8000892:	433b      	orrs	r3, r7
 8000894:	0759      	lsls	r1, r3, #29
 8000896:	d000      	beq.n	800089a <__aeabi_fsub+0x1be>
 8000898:	e78b      	b.n	80007b2 <__aeabi_fsub+0xd6>
 800089a:	e78f      	b.n	80007bc <__aeabi_fsub+0xe0>
 800089c:	20fe      	movs	r0, #254	@ 0xfe
 800089e:	1c6a      	adds	r2, r5, #1
 80008a0:	4210      	tst	r0, r2
 80008a2:	d112      	bne.n	80008ca <__aeabi_fsub+0x1ee>
 80008a4:	2d00      	cmp	r5, #0
 80008a6:	d152      	bne.n	800094e <__aeabi_fsub+0x272>
 80008a8:	2b00      	cmp	r3, #0
 80008aa:	d07c      	beq.n	80009a6 <__aeabi_fsub+0x2ca>
 80008ac:	2e00      	cmp	r6, #0
 80008ae:	d0bb      	beq.n	8000828 <__aeabi_fsub+0x14c>
 80008b0:	1b9a      	subs	r2, r3, r6
 80008b2:	0150      	lsls	r0, r2, #5
 80008b4:	d400      	bmi.n	80008b8 <__aeabi_fsub+0x1dc>
 80008b6:	e08b      	b.n	80009d0 <__aeabi_fsub+0x2f4>
 80008b8:	2401      	movs	r4, #1
 80008ba:	2200      	movs	r2, #0
 80008bc:	1af3      	subs	r3, r6, r3
 80008be:	400c      	ands	r4, r1
 80008c0:	e7e8      	b.n	8000894 <__aeabi_fsub+0x1b8>
 80008c2:	4b56      	ldr	r3, [pc, #344]	@ (8000a1c <__aeabi_fsub+0x340>)
 80008c4:	1a2a      	subs	r2, r5, r0
 80008c6:	403b      	ands	r3, r7
 80008c8:	e7e4      	b.n	8000894 <__aeabi_fsub+0x1b8>
 80008ca:	1b9f      	subs	r7, r3, r6
 80008cc:	017a      	lsls	r2, r7, #5
 80008ce:	d446      	bmi.n	800095e <__aeabi_fsub+0x282>
 80008d0:	2f00      	cmp	r7, #0
 80008d2:	d1cd      	bne.n	8000870 <__aeabi_fsub+0x194>
 80008d4:	2400      	movs	r4, #0
 80008d6:	2000      	movs	r0, #0
 80008d8:	2300      	movs	r3, #0
 80008da:	e777      	b.n	80007cc <__aeabi_fsub+0xf0>
 80008dc:	199b      	adds	r3, r3, r6
 80008de:	2501      	movs	r5, #1
 80008e0:	3201      	adds	r2, #1
 80008e2:	0159      	lsls	r1, r3, #5
 80008e4:	d400      	bmi.n	80008e8 <__aeabi_fsub+0x20c>
 80008e6:	e760      	b.n	80007aa <__aeabi_fsub+0xce>
 80008e8:	2101      	movs	r1, #1
 80008ea:	484d      	ldr	r0, [pc, #308]	@ (8000a20 <__aeabi_fsub+0x344>)
 80008ec:	4019      	ands	r1, r3
 80008ee:	085b      	lsrs	r3, r3, #1
 80008f0:	4003      	ands	r3, r0
 80008f2:	430b      	orrs	r3, r1
 80008f4:	e7ce      	b.n	8000894 <__aeabi_fsub+0x1b8>
 80008f6:	1e57      	subs	r7, r2, #1
 80008f8:	2a01      	cmp	r2, #1
 80008fa:	d05a      	beq.n	80009b2 <__aeabi_fsub+0x2d6>
 80008fc:	000c      	movs	r4, r1
 80008fe:	2aff      	cmp	r2, #255	@ 0xff
 8000900:	d033      	beq.n	800096a <__aeabi_fsub+0x28e>
 8000902:	2201      	movs	r2, #1
 8000904:	2f1b      	cmp	r7, #27
 8000906:	dc07      	bgt.n	8000918 <__aeabi_fsub+0x23c>
 8000908:	2120      	movs	r1, #32
 800090a:	1bc9      	subs	r1, r1, r7
 800090c:	001a      	movs	r2, r3
 800090e:	408b      	lsls	r3, r1
 8000910:	40fa      	lsrs	r2, r7
 8000912:	1e59      	subs	r1, r3, #1
 8000914:	418b      	sbcs	r3, r1
 8000916:	431a      	orrs	r2, r3
 8000918:	0005      	movs	r5, r0
 800091a:	1ab3      	subs	r3, r6, r2
 800091c:	e743      	b.n	80007a6 <__aeabi_fsub+0xca>
 800091e:	2d00      	cmp	r5, #0
 8000920:	d123      	bne.n	800096a <__aeabi_fsub+0x28e>
 8000922:	22ff      	movs	r2, #255	@ 0xff
 8000924:	2b00      	cmp	r3, #0
 8000926:	d09b      	beq.n	8000860 <__aeabi_fsub+0x184>
 8000928:	1e51      	subs	r1, r2, #1
 800092a:	2a01      	cmp	r2, #1
 800092c:	d0d6      	beq.n	80008dc <__aeabi_fsub+0x200>
 800092e:	2aff      	cmp	r2, #255	@ 0xff
 8000930:	d01b      	beq.n	800096a <__aeabi_fsub+0x28e>
 8000932:	291b      	cmp	r1, #27
 8000934:	dd2c      	ble.n	8000990 <__aeabi_fsub+0x2b4>
 8000936:	0002      	movs	r2, r0
 8000938:	1c73      	adds	r3, r6, #1
 800093a:	e73a      	b.n	80007b2 <__aeabi_fsub+0xd6>
 800093c:	2aff      	cmp	r2, #255	@ 0xff
 800093e:	d088      	beq.n	8000852 <__aeabi_fsub+0x176>
 8000940:	199b      	adds	r3, r3, r6
 8000942:	085b      	lsrs	r3, r3, #1
 8000944:	0759      	lsls	r1, r3, #29
 8000946:	d000      	beq.n	800094a <__aeabi_fsub+0x26e>
 8000948:	e733      	b.n	80007b2 <__aeabi_fsub+0xd6>
 800094a:	08db      	lsrs	r3, r3, #3
 800094c:	e76e      	b.n	800082c <__aeabi_fsub+0x150>
 800094e:	2b00      	cmp	r3, #0
 8000950:	d110      	bne.n	8000974 <__aeabi_fsub+0x298>
 8000952:	2e00      	cmp	r6, #0
 8000954:	d043      	beq.n	80009de <__aeabi_fsub+0x302>
 8000956:	2401      	movs	r4, #1
 8000958:	0033      	movs	r3, r6
 800095a:	400c      	ands	r4, r1
 800095c:	e706      	b.n	800076c <__aeabi_fsub+0x90>
 800095e:	2401      	movs	r4, #1
 8000960:	1af7      	subs	r7, r6, r3
 8000962:	400c      	ands	r4, r1
 8000964:	e784      	b.n	8000870 <__aeabi_fsub+0x194>
 8000966:	2b00      	cmp	r3, #0
 8000968:	d104      	bne.n	8000974 <__aeabi_fsub+0x298>
 800096a:	0033      	movs	r3, r6
 800096c:	e6fe      	b.n	800076c <__aeabi_fsub+0x90>
 800096e:	2501      	movs	r5, #1
 8000970:	1b9b      	subs	r3, r3, r6
 8000972:	e718      	b.n	80007a6 <__aeabi_fsub+0xca>
 8000974:	2e00      	cmp	r6, #0
 8000976:	d100      	bne.n	800097a <__aeabi_fsub+0x29e>
 8000978:	e6f8      	b.n	800076c <__aeabi_fsub+0x90>
 800097a:	2280      	movs	r2, #128	@ 0x80
 800097c:	03d2      	lsls	r2, r2, #15
 800097e:	4297      	cmp	r7, r2
 8000980:	d304      	bcc.n	800098c <__aeabi_fsub+0x2b0>
 8000982:	4594      	cmp	ip, r2
 8000984:	d202      	bcs.n	800098c <__aeabi_fsub+0x2b0>
 8000986:	2401      	movs	r4, #1
 8000988:	0033      	movs	r3, r6
 800098a:	400c      	ands	r4, r1
 800098c:	08db      	lsrs	r3, r3, #3
 800098e:	e6f1      	b.n	8000774 <__aeabi_fsub+0x98>
 8000990:	001a      	movs	r2, r3
 8000992:	2520      	movs	r5, #32
 8000994:	40ca      	lsrs	r2, r1
 8000996:	1a69      	subs	r1, r5, r1
 8000998:	408b      	lsls	r3, r1
 800099a:	1e59      	subs	r1, r3, #1
 800099c:	418b      	sbcs	r3, r1
 800099e:	4313      	orrs	r3, r2
 80009a0:	0005      	movs	r5, r0
 80009a2:	199b      	adds	r3, r3, r6
 80009a4:	e750      	b.n	8000848 <__aeabi_fsub+0x16c>
 80009a6:	2e00      	cmp	r6, #0
 80009a8:	d094      	beq.n	80008d4 <__aeabi_fsub+0x1f8>
 80009aa:	2401      	movs	r4, #1
 80009ac:	0033      	movs	r3, r6
 80009ae:	400c      	ands	r4, r1
 80009b0:	e73a      	b.n	8000828 <__aeabi_fsub+0x14c>
 80009b2:	000c      	movs	r4, r1
 80009b4:	2501      	movs	r5, #1
 80009b6:	1af3      	subs	r3, r6, r3
 80009b8:	e6f5      	b.n	80007a6 <__aeabi_fsub+0xca>
 80009ba:	0033      	movs	r3, r6
 80009bc:	e734      	b.n	8000828 <__aeabi_fsub+0x14c>
 80009be:	199b      	adds	r3, r3, r6
 80009c0:	2200      	movs	r2, #0
 80009c2:	0159      	lsls	r1, r3, #5
 80009c4:	d5c1      	bpl.n	800094a <__aeabi_fsub+0x26e>
 80009c6:	4a15      	ldr	r2, [pc, #84]	@ (8000a1c <__aeabi_fsub+0x340>)
 80009c8:	4013      	ands	r3, r2
 80009ca:	08db      	lsrs	r3, r3, #3
 80009cc:	2201      	movs	r2, #1
 80009ce:	e72d      	b.n	800082c <__aeabi_fsub+0x150>
 80009d0:	2a00      	cmp	r2, #0
 80009d2:	d100      	bne.n	80009d6 <__aeabi_fsub+0x2fa>
 80009d4:	e77e      	b.n	80008d4 <__aeabi_fsub+0x1f8>
 80009d6:	0013      	movs	r3, r2
 80009d8:	2200      	movs	r2, #0
 80009da:	08db      	lsrs	r3, r3, #3
 80009dc:	e726      	b.n	800082c <__aeabi_fsub+0x150>
 80009de:	2380      	movs	r3, #128	@ 0x80
 80009e0:	2400      	movs	r4, #0
 80009e2:	20ff      	movs	r0, #255	@ 0xff
 80009e4:	03db      	lsls	r3, r3, #15
 80009e6:	e6f1      	b.n	80007cc <__aeabi_fsub+0xf0>
 80009e8:	2a00      	cmp	r2, #0
 80009ea:	d100      	bne.n	80009ee <__aeabi_fsub+0x312>
 80009ec:	e756      	b.n	800089c <__aeabi_fsub+0x1c0>
 80009ee:	1b47      	subs	r7, r0, r5
 80009f0:	003a      	movs	r2, r7
 80009f2:	2d00      	cmp	r5, #0
 80009f4:	d100      	bne.n	80009f8 <__aeabi_fsub+0x31c>
 80009f6:	e730      	b.n	800085a <__aeabi_fsub+0x17e>
 80009f8:	2280      	movs	r2, #128	@ 0x80
 80009fa:	04d2      	lsls	r2, r2, #19
 80009fc:	000c      	movs	r4, r1
 80009fe:	4313      	orrs	r3, r2
 8000a00:	e77f      	b.n	8000902 <__aeabi_fsub+0x226>
 8000a02:	2a00      	cmp	r2, #0
 8000a04:	d100      	bne.n	8000a08 <__aeabi_fsub+0x32c>
 8000a06:	e701      	b.n	800080c <__aeabi_fsub+0x130>
 8000a08:	1b41      	subs	r1, r0, r5
 8000a0a:	2d00      	cmp	r5, #0
 8000a0c:	d101      	bne.n	8000a12 <__aeabi_fsub+0x336>
 8000a0e:	000a      	movs	r2, r1
 8000a10:	e788      	b.n	8000924 <__aeabi_fsub+0x248>
 8000a12:	2280      	movs	r2, #128	@ 0x80
 8000a14:	04d2      	lsls	r2, r2, #19
 8000a16:	4313      	orrs	r3, r2
 8000a18:	e78b      	b.n	8000932 <__aeabi_fsub+0x256>
 8000a1a:	46c0      	nop			@ (mov r8, r8)
 8000a1c:	fbffffff 	.word	0xfbffffff
 8000a20:	7dffffff 	.word	0x7dffffff

08000a24 <__aeabi_dadd>:
 8000a24:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000a26:	4657      	mov	r7, sl
 8000a28:	464e      	mov	r6, r9
 8000a2a:	4645      	mov	r5, r8
 8000a2c:	46de      	mov	lr, fp
 8000a2e:	b5e0      	push	{r5, r6, r7, lr}
 8000a30:	b083      	sub	sp, #12
 8000a32:	9000      	str	r0, [sp, #0]
 8000a34:	9101      	str	r1, [sp, #4]
 8000a36:	030c      	lsls	r4, r1, #12
 8000a38:	004f      	lsls	r7, r1, #1
 8000a3a:	0fce      	lsrs	r6, r1, #31
 8000a3c:	0a61      	lsrs	r1, r4, #9
 8000a3e:	9c00      	ldr	r4, [sp, #0]
 8000a40:	031d      	lsls	r5, r3, #12
 8000a42:	0f64      	lsrs	r4, r4, #29
 8000a44:	430c      	orrs	r4, r1
 8000a46:	9900      	ldr	r1, [sp, #0]
 8000a48:	9200      	str	r2, [sp, #0]
 8000a4a:	9301      	str	r3, [sp, #4]
 8000a4c:	00c8      	lsls	r0, r1, #3
 8000a4e:	0059      	lsls	r1, r3, #1
 8000a50:	0d4b      	lsrs	r3, r1, #21
 8000a52:	4699      	mov	r9, r3
 8000a54:	9a00      	ldr	r2, [sp, #0]
 8000a56:	9b01      	ldr	r3, [sp, #4]
 8000a58:	0a6d      	lsrs	r5, r5, #9
 8000a5a:	0fd9      	lsrs	r1, r3, #31
 8000a5c:	0f53      	lsrs	r3, r2, #29
 8000a5e:	432b      	orrs	r3, r5
 8000a60:	469a      	mov	sl, r3
 8000a62:	9b00      	ldr	r3, [sp, #0]
 8000a64:	0d7f      	lsrs	r7, r7, #21
 8000a66:	00da      	lsls	r2, r3, #3
 8000a68:	4694      	mov	ip, r2
 8000a6a:	464a      	mov	r2, r9
 8000a6c:	46b0      	mov	r8, r6
 8000a6e:	1aba      	subs	r2, r7, r2
 8000a70:	428e      	cmp	r6, r1
 8000a72:	d100      	bne.n	8000a76 <__aeabi_dadd+0x52>
 8000a74:	e0b0      	b.n	8000bd8 <__aeabi_dadd+0x1b4>
 8000a76:	2a00      	cmp	r2, #0
 8000a78:	dc00      	bgt.n	8000a7c <__aeabi_dadd+0x58>
 8000a7a:	e078      	b.n	8000b6e <__aeabi_dadd+0x14a>
 8000a7c:	4649      	mov	r1, r9
 8000a7e:	2900      	cmp	r1, #0
 8000a80:	d100      	bne.n	8000a84 <__aeabi_dadd+0x60>
 8000a82:	e0e9      	b.n	8000c58 <__aeabi_dadd+0x234>
 8000a84:	49c9      	ldr	r1, [pc, #804]	@ (8000dac <__aeabi_dadd+0x388>)
 8000a86:	428f      	cmp	r7, r1
 8000a88:	d100      	bne.n	8000a8c <__aeabi_dadd+0x68>
 8000a8a:	e195      	b.n	8000db8 <__aeabi_dadd+0x394>
 8000a8c:	2501      	movs	r5, #1
 8000a8e:	2a38      	cmp	r2, #56	@ 0x38
 8000a90:	dc16      	bgt.n	8000ac0 <__aeabi_dadd+0x9c>
 8000a92:	2180      	movs	r1, #128	@ 0x80
 8000a94:	4653      	mov	r3, sl
 8000a96:	0409      	lsls	r1, r1, #16
 8000a98:	430b      	orrs	r3, r1
 8000a9a:	469a      	mov	sl, r3
 8000a9c:	2a1f      	cmp	r2, #31
 8000a9e:	dd00      	ble.n	8000aa2 <__aeabi_dadd+0x7e>
 8000aa0:	e1e7      	b.n	8000e72 <__aeabi_dadd+0x44e>
 8000aa2:	2120      	movs	r1, #32
 8000aa4:	4655      	mov	r5, sl
 8000aa6:	1a8b      	subs	r3, r1, r2
 8000aa8:	4661      	mov	r1, ip
 8000aaa:	409d      	lsls	r5, r3
 8000aac:	40d1      	lsrs	r1, r2
 8000aae:	430d      	orrs	r5, r1
 8000ab0:	4661      	mov	r1, ip
 8000ab2:	4099      	lsls	r1, r3
 8000ab4:	1e4b      	subs	r3, r1, #1
 8000ab6:	4199      	sbcs	r1, r3
 8000ab8:	4653      	mov	r3, sl
 8000aba:	40d3      	lsrs	r3, r2
 8000abc:	430d      	orrs	r5, r1
 8000abe:	1ae4      	subs	r4, r4, r3
 8000ac0:	1b45      	subs	r5, r0, r5
 8000ac2:	42a8      	cmp	r0, r5
 8000ac4:	4180      	sbcs	r0, r0
 8000ac6:	4240      	negs	r0, r0
 8000ac8:	1a24      	subs	r4, r4, r0
 8000aca:	0223      	lsls	r3, r4, #8
 8000acc:	d400      	bmi.n	8000ad0 <__aeabi_dadd+0xac>
 8000ace:	e10f      	b.n	8000cf0 <__aeabi_dadd+0x2cc>
 8000ad0:	0264      	lsls	r4, r4, #9
 8000ad2:	0a64      	lsrs	r4, r4, #9
 8000ad4:	2c00      	cmp	r4, #0
 8000ad6:	d100      	bne.n	8000ada <__aeabi_dadd+0xb6>
 8000ad8:	e139      	b.n	8000d4e <__aeabi_dadd+0x32a>
 8000ada:	0020      	movs	r0, r4
 8000adc:	f001 ff2a 	bl	8002934 <__clzsi2>
 8000ae0:	0003      	movs	r3, r0
 8000ae2:	3b08      	subs	r3, #8
 8000ae4:	2120      	movs	r1, #32
 8000ae6:	0028      	movs	r0, r5
 8000ae8:	1aca      	subs	r2, r1, r3
 8000aea:	40d0      	lsrs	r0, r2
 8000aec:	409c      	lsls	r4, r3
 8000aee:	0002      	movs	r2, r0
 8000af0:	409d      	lsls	r5, r3
 8000af2:	4322      	orrs	r2, r4
 8000af4:	429f      	cmp	r7, r3
 8000af6:	dd00      	ble.n	8000afa <__aeabi_dadd+0xd6>
 8000af8:	e173      	b.n	8000de2 <__aeabi_dadd+0x3be>
 8000afa:	1bd8      	subs	r0, r3, r7
 8000afc:	3001      	adds	r0, #1
 8000afe:	1a09      	subs	r1, r1, r0
 8000b00:	002c      	movs	r4, r5
 8000b02:	408d      	lsls	r5, r1
 8000b04:	40c4      	lsrs	r4, r0
 8000b06:	1e6b      	subs	r3, r5, #1
 8000b08:	419d      	sbcs	r5, r3
 8000b0a:	0013      	movs	r3, r2
 8000b0c:	40c2      	lsrs	r2, r0
 8000b0e:	408b      	lsls	r3, r1
 8000b10:	4325      	orrs	r5, r4
 8000b12:	2700      	movs	r7, #0
 8000b14:	0014      	movs	r4, r2
 8000b16:	431d      	orrs	r5, r3
 8000b18:	076b      	lsls	r3, r5, #29
 8000b1a:	d009      	beq.n	8000b30 <__aeabi_dadd+0x10c>
 8000b1c:	230f      	movs	r3, #15
 8000b1e:	402b      	ands	r3, r5
 8000b20:	2b04      	cmp	r3, #4
 8000b22:	d005      	beq.n	8000b30 <__aeabi_dadd+0x10c>
 8000b24:	1d2b      	adds	r3, r5, #4
 8000b26:	42ab      	cmp	r3, r5
 8000b28:	41ad      	sbcs	r5, r5
 8000b2a:	426d      	negs	r5, r5
 8000b2c:	1964      	adds	r4, r4, r5
 8000b2e:	001d      	movs	r5, r3
 8000b30:	0223      	lsls	r3, r4, #8
 8000b32:	d400      	bmi.n	8000b36 <__aeabi_dadd+0x112>
 8000b34:	e12d      	b.n	8000d92 <__aeabi_dadd+0x36e>
 8000b36:	4a9d      	ldr	r2, [pc, #628]	@ (8000dac <__aeabi_dadd+0x388>)
 8000b38:	3701      	adds	r7, #1
 8000b3a:	4297      	cmp	r7, r2
 8000b3c:	d100      	bne.n	8000b40 <__aeabi_dadd+0x11c>
 8000b3e:	e0d3      	b.n	8000ce8 <__aeabi_dadd+0x2c4>
 8000b40:	4646      	mov	r6, r8
 8000b42:	499b      	ldr	r1, [pc, #620]	@ (8000db0 <__aeabi_dadd+0x38c>)
 8000b44:	08ed      	lsrs	r5, r5, #3
 8000b46:	4021      	ands	r1, r4
 8000b48:	074a      	lsls	r2, r1, #29
 8000b4a:	432a      	orrs	r2, r5
 8000b4c:	057c      	lsls	r4, r7, #21
 8000b4e:	024d      	lsls	r5, r1, #9
 8000b50:	0b2d      	lsrs	r5, r5, #12
 8000b52:	0d64      	lsrs	r4, r4, #21
 8000b54:	0524      	lsls	r4, r4, #20
 8000b56:	432c      	orrs	r4, r5
 8000b58:	07f6      	lsls	r6, r6, #31
 8000b5a:	4334      	orrs	r4, r6
 8000b5c:	0010      	movs	r0, r2
 8000b5e:	0021      	movs	r1, r4
 8000b60:	b003      	add	sp, #12
 8000b62:	bcf0      	pop	{r4, r5, r6, r7}
 8000b64:	46bb      	mov	fp, r7
 8000b66:	46b2      	mov	sl, r6
 8000b68:	46a9      	mov	r9, r5
 8000b6a:	46a0      	mov	r8, r4
 8000b6c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b6e:	2a00      	cmp	r2, #0
 8000b70:	d100      	bne.n	8000b74 <__aeabi_dadd+0x150>
 8000b72:	e084      	b.n	8000c7e <__aeabi_dadd+0x25a>
 8000b74:	464a      	mov	r2, r9
 8000b76:	1bd2      	subs	r2, r2, r7
 8000b78:	2f00      	cmp	r7, #0
 8000b7a:	d000      	beq.n	8000b7e <__aeabi_dadd+0x15a>
 8000b7c:	e16d      	b.n	8000e5a <__aeabi_dadd+0x436>
 8000b7e:	0025      	movs	r5, r4
 8000b80:	4305      	orrs	r5, r0
 8000b82:	d100      	bne.n	8000b86 <__aeabi_dadd+0x162>
 8000b84:	e127      	b.n	8000dd6 <__aeabi_dadd+0x3b2>
 8000b86:	1e56      	subs	r6, r2, #1
 8000b88:	2a01      	cmp	r2, #1
 8000b8a:	d100      	bne.n	8000b8e <__aeabi_dadd+0x16a>
 8000b8c:	e23b      	b.n	8001006 <__aeabi_dadd+0x5e2>
 8000b8e:	4d87      	ldr	r5, [pc, #540]	@ (8000dac <__aeabi_dadd+0x388>)
 8000b90:	42aa      	cmp	r2, r5
 8000b92:	d100      	bne.n	8000b96 <__aeabi_dadd+0x172>
 8000b94:	e26a      	b.n	800106c <__aeabi_dadd+0x648>
 8000b96:	2501      	movs	r5, #1
 8000b98:	2e38      	cmp	r6, #56	@ 0x38
 8000b9a:	dc12      	bgt.n	8000bc2 <__aeabi_dadd+0x19e>
 8000b9c:	0032      	movs	r2, r6
 8000b9e:	2a1f      	cmp	r2, #31
 8000ba0:	dd00      	ble.n	8000ba4 <__aeabi_dadd+0x180>
 8000ba2:	e1f8      	b.n	8000f96 <__aeabi_dadd+0x572>
 8000ba4:	2620      	movs	r6, #32
 8000ba6:	0025      	movs	r5, r4
 8000ba8:	1ab6      	subs	r6, r6, r2
 8000baa:	0007      	movs	r7, r0
 8000bac:	4653      	mov	r3, sl
 8000bae:	40b0      	lsls	r0, r6
 8000bb0:	40d4      	lsrs	r4, r2
 8000bb2:	40b5      	lsls	r5, r6
 8000bb4:	40d7      	lsrs	r7, r2
 8000bb6:	1e46      	subs	r6, r0, #1
 8000bb8:	41b0      	sbcs	r0, r6
 8000bba:	1b1b      	subs	r3, r3, r4
 8000bbc:	469a      	mov	sl, r3
 8000bbe:	433d      	orrs	r5, r7
 8000bc0:	4305      	orrs	r5, r0
 8000bc2:	4662      	mov	r2, ip
 8000bc4:	1b55      	subs	r5, r2, r5
 8000bc6:	45ac      	cmp	ip, r5
 8000bc8:	4192      	sbcs	r2, r2
 8000bca:	4653      	mov	r3, sl
 8000bcc:	4252      	negs	r2, r2
 8000bce:	000e      	movs	r6, r1
 8000bd0:	464f      	mov	r7, r9
 8000bd2:	4688      	mov	r8, r1
 8000bd4:	1a9c      	subs	r4, r3, r2
 8000bd6:	e778      	b.n	8000aca <__aeabi_dadd+0xa6>
 8000bd8:	2a00      	cmp	r2, #0
 8000bda:	dc00      	bgt.n	8000bde <__aeabi_dadd+0x1ba>
 8000bdc:	e08e      	b.n	8000cfc <__aeabi_dadd+0x2d8>
 8000bde:	4649      	mov	r1, r9
 8000be0:	2900      	cmp	r1, #0
 8000be2:	d175      	bne.n	8000cd0 <__aeabi_dadd+0x2ac>
 8000be4:	4661      	mov	r1, ip
 8000be6:	4653      	mov	r3, sl
 8000be8:	4319      	orrs	r1, r3
 8000bea:	d100      	bne.n	8000bee <__aeabi_dadd+0x1ca>
 8000bec:	e0f6      	b.n	8000ddc <__aeabi_dadd+0x3b8>
 8000bee:	1e51      	subs	r1, r2, #1
 8000bf0:	2a01      	cmp	r2, #1
 8000bf2:	d100      	bne.n	8000bf6 <__aeabi_dadd+0x1d2>
 8000bf4:	e191      	b.n	8000f1a <__aeabi_dadd+0x4f6>
 8000bf6:	4d6d      	ldr	r5, [pc, #436]	@ (8000dac <__aeabi_dadd+0x388>)
 8000bf8:	42aa      	cmp	r2, r5
 8000bfa:	d100      	bne.n	8000bfe <__aeabi_dadd+0x1da>
 8000bfc:	e0dc      	b.n	8000db8 <__aeabi_dadd+0x394>
 8000bfe:	2501      	movs	r5, #1
 8000c00:	2938      	cmp	r1, #56	@ 0x38
 8000c02:	dc14      	bgt.n	8000c2e <__aeabi_dadd+0x20a>
 8000c04:	000a      	movs	r2, r1
 8000c06:	2a1f      	cmp	r2, #31
 8000c08:	dd00      	ble.n	8000c0c <__aeabi_dadd+0x1e8>
 8000c0a:	e1a2      	b.n	8000f52 <__aeabi_dadd+0x52e>
 8000c0c:	2120      	movs	r1, #32
 8000c0e:	4653      	mov	r3, sl
 8000c10:	1a89      	subs	r1, r1, r2
 8000c12:	408b      	lsls	r3, r1
 8000c14:	001d      	movs	r5, r3
 8000c16:	4663      	mov	r3, ip
 8000c18:	40d3      	lsrs	r3, r2
 8000c1a:	431d      	orrs	r5, r3
 8000c1c:	4663      	mov	r3, ip
 8000c1e:	408b      	lsls	r3, r1
 8000c20:	0019      	movs	r1, r3
 8000c22:	1e4b      	subs	r3, r1, #1
 8000c24:	4199      	sbcs	r1, r3
 8000c26:	4653      	mov	r3, sl
 8000c28:	40d3      	lsrs	r3, r2
 8000c2a:	430d      	orrs	r5, r1
 8000c2c:	18e4      	adds	r4, r4, r3
 8000c2e:	182d      	adds	r5, r5, r0
 8000c30:	4285      	cmp	r5, r0
 8000c32:	4180      	sbcs	r0, r0
 8000c34:	4240      	negs	r0, r0
 8000c36:	1824      	adds	r4, r4, r0
 8000c38:	0223      	lsls	r3, r4, #8
 8000c3a:	d559      	bpl.n	8000cf0 <__aeabi_dadd+0x2cc>
 8000c3c:	4b5b      	ldr	r3, [pc, #364]	@ (8000dac <__aeabi_dadd+0x388>)
 8000c3e:	3701      	adds	r7, #1
 8000c40:	429f      	cmp	r7, r3
 8000c42:	d051      	beq.n	8000ce8 <__aeabi_dadd+0x2c4>
 8000c44:	2101      	movs	r1, #1
 8000c46:	4b5a      	ldr	r3, [pc, #360]	@ (8000db0 <__aeabi_dadd+0x38c>)
 8000c48:	086a      	lsrs	r2, r5, #1
 8000c4a:	401c      	ands	r4, r3
 8000c4c:	4029      	ands	r1, r5
 8000c4e:	430a      	orrs	r2, r1
 8000c50:	07e5      	lsls	r5, r4, #31
 8000c52:	4315      	orrs	r5, r2
 8000c54:	0864      	lsrs	r4, r4, #1
 8000c56:	e75f      	b.n	8000b18 <__aeabi_dadd+0xf4>
 8000c58:	4661      	mov	r1, ip
 8000c5a:	4653      	mov	r3, sl
 8000c5c:	4319      	orrs	r1, r3
 8000c5e:	d100      	bne.n	8000c62 <__aeabi_dadd+0x23e>
 8000c60:	e0bc      	b.n	8000ddc <__aeabi_dadd+0x3b8>
 8000c62:	1e51      	subs	r1, r2, #1
 8000c64:	2a01      	cmp	r2, #1
 8000c66:	d100      	bne.n	8000c6a <__aeabi_dadd+0x246>
 8000c68:	e164      	b.n	8000f34 <__aeabi_dadd+0x510>
 8000c6a:	4d50      	ldr	r5, [pc, #320]	@ (8000dac <__aeabi_dadd+0x388>)
 8000c6c:	42aa      	cmp	r2, r5
 8000c6e:	d100      	bne.n	8000c72 <__aeabi_dadd+0x24e>
 8000c70:	e16a      	b.n	8000f48 <__aeabi_dadd+0x524>
 8000c72:	2501      	movs	r5, #1
 8000c74:	2938      	cmp	r1, #56	@ 0x38
 8000c76:	dd00      	ble.n	8000c7a <__aeabi_dadd+0x256>
 8000c78:	e722      	b.n	8000ac0 <__aeabi_dadd+0x9c>
 8000c7a:	000a      	movs	r2, r1
 8000c7c:	e70e      	b.n	8000a9c <__aeabi_dadd+0x78>
 8000c7e:	4a4d      	ldr	r2, [pc, #308]	@ (8000db4 <__aeabi_dadd+0x390>)
 8000c80:	1c7d      	adds	r5, r7, #1
 8000c82:	4215      	tst	r5, r2
 8000c84:	d000      	beq.n	8000c88 <__aeabi_dadd+0x264>
 8000c86:	e0d0      	b.n	8000e2a <__aeabi_dadd+0x406>
 8000c88:	0025      	movs	r5, r4
 8000c8a:	4662      	mov	r2, ip
 8000c8c:	4653      	mov	r3, sl
 8000c8e:	4305      	orrs	r5, r0
 8000c90:	431a      	orrs	r2, r3
 8000c92:	2f00      	cmp	r7, #0
 8000c94:	d000      	beq.n	8000c98 <__aeabi_dadd+0x274>
 8000c96:	e137      	b.n	8000f08 <__aeabi_dadd+0x4e4>
 8000c98:	2d00      	cmp	r5, #0
 8000c9a:	d100      	bne.n	8000c9e <__aeabi_dadd+0x27a>
 8000c9c:	e1a8      	b.n	8000ff0 <__aeabi_dadd+0x5cc>
 8000c9e:	2a00      	cmp	r2, #0
 8000ca0:	d100      	bne.n	8000ca4 <__aeabi_dadd+0x280>
 8000ca2:	e16a      	b.n	8000f7a <__aeabi_dadd+0x556>
 8000ca4:	4663      	mov	r3, ip
 8000ca6:	1ac5      	subs	r5, r0, r3
 8000ca8:	4653      	mov	r3, sl
 8000caa:	1ae2      	subs	r2, r4, r3
 8000cac:	42a8      	cmp	r0, r5
 8000cae:	419b      	sbcs	r3, r3
 8000cb0:	425b      	negs	r3, r3
 8000cb2:	1ad3      	subs	r3, r2, r3
 8000cb4:	021a      	lsls	r2, r3, #8
 8000cb6:	d400      	bmi.n	8000cba <__aeabi_dadd+0x296>
 8000cb8:	e203      	b.n	80010c2 <__aeabi_dadd+0x69e>
 8000cba:	4663      	mov	r3, ip
 8000cbc:	1a1d      	subs	r5, r3, r0
 8000cbe:	45ac      	cmp	ip, r5
 8000cc0:	4192      	sbcs	r2, r2
 8000cc2:	4653      	mov	r3, sl
 8000cc4:	4252      	negs	r2, r2
 8000cc6:	1b1c      	subs	r4, r3, r4
 8000cc8:	000e      	movs	r6, r1
 8000cca:	4688      	mov	r8, r1
 8000ccc:	1aa4      	subs	r4, r4, r2
 8000cce:	e723      	b.n	8000b18 <__aeabi_dadd+0xf4>
 8000cd0:	4936      	ldr	r1, [pc, #216]	@ (8000dac <__aeabi_dadd+0x388>)
 8000cd2:	428f      	cmp	r7, r1
 8000cd4:	d070      	beq.n	8000db8 <__aeabi_dadd+0x394>
 8000cd6:	2501      	movs	r5, #1
 8000cd8:	2a38      	cmp	r2, #56	@ 0x38
 8000cda:	dca8      	bgt.n	8000c2e <__aeabi_dadd+0x20a>
 8000cdc:	2180      	movs	r1, #128	@ 0x80
 8000cde:	4653      	mov	r3, sl
 8000ce0:	0409      	lsls	r1, r1, #16
 8000ce2:	430b      	orrs	r3, r1
 8000ce4:	469a      	mov	sl, r3
 8000ce6:	e78e      	b.n	8000c06 <__aeabi_dadd+0x1e2>
 8000ce8:	003c      	movs	r4, r7
 8000cea:	2500      	movs	r5, #0
 8000cec:	2200      	movs	r2, #0
 8000cee:	e731      	b.n	8000b54 <__aeabi_dadd+0x130>
 8000cf0:	2307      	movs	r3, #7
 8000cf2:	402b      	ands	r3, r5
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d000      	beq.n	8000cfa <__aeabi_dadd+0x2d6>
 8000cf8:	e710      	b.n	8000b1c <__aeabi_dadd+0xf8>
 8000cfa:	e093      	b.n	8000e24 <__aeabi_dadd+0x400>
 8000cfc:	2a00      	cmp	r2, #0
 8000cfe:	d074      	beq.n	8000dea <__aeabi_dadd+0x3c6>
 8000d00:	464a      	mov	r2, r9
 8000d02:	1bd2      	subs	r2, r2, r7
 8000d04:	2f00      	cmp	r7, #0
 8000d06:	d100      	bne.n	8000d0a <__aeabi_dadd+0x2e6>
 8000d08:	e0c7      	b.n	8000e9a <__aeabi_dadd+0x476>
 8000d0a:	4928      	ldr	r1, [pc, #160]	@ (8000dac <__aeabi_dadd+0x388>)
 8000d0c:	4589      	cmp	r9, r1
 8000d0e:	d100      	bne.n	8000d12 <__aeabi_dadd+0x2ee>
 8000d10:	e185      	b.n	800101e <__aeabi_dadd+0x5fa>
 8000d12:	2501      	movs	r5, #1
 8000d14:	2a38      	cmp	r2, #56	@ 0x38
 8000d16:	dc12      	bgt.n	8000d3e <__aeabi_dadd+0x31a>
 8000d18:	2180      	movs	r1, #128	@ 0x80
 8000d1a:	0409      	lsls	r1, r1, #16
 8000d1c:	430c      	orrs	r4, r1
 8000d1e:	2a1f      	cmp	r2, #31
 8000d20:	dd00      	ble.n	8000d24 <__aeabi_dadd+0x300>
 8000d22:	e1ab      	b.n	800107c <__aeabi_dadd+0x658>
 8000d24:	2120      	movs	r1, #32
 8000d26:	0025      	movs	r5, r4
 8000d28:	1a89      	subs	r1, r1, r2
 8000d2a:	0007      	movs	r7, r0
 8000d2c:	4088      	lsls	r0, r1
 8000d2e:	408d      	lsls	r5, r1
 8000d30:	40d7      	lsrs	r7, r2
 8000d32:	1e41      	subs	r1, r0, #1
 8000d34:	4188      	sbcs	r0, r1
 8000d36:	40d4      	lsrs	r4, r2
 8000d38:	433d      	orrs	r5, r7
 8000d3a:	4305      	orrs	r5, r0
 8000d3c:	44a2      	add	sl, r4
 8000d3e:	4465      	add	r5, ip
 8000d40:	4565      	cmp	r5, ip
 8000d42:	4192      	sbcs	r2, r2
 8000d44:	4252      	negs	r2, r2
 8000d46:	4452      	add	r2, sl
 8000d48:	0014      	movs	r4, r2
 8000d4a:	464f      	mov	r7, r9
 8000d4c:	e774      	b.n	8000c38 <__aeabi_dadd+0x214>
 8000d4e:	0028      	movs	r0, r5
 8000d50:	f001 fdf0 	bl	8002934 <__clzsi2>
 8000d54:	0003      	movs	r3, r0
 8000d56:	3318      	adds	r3, #24
 8000d58:	2b1f      	cmp	r3, #31
 8000d5a:	dc00      	bgt.n	8000d5e <__aeabi_dadd+0x33a>
 8000d5c:	e6c2      	b.n	8000ae4 <__aeabi_dadd+0xc0>
 8000d5e:	002a      	movs	r2, r5
 8000d60:	3808      	subs	r0, #8
 8000d62:	4082      	lsls	r2, r0
 8000d64:	429f      	cmp	r7, r3
 8000d66:	dd00      	ble.n	8000d6a <__aeabi_dadd+0x346>
 8000d68:	e0a9      	b.n	8000ebe <__aeabi_dadd+0x49a>
 8000d6a:	1bdb      	subs	r3, r3, r7
 8000d6c:	1c58      	adds	r0, r3, #1
 8000d6e:	281f      	cmp	r0, #31
 8000d70:	dc00      	bgt.n	8000d74 <__aeabi_dadd+0x350>
 8000d72:	e1ac      	b.n	80010ce <__aeabi_dadd+0x6aa>
 8000d74:	0015      	movs	r5, r2
 8000d76:	3b1f      	subs	r3, #31
 8000d78:	40dd      	lsrs	r5, r3
 8000d7a:	2820      	cmp	r0, #32
 8000d7c:	d005      	beq.n	8000d8a <__aeabi_dadd+0x366>
 8000d7e:	2340      	movs	r3, #64	@ 0x40
 8000d80:	1a1b      	subs	r3, r3, r0
 8000d82:	409a      	lsls	r2, r3
 8000d84:	1e53      	subs	r3, r2, #1
 8000d86:	419a      	sbcs	r2, r3
 8000d88:	4315      	orrs	r5, r2
 8000d8a:	2307      	movs	r3, #7
 8000d8c:	2700      	movs	r7, #0
 8000d8e:	402b      	ands	r3, r5
 8000d90:	e7b0      	b.n	8000cf4 <__aeabi_dadd+0x2d0>
 8000d92:	08ed      	lsrs	r5, r5, #3
 8000d94:	4b05      	ldr	r3, [pc, #20]	@ (8000dac <__aeabi_dadd+0x388>)
 8000d96:	0762      	lsls	r2, r4, #29
 8000d98:	432a      	orrs	r2, r5
 8000d9a:	08e4      	lsrs	r4, r4, #3
 8000d9c:	429f      	cmp	r7, r3
 8000d9e:	d00f      	beq.n	8000dc0 <__aeabi_dadd+0x39c>
 8000da0:	0324      	lsls	r4, r4, #12
 8000da2:	0b25      	lsrs	r5, r4, #12
 8000da4:	057c      	lsls	r4, r7, #21
 8000da6:	0d64      	lsrs	r4, r4, #21
 8000da8:	e6d4      	b.n	8000b54 <__aeabi_dadd+0x130>
 8000daa:	46c0      	nop			@ (mov r8, r8)
 8000dac:	000007ff 	.word	0x000007ff
 8000db0:	ff7fffff 	.word	0xff7fffff
 8000db4:	000007fe 	.word	0x000007fe
 8000db8:	08c0      	lsrs	r0, r0, #3
 8000dba:	0762      	lsls	r2, r4, #29
 8000dbc:	4302      	orrs	r2, r0
 8000dbe:	08e4      	lsrs	r4, r4, #3
 8000dc0:	0013      	movs	r3, r2
 8000dc2:	4323      	orrs	r3, r4
 8000dc4:	d100      	bne.n	8000dc8 <__aeabi_dadd+0x3a4>
 8000dc6:	e186      	b.n	80010d6 <__aeabi_dadd+0x6b2>
 8000dc8:	2580      	movs	r5, #128	@ 0x80
 8000dca:	032d      	lsls	r5, r5, #12
 8000dcc:	4325      	orrs	r5, r4
 8000dce:	032d      	lsls	r5, r5, #12
 8000dd0:	4cc3      	ldr	r4, [pc, #780]	@ (80010e0 <__aeabi_dadd+0x6bc>)
 8000dd2:	0b2d      	lsrs	r5, r5, #12
 8000dd4:	e6be      	b.n	8000b54 <__aeabi_dadd+0x130>
 8000dd6:	4660      	mov	r0, ip
 8000dd8:	4654      	mov	r4, sl
 8000dda:	000e      	movs	r6, r1
 8000ddc:	0017      	movs	r7, r2
 8000dde:	08c5      	lsrs	r5, r0, #3
 8000de0:	e7d8      	b.n	8000d94 <__aeabi_dadd+0x370>
 8000de2:	4cc0      	ldr	r4, [pc, #768]	@ (80010e4 <__aeabi_dadd+0x6c0>)
 8000de4:	1aff      	subs	r7, r7, r3
 8000de6:	4014      	ands	r4, r2
 8000de8:	e696      	b.n	8000b18 <__aeabi_dadd+0xf4>
 8000dea:	4abf      	ldr	r2, [pc, #764]	@ (80010e8 <__aeabi_dadd+0x6c4>)
 8000dec:	1c79      	adds	r1, r7, #1
 8000dee:	4211      	tst	r1, r2
 8000df0:	d16b      	bne.n	8000eca <__aeabi_dadd+0x4a6>
 8000df2:	0022      	movs	r2, r4
 8000df4:	4302      	orrs	r2, r0
 8000df6:	2f00      	cmp	r7, #0
 8000df8:	d000      	beq.n	8000dfc <__aeabi_dadd+0x3d8>
 8000dfa:	e0db      	b.n	8000fb4 <__aeabi_dadd+0x590>
 8000dfc:	2a00      	cmp	r2, #0
 8000dfe:	d100      	bne.n	8000e02 <__aeabi_dadd+0x3de>
 8000e00:	e12d      	b.n	800105e <__aeabi_dadd+0x63a>
 8000e02:	4662      	mov	r2, ip
 8000e04:	4653      	mov	r3, sl
 8000e06:	431a      	orrs	r2, r3
 8000e08:	d100      	bne.n	8000e0c <__aeabi_dadd+0x3e8>
 8000e0a:	e0b6      	b.n	8000f7a <__aeabi_dadd+0x556>
 8000e0c:	4663      	mov	r3, ip
 8000e0e:	18c5      	adds	r5, r0, r3
 8000e10:	4285      	cmp	r5, r0
 8000e12:	4180      	sbcs	r0, r0
 8000e14:	4454      	add	r4, sl
 8000e16:	4240      	negs	r0, r0
 8000e18:	1824      	adds	r4, r4, r0
 8000e1a:	0223      	lsls	r3, r4, #8
 8000e1c:	d502      	bpl.n	8000e24 <__aeabi_dadd+0x400>
 8000e1e:	000f      	movs	r7, r1
 8000e20:	4bb0      	ldr	r3, [pc, #704]	@ (80010e4 <__aeabi_dadd+0x6c0>)
 8000e22:	401c      	ands	r4, r3
 8000e24:	003a      	movs	r2, r7
 8000e26:	0028      	movs	r0, r5
 8000e28:	e7d8      	b.n	8000ddc <__aeabi_dadd+0x3b8>
 8000e2a:	4662      	mov	r2, ip
 8000e2c:	1a85      	subs	r5, r0, r2
 8000e2e:	42a8      	cmp	r0, r5
 8000e30:	4192      	sbcs	r2, r2
 8000e32:	4653      	mov	r3, sl
 8000e34:	4252      	negs	r2, r2
 8000e36:	4691      	mov	r9, r2
 8000e38:	1ae3      	subs	r3, r4, r3
 8000e3a:	001a      	movs	r2, r3
 8000e3c:	464b      	mov	r3, r9
 8000e3e:	1ad2      	subs	r2, r2, r3
 8000e40:	0013      	movs	r3, r2
 8000e42:	4691      	mov	r9, r2
 8000e44:	021a      	lsls	r2, r3, #8
 8000e46:	d454      	bmi.n	8000ef2 <__aeabi_dadd+0x4ce>
 8000e48:	464a      	mov	r2, r9
 8000e4a:	464c      	mov	r4, r9
 8000e4c:	432a      	orrs	r2, r5
 8000e4e:	d000      	beq.n	8000e52 <__aeabi_dadd+0x42e>
 8000e50:	e640      	b.n	8000ad4 <__aeabi_dadd+0xb0>
 8000e52:	2600      	movs	r6, #0
 8000e54:	2400      	movs	r4, #0
 8000e56:	2500      	movs	r5, #0
 8000e58:	e67c      	b.n	8000b54 <__aeabi_dadd+0x130>
 8000e5a:	4da1      	ldr	r5, [pc, #644]	@ (80010e0 <__aeabi_dadd+0x6bc>)
 8000e5c:	45a9      	cmp	r9, r5
 8000e5e:	d100      	bne.n	8000e62 <__aeabi_dadd+0x43e>
 8000e60:	e090      	b.n	8000f84 <__aeabi_dadd+0x560>
 8000e62:	2501      	movs	r5, #1
 8000e64:	2a38      	cmp	r2, #56	@ 0x38
 8000e66:	dd00      	ble.n	8000e6a <__aeabi_dadd+0x446>
 8000e68:	e6ab      	b.n	8000bc2 <__aeabi_dadd+0x19e>
 8000e6a:	2580      	movs	r5, #128	@ 0x80
 8000e6c:	042d      	lsls	r5, r5, #16
 8000e6e:	432c      	orrs	r4, r5
 8000e70:	e695      	b.n	8000b9e <__aeabi_dadd+0x17a>
 8000e72:	0011      	movs	r1, r2
 8000e74:	4655      	mov	r5, sl
 8000e76:	3920      	subs	r1, #32
 8000e78:	40cd      	lsrs	r5, r1
 8000e7a:	46a9      	mov	r9, r5
 8000e7c:	2a20      	cmp	r2, #32
 8000e7e:	d006      	beq.n	8000e8e <__aeabi_dadd+0x46a>
 8000e80:	2140      	movs	r1, #64	@ 0x40
 8000e82:	4653      	mov	r3, sl
 8000e84:	1a8a      	subs	r2, r1, r2
 8000e86:	4093      	lsls	r3, r2
 8000e88:	4662      	mov	r2, ip
 8000e8a:	431a      	orrs	r2, r3
 8000e8c:	4694      	mov	ip, r2
 8000e8e:	4665      	mov	r5, ip
 8000e90:	1e6b      	subs	r3, r5, #1
 8000e92:	419d      	sbcs	r5, r3
 8000e94:	464b      	mov	r3, r9
 8000e96:	431d      	orrs	r5, r3
 8000e98:	e612      	b.n	8000ac0 <__aeabi_dadd+0x9c>
 8000e9a:	0021      	movs	r1, r4
 8000e9c:	4301      	orrs	r1, r0
 8000e9e:	d100      	bne.n	8000ea2 <__aeabi_dadd+0x47e>
 8000ea0:	e0c4      	b.n	800102c <__aeabi_dadd+0x608>
 8000ea2:	1e51      	subs	r1, r2, #1
 8000ea4:	2a01      	cmp	r2, #1
 8000ea6:	d100      	bne.n	8000eaa <__aeabi_dadd+0x486>
 8000ea8:	e0fb      	b.n	80010a2 <__aeabi_dadd+0x67e>
 8000eaa:	4d8d      	ldr	r5, [pc, #564]	@ (80010e0 <__aeabi_dadd+0x6bc>)
 8000eac:	42aa      	cmp	r2, r5
 8000eae:	d100      	bne.n	8000eb2 <__aeabi_dadd+0x48e>
 8000eb0:	e0b5      	b.n	800101e <__aeabi_dadd+0x5fa>
 8000eb2:	2501      	movs	r5, #1
 8000eb4:	2938      	cmp	r1, #56	@ 0x38
 8000eb6:	dd00      	ble.n	8000eba <__aeabi_dadd+0x496>
 8000eb8:	e741      	b.n	8000d3e <__aeabi_dadd+0x31a>
 8000eba:	000a      	movs	r2, r1
 8000ebc:	e72f      	b.n	8000d1e <__aeabi_dadd+0x2fa>
 8000ebe:	4c89      	ldr	r4, [pc, #548]	@ (80010e4 <__aeabi_dadd+0x6c0>)
 8000ec0:	1aff      	subs	r7, r7, r3
 8000ec2:	4014      	ands	r4, r2
 8000ec4:	0762      	lsls	r2, r4, #29
 8000ec6:	08e4      	lsrs	r4, r4, #3
 8000ec8:	e76a      	b.n	8000da0 <__aeabi_dadd+0x37c>
 8000eca:	4a85      	ldr	r2, [pc, #532]	@ (80010e0 <__aeabi_dadd+0x6bc>)
 8000ecc:	4291      	cmp	r1, r2
 8000ece:	d100      	bne.n	8000ed2 <__aeabi_dadd+0x4ae>
 8000ed0:	e0e3      	b.n	800109a <__aeabi_dadd+0x676>
 8000ed2:	4663      	mov	r3, ip
 8000ed4:	18c2      	adds	r2, r0, r3
 8000ed6:	4282      	cmp	r2, r0
 8000ed8:	4180      	sbcs	r0, r0
 8000eda:	0023      	movs	r3, r4
 8000edc:	4240      	negs	r0, r0
 8000ede:	4453      	add	r3, sl
 8000ee0:	181b      	adds	r3, r3, r0
 8000ee2:	07dd      	lsls	r5, r3, #31
 8000ee4:	085c      	lsrs	r4, r3, #1
 8000ee6:	2307      	movs	r3, #7
 8000ee8:	0852      	lsrs	r2, r2, #1
 8000eea:	4315      	orrs	r5, r2
 8000eec:	000f      	movs	r7, r1
 8000eee:	402b      	ands	r3, r5
 8000ef0:	e700      	b.n	8000cf4 <__aeabi_dadd+0x2d0>
 8000ef2:	4663      	mov	r3, ip
 8000ef4:	1a1d      	subs	r5, r3, r0
 8000ef6:	45ac      	cmp	ip, r5
 8000ef8:	4192      	sbcs	r2, r2
 8000efa:	4653      	mov	r3, sl
 8000efc:	4252      	negs	r2, r2
 8000efe:	1b1c      	subs	r4, r3, r4
 8000f00:	000e      	movs	r6, r1
 8000f02:	4688      	mov	r8, r1
 8000f04:	1aa4      	subs	r4, r4, r2
 8000f06:	e5e5      	b.n	8000ad4 <__aeabi_dadd+0xb0>
 8000f08:	2d00      	cmp	r5, #0
 8000f0a:	d000      	beq.n	8000f0e <__aeabi_dadd+0x4ea>
 8000f0c:	e091      	b.n	8001032 <__aeabi_dadd+0x60e>
 8000f0e:	2a00      	cmp	r2, #0
 8000f10:	d138      	bne.n	8000f84 <__aeabi_dadd+0x560>
 8000f12:	2480      	movs	r4, #128	@ 0x80
 8000f14:	2600      	movs	r6, #0
 8000f16:	0324      	lsls	r4, r4, #12
 8000f18:	e756      	b.n	8000dc8 <__aeabi_dadd+0x3a4>
 8000f1a:	4663      	mov	r3, ip
 8000f1c:	18c5      	adds	r5, r0, r3
 8000f1e:	4285      	cmp	r5, r0
 8000f20:	4180      	sbcs	r0, r0
 8000f22:	4454      	add	r4, sl
 8000f24:	4240      	negs	r0, r0
 8000f26:	1824      	adds	r4, r4, r0
 8000f28:	2701      	movs	r7, #1
 8000f2a:	0223      	lsls	r3, r4, #8
 8000f2c:	d400      	bmi.n	8000f30 <__aeabi_dadd+0x50c>
 8000f2e:	e6df      	b.n	8000cf0 <__aeabi_dadd+0x2cc>
 8000f30:	2702      	movs	r7, #2
 8000f32:	e687      	b.n	8000c44 <__aeabi_dadd+0x220>
 8000f34:	4663      	mov	r3, ip
 8000f36:	1ac5      	subs	r5, r0, r3
 8000f38:	42a8      	cmp	r0, r5
 8000f3a:	4180      	sbcs	r0, r0
 8000f3c:	4653      	mov	r3, sl
 8000f3e:	4240      	negs	r0, r0
 8000f40:	1ae4      	subs	r4, r4, r3
 8000f42:	2701      	movs	r7, #1
 8000f44:	1a24      	subs	r4, r4, r0
 8000f46:	e5c0      	b.n	8000aca <__aeabi_dadd+0xa6>
 8000f48:	0762      	lsls	r2, r4, #29
 8000f4a:	08c0      	lsrs	r0, r0, #3
 8000f4c:	4302      	orrs	r2, r0
 8000f4e:	08e4      	lsrs	r4, r4, #3
 8000f50:	e736      	b.n	8000dc0 <__aeabi_dadd+0x39c>
 8000f52:	0011      	movs	r1, r2
 8000f54:	4653      	mov	r3, sl
 8000f56:	3920      	subs	r1, #32
 8000f58:	40cb      	lsrs	r3, r1
 8000f5a:	4699      	mov	r9, r3
 8000f5c:	2a20      	cmp	r2, #32
 8000f5e:	d006      	beq.n	8000f6e <__aeabi_dadd+0x54a>
 8000f60:	2140      	movs	r1, #64	@ 0x40
 8000f62:	4653      	mov	r3, sl
 8000f64:	1a8a      	subs	r2, r1, r2
 8000f66:	4093      	lsls	r3, r2
 8000f68:	4662      	mov	r2, ip
 8000f6a:	431a      	orrs	r2, r3
 8000f6c:	4694      	mov	ip, r2
 8000f6e:	4665      	mov	r5, ip
 8000f70:	1e6b      	subs	r3, r5, #1
 8000f72:	419d      	sbcs	r5, r3
 8000f74:	464b      	mov	r3, r9
 8000f76:	431d      	orrs	r5, r3
 8000f78:	e659      	b.n	8000c2e <__aeabi_dadd+0x20a>
 8000f7a:	0762      	lsls	r2, r4, #29
 8000f7c:	08c0      	lsrs	r0, r0, #3
 8000f7e:	4302      	orrs	r2, r0
 8000f80:	08e4      	lsrs	r4, r4, #3
 8000f82:	e70d      	b.n	8000da0 <__aeabi_dadd+0x37c>
 8000f84:	4653      	mov	r3, sl
 8000f86:	075a      	lsls	r2, r3, #29
 8000f88:	4663      	mov	r3, ip
 8000f8a:	08d8      	lsrs	r0, r3, #3
 8000f8c:	4653      	mov	r3, sl
 8000f8e:	000e      	movs	r6, r1
 8000f90:	4302      	orrs	r2, r0
 8000f92:	08dc      	lsrs	r4, r3, #3
 8000f94:	e714      	b.n	8000dc0 <__aeabi_dadd+0x39c>
 8000f96:	0015      	movs	r5, r2
 8000f98:	0026      	movs	r6, r4
 8000f9a:	3d20      	subs	r5, #32
 8000f9c:	40ee      	lsrs	r6, r5
 8000f9e:	2a20      	cmp	r2, #32
 8000fa0:	d003      	beq.n	8000faa <__aeabi_dadd+0x586>
 8000fa2:	2540      	movs	r5, #64	@ 0x40
 8000fa4:	1aaa      	subs	r2, r5, r2
 8000fa6:	4094      	lsls	r4, r2
 8000fa8:	4320      	orrs	r0, r4
 8000faa:	1e42      	subs	r2, r0, #1
 8000fac:	4190      	sbcs	r0, r2
 8000fae:	0005      	movs	r5, r0
 8000fb0:	4335      	orrs	r5, r6
 8000fb2:	e606      	b.n	8000bc2 <__aeabi_dadd+0x19e>
 8000fb4:	2a00      	cmp	r2, #0
 8000fb6:	d07c      	beq.n	80010b2 <__aeabi_dadd+0x68e>
 8000fb8:	4662      	mov	r2, ip
 8000fba:	4653      	mov	r3, sl
 8000fbc:	08c0      	lsrs	r0, r0, #3
 8000fbe:	431a      	orrs	r2, r3
 8000fc0:	d100      	bne.n	8000fc4 <__aeabi_dadd+0x5a0>
 8000fc2:	e6fa      	b.n	8000dba <__aeabi_dadd+0x396>
 8000fc4:	0762      	lsls	r2, r4, #29
 8000fc6:	4310      	orrs	r0, r2
 8000fc8:	2280      	movs	r2, #128	@ 0x80
 8000fca:	08e4      	lsrs	r4, r4, #3
 8000fcc:	0312      	lsls	r2, r2, #12
 8000fce:	4214      	tst	r4, r2
 8000fd0:	d008      	beq.n	8000fe4 <__aeabi_dadd+0x5c0>
 8000fd2:	08d9      	lsrs	r1, r3, #3
 8000fd4:	4211      	tst	r1, r2
 8000fd6:	d105      	bne.n	8000fe4 <__aeabi_dadd+0x5c0>
 8000fd8:	4663      	mov	r3, ip
 8000fda:	08d8      	lsrs	r0, r3, #3
 8000fdc:	4653      	mov	r3, sl
 8000fde:	000c      	movs	r4, r1
 8000fe0:	075b      	lsls	r3, r3, #29
 8000fe2:	4318      	orrs	r0, r3
 8000fe4:	0f42      	lsrs	r2, r0, #29
 8000fe6:	00c0      	lsls	r0, r0, #3
 8000fe8:	08c0      	lsrs	r0, r0, #3
 8000fea:	0752      	lsls	r2, r2, #29
 8000fec:	4302      	orrs	r2, r0
 8000fee:	e6e7      	b.n	8000dc0 <__aeabi_dadd+0x39c>
 8000ff0:	2a00      	cmp	r2, #0
 8000ff2:	d100      	bne.n	8000ff6 <__aeabi_dadd+0x5d2>
 8000ff4:	e72d      	b.n	8000e52 <__aeabi_dadd+0x42e>
 8000ff6:	4663      	mov	r3, ip
 8000ff8:	08d8      	lsrs	r0, r3, #3
 8000ffa:	4653      	mov	r3, sl
 8000ffc:	075a      	lsls	r2, r3, #29
 8000ffe:	000e      	movs	r6, r1
 8001000:	4302      	orrs	r2, r0
 8001002:	08dc      	lsrs	r4, r3, #3
 8001004:	e6cc      	b.n	8000da0 <__aeabi_dadd+0x37c>
 8001006:	4663      	mov	r3, ip
 8001008:	1a1d      	subs	r5, r3, r0
 800100a:	45ac      	cmp	ip, r5
 800100c:	4192      	sbcs	r2, r2
 800100e:	4653      	mov	r3, sl
 8001010:	4252      	negs	r2, r2
 8001012:	1b1c      	subs	r4, r3, r4
 8001014:	000e      	movs	r6, r1
 8001016:	4688      	mov	r8, r1
 8001018:	1aa4      	subs	r4, r4, r2
 800101a:	3701      	adds	r7, #1
 800101c:	e555      	b.n	8000aca <__aeabi_dadd+0xa6>
 800101e:	4663      	mov	r3, ip
 8001020:	08d9      	lsrs	r1, r3, #3
 8001022:	4653      	mov	r3, sl
 8001024:	075a      	lsls	r2, r3, #29
 8001026:	430a      	orrs	r2, r1
 8001028:	08dc      	lsrs	r4, r3, #3
 800102a:	e6c9      	b.n	8000dc0 <__aeabi_dadd+0x39c>
 800102c:	4660      	mov	r0, ip
 800102e:	4654      	mov	r4, sl
 8001030:	e6d4      	b.n	8000ddc <__aeabi_dadd+0x3b8>
 8001032:	08c0      	lsrs	r0, r0, #3
 8001034:	2a00      	cmp	r2, #0
 8001036:	d100      	bne.n	800103a <__aeabi_dadd+0x616>
 8001038:	e6bf      	b.n	8000dba <__aeabi_dadd+0x396>
 800103a:	0762      	lsls	r2, r4, #29
 800103c:	4310      	orrs	r0, r2
 800103e:	2280      	movs	r2, #128	@ 0x80
 8001040:	08e4      	lsrs	r4, r4, #3
 8001042:	0312      	lsls	r2, r2, #12
 8001044:	4214      	tst	r4, r2
 8001046:	d0cd      	beq.n	8000fe4 <__aeabi_dadd+0x5c0>
 8001048:	08dd      	lsrs	r5, r3, #3
 800104a:	4215      	tst	r5, r2
 800104c:	d1ca      	bne.n	8000fe4 <__aeabi_dadd+0x5c0>
 800104e:	4663      	mov	r3, ip
 8001050:	08d8      	lsrs	r0, r3, #3
 8001052:	4653      	mov	r3, sl
 8001054:	075b      	lsls	r3, r3, #29
 8001056:	000e      	movs	r6, r1
 8001058:	002c      	movs	r4, r5
 800105a:	4318      	orrs	r0, r3
 800105c:	e7c2      	b.n	8000fe4 <__aeabi_dadd+0x5c0>
 800105e:	4663      	mov	r3, ip
 8001060:	08d9      	lsrs	r1, r3, #3
 8001062:	4653      	mov	r3, sl
 8001064:	075a      	lsls	r2, r3, #29
 8001066:	430a      	orrs	r2, r1
 8001068:	08dc      	lsrs	r4, r3, #3
 800106a:	e699      	b.n	8000da0 <__aeabi_dadd+0x37c>
 800106c:	4663      	mov	r3, ip
 800106e:	08d8      	lsrs	r0, r3, #3
 8001070:	4653      	mov	r3, sl
 8001072:	075a      	lsls	r2, r3, #29
 8001074:	000e      	movs	r6, r1
 8001076:	4302      	orrs	r2, r0
 8001078:	08dc      	lsrs	r4, r3, #3
 800107a:	e6a1      	b.n	8000dc0 <__aeabi_dadd+0x39c>
 800107c:	0011      	movs	r1, r2
 800107e:	0027      	movs	r7, r4
 8001080:	3920      	subs	r1, #32
 8001082:	40cf      	lsrs	r7, r1
 8001084:	2a20      	cmp	r2, #32
 8001086:	d003      	beq.n	8001090 <__aeabi_dadd+0x66c>
 8001088:	2140      	movs	r1, #64	@ 0x40
 800108a:	1a8a      	subs	r2, r1, r2
 800108c:	4094      	lsls	r4, r2
 800108e:	4320      	orrs	r0, r4
 8001090:	1e42      	subs	r2, r0, #1
 8001092:	4190      	sbcs	r0, r2
 8001094:	0005      	movs	r5, r0
 8001096:	433d      	orrs	r5, r7
 8001098:	e651      	b.n	8000d3e <__aeabi_dadd+0x31a>
 800109a:	000c      	movs	r4, r1
 800109c:	2500      	movs	r5, #0
 800109e:	2200      	movs	r2, #0
 80010a0:	e558      	b.n	8000b54 <__aeabi_dadd+0x130>
 80010a2:	4460      	add	r0, ip
 80010a4:	4560      	cmp	r0, ip
 80010a6:	4192      	sbcs	r2, r2
 80010a8:	4454      	add	r4, sl
 80010aa:	4252      	negs	r2, r2
 80010ac:	0005      	movs	r5, r0
 80010ae:	18a4      	adds	r4, r4, r2
 80010b0:	e73a      	b.n	8000f28 <__aeabi_dadd+0x504>
 80010b2:	4653      	mov	r3, sl
 80010b4:	075a      	lsls	r2, r3, #29
 80010b6:	4663      	mov	r3, ip
 80010b8:	08d9      	lsrs	r1, r3, #3
 80010ba:	4653      	mov	r3, sl
 80010bc:	430a      	orrs	r2, r1
 80010be:	08dc      	lsrs	r4, r3, #3
 80010c0:	e67e      	b.n	8000dc0 <__aeabi_dadd+0x39c>
 80010c2:	001a      	movs	r2, r3
 80010c4:	001c      	movs	r4, r3
 80010c6:	432a      	orrs	r2, r5
 80010c8:	d000      	beq.n	80010cc <__aeabi_dadd+0x6a8>
 80010ca:	e6ab      	b.n	8000e24 <__aeabi_dadd+0x400>
 80010cc:	e6c1      	b.n	8000e52 <__aeabi_dadd+0x42e>
 80010ce:	2120      	movs	r1, #32
 80010d0:	2500      	movs	r5, #0
 80010d2:	1a09      	subs	r1, r1, r0
 80010d4:	e519      	b.n	8000b0a <__aeabi_dadd+0xe6>
 80010d6:	2200      	movs	r2, #0
 80010d8:	2500      	movs	r5, #0
 80010da:	4c01      	ldr	r4, [pc, #4]	@ (80010e0 <__aeabi_dadd+0x6bc>)
 80010dc:	e53a      	b.n	8000b54 <__aeabi_dadd+0x130>
 80010de:	46c0      	nop			@ (mov r8, r8)
 80010e0:	000007ff 	.word	0x000007ff
 80010e4:	ff7fffff 	.word	0xff7fffff
 80010e8:	000007fe 	.word	0x000007fe

080010ec <__aeabi_ddiv>:
 80010ec:	b5f0      	push	{r4, r5, r6, r7, lr}
 80010ee:	46de      	mov	lr, fp
 80010f0:	4645      	mov	r5, r8
 80010f2:	4657      	mov	r7, sl
 80010f4:	464e      	mov	r6, r9
 80010f6:	b5e0      	push	{r5, r6, r7, lr}
 80010f8:	b087      	sub	sp, #28
 80010fa:	9200      	str	r2, [sp, #0]
 80010fc:	9301      	str	r3, [sp, #4]
 80010fe:	030b      	lsls	r3, r1, #12
 8001100:	0b1b      	lsrs	r3, r3, #12
 8001102:	469b      	mov	fp, r3
 8001104:	0fca      	lsrs	r2, r1, #31
 8001106:	004b      	lsls	r3, r1, #1
 8001108:	0004      	movs	r4, r0
 800110a:	4680      	mov	r8, r0
 800110c:	0d5b      	lsrs	r3, r3, #21
 800110e:	9202      	str	r2, [sp, #8]
 8001110:	d100      	bne.n	8001114 <__aeabi_ddiv+0x28>
 8001112:	e16a      	b.n	80013ea <__aeabi_ddiv+0x2fe>
 8001114:	4ad4      	ldr	r2, [pc, #848]	@ (8001468 <__aeabi_ddiv+0x37c>)
 8001116:	4293      	cmp	r3, r2
 8001118:	d100      	bne.n	800111c <__aeabi_ddiv+0x30>
 800111a:	e18c      	b.n	8001436 <__aeabi_ddiv+0x34a>
 800111c:	4659      	mov	r1, fp
 800111e:	0f42      	lsrs	r2, r0, #29
 8001120:	00c9      	lsls	r1, r1, #3
 8001122:	430a      	orrs	r2, r1
 8001124:	2180      	movs	r1, #128	@ 0x80
 8001126:	0409      	lsls	r1, r1, #16
 8001128:	4311      	orrs	r1, r2
 800112a:	00c2      	lsls	r2, r0, #3
 800112c:	4690      	mov	r8, r2
 800112e:	4acf      	ldr	r2, [pc, #828]	@ (800146c <__aeabi_ddiv+0x380>)
 8001130:	4689      	mov	r9, r1
 8001132:	4692      	mov	sl, r2
 8001134:	449a      	add	sl, r3
 8001136:	2300      	movs	r3, #0
 8001138:	2400      	movs	r4, #0
 800113a:	9303      	str	r3, [sp, #12]
 800113c:	9e00      	ldr	r6, [sp, #0]
 800113e:	9f01      	ldr	r7, [sp, #4]
 8001140:	033b      	lsls	r3, r7, #12
 8001142:	0b1b      	lsrs	r3, r3, #12
 8001144:	469b      	mov	fp, r3
 8001146:	007b      	lsls	r3, r7, #1
 8001148:	0030      	movs	r0, r6
 800114a:	0d5b      	lsrs	r3, r3, #21
 800114c:	0ffd      	lsrs	r5, r7, #31
 800114e:	2b00      	cmp	r3, #0
 8001150:	d100      	bne.n	8001154 <__aeabi_ddiv+0x68>
 8001152:	e128      	b.n	80013a6 <__aeabi_ddiv+0x2ba>
 8001154:	4ac4      	ldr	r2, [pc, #784]	@ (8001468 <__aeabi_ddiv+0x37c>)
 8001156:	4293      	cmp	r3, r2
 8001158:	d100      	bne.n	800115c <__aeabi_ddiv+0x70>
 800115a:	e177      	b.n	800144c <__aeabi_ddiv+0x360>
 800115c:	4659      	mov	r1, fp
 800115e:	0f72      	lsrs	r2, r6, #29
 8001160:	00c9      	lsls	r1, r1, #3
 8001162:	430a      	orrs	r2, r1
 8001164:	2180      	movs	r1, #128	@ 0x80
 8001166:	0409      	lsls	r1, r1, #16
 8001168:	4311      	orrs	r1, r2
 800116a:	468b      	mov	fp, r1
 800116c:	49bf      	ldr	r1, [pc, #764]	@ (800146c <__aeabi_ddiv+0x380>)
 800116e:	00f2      	lsls	r2, r6, #3
 8001170:	468c      	mov	ip, r1
 8001172:	4651      	mov	r1, sl
 8001174:	4463      	add	r3, ip
 8001176:	1acb      	subs	r3, r1, r3
 8001178:	469a      	mov	sl, r3
 800117a:	2300      	movs	r3, #0
 800117c:	9e02      	ldr	r6, [sp, #8]
 800117e:	406e      	eors	r6, r5
 8001180:	2c0f      	cmp	r4, #15
 8001182:	d827      	bhi.n	80011d4 <__aeabi_ddiv+0xe8>
 8001184:	49ba      	ldr	r1, [pc, #744]	@ (8001470 <__aeabi_ddiv+0x384>)
 8001186:	00a4      	lsls	r4, r4, #2
 8001188:	5909      	ldr	r1, [r1, r4]
 800118a:	468f      	mov	pc, r1
 800118c:	46cb      	mov	fp, r9
 800118e:	4642      	mov	r2, r8
 8001190:	9e02      	ldr	r6, [sp, #8]
 8001192:	9b03      	ldr	r3, [sp, #12]
 8001194:	2b02      	cmp	r3, #2
 8001196:	d016      	beq.n	80011c6 <__aeabi_ddiv+0xda>
 8001198:	2b03      	cmp	r3, #3
 800119a:	d100      	bne.n	800119e <__aeabi_ddiv+0xb2>
 800119c:	e2a6      	b.n	80016ec <__aeabi_ddiv+0x600>
 800119e:	2b01      	cmp	r3, #1
 80011a0:	d000      	beq.n	80011a4 <__aeabi_ddiv+0xb8>
 80011a2:	e0df      	b.n	8001364 <__aeabi_ddiv+0x278>
 80011a4:	2200      	movs	r2, #0
 80011a6:	2300      	movs	r3, #0
 80011a8:	2400      	movs	r4, #0
 80011aa:	4690      	mov	r8, r2
 80011ac:	051b      	lsls	r3, r3, #20
 80011ae:	4323      	orrs	r3, r4
 80011b0:	07f6      	lsls	r6, r6, #31
 80011b2:	4333      	orrs	r3, r6
 80011b4:	4640      	mov	r0, r8
 80011b6:	0019      	movs	r1, r3
 80011b8:	b007      	add	sp, #28
 80011ba:	bcf0      	pop	{r4, r5, r6, r7}
 80011bc:	46bb      	mov	fp, r7
 80011be:	46b2      	mov	sl, r6
 80011c0:	46a9      	mov	r9, r5
 80011c2:	46a0      	mov	r8, r4
 80011c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80011c6:	2200      	movs	r2, #0
 80011c8:	2400      	movs	r4, #0
 80011ca:	4690      	mov	r8, r2
 80011cc:	4ba6      	ldr	r3, [pc, #664]	@ (8001468 <__aeabi_ddiv+0x37c>)
 80011ce:	e7ed      	b.n	80011ac <__aeabi_ddiv+0xc0>
 80011d0:	002e      	movs	r6, r5
 80011d2:	e7df      	b.n	8001194 <__aeabi_ddiv+0xa8>
 80011d4:	45cb      	cmp	fp, r9
 80011d6:	d200      	bcs.n	80011da <__aeabi_ddiv+0xee>
 80011d8:	e1d4      	b.n	8001584 <__aeabi_ddiv+0x498>
 80011da:	d100      	bne.n	80011de <__aeabi_ddiv+0xf2>
 80011dc:	e1cf      	b.n	800157e <__aeabi_ddiv+0x492>
 80011de:	2301      	movs	r3, #1
 80011e0:	425b      	negs	r3, r3
 80011e2:	469c      	mov	ip, r3
 80011e4:	4644      	mov	r4, r8
 80011e6:	4648      	mov	r0, r9
 80011e8:	2700      	movs	r7, #0
 80011ea:	44e2      	add	sl, ip
 80011ec:	465b      	mov	r3, fp
 80011ee:	0e15      	lsrs	r5, r2, #24
 80011f0:	021b      	lsls	r3, r3, #8
 80011f2:	431d      	orrs	r5, r3
 80011f4:	0c19      	lsrs	r1, r3, #16
 80011f6:	042b      	lsls	r3, r5, #16
 80011f8:	0212      	lsls	r2, r2, #8
 80011fa:	9500      	str	r5, [sp, #0]
 80011fc:	0c1d      	lsrs	r5, r3, #16
 80011fe:	4691      	mov	r9, r2
 8001200:	9102      	str	r1, [sp, #8]
 8001202:	9503      	str	r5, [sp, #12]
 8001204:	f7ff f822 	bl	800024c <__aeabi_uidivmod>
 8001208:	0002      	movs	r2, r0
 800120a:	436a      	muls	r2, r5
 800120c:	040b      	lsls	r3, r1, #16
 800120e:	0c21      	lsrs	r1, r4, #16
 8001210:	4680      	mov	r8, r0
 8001212:	4319      	orrs	r1, r3
 8001214:	428a      	cmp	r2, r1
 8001216:	d909      	bls.n	800122c <__aeabi_ddiv+0x140>
 8001218:	9d00      	ldr	r5, [sp, #0]
 800121a:	2301      	movs	r3, #1
 800121c:	46ac      	mov	ip, r5
 800121e:	425b      	negs	r3, r3
 8001220:	4461      	add	r1, ip
 8001222:	469c      	mov	ip, r3
 8001224:	44e0      	add	r8, ip
 8001226:	428d      	cmp	r5, r1
 8001228:	d800      	bhi.n	800122c <__aeabi_ddiv+0x140>
 800122a:	e1fb      	b.n	8001624 <__aeabi_ddiv+0x538>
 800122c:	1a88      	subs	r0, r1, r2
 800122e:	9902      	ldr	r1, [sp, #8]
 8001230:	f7ff f80c 	bl	800024c <__aeabi_uidivmod>
 8001234:	9a03      	ldr	r2, [sp, #12]
 8001236:	0424      	lsls	r4, r4, #16
 8001238:	4342      	muls	r2, r0
 800123a:	0409      	lsls	r1, r1, #16
 800123c:	0c24      	lsrs	r4, r4, #16
 800123e:	0003      	movs	r3, r0
 8001240:	430c      	orrs	r4, r1
 8001242:	42a2      	cmp	r2, r4
 8001244:	d906      	bls.n	8001254 <__aeabi_ddiv+0x168>
 8001246:	9900      	ldr	r1, [sp, #0]
 8001248:	3b01      	subs	r3, #1
 800124a:	468c      	mov	ip, r1
 800124c:	4464      	add	r4, ip
 800124e:	42a1      	cmp	r1, r4
 8001250:	d800      	bhi.n	8001254 <__aeabi_ddiv+0x168>
 8001252:	e1e1      	b.n	8001618 <__aeabi_ddiv+0x52c>
 8001254:	1aa0      	subs	r0, r4, r2
 8001256:	4642      	mov	r2, r8
 8001258:	0412      	lsls	r2, r2, #16
 800125a:	431a      	orrs	r2, r3
 800125c:	4693      	mov	fp, r2
 800125e:	464b      	mov	r3, r9
 8001260:	4659      	mov	r1, fp
 8001262:	0c1b      	lsrs	r3, r3, #16
 8001264:	001d      	movs	r5, r3
 8001266:	9304      	str	r3, [sp, #16]
 8001268:	040b      	lsls	r3, r1, #16
 800126a:	4649      	mov	r1, r9
 800126c:	0409      	lsls	r1, r1, #16
 800126e:	0c09      	lsrs	r1, r1, #16
 8001270:	000c      	movs	r4, r1
 8001272:	0c1b      	lsrs	r3, r3, #16
 8001274:	435c      	muls	r4, r3
 8001276:	0c12      	lsrs	r2, r2, #16
 8001278:	436b      	muls	r3, r5
 800127a:	4688      	mov	r8, r1
 800127c:	4351      	muls	r1, r2
 800127e:	436a      	muls	r2, r5
 8001280:	0c25      	lsrs	r5, r4, #16
 8001282:	46ac      	mov	ip, r5
 8001284:	185b      	adds	r3, r3, r1
 8001286:	4463      	add	r3, ip
 8001288:	4299      	cmp	r1, r3
 800128a:	d903      	bls.n	8001294 <__aeabi_ddiv+0x1a8>
 800128c:	2180      	movs	r1, #128	@ 0x80
 800128e:	0249      	lsls	r1, r1, #9
 8001290:	468c      	mov	ip, r1
 8001292:	4462      	add	r2, ip
 8001294:	0c19      	lsrs	r1, r3, #16
 8001296:	0424      	lsls	r4, r4, #16
 8001298:	041b      	lsls	r3, r3, #16
 800129a:	0c24      	lsrs	r4, r4, #16
 800129c:	188a      	adds	r2, r1, r2
 800129e:	191c      	adds	r4, r3, r4
 80012a0:	4290      	cmp	r0, r2
 80012a2:	d302      	bcc.n	80012aa <__aeabi_ddiv+0x1be>
 80012a4:	d116      	bne.n	80012d4 <__aeabi_ddiv+0x1e8>
 80012a6:	42a7      	cmp	r7, r4
 80012a8:	d214      	bcs.n	80012d4 <__aeabi_ddiv+0x1e8>
 80012aa:	465b      	mov	r3, fp
 80012ac:	9d00      	ldr	r5, [sp, #0]
 80012ae:	3b01      	subs	r3, #1
 80012b0:	444f      	add	r7, r9
 80012b2:	9305      	str	r3, [sp, #20]
 80012b4:	454f      	cmp	r7, r9
 80012b6:	419b      	sbcs	r3, r3
 80012b8:	46ac      	mov	ip, r5
 80012ba:	425b      	negs	r3, r3
 80012bc:	4463      	add	r3, ip
 80012be:	18c0      	adds	r0, r0, r3
 80012c0:	4285      	cmp	r5, r0
 80012c2:	d300      	bcc.n	80012c6 <__aeabi_ddiv+0x1da>
 80012c4:	e1a1      	b.n	800160a <__aeabi_ddiv+0x51e>
 80012c6:	4282      	cmp	r2, r0
 80012c8:	d900      	bls.n	80012cc <__aeabi_ddiv+0x1e0>
 80012ca:	e1f6      	b.n	80016ba <__aeabi_ddiv+0x5ce>
 80012cc:	d100      	bne.n	80012d0 <__aeabi_ddiv+0x1e4>
 80012ce:	e1f1      	b.n	80016b4 <__aeabi_ddiv+0x5c8>
 80012d0:	9b05      	ldr	r3, [sp, #20]
 80012d2:	469b      	mov	fp, r3
 80012d4:	1b3c      	subs	r4, r7, r4
 80012d6:	42a7      	cmp	r7, r4
 80012d8:	41bf      	sbcs	r7, r7
 80012da:	9d00      	ldr	r5, [sp, #0]
 80012dc:	1a80      	subs	r0, r0, r2
 80012de:	427f      	negs	r7, r7
 80012e0:	1bc0      	subs	r0, r0, r7
 80012e2:	4285      	cmp	r5, r0
 80012e4:	d100      	bne.n	80012e8 <__aeabi_ddiv+0x1fc>
 80012e6:	e1d0      	b.n	800168a <__aeabi_ddiv+0x59e>
 80012e8:	9902      	ldr	r1, [sp, #8]
 80012ea:	f7fe ffaf 	bl	800024c <__aeabi_uidivmod>
 80012ee:	9a03      	ldr	r2, [sp, #12]
 80012f0:	040b      	lsls	r3, r1, #16
 80012f2:	4342      	muls	r2, r0
 80012f4:	0c21      	lsrs	r1, r4, #16
 80012f6:	0007      	movs	r7, r0
 80012f8:	4319      	orrs	r1, r3
 80012fa:	428a      	cmp	r2, r1
 80012fc:	d900      	bls.n	8001300 <__aeabi_ddiv+0x214>
 80012fe:	e178      	b.n	80015f2 <__aeabi_ddiv+0x506>
 8001300:	1a88      	subs	r0, r1, r2
 8001302:	9902      	ldr	r1, [sp, #8]
 8001304:	f7fe ffa2 	bl	800024c <__aeabi_uidivmod>
 8001308:	9a03      	ldr	r2, [sp, #12]
 800130a:	0424      	lsls	r4, r4, #16
 800130c:	4342      	muls	r2, r0
 800130e:	0409      	lsls	r1, r1, #16
 8001310:	0c24      	lsrs	r4, r4, #16
 8001312:	0003      	movs	r3, r0
 8001314:	430c      	orrs	r4, r1
 8001316:	42a2      	cmp	r2, r4
 8001318:	d900      	bls.n	800131c <__aeabi_ddiv+0x230>
 800131a:	e15d      	b.n	80015d8 <__aeabi_ddiv+0x4ec>
 800131c:	4641      	mov	r1, r8
 800131e:	1aa4      	subs	r4, r4, r2
 8001320:	043a      	lsls	r2, r7, #16
 8001322:	431a      	orrs	r2, r3
 8001324:	9d04      	ldr	r5, [sp, #16]
 8001326:	0413      	lsls	r3, r2, #16
 8001328:	0c1b      	lsrs	r3, r3, #16
 800132a:	4359      	muls	r1, r3
 800132c:	4647      	mov	r7, r8
 800132e:	436b      	muls	r3, r5
 8001330:	469c      	mov	ip, r3
 8001332:	0c10      	lsrs	r0, r2, #16
 8001334:	4347      	muls	r7, r0
 8001336:	0c0b      	lsrs	r3, r1, #16
 8001338:	44bc      	add	ip, r7
 800133a:	4463      	add	r3, ip
 800133c:	4368      	muls	r0, r5
 800133e:	429f      	cmp	r7, r3
 8001340:	d903      	bls.n	800134a <__aeabi_ddiv+0x25e>
 8001342:	2580      	movs	r5, #128	@ 0x80
 8001344:	026d      	lsls	r5, r5, #9
 8001346:	46ac      	mov	ip, r5
 8001348:	4460      	add	r0, ip
 800134a:	0c1f      	lsrs	r7, r3, #16
 800134c:	0409      	lsls	r1, r1, #16
 800134e:	041b      	lsls	r3, r3, #16
 8001350:	0c09      	lsrs	r1, r1, #16
 8001352:	183f      	adds	r7, r7, r0
 8001354:	185b      	adds	r3, r3, r1
 8001356:	42bc      	cmp	r4, r7
 8001358:	d200      	bcs.n	800135c <__aeabi_ddiv+0x270>
 800135a:	e102      	b.n	8001562 <__aeabi_ddiv+0x476>
 800135c:	d100      	bne.n	8001360 <__aeabi_ddiv+0x274>
 800135e:	e0fd      	b.n	800155c <__aeabi_ddiv+0x470>
 8001360:	2301      	movs	r3, #1
 8001362:	431a      	orrs	r2, r3
 8001364:	4b43      	ldr	r3, [pc, #268]	@ (8001474 <__aeabi_ddiv+0x388>)
 8001366:	4453      	add	r3, sl
 8001368:	2b00      	cmp	r3, #0
 800136a:	dc00      	bgt.n	800136e <__aeabi_ddiv+0x282>
 800136c:	e0ae      	b.n	80014cc <__aeabi_ddiv+0x3e0>
 800136e:	0751      	lsls	r1, r2, #29
 8001370:	d000      	beq.n	8001374 <__aeabi_ddiv+0x288>
 8001372:	e198      	b.n	80016a6 <__aeabi_ddiv+0x5ba>
 8001374:	4659      	mov	r1, fp
 8001376:	01c9      	lsls	r1, r1, #7
 8001378:	d506      	bpl.n	8001388 <__aeabi_ddiv+0x29c>
 800137a:	4659      	mov	r1, fp
 800137c:	4b3e      	ldr	r3, [pc, #248]	@ (8001478 <__aeabi_ddiv+0x38c>)
 800137e:	4019      	ands	r1, r3
 8001380:	2380      	movs	r3, #128	@ 0x80
 8001382:	468b      	mov	fp, r1
 8001384:	00db      	lsls	r3, r3, #3
 8001386:	4453      	add	r3, sl
 8001388:	493c      	ldr	r1, [pc, #240]	@ (800147c <__aeabi_ddiv+0x390>)
 800138a:	428b      	cmp	r3, r1
 800138c:	dd00      	ble.n	8001390 <__aeabi_ddiv+0x2a4>
 800138e:	e71a      	b.n	80011c6 <__aeabi_ddiv+0xda>
 8001390:	4659      	mov	r1, fp
 8001392:	08d2      	lsrs	r2, r2, #3
 8001394:	0749      	lsls	r1, r1, #29
 8001396:	4311      	orrs	r1, r2
 8001398:	465a      	mov	r2, fp
 800139a:	055b      	lsls	r3, r3, #21
 800139c:	0254      	lsls	r4, r2, #9
 800139e:	4688      	mov	r8, r1
 80013a0:	0b24      	lsrs	r4, r4, #12
 80013a2:	0d5b      	lsrs	r3, r3, #21
 80013a4:	e702      	b.n	80011ac <__aeabi_ddiv+0xc0>
 80013a6:	465a      	mov	r2, fp
 80013a8:	9b00      	ldr	r3, [sp, #0]
 80013aa:	431a      	orrs	r2, r3
 80013ac:	d100      	bne.n	80013b0 <__aeabi_ddiv+0x2c4>
 80013ae:	e07e      	b.n	80014ae <__aeabi_ddiv+0x3c2>
 80013b0:	465b      	mov	r3, fp
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d100      	bne.n	80013b8 <__aeabi_ddiv+0x2cc>
 80013b6:	e100      	b.n	80015ba <__aeabi_ddiv+0x4ce>
 80013b8:	4658      	mov	r0, fp
 80013ba:	f001 fabb 	bl	8002934 <__clzsi2>
 80013be:	0002      	movs	r2, r0
 80013c0:	0003      	movs	r3, r0
 80013c2:	3a0b      	subs	r2, #11
 80013c4:	271d      	movs	r7, #29
 80013c6:	9e00      	ldr	r6, [sp, #0]
 80013c8:	1aba      	subs	r2, r7, r2
 80013ca:	0019      	movs	r1, r3
 80013cc:	4658      	mov	r0, fp
 80013ce:	40d6      	lsrs	r6, r2
 80013d0:	3908      	subs	r1, #8
 80013d2:	4088      	lsls	r0, r1
 80013d4:	0032      	movs	r2, r6
 80013d6:	4302      	orrs	r2, r0
 80013d8:	4693      	mov	fp, r2
 80013da:	9a00      	ldr	r2, [sp, #0]
 80013dc:	408a      	lsls	r2, r1
 80013de:	4928      	ldr	r1, [pc, #160]	@ (8001480 <__aeabi_ddiv+0x394>)
 80013e0:	4453      	add	r3, sl
 80013e2:	468a      	mov	sl, r1
 80013e4:	449a      	add	sl, r3
 80013e6:	2300      	movs	r3, #0
 80013e8:	e6c8      	b.n	800117c <__aeabi_ddiv+0x90>
 80013ea:	465b      	mov	r3, fp
 80013ec:	4303      	orrs	r3, r0
 80013ee:	4699      	mov	r9, r3
 80013f0:	d056      	beq.n	80014a0 <__aeabi_ddiv+0x3b4>
 80013f2:	465b      	mov	r3, fp
 80013f4:	2b00      	cmp	r3, #0
 80013f6:	d100      	bne.n	80013fa <__aeabi_ddiv+0x30e>
 80013f8:	e0cd      	b.n	8001596 <__aeabi_ddiv+0x4aa>
 80013fa:	4658      	mov	r0, fp
 80013fc:	f001 fa9a 	bl	8002934 <__clzsi2>
 8001400:	230b      	movs	r3, #11
 8001402:	425b      	negs	r3, r3
 8001404:	469c      	mov	ip, r3
 8001406:	0002      	movs	r2, r0
 8001408:	4484      	add	ip, r0
 800140a:	4666      	mov	r6, ip
 800140c:	231d      	movs	r3, #29
 800140e:	1b9b      	subs	r3, r3, r6
 8001410:	0026      	movs	r6, r4
 8001412:	0011      	movs	r1, r2
 8001414:	4658      	mov	r0, fp
 8001416:	40de      	lsrs	r6, r3
 8001418:	3908      	subs	r1, #8
 800141a:	4088      	lsls	r0, r1
 800141c:	0033      	movs	r3, r6
 800141e:	4303      	orrs	r3, r0
 8001420:	4699      	mov	r9, r3
 8001422:	0023      	movs	r3, r4
 8001424:	408b      	lsls	r3, r1
 8001426:	4698      	mov	r8, r3
 8001428:	4b16      	ldr	r3, [pc, #88]	@ (8001484 <__aeabi_ddiv+0x398>)
 800142a:	2400      	movs	r4, #0
 800142c:	1a9b      	subs	r3, r3, r2
 800142e:	469a      	mov	sl, r3
 8001430:	2300      	movs	r3, #0
 8001432:	9303      	str	r3, [sp, #12]
 8001434:	e682      	b.n	800113c <__aeabi_ddiv+0x50>
 8001436:	465a      	mov	r2, fp
 8001438:	4302      	orrs	r2, r0
 800143a:	4691      	mov	r9, r2
 800143c:	d12a      	bne.n	8001494 <__aeabi_ddiv+0x3a8>
 800143e:	2200      	movs	r2, #0
 8001440:	469a      	mov	sl, r3
 8001442:	2302      	movs	r3, #2
 8001444:	4690      	mov	r8, r2
 8001446:	2408      	movs	r4, #8
 8001448:	9303      	str	r3, [sp, #12]
 800144a:	e677      	b.n	800113c <__aeabi_ddiv+0x50>
 800144c:	465a      	mov	r2, fp
 800144e:	9b00      	ldr	r3, [sp, #0]
 8001450:	431a      	orrs	r2, r3
 8001452:	4b0d      	ldr	r3, [pc, #52]	@ (8001488 <__aeabi_ddiv+0x39c>)
 8001454:	469c      	mov	ip, r3
 8001456:	44e2      	add	sl, ip
 8001458:	2a00      	cmp	r2, #0
 800145a:	d117      	bne.n	800148c <__aeabi_ddiv+0x3a0>
 800145c:	2302      	movs	r3, #2
 800145e:	431c      	orrs	r4, r3
 8001460:	2300      	movs	r3, #0
 8001462:	469b      	mov	fp, r3
 8001464:	3302      	adds	r3, #2
 8001466:	e689      	b.n	800117c <__aeabi_ddiv+0x90>
 8001468:	000007ff 	.word	0x000007ff
 800146c:	fffffc01 	.word	0xfffffc01
 8001470:	0800b5b8 	.word	0x0800b5b8
 8001474:	000003ff 	.word	0x000003ff
 8001478:	feffffff 	.word	0xfeffffff
 800147c:	000007fe 	.word	0x000007fe
 8001480:	000003f3 	.word	0x000003f3
 8001484:	fffffc0d 	.word	0xfffffc0d
 8001488:	fffff801 	.word	0xfffff801
 800148c:	2303      	movs	r3, #3
 800148e:	0032      	movs	r2, r6
 8001490:	431c      	orrs	r4, r3
 8001492:	e673      	b.n	800117c <__aeabi_ddiv+0x90>
 8001494:	469a      	mov	sl, r3
 8001496:	2303      	movs	r3, #3
 8001498:	46d9      	mov	r9, fp
 800149a:	240c      	movs	r4, #12
 800149c:	9303      	str	r3, [sp, #12]
 800149e:	e64d      	b.n	800113c <__aeabi_ddiv+0x50>
 80014a0:	2300      	movs	r3, #0
 80014a2:	4698      	mov	r8, r3
 80014a4:	469a      	mov	sl, r3
 80014a6:	3301      	adds	r3, #1
 80014a8:	2404      	movs	r4, #4
 80014aa:	9303      	str	r3, [sp, #12]
 80014ac:	e646      	b.n	800113c <__aeabi_ddiv+0x50>
 80014ae:	2301      	movs	r3, #1
 80014b0:	431c      	orrs	r4, r3
 80014b2:	2300      	movs	r3, #0
 80014b4:	469b      	mov	fp, r3
 80014b6:	3301      	adds	r3, #1
 80014b8:	e660      	b.n	800117c <__aeabi_ddiv+0x90>
 80014ba:	2300      	movs	r3, #0
 80014bc:	2480      	movs	r4, #128	@ 0x80
 80014be:	4698      	mov	r8, r3
 80014c0:	2600      	movs	r6, #0
 80014c2:	4b92      	ldr	r3, [pc, #584]	@ (800170c <__aeabi_ddiv+0x620>)
 80014c4:	0324      	lsls	r4, r4, #12
 80014c6:	e671      	b.n	80011ac <__aeabi_ddiv+0xc0>
 80014c8:	2201      	movs	r2, #1
 80014ca:	4252      	negs	r2, r2
 80014cc:	2101      	movs	r1, #1
 80014ce:	1ac9      	subs	r1, r1, r3
 80014d0:	2938      	cmp	r1, #56	@ 0x38
 80014d2:	dd00      	ble.n	80014d6 <__aeabi_ddiv+0x3ea>
 80014d4:	e666      	b.n	80011a4 <__aeabi_ddiv+0xb8>
 80014d6:	291f      	cmp	r1, #31
 80014d8:	dc00      	bgt.n	80014dc <__aeabi_ddiv+0x3f0>
 80014da:	e0ab      	b.n	8001634 <__aeabi_ddiv+0x548>
 80014dc:	201f      	movs	r0, #31
 80014de:	4240      	negs	r0, r0
 80014e0:	1ac3      	subs	r3, r0, r3
 80014e2:	4658      	mov	r0, fp
 80014e4:	40d8      	lsrs	r0, r3
 80014e6:	0003      	movs	r3, r0
 80014e8:	2920      	cmp	r1, #32
 80014ea:	d004      	beq.n	80014f6 <__aeabi_ddiv+0x40a>
 80014ec:	4658      	mov	r0, fp
 80014ee:	4988      	ldr	r1, [pc, #544]	@ (8001710 <__aeabi_ddiv+0x624>)
 80014f0:	4451      	add	r1, sl
 80014f2:	4088      	lsls	r0, r1
 80014f4:	4302      	orrs	r2, r0
 80014f6:	1e51      	subs	r1, r2, #1
 80014f8:	418a      	sbcs	r2, r1
 80014fa:	431a      	orrs	r2, r3
 80014fc:	2307      	movs	r3, #7
 80014fe:	0019      	movs	r1, r3
 8001500:	2400      	movs	r4, #0
 8001502:	4011      	ands	r1, r2
 8001504:	4213      	tst	r3, r2
 8001506:	d00c      	beq.n	8001522 <__aeabi_ddiv+0x436>
 8001508:	230f      	movs	r3, #15
 800150a:	4013      	ands	r3, r2
 800150c:	2b04      	cmp	r3, #4
 800150e:	d100      	bne.n	8001512 <__aeabi_ddiv+0x426>
 8001510:	e0f9      	b.n	8001706 <__aeabi_ddiv+0x61a>
 8001512:	1d11      	adds	r1, r2, #4
 8001514:	4291      	cmp	r1, r2
 8001516:	419b      	sbcs	r3, r3
 8001518:	000a      	movs	r2, r1
 800151a:	425b      	negs	r3, r3
 800151c:	0759      	lsls	r1, r3, #29
 800151e:	025b      	lsls	r3, r3, #9
 8001520:	0b1c      	lsrs	r4, r3, #12
 8001522:	08d2      	lsrs	r2, r2, #3
 8001524:	430a      	orrs	r2, r1
 8001526:	4690      	mov	r8, r2
 8001528:	2300      	movs	r3, #0
 800152a:	e63f      	b.n	80011ac <__aeabi_ddiv+0xc0>
 800152c:	2480      	movs	r4, #128	@ 0x80
 800152e:	464b      	mov	r3, r9
 8001530:	0324      	lsls	r4, r4, #12
 8001532:	4223      	tst	r3, r4
 8001534:	d009      	beq.n	800154a <__aeabi_ddiv+0x45e>
 8001536:	465b      	mov	r3, fp
 8001538:	4223      	tst	r3, r4
 800153a:	d106      	bne.n	800154a <__aeabi_ddiv+0x45e>
 800153c:	431c      	orrs	r4, r3
 800153e:	0324      	lsls	r4, r4, #12
 8001540:	002e      	movs	r6, r5
 8001542:	4690      	mov	r8, r2
 8001544:	4b71      	ldr	r3, [pc, #452]	@ (800170c <__aeabi_ddiv+0x620>)
 8001546:	0b24      	lsrs	r4, r4, #12
 8001548:	e630      	b.n	80011ac <__aeabi_ddiv+0xc0>
 800154a:	2480      	movs	r4, #128	@ 0x80
 800154c:	464b      	mov	r3, r9
 800154e:	0324      	lsls	r4, r4, #12
 8001550:	431c      	orrs	r4, r3
 8001552:	0324      	lsls	r4, r4, #12
 8001554:	9e02      	ldr	r6, [sp, #8]
 8001556:	4b6d      	ldr	r3, [pc, #436]	@ (800170c <__aeabi_ddiv+0x620>)
 8001558:	0b24      	lsrs	r4, r4, #12
 800155a:	e627      	b.n	80011ac <__aeabi_ddiv+0xc0>
 800155c:	2b00      	cmp	r3, #0
 800155e:	d100      	bne.n	8001562 <__aeabi_ddiv+0x476>
 8001560:	e700      	b.n	8001364 <__aeabi_ddiv+0x278>
 8001562:	9800      	ldr	r0, [sp, #0]
 8001564:	1e51      	subs	r1, r2, #1
 8001566:	4684      	mov	ip, r0
 8001568:	4464      	add	r4, ip
 800156a:	4284      	cmp	r4, r0
 800156c:	d200      	bcs.n	8001570 <__aeabi_ddiv+0x484>
 800156e:	e084      	b.n	800167a <__aeabi_ddiv+0x58e>
 8001570:	42bc      	cmp	r4, r7
 8001572:	d200      	bcs.n	8001576 <__aeabi_ddiv+0x48a>
 8001574:	e0ae      	b.n	80016d4 <__aeabi_ddiv+0x5e8>
 8001576:	d100      	bne.n	800157a <__aeabi_ddiv+0x48e>
 8001578:	e0c1      	b.n	80016fe <__aeabi_ddiv+0x612>
 800157a:	000a      	movs	r2, r1
 800157c:	e6f0      	b.n	8001360 <__aeabi_ddiv+0x274>
 800157e:	4542      	cmp	r2, r8
 8001580:	d900      	bls.n	8001584 <__aeabi_ddiv+0x498>
 8001582:	e62c      	b.n	80011de <__aeabi_ddiv+0xf2>
 8001584:	464b      	mov	r3, r9
 8001586:	07dc      	lsls	r4, r3, #31
 8001588:	0858      	lsrs	r0, r3, #1
 800158a:	4643      	mov	r3, r8
 800158c:	085b      	lsrs	r3, r3, #1
 800158e:	431c      	orrs	r4, r3
 8001590:	4643      	mov	r3, r8
 8001592:	07df      	lsls	r7, r3, #31
 8001594:	e62a      	b.n	80011ec <__aeabi_ddiv+0x100>
 8001596:	f001 f9cd 	bl	8002934 <__clzsi2>
 800159a:	2315      	movs	r3, #21
 800159c:	469c      	mov	ip, r3
 800159e:	4484      	add	ip, r0
 80015a0:	0002      	movs	r2, r0
 80015a2:	4663      	mov	r3, ip
 80015a4:	3220      	adds	r2, #32
 80015a6:	2b1c      	cmp	r3, #28
 80015a8:	dc00      	bgt.n	80015ac <__aeabi_ddiv+0x4c0>
 80015aa:	e72e      	b.n	800140a <__aeabi_ddiv+0x31e>
 80015ac:	0023      	movs	r3, r4
 80015ae:	3808      	subs	r0, #8
 80015b0:	4083      	lsls	r3, r0
 80015b2:	4699      	mov	r9, r3
 80015b4:	2300      	movs	r3, #0
 80015b6:	4698      	mov	r8, r3
 80015b8:	e736      	b.n	8001428 <__aeabi_ddiv+0x33c>
 80015ba:	f001 f9bb 	bl	8002934 <__clzsi2>
 80015be:	0002      	movs	r2, r0
 80015c0:	0003      	movs	r3, r0
 80015c2:	3215      	adds	r2, #21
 80015c4:	3320      	adds	r3, #32
 80015c6:	2a1c      	cmp	r2, #28
 80015c8:	dc00      	bgt.n	80015cc <__aeabi_ddiv+0x4e0>
 80015ca:	e6fb      	b.n	80013c4 <__aeabi_ddiv+0x2d8>
 80015cc:	9900      	ldr	r1, [sp, #0]
 80015ce:	3808      	subs	r0, #8
 80015d0:	4081      	lsls	r1, r0
 80015d2:	2200      	movs	r2, #0
 80015d4:	468b      	mov	fp, r1
 80015d6:	e702      	b.n	80013de <__aeabi_ddiv+0x2f2>
 80015d8:	9900      	ldr	r1, [sp, #0]
 80015da:	3b01      	subs	r3, #1
 80015dc:	468c      	mov	ip, r1
 80015de:	4464      	add	r4, ip
 80015e0:	42a1      	cmp	r1, r4
 80015e2:	d900      	bls.n	80015e6 <__aeabi_ddiv+0x4fa>
 80015e4:	e69a      	b.n	800131c <__aeabi_ddiv+0x230>
 80015e6:	42a2      	cmp	r2, r4
 80015e8:	d800      	bhi.n	80015ec <__aeabi_ddiv+0x500>
 80015ea:	e697      	b.n	800131c <__aeabi_ddiv+0x230>
 80015ec:	1e83      	subs	r3, r0, #2
 80015ee:	4464      	add	r4, ip
 80015f0:	e694      	b.n	800131c <__aeabi_ddiv+0x230>
 80015f2:	46ac      	mov	ip, r5
 80015f4:	4461      	add	r1, ip
 80015f6:	3f01      	subs	r7, #1
 80015f8:	428d      	cmp	r5, r1
 80015fa:	d900      	bls.n	80015fe <__aeabi_ddiv+0x512>
 80015fc:	e680      	b.n	8001300 <__aeabi_ddiv+0x214>
 80015fe:	428a      	cmp	r2, r1
 8001600:	d800      	bhi.n	8001604 <__aeabi_ddiv+0x518>
 8001602:	e67d      	b.n	8001300 <__aeabi_ddiv+0x214>
 8001604:	1e87      	subs	r7, r0, #2
 8001606:	4461      	add	r1, ip
 8001608:	e67a      	b.n	8001300 <__aeabi_ddiv+0x214>
 800160a:	4285      	cmp	r5, r0
 800160c:	d000      	beq.n	8001610 <__aeabi_ddiv+0x524>
 800160e:	e65f      	b.n	80012d0 <__aeabi_ddiv+0x1e4>
 8001610:	45b9      	cmp	r9, r7
 8001612:	d900      	bls.n	8001616 <__aeabi_ddiv+0x52a>
 8001614:	e65c      	b.n	80012d0 <__aeabi_ddiv+0x1e4>
 8001616:	e656      	b.n	80012c6 <__aeabi_ddiv+0x1da>
 8001618:	42a2      	cmp	r2, r4
 800161a:	d800      	bhi.n	800161e <__aeabi_ddiv+0x532>
 800161c:	e61a      	b.n	8001254 <__aeabi_ddiv+0x168>
 800161e:	1e83      	subs	r3, r0, #2
 8001620:	4464      	add	r4, ip
 8001622:	e617      	b.n	8001254 <__aeabi_ddiv+0x168>
 8001624:	428a      	cmp	r2, r1
 8001626:	d800      	bhi.n	800162a <__aeabi_ddiv+0x53e>
 8001628:	e600      	b.n	800122c <__aeabi_ddiv+0x140>
 800162a:	46ac      	mov	ip, r5
 800162c:	1e83      	subs	r3, r0, #2
 800162e:	4698      	mov	r8, r3
 8001630:	4461      	add	r1, ip
 8001632:	e5fb      	b.n	800122c <__aeabi_ddiv+0x140>
 8001634:	4837      	ldr	r0, [pc, #220]	@ (8001714 <__aeabi_ddiv+0x628>)
 8001636:	0014      	movs	r4, r2
 8001638:	4450      	add	r0, sl
 800163a:	4082      	lsls	r2, r0
 800163c:	465b      	mov	r3, fp
 800163e:	0017      	movs	r7, r2
 8001640:	4083      	lsls	r3, r0
 8001642:	40cc      	lsrs	r4, r1
 8001644:	1e7a      	subs	r2, r7, #1
 8001646:	4197      	sbcs	r7, r2
 8001648:	4323      	orrs	r3, r4
 800164a:	433b      	orrs	r3, r7
 800164c:	001a      	movs	r2, r3
 800164e:	465b      	mov	r3, fp
 8001650:	40cb      	lsrs	r3, r1
 8001652:	0751      	lsls	r1, r2, #29
 8001654:	d009      	beq.n	800166a <__aeabi_ddiv+0x57e>
 8001656:	210f      	movs	r1, #15
 8001658:	4011      	ands	r1, r2
 800165a:	2904      	cmp	r1, #4
 800165c:	d005      	beq.n	800166a <__aeabi_ddiv+0x57e>
 800165e:	1d11      	adds	r1, r2, #4
 8001660:	4291      	cmp	r1, r2
 8001662:	4192      	sbcs	r2, r2
 8001664:	4252      	negs	r2, r2
 8001666:	189b      	adds	r3, r3, r2
 8001668:	000a      	movs	r2, r1
 800166a:	0219      	lsls	r1, r3, #8
 800166c:	d400      	bmi.n	8001670 <__aeabi_ddiv+0x584>
 800166e:	e755      	b.n	800151c <__aeabi_ddiv+0x430>
 8001670:	2200      	movs	r2, #0
 8001672:	2301      	movs	r3, #1
 8001674:	2400      	movs	r4, #0
 8001676:	4690      	mov	r8, r2
 8001678:	e598      	b.n	80011ac <__aeabi_ddiv+0xc0>
 800167a:	000a      	movs	r2, r1
 800167c:	42bc      	cmp	r4, r7
 800167e:	d000      	beq.n	8001682 <__aeabi_ddiv+0x596>
 8001680:	e66e      	b.n	8001360 <__aeabi_ddiv+0x274>
 8001682:	454b      	cmp	r3, r9
 8001684:	d000      	beq.n	8001688 <__aeabi_ddiv+0x59c>
 8001686:	e66b      	b.n	8001360 <__aeabi_ddiv+0x274>
 8001688:	e66c      	b.n	8001364 <__aeabi_ddiv+0x278>
 800168a:	4b23      	ldr	r3, [pc, #140]	@ (8001718 <__aeabi_ddiv+0x62c>)
 800168c:	4a23      	ldr	r2, [pc, #140]	@ (800171c <__aeabi_ddiv+0x630>)
 800168e:	4453      	add	r3, sl
 8001690:	4592      	cmp	sl, r2
 8001692:	da00      	bge.n	8001696 <__aeabi_ddiv+0x5aa>
 8001694:	e718      	b.n	80014c8 <__aeabi_ddiv+0x3dc>
 8001696:	2101      	movs	r1, #1
 8001698:	4249      	negs	r1, r1
 800169a:	1d0a      	adds	r2, r1, #4
 800169c:	428a      	cmp	r2, r1
 800169e:	4189      	sbcs	r1, r1
 80016a0:	4249      	negs	r1, r1
 80016a2:	448b      	add	fp, r1
 80016a4:	e666      	b.n	8001374 <__aeabi_ddiv+0x288>
 80016a6:	210f      	movs	r1, #15
 80016a8:	4011      	ands	r1, r2
 80016aa:	2904      	cmp	r1, #4
 80016ac:	d100      	bne.n	80016b0 <__aeabi_ddiv+0x5c4>
 80016ae:	e661      	b.n	8001374 <__aeabi_ddiv+0x288>
 80016b0:	0011      	movs	r1, r2
 80016b2:	e7f2      	b.n	800169a <__aeabi_ddiv+0x5ae>
 80016b4:	42bc      	cmp	r4, r7
 80016b6:	d800      	bhi.n	80016ba <__aeabi_ddiv+0x5ce>
 80016b8:	e60a      	b.n	80012d0 <__aeabi_ddiv+0x1e4>
 80016ba:	2302      	movs	r3, #2
 80016bc:	425b      	negs	r3, r3
 80016be:	469c      	mov	ip, r3
 80016c0:	9900      	ldr	r1, [sp, #0]
 80016c2:	444f      	add	r7, r9
 80016c4:	454f      	cmp	r7, r9
 80016c6:	419b      	sbcs	r3, r3
 80016c8:	44e3      	add	fp, ip
 80016ca:	468c      	mov	ip, r1
 80016cc:	425b      	negs	r3, r3
 80016ce:	4463      	add	r3, ip
 80016d0:	18c0      	adds	r0, r0, r3
 80016d2:	e5ff      	b.n	80012d4 <__aeabi_ddiv+0x1e8>
 80016d4:	4649      	mov	r1, r9
 80016d6:	9d00      	ldr	r5, [sp, #0]
 80016d8:	0048      	lsls	r0, r1, #1
 80016da:	4548      	cmp	r0, r9
 80016dc:	4189      	sbcs	r1, r1
 80016de:	46ac      	mov	ip, r5
 80016e0:	4249      	negs	r1, r1
 80016e2:	4461      	add	r1, ip
 80016e4:	4681      	mov	r9, r0
 80016e6:	3a02      	subs	r2, #2
 80016e8:	1864      	adds	r4, r4, r1
 80016ea:	e7c7      	b.n	800167c <__aeabi_ddiv+0x590>
 80016ec:	2480      	movs	r4, #128	@ 0x80
 80016ee:	465b      	mov	r3, fp
 80016f0:	0324      	lsls	r4, r4, #12
 80016f2:	431c      	orrs	r4, r3
 80016f4:	0324      	lsls	r4, r4, #12
 80016f6:	4690      	mov	r8, r2
 80016f8:	4b04      	ldr	r3, [pc, #16]	@ (800170c <__aeabi_ddiv+0x620>)
 80016fa:	0b24      	lsrs	r4, r4, #12
 80016fc:	e556      	b.n	80011ac <__aeabi_ddiv+0xc0>
 80016fe:	4599      	cmp	r9, r3
 8001700:	d3e8      	bcc.n	80016d4 <__aeabi_ddiv+0x5e8>
 8001702:	000a      	movs	r2, r1
 8001704:	e7bd      	b.n	8001682 <__aeabi_ddiv+0x596>
 8001706:	2300      	movs	r3, #0
 8001708:	e708      	b.n	800151c <__aeabi_ddiv+0x430>
 800170a:	46c0      	nop			@ (mov r8, r8)
 800170c:	000007ff 	.word	0x000007ff
 8001710:	0000043e 	.word	0x0000043e
 8001714:	0000041e 	.word	0x0000041e
 8001718:	000003ff 	.word	0x000003ff
 800171c:	fffffc02 	.word	0xfffffc02

08001720 <__eqdf2>:
 8001720:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001722:	4657      	mov	r7, sl
 8001724:	46de      	mov	lr, fp
 8001726:	464e      	mov	r6, r9
 8001728:	4645      	mov	r5, r8
 800172a:	b5e0      	push	{r5, r6, r7, lr}
 800172c:	000d      	movs	r5, r1
 800172e:	0004      	movs	r4, r0
 8001730:	0fe8      	lsrs	r0, r5, #31
 8001732:	4683      	mov	fp, r0
 8001734:	0309      	lsls	r1, r1, #12
 8001736:	0fd8      	lsrs	r0, r3, #31
 8001738:	0b09      	lsrs	r1, r1, #12
 800173a:	4682      	mov	sl, r0
 800173c:	4819      	ldr	r0, [pc, #100]	@ (80017a4 <__eqdf2+0x84>)
 800173e:	468c      	mov	ip, r1
 8001740:	031f      	lsls	r7, r3, #12
 8001742:	0069      	lsls	r1, r5, #1
 8001744:	005e      	lsls	r6, r3, #1
 8001746:	0d49      	lsrs	r1, r1, #21
 8001748:	0b3f      	lsrs	r7, r7, #12
 800174a:	0d76      	lsrs	r6, r6, #21
 800174c:	4281      	cmp	r1, r0
 800174e:	d018      	beq.n	8001782 <__eqdf2+0x62>
 8001750:	4286      	cmp	r6, r0
 8001752:	d00f      	beq.n	8001774 <__eqdf2+0x54>
 8001754:	2001      	movs	r0, #1
 8001756:	42b1      	cmp	r1, r6
 8001758:	d10d      	bne.n	8001776 <__eqdf2+0x56>
 800175a:	45bc      	cmp	ip, r7
 800175c:	d10b      	bne.n	8001776 <__eqdf2+0x56>
 800175e:	4294      	cmp	r4, r2
 8001760:	d109      	bne.n	8001776 <__eqdf2+0x56>
 8001762:	45d3      	cmp	fp, sl
 8001764:	d01c      	beq.n	80017a0 <__eqdf2+0x80>
 8001766:	2900      	cmp	r1, #0
 8001768:	d105      	bne.n	8001776 <__eqdf2+0x56>
 800176a:	4660      	mov	r0, ip
 800176c:	4320      	orrs	r0, r4
 800176e:	1e43      	subs	r3, r0, #1
 8001770:	4198      	sbcs	r0, r3
 8001772:	e000      	b.n	8001776 <__eqdf2+0x56>
 8001774:	2001      	movs	r0, #1
 8001776:	bcf0      	pop	{r4, r5, r6, r7}
 8001778:	46bb      	mov	fp, r7
 800177a:	46b2      	mov	sl, r6
 800177c:	46a9      	mov	r9, r5
 800177e:	46a0      	mov	r8, r4
 8001780:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001782:	2001      	movs	r0, #1
 8001784:	428e      	cmp	r6, r1
 8001786:	d1f6      	bne.n	8001776 <__eqdf2+0x56>
 8001788:	4661      	mov	r1, ip
 800178a:	4339      	orrs	r1, r7
 800178c:	000f      	movs	r7, r1
 800178e:	4317      	orrs	r7, r2
 8001790:	4327      	orrs	r7, r4
 8001792:	d1f0      	bne.n	8001776 <__eqdf2+0x56>
 8001794:	465b      	mov	r3, fp
 8001796:	4652      	mov	r2, sl
 8001798:	1a98      	subs	r0, r3, r2
 800179a:	1e43      	subs	r3, r0, #1
 800179c:	4198      	sbcs	r0, r3
 800179e:	e7ea      	b.n	8001776 <__eqdf2+0x56>
 80017a0:	2000      	movs	r0, #0
 80017a2:	e7e8      	b.n	8001776 <__eqdf2+0x56>
 80017a4:	000007ff 	.word	0x000007ff

080017a8 <__gedf2>:
 80017a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80017aa:	4657      	mov	r7, sl
 80017ac:	464e      	mov	r6, r9
 80017ae:	4645      	mov	r5, r8
 80017b0:	46de      	mov	lr, fp
 80017b2:	b5e0      	push	{r5, r6, r7, lr}
 80017b4:	000d      	movs	r5, r1
 80017b6:	030f      	lsls	r7, r1, #12
 80017b8:	0b39      	lsrs	r1, r7, #12
 80017ba:	b083      	sub	sp, #12
 80017bc:	0004      	movs	r4, r0
 80017be:	4680      	mov	r8, r0
 80017c0:	9101      	str	r1, [sp, #4]
 80017c2:	0058      	lsls	r0, r3, #1
 80017c4:	0fe9      	lsrs	r1, r5, #31
 80017c6:	4f31      	ldr	r7, [pc, #196]	@ (800188c <__gedf2+0xe4>)
 80017c8:	0d40      	lsrs	r0, r0, #21
 80017ca:	468c      	mov	ip, r1
 80017cc:	006e      	lsls	r6, r5, #1
 80017ce:	0319      	lsls	r1, r3, #12
 80017d0:	4682      	mov	sl, r0
 80017d2:	4691      	mov	r9, r2
 80017d4:	0d76      	lsrs	r6, r6, #21
 80017d6:	0b09      	lsrs	r1, r1, #12
 80017d8:	0fd8      	lsrs	r0, r3, #31
 80017da:	42be      	cmp	r6, r7
 80017dc:	d01f      	beq.n	800181e <__gedf2+0x76>
 80017de:	45ba      	cmp	sl, r7
 80017e0:	d00f      	beq.n	8001802 <__gedf2+0x5a>
 80017e2:	2e00      	cmp	r6, #0
 80017e4:	d12f      	bne.n	8001846 <__gedf2+0x9e>
 80017e6:	4655      	mov	r5, sl
 80017e8:	9e01      	ldr	r6, [sp, #4]
 80017ea:	4334      	orrs	r4, r6
 80017ec:	2d00      	cmp	r5, #0
 80017ee:	d127      	bne.n	8001840 <__gedf2+0x98>
 80017f0:	430a      	orrs	r2, r1
 80017f2:	d03a      	beq.n	800186a <__gedf2+0xc2>
 80017f4:	2c00      	cmp	r4, #0
 80017f6:	d145      	bne.n	8001884 <__gedf2+0xdc>
 80017f8:	2800      	cmp	r0, #0
 80017fa:	d11a      	bne.n	8001832 <__gedf2+0x8a>
 80017fc:	2001      	movs	r0, #1
 80017fe:	4240      	negs	r0, r0
 8001800:	e017      	b.n	8001832 <__gedf2+0x8a>
 8001802:	4311      	orrs	r1, r2
 8001804:	d13b      	bne.n	800187e <__gedf2+0xd6>
 8001806:	2e00      	cmp	r6, #0
 8001808:	d102      	bne.n	8001810 <__gedf2+0x68>
 800180a:	9f01      	ldr	r7, [sp, #4]
 800180c:	4327      	orrs	r7, r4
 800180e:	d0f3      	beq.n	80017f8 <__gedf2+0x50>
 8001810:	4584      	cmp	ip, r0
 8001812:	d109      	bne.n	8001828 <__gedf2+0x80>
 8001814:	4663      	mov	r3, ip
 8001816:	2b00      	cmp	r3, #0
 8001818:	d0f0      	beq.n	80017fc <__gedf2+0x54>
 800181a:	4660      	mov	r0, ip
 800181c:	e009      	b.n	8001832 <__gedf2+0x8a>
 800181e:	9f01      	ldr	r7, [sp, #4]
 8001820:	4327      	orrs	r7, r4
 8001822:	d12c      	bne.n	800187e <__gedf2+0xd6>
 8001824:	45b2      	cmp	sl, r6
 8001826:	d024      	beq.n	8001872 <__gedf2+0xca>
 8001828:	4663      	mov	r3, ip
 800182a:	2002      	movs	r0, #2
 800182c:	3b01      	subs	r3, #1
 800182e:	4018      	ands	r0, r3
 8001830:	3801      	subs	r0, #1
 8001832:	b003      	add	sp, #12
 8001834:	bcf0      	pop	{r4, r5, r6, r7}
 8001836:	46bb      	mov	fp, r7
 8001838:	46b2      	mov	sl, r6
 800183a:	46a9      	mov	r9, r5
 800183c:	46a0      	mov	r8, r4
 800183e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001840:	2c00      	cmp	r4, #0
 8001842:	d0d9      	beq.n	80017f8 <__gedf2+0x50>
 8001844:	e7e4      	b.n	8001810 <__gedf2+0x68>
 8001846:	4654      	mov	r4, sl
 8001848:	2c00      	cmp	r4, #0
 800184a:	d0ed      	beq.n	8001828 <__gedf2+0x80>
 800184c:	4584      	cmp	ip, r0
 800184e:	d1eb      	bne.n	8001828 <__gedf2+0x80>
 8001850:	4556      	cmp	r6, sl
 8001852:	dce9      	bgt.n	8001828 <__gedf2+0x80>
 8001854:	dbde      	blt.n	8001814 <__gedf2+0x6c>
 8001856:	9b01      	ldr	r3, [sp, #4]
 8001858:	428b      	cmp	r3, r1
 800185a:	d8e5      	bhi.n	8001828 <__gedf2+0x80>
 800185c:	d1da      	bne.n	8001814 <__gedf2+0x6c>
 800185e:	45c8      	cmp	r8, r9
 8001860:	d8e2      	bhi.n	8001828 <__gedf2+0x80>
 8001862:	2000      	movs	r0, #0
 8001864:	45c8      	cmp	r8, r9
 8001866:	d2e4      	bcs.n	8001832 <__gedf2+0x8a>
 8001868:	e7d4      	b.n	8001814 <__gedf2+0x6c>
 800186a:	2000      	movs	r0, #0
 800186c:	2c00      	cmp	r4, #0
 800186e:	d0e0      	beq.n	8001832 <__gedf2+0x8a>
 8001870:	e7da      	b.n	8001828 <__gedf2+0x80>
 8001872:	4311      	orrs	r1, r2
 8001874:	d103      	bne.n	800187e <__gedf2+0xd6>
 8001876:	4584      	cmp	ip, r0
 8001878:	d1d6      	bne.n	8001828 <__gedf2+0x80>
 800187a:	2000      	movs	r0, #0
 800187c:	e7d9      	b.n	8001832 <__gedf2+0x8a>
 800187e:	2002      	movs	r0, #2
 8001880:	4240      	negs	r0, r0
 8001882:	e7d6      	b.n	8001832 <__gedf2+0x8a>
 8001884:	4584      	cmp	ip, r0
 8001886:	d0e6      	beq.n	8001856 <__gedf2+0xae>
 8001888:	e7ce      	b.n	8001828 <__gedf2+0x80>
 800188a:	46c0      	nop			@ (mov r8, r8)
 800188c:	000007ff 	.word	0x000007ff

08001890 <__ledf2>:
 8001890:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001892:	4657      	mov	r7, sl
 8001894:	464e      	mov	r6, r9
 8001896:	4645      	mov	r5, r8
 8001898:	46de      	mov	lr, fp
 800189a:	b5e0      	push	{r5, r6, r7, lr}
 800189c:	000d      	movs	r5, r1
 800189e:	030f      	lsls	r7, r1, #12
 80018a0:	0004      	movs	r4, r0
 80018a2:	4680      	mov	r8, r0
 80018a4:	0fe8      	lsrs	r0, r5, #31
 80018a6:	0b39      	lsrs	r1, r7, #12
 80018a8:	4684      	mov	ip, r0
 80018aa:	b083      	sub	sp, #12
 80018ac:	0058      	lsls	r0, r3, #1
 80018ae:	4f30      	ldr	r7, [pc, #192]	@ (8001970 <__ledf2+0xe0>)
 80018b0:	0d40      	lsrs	r0, r0, #21
 80018b2:	9101      	str	r1, [sp, #4]
 80018b4:	031e      	lsls	r6, r3, #12
 80018b6:	0069      	lsls	r1, r5, #1
 80018b8:	4682      	mov	sl, r0
 80018ba:	4691      	mov	r9, r2
 80018bc:	0d49      	lsrs	r1, r1, #21
 80018be:	0b36      	lsrs	r6, r6, #12
 80018c0:	0fd8      	lsrs	r0, r3, #31
 80018c2:	42b9      	cmp	r1, r7
 80018c4:	d020      	beq.n	8001908 <__ledf2+0x78>
 80018c6:	45ba      	cmp	sl, r7
 80018c8:	d00f      	beq.n	80018ea <__ledf2+0x5a>
 80018ca:	2900      	cmp	r1, #0
 80018cc:	d12b      	bne.n	8001926 <__ledf2+0x96>
 80018ce:	9901      	ldr	r1, [sp, #4]
 80018d0:	430c      	orrs	r4, r1
 80018d2:	4651      	mov	r1, sl
 80018d4:	2900      	cmp	r1, #0
 80018d6:	d137      	bne.n	8001948 <__ledf2+0xb8>
 80018d8:	4332      	orrs	r2, r6
 80018da:	d038      	beq.n	800194e <__ledf2+0xbe>
 80018dc:	2c00      	cmp	r4, #0
 80018de:	d144      	bne.n	800196a <__ledf2+0xda>
 80018e0:	2800      	cmp	r0, #0
 80018e2:	d119      	bne.n	8001918 <__ledf2+0x88>
 80018e4:	2001      	movs	r0, #1
 80018e6:	4240      	negs	r0, r0
 80018e8:	e016      	b.n	8001918 <__ledf2+0x88>
 80018ea:	4316      	orrs	r6, r2
 80018ec:	d113      	bne.n	8001916 <__ledf2+0x86>
 80018ee:	2900      	cmp	r1, #0
 80018f0:	d102      	bne.n	80018f8 <__ledf2+0x68>
 80018f2:	9f01      	ldr	r7, [sp, #4]
 80018f4:	4327      	orrs	r7, r4
 80018f6:	d0f3      	beq.n	80018e0 <__ledf2+0x50>
 80018f8:	4584      	cmp	ip, r0
 80018fa:	d020      	beq.n	800193e <__ledf2+0xae>
 80018fc:	4663      	mov	r3, ip
 80018fe:	2002      	movs	r0, #2
 8001900:	3b01      	subs	r3, #1
 8001902:	4018      	ands	r0, r3
 8001904:	3801      	subs	r0, #1
 8001906:	e007      	b.n	8001918 <__ledf2+0x88>
 8001908:	9f01      	ldr	r7, [sp, #4]
 800190a:	4327      	orrs	r7, r4
 800190c:	d103      	bne.n	8001916 <__ledf2+0x86>
 800190e:	458a      	cmp	sl, r1
 8001910:	d1f4      	bne.n	80018fc <__ledf2+0x6c>
 8001912:	4316      	orrs	r6, r2
 8001914:	d01f      	beq.n	8001956 <__ledf2+0xc6>
 8001916:	2002      	movs	r0, #2
 8001918:	b003      	add	sp, #12
 800191a:	bcf0      	pop	{r4, r5, r6, r7}
 800191c:	46bb      	mov	fp, r7
 800191e:	46b2      	mov	sl, r6
 8001920:	46a9      	mov	r9, r5
 8001922:	46a0      	mov	r8, r4
 8001924:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001926:	4654      	mov	r4, sl
 8001928:	2c00      	cmp	r4, #0
 800192a:	d0e7      	beq.n	80018fc <__ledf2+0x6c>
 800192c:	4584      	cmp	ip, r0
 800192e:	d1e5      	bne.n	80018fc <__ledf2+0x6c>
 8001930:	4551      	cmp	r1, sl
 8001932:	dce3      	bgt.n	80018fc <__ledf2+0x6c>
 8001934:	db03      	blt.n	800193e <__ledf2+0xae>
 8001936:	9b01      	ldr	r3, [sp, #4]
 8001938:	42b3      	cmp	r3, r6
 800193a:	d8df      	bhi.n	80018fc <__ledf2+0x6c>
 800193c:	d00f      	beq.n	800195e <__ledf2+0xce>
 800193e:	4663      	mov	r3, ip
 8001940:	2b00      	cmp	r3, #0
 8001942:	d0cf      	beq.n	80018e4 <__ledf2+0x54>
 8001944:	4660      	mov	r0, ip
 8001946:	e7e7      	b.n	8001918 <__ledf2+0x88>
 8001948:	2c00      	cmp	r4, #0
 800194a:	d0c9      	beq.n	80018e0 <__ledf2+0x50>
 800194c:	e7d4      	b.n	80018f8 <__ledf2+0x68>
 800194e:	2000      	movs	r0, #0
 8001950:	2c00      	cmp	r4, #0
 8001952:	d0e1      	beq.n	8001918 <__ledf2+0x88>
 8001954:	e7d2      	b.n	80018fc <__ledf2+0x6c>
 8001956:	4584      	cmp	ip, r0
 8001958:	d1d0      	bne.n	80018fc <__ledf2+0x6c>
 800195a:	2000      	movs	r0, #0
 800195c:	e7dc      	b.n	8001918 <__ledf2+0x88>
 800195e:	45c8      	cmp	r8, r9
 8001960:	d8cc      	bhi.n	80018fc <__ledf2+0x6c>
 8001962:	2000      	movs	r0, #0
 8001964:	45c8      	cmp	r8, r9
 8001966:	d2d7      	bcs.n	8001918 <__ledf2+0x88>
 8001968:	e7e9      	b.n	800193e <__ledf2+0xae>
 800196a:	4584      	cmp	ip, r0
 800196c:	d0e3      	beq.n	8001936 <__ledf2+0xa6>
 800196e:	e7c5      	b.n	80018fc <__ledf2+0x6c>
 8001970:	000007ff 	.word	0x000007ff

08001974 <__aeabi_dmul>:
 8001974:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001976:	4657      	mov	r7, sl
 8001978:	46de      	mov	lr, fp
 800197a:	464e      	mov	r6, r9
 800197c:	4645      	mov	r5, r8
 800197e:	b5e0      	push	{r5, r6, r7, lr}
 8001980:	001f      	movs	r7, r3
 8001982:	030b      	lsls	r3, r1, #12
 8001984:	0b1b      	lsrs	r3, r3, #12
 8001986:	0016      	movs	r6, r2
 8001988:	469a      	mov	sl, r3
 800198a:	0fca      	lsrs	r2, r1, #31
 800198c:	004b      	lsls	r3, r1, #1
 800198e:	0004      	movs	r4, r0
 8001990:	4693      	mov	fp, r2
 8001992:	b087      	sub	sp, #28
 8001994:	0d5b      	lsrs	r3, r3, #21
 8001996:	d100      	bne.n	800199a <__aeabi_dmul+0x26>
 8001998:	e0d5      	b.n	8001b46 <__aeabi_dmul+0x1d2>
 800199a:	4abb      	ldr	r2, [pc, #748]	@ (8001c88 <__aeabi_dmul+0x314>)
 800199c:	4293      	cmp	r3, r2
 800199e:	d100      	bne.n	80019a2 <__aeabi_dmul+0x2e>
 80019a0:	e0f8      	b.n	8001b94 <__aeabi_dmul+0x220>
 80019a2:	4651      	mov	r1, sl
 80019a4:	0f42      	lsrs	r2, r0, #29
 80019a6:	00c9      	lsls	r1, r1, #3
 80019a8:	430a      	orrs	r2, r1
 80019aa:	2180      	movs	r1, #128	@ 0x80
 80019ac:	0409      	lsls	r1, r1, #16
 80019ae:	4311      	orrs	r1, r2
 80019b0:	00c2      	lsls	r2, r0, #3
 80019b2:	4691      	mov	r9, r2
 80019b4:	4ab5      	ldr	r2, [pc, #724]	@ (8001c8c <__aeabi_dmul+0x318>)
 80019b6:	468a      	mov	sl, r1
 80019b8:	189d      	adds	r5, r3, r2
 80019ba:	2300      	movs	r3, #0
 80019bc:	4698      	mov	r8, r3
 80019be:	9302      	str	r3, [sp, #8]
 80019c0:	033c      	lsls	r4, r7, #12
 80019c2:	007b      	lsls	r3, r7, #1
 80019c4:	0ffa      	lsrs	r2, r7, #31
 80019c6:	0030      	movs	r0, r6
 80019c8:	0b24      	lsrs	r4, r4, #12
 80019ca:	0d5b      	lsrs	r3, r3, #21
 80019cc:	9200      	str	r2, [sp, #0]
 80019ce:	d100      	bne.n	80019d2 <__aeabi_dmul+0x5e>
 80019d0:	e096      	b.n	8001b00 <__aeabi_dmul+0x18c>
 80019d2:	4aad      	ldr	r2, [pc, #692]	@ (8001c88 <__aeabi_dmul+0x314>)
 80019d4:	4293      	cmp	r3, r2
 80019d6:	d031      	beq.n	8001a3c <__aeabi_dmul+0xc8>
 80019d8:	0f72      	lsrs	r2, r6, #29
 80019da:	00e4      	lsls	r4, r4, #3
 80019dc:	4322      	orrs	r2, r4
 80019de:	2480      	movs	r4, #128	@ 0x80
 80019e0:	0424      	lsls	r4, r4, #16
 80019e2:	4314      	orrs	r4, r2
 80019e4:	4aa9      	ldr	r2, [pc, #676]	@ (8001c8c <__aeabi_dmul+0x318>)
 80019e6:	00f0      	lsls	r0, r6, #3
 80019e8:	4694      	mov	ip, r2
 80019ea:	4463      	add	r3, ip
 80019ec:	195b      	adds	r3, r3, r5
 80019ee:	1c5a      	adds	r2, r3, #1
 80019f0:	9201      	str	r2, [sp, #4]
 80019f2:	4642      	mov	r2, r8
 80019f4:	2600      	movs	r6, #0
 80019f6:	2a0a      	cmp	r2, #10
 80019f8:	dc42      	bgt.n	8001a80 <__aeabi_dmul+0x10c>
 80019fa:	465a      	mov	r2, fp
 80019fc:	9900      	ldr	r1, [sp, #0]
 80019fe:	404a      	eors	r2, r1
 8001a00:	4693      	mov	fp, r2
 8001a02:	4642      	mov	r2, r8
 8001a04:	2a02      	cmp	r2, #2
 8001a06:	dc32      	bgt.n	8001a6e <__aeabi_dmul+0xfa>
 8001a08:	3a01      	subs	r2, #1
 8001a0a:	2a01      	cmp	r2, #1
 8001a0c:	d900      	bls.n	8001a10 <__aeabi_dmul+0x9c>
 8001a0e:	e149      	b.n	8001ca4 <__aeabi_dmul+0x330>
 8001a10:	2e02      	cmp	r6, #2
 8001a12:	d100      	bne.n	8001a16 <__aeabi_dmul+0xa2>
 8001a14:	e0ca      	b.n	8001bac <__aeabi_dmul+0x238>
 8001a16:	2e01      	cmp	r6, #1
 8001a18:	d13d      	bne.n	8001a96 <__aeabi_dmul+0x122>
 8001a1a:	2300      	movs	r3, #0
 8001a1c:	2400      	movs	r4, #0
 8001a1e:	2200      	movs	r2, #0
 8001a20:	0010      	movs	r0, r2
 8001a22:	465a      	mov	r2, fp
 8001a24:	051b      	lsls	r3, r3, #20
 8001a26:	4323      	orrs	r3, r4
 8001a28:	07d2      	lsls	r2, r2, #31
 8001a2a:	4313      	orrs	r3, r2
 8001a2c:	0019      	movs	r1, r3
 8001a2e:	b007      	add	sp, #28
 8001a30:	bcf0      	pop	{r4, r5, r6, r7}
 8001a32:	46bb      	mov	fp, r7
 8001a34:	46b2      	mov	sl, r6
 8001a36:	46a9      	mov	r9, r5
 8001a38:	46a0      	mov	r8, r4
 8001a3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a3c:	4b92      	ldr	r3, [pc, #584]	@ (8001c88 <__aeabi_dmul+0x314>)
 8001a3e:	4326      	orrs	r6, r4
 8001a40:	18eb      	adds	r3, r5, r3
 8001a42:	2e00      	cmp	r6, #0
 8001a44:	d100      	bne.n	8001a48 <__aeabi_dmul+0xd4>
 8001a46:	e0bb      	b.n	8001bc0 <__aeabi_dmul+0x24c>
 8001a48:	2203      	movs	r2, #3
 8001a4a:	4641      	mov	r1, r8
 8001a4c:	4311      	orrs	r1, r2
 8001a4e:	465a      	mov	r2, fp
 8001a50:	4688      	mov	r8, r1
 8001a52:	9900      	ldr	r1, [sp, #0]
 8001a54:	404a      	eors	r2, r1
 8001a56:	2180      	movs	r1, #128	@ 0x80
 8001a58:	0109      	lsls	r1, r1, #4
 8001a5a:	468c      	mov	ip, r1
 8001a5c:	0029      	movs	r1, r5
 8001a5e:	4461      	add	r1, ip
 8001a60:	9101      	str	r1, [sp, #4]
 8001a62:	4641      	mov	r1, r8
 8001a64:	290a      	cmp	r1, #10
 8001a66:	dd00      	ble.n	8001a6a <__aeabi_dmul+0xf6>
 8001a68:	e233      	b.n	8001ed2 <__aeabi_dmul+0x55e>
 8001a6a:	4693      	mov	fp, r2
 8001a6c:	2603      	movs	r6, #3
 8001a6e:	4642      	mov	r2, r8
 8001a70:	2701      	movs	r7, #1
 8001a72:	4097      	lsls	r7, r2
 8001a74:	21a6      	movs	r1, #166	@ 0xa6
 8001a76:	003a      	movs	r2, r7
 8001a78:	00c9      	lsls	r1, r1, #3
 8001a7a:	400a      	ands	r2, r1
 8001a7c:	420f      	tst	r7, r1
 8001a7e:	d031      	beq.n	8001ae4 <__aeabi_dmul+0x170>
 8001a80:	9e02      	ldr	r6, [sp, #8]
 8001a82:	2e02      	cmp	r6, #2
 8001a84:	d100      	bne.n	8001a88 <__aeabi_dmul+0x114>
 8001a86:	e235      	b.n	8001ef4 <__aeabi_dmul+0x580>
 8001a88:	2e03      	cmp	r6, #3
 8001a8a:	d100      	bne.n	8001a8e <__aeabi_dmul+0x11a>
 8001a8c:	e1d2      	b.n	8001e34 <__aeabi_dmul+0x4c0>
 8001a8e:	4654      	mov	r4, sl
 8001a90:	4648      	mov	r0, r9
 8001a92:	2e01      	cmp	r6, #1
 8001a94:	d0c1      	beq.n	8001a1a <__aeabi_dmul+0xa6>
 8001a96:	9a01      	ldr	r2, [sp, #4]
 8001a98:	4b7d      	ldr	r3, [pc, #500]	@ (8001c90 <__aeabi_dmul+0x31c>)
 8001a9a:	4694      	mov	ip, r2
 8001a9c:	4463      	add	r3, ip
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	dc00      	bgt.n	8001aa4 <__aeabi_dmul+0x130>
 8001aa2:	e0c0      	b.n	8001c26 <__aeabi_dmul+0x2b2>
 8001aa4:	0742      	lsls	r2, r0, #29
 8001aa6:	d009      	beq.n	8001abc <__aeabi_dmul+0x148>
 8001aa8:	220f      	movs	r2, #15
 8001aaa:	4002      	ands	r2, r0
 8001aac:	2a04      	cmp	r2, #4
 8001aae:	d005      	beq.n	8001abc <__aeabi_dmul+0x148>
 8001ab0:	1d02      	adds	r2, r0, #4
 8001ab2:	4282      	cmp	r2, r0
 8001ab4:	4180      	sbcs	r0, r0
 8001ab6:	4240      	negs	r0, r0
 8001ab8:	1824      	adds	r4, r4, r0
 8001aba:	0010      	movs	r0, r2
 8001abc:	01e2      	lsls	r2, r4, #7
 8001abe:	d506      	bpl.n	8001ace <__aeabi_dmul+0x15a>
 8001ac0:	4b74      	ldr	r3, [pc, #464]	@ (8001c94 <__aeabi_dmul+0x320>)
 8001ac2:	9a01      	ldr	r2, [sp, #4]
 8001ac4:	401c      	ands	r4, r3
 8001ac6:	2380      	movs	r3, #128	@ 0x80
 8001ac8:	4694      	mov	ip, r2
 8001aca:	00db      	lsls	r3, r3, #3
 8001acc:	4463      	add	r3, ip
 8001ace:	4a72      	ldr	r2, [pc, #456]	@ (8001c98 <__aeabi_dmul+0x324>)
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	dc6b      	bgt.n	8001bac <__aeabi_dmul+0x238>
 8001ad4:	0762      	lsls	r2, r4, #29
 8001ad6:	08c0      	lsrs	r0, r0, #3
 8001ad8:	0264      	lsls	r4, r4, #9
 8001ada:	055b      	lsls	r3, r3, #21
 8001adc:	4302      	orrs	r2, r0
 8001ade:	0b24      	lsrs	r4, r4, #12
 8001ae0:	0d5b      	lsrs	r3, r3, #21
 8001ae2:	e79d      	b.n	8001a20 <__aeabi_dmul+0xac>
 8001ae4:	2190      	movs	r1, #144	@ 0x90
 8001ae6:	0089      	lsls	r1, r1, #2
 8001ae8:	420f      	tst	r7, r1
 8001aea:	d163      	bne.n	8001bb4 <__aeabi_dmul+0x240>
 8001aec:	2288      	movs	r2, #136	@ 0x88
 8001aee:	423a      	tst	r2, r7
 8001af0:	d100      	bne.n	8001af4 <__aeabi_dmul+0x180>
 8001af2:	e0d7      	b.n	8001ca4 <__aeabi_dmul+0x330>
 8001af4:	9b00      	ldr	r3, [sp, #0]
 8001af6:	46a2      	mov	sl, r4
 8001af8:	469b      	mov	fp, r3
 8001afa:	4681      	mov	r9, r0
 8001afc:	9602      	str	r6, [sp, #8]
 8001afe:	e7bf      	b.n	8001a80 <__aeabi_dmul+0x10c>
 8001b00:	0023      	movs	r3, r4
 8001b02:	4333      	orrs	r3, r6
 8001b04:	d100      	bne.n	8001b08 <__aeabi_dmul+0x194>
 8001b06:	e07f      	b.n	8001c08 <__aeabi_dmul+0x294>
 8001b08:	2c00      	cmp	r4, #0
 8001b0a:	d100      	bne.n	8001b0e <__aeabi_dmul+0x19a>
 8001b0c:	e1ad      	b.n	8001e6a <__aeabi_dmul+0x4f6>
 8001b0e:	0020      	movs	r0, r4
 8001b10:	f000 ff10 	bl	8002934 <__clzsi2>
 8001b14:	0002      	movs	r2, r0
 8001b16:	0003      	movs	r3, r0
 8001b18:	3a0b      	subs	r2, #11
 8001b1a:	201d      	movs	r0, #29
 8001b1c:	0019      	movs	r1, r3
 8001b1e:	1a82      	subs	r2, r0, r2
 8001b20:	0030      	movs	r0, r6
 8001b22:	3908      	subs	r1, #8
 8001b24:	40d0      	lsrs	r0, r2
 8001b26:	408c      	lsls	r4, r1
 8001b28:	4304      	orrs	r4, r0
 8001b2a:	0030      	movs	r0, r6
 8001b2c:	4088      	lsls	r0, r1
 8001b2e:	4a5b      	ldr	r2, [pc, #364]	@ (8001c9c <__aeabi_dmul+0x328>)
 8001b30:	1aeb      	subs	r3, r5, r3
 8001b32:	4694      	mov	ip, r2
 8001b34:	4463      	add	r3, ip
 8001b36:	1c5a      	adds	r2, r3, #1
 8001b38:	9201      	str	r2, [sp, #4]
 8001b3a:	4642      	mov	r2, r8
 8001b3c:	2600      	movs	r6, #0
 8001b3e:	2a0a      	cmp	r2, #10
 8001b40:	dc00      	bgt.n	8001b44 <__aeabi_dmul+0x1d0>
 8001b42:	e75a      	b.n	80019fa <__aeabi_dmul+0x86>
 8001b44:	e79c      	b.n	8001a80 <__aeabi_dmul+0x10c>
 8001b46:	4653      	mov	r3, sl
 8001b48:	4303      	orrs	r3, r0
 8001b4a:	4699      	mov	r9, r3
 8001b4c:	d054      	beq.n	8001bf8 <__aeabi_dmul+0x284>
 8001b4e:	4653      	mov	r3, sl
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d100      	bne.n	8001b56 <__aeabi_dmul+0x1e2>
 8001b54:	e177      	b.n	8001e46 <__aeabi_dmul+0x4d2>
 8001b56:	4650      	mov	r0, sl
 8001b58:	f000 feec 	bl	8002934 <__clzsi2>
 8001b5c:	230b      	movs	r3, #11
 8001b5e:	425b      	negs	r3, r3
 8001b60:	469c      	mov	ip, r3
 8001b62:	0002      	movs	r2, r0
 8001b64:	4484      	add	ip, r0
 8001b66:	0011      	movs	r1, r2
 8001b68:	4650      	mov	r0, sl
 8001b6a:	3908      	subs	r1, #8
 8001b6c:	4088      	lsls	r0, r1
 8001b6e:	231d      	movs	r3, #29
 8001b70:	4680      	mov	r8, r0
 8001b72:	4660      	mov	r0, ip
 8001b74:	1a1b      	subs	r3, r3, r0
 8001b76:	0020      	movs	r0, r4
 8001b78:	40d8      	lsrs	r0, r3
 8001b7a:	0003      	movs	r3, r0
 8001b7c:	4640      	mov	r0, r8
 8001b7e:	4303      	orrs	r3, r0
 8001b80:	469a      	mov	sl, r3
 8001b82:	0023      	movs	r3, r4
 8001b84:	408b      	lsls	r3, r1
 8001b86:	4699      	mov	r9, r3
 8001b88:	2300      	movs	r3, #0
 8001b8a:	4d44      	ldr	r5, [pc, #272]	@ (8001c9c <__aeabi_dmul+0x328>)
 8001b8c:	4698      	mov	r8, r3
 8001b8e:	1aad      	subs	r5, r5, r2
 8001b90:	9302      	str	r3, [sp, #8]
 8001b92:	e715      	b.n	80019c0 <__aeabi_dmul+0x4c>
 8001b94:	4652      	mov	r2, sl
 8001b96:	4302      	orrs	r2, r0
 8001b98:	4691      	mov	r9, r2
 8001b9a:	d126      	bne.n	8001bea <__aeabi_dmul+0x276>
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	001d      	movs	r5, r3
 8001ba0:	2302      	movs	r3, #2
 8001ba2:	4692      	mov	sl, r2
 8001ba4:	3208      	adds	r2, #8
 8001ba6:	4690      	mov	r8, r2
 8001ba8:	9302      	str	r3, [sp, #8]
 8001baa:	e709      	b.n	80019c0 <__aeabi_dmul+0x4c>
 8001bac:	2400      	movs	r4, #0
 8001bae:	2200      	movs	r2, #0
 8001bb0:	4b35      	ldr	r3, [pc, #212]	@ (8001c88 <__aeabi_dmul+0x314>)
 8001bb2:	e735      	b.n	8001a20 <__aeabi_dmul+0xac>
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	2480      	movs	r4, #128	@ 0x80
 8001bb8:	469b      	mov	fp, r3
 8001bba:	0324      	lsls	r4, r4, #12
 8001bbc:	4b32      	ldr	r3, [pc, #200]	@ (8001c88 <__aeabi_dmul+0x314>)
 8001bbe:	e72f      	b.n	8001a20 <__aeabi_dmul+0xac>
 8001bc0:	2202      	movs	r2, #2
 8001bc2:	4641      	mov	r1, r8
 8001bc4:	4311      	orrs	r1, r2
 8001bc6:	2280      	movs	r2, #128	@ 0x80
 8001bc8:	0112      	lsls	r2, r2, #4
 8001bca:	4694      	mov	ip, r2
 8001bcc:	002a      	movs	r2, r5
 8001bce:	4462      	add	r2, ip
 8001bd0:	4688      	mov	r8, r1
 8001bd2:	9201      	str	r2, [sp, #4]
 8001bd4:	290a      	cmp	r1, #10
 8001bd6:	dd00      	ble.n	8001bda <__aeabi_dmul+0x266>
 8001bd8:	e752      	b.n	8001a80 <__aeabi_dmul+0x10c>
 8001bda:	465a      	mov	r2, fp
 8001bdc:	2000      	movs	r0, #0
 8001bde:	9900      	ldr	r1, [sp, #0]
 8001be0:	0004      	movs	r4, r0
 8001be2:	404a      	eors	r2, r1
 8001be4:	4693      	mov	fp, r2
 8001be6:	2602      	movs	r6, #2
 8001be8:	e70b      	b.n	8001a02 <__aeabi_dmul+0x8e>
 8001bea:	220c      	movs	r2, #12
 8001bec:	001d      	movs	r5, r3
 8001bee:	2303      	movs	r3, #3
 8001bf0:	4681      	mov	r9, r0
 8001bf2:	4690      	mov	r8, r2
 8001bf4:	9302      	str	r3, [sp, #8]
 8001bf6:	e6e3      	b.n	80019c0 <__aeabi_dmul+0x4c>
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	469a      	mov	sl, r3
 8001bfc:	3304      	adds	r3, #4
 8001bfe:	4698      	mov	r8, r3
 8001c00:	3b03      	subs	r3, #3
 8001c02:	2500      	movs	r5, #0
 8001c04:	9302      	str	r3, [sp, #8]
 8001c06:	e6db      	b.n	80019c0 <__aeabi_dmul+0x4c>
 8001c08:	4642      	mov	r2, r8
 8001c0a:	3301      	adds	r3, #1
 8001c0c:	431a      	orrs	r2, r3
 8001c0e:	002b      	movs	r3, r5
 8001c10:	4690      	mov	r8, r2
 8001c12:	1c5a      	adds	r2, r3, #1
 8001c14:	9201      	str	r2, [sp, #4]
 8001c16:	4642      	mov	r2, r8
 8001c18:	2400      	movs	r4, #0
 8001c1a:	2000      	movs	r0, #0
 8001c1c:	2601      	movs	r6, #1
 8001c1e:	2a0a      	cmp	r2, #10
 8001c20:	dc00      	bgt.n	8001c24 <__aeabi_dmul+0x2b0>
 8001c22:	e6ea      	b.n	80019fa <__aeabi_dmul+0x86>
 8001c24:	e72c      	b.n	8001a80 <__aeabi_dmul+0x10c>
 8001c26:	2201      	movs	r2, #1
 8001c28:	1ad2      	subs	r2, r2, r3
 8001c2a:	2a38      	cmp	r2, #56	@ 0x38
 8001c2c:	dd00      	ble.n	8001c30 <__aeabi_dmul+0x2bc>
 8001c2e:	e6f4      	b.n	8001a1a <__aeabi_dmul+0xa6>
 8001c30:	2a1f      	cmp	r2, #31
 8001c32:	dc00      	bgt.n	8001c36 <__aeabi_dmul+0x2c2>
 8001c34:	e12a      	b.n	8001e8c <__aeabi_dmul+0x518>
 8001c36:	211f      	movs	r1, #31
 8001c38:	4249      	negs	r1, r1
 8001c3a:	1acb      	subs	r3, r1, r3
 8001c3c:	0021      	movs	r1, r4
 8001c3e:	40d9      	lsrs	r1, r3
 8001c40:	000b      	movs	r3, r1
 8001c42:	2a20      	cmp	r2, #32
 8001c44:	d005      	beq.n	8001c52 <__aeabi_dmul+0x2de>
 8001c46:	4a16      	ldr	r2, [pc, #88]	@ (8001ca0 <__aeabi_dmul+0x32c>)
 8001c48:	9d01      	ldr	r5, [sp, #4]
 8001c4a:	4694      	mov	ip, r2
 8001c4c:	4465      	add	r5, ip
 8001c4e:	40ac      	lsls	r4, r5
 8001c50:	4320      	orrs	r0, r4
 8001c52:	1e42      	subs	r2, r0, #1
 8001c54:	4190      	sbcs	r0, r2
 8001c56:	4318      	orrs	r0, r3
 8001c58:	2307      	movs	r3, #7
 8001c5a:	0019      	movs	r1, r3
 8001c5c:	2400      	movs	r4, #0
 8001c5e:	4001      	ands	r1, r0
 8001c60:	4203      	tst	r3, r0
 8001c62:	d00c      	beq.n	8001c7e <__aeabi_dmul+0x30a>
 8001c64:	230f      	movs	r3, #15
 8001c66:	4003      	ands	r3, r0
 8001c68:	2b04      	cmp	r3, #4
 8001c6a:	d100      	bne.n	8001c6e <__aeabi_dmul+0x2fa>
 8001c6c:	e140      	b.n	8001ef0 <__aeabi_dmul+0x57c>
 8001c6e:	1d03      	adds	r3, r0, #4
 8001c70:	4283      	cmp	r3, r0
 8001c72:	41a4      	sbcs	r4, r4
 8001c74:	0018      	movs	r0, r3
 8001c76:	4264      	negs	r4, r4
 8001c78:	0761      	lsls	r1, r4, #29
 8001c7a:	0264      	lsls	r4, r4, #9
 8001c7c:	0b24      	lsrs	r4, r4, #12
 8001c7e:	08c2      	lsrs	r2, r0, #3
 8001c80:	2300      	movs	r3, #0
 8001c82:	430a      	orrs	r2, r1
 8001c84:	e6cc      	b.n	8001a20 <__aeabi_dmul+0xac>
 8001c86:	46c0      	nop			@ (mov r8, r8)
 8001c88:	000007ff 	.word	0x000007ff
 8001c8c:	fffffc01 	.word	0xfffffc01
 8001c90:	000003ff 	.word	0x000003ff
 8001c94:	feffffff 	.word	0xfeffffff
 8001c98:	000007fe 	.word	0x000007fe
 8001c9c:	fffffc0d 	.word	0xfffffc0d
 8001ca0:	0000043e 	.word	0x0000043e
 8001ca4:	4649      	mov	r1, r9
 8001ca6:	464a      	mov	r2, r9
 8001ca8:	0409      	lsls	r1, r1, #16
 8001caa:	0c09      	lsrs	r1, r1, #16
 8001cac:	000d      	movs	r5, r1
 8001cae:	0c16      	lsrs	r6, r2, #16
 8001cb0:	0c02      	lsrs	r2, r0, #16
 8001cb2:	0400      	lsls	r0, r0, #16
 8001cb4:	0c00      	lsrs	r0, r0, #16
 8001cb6:	4345      	muls	r5, r0
 8001cb8:	46ac      	mov	ip, r5
 8001cba:	0005      	movs	r5, r0
 8001cbc:	4375      	muls	r5, r6
 8001cbe:	46a8      	mov	r8, r5
 8001cc0:	0015      	movs	r5, r2
 8001cc2:	000f      	movs	r7, r1
 8001cc4:	4375      	muls	r5, r6
 8001cc6:	9200      	str	r2, [sp, #0]
 8001cc8:	9502      	str	r5, [sp, #8]
 8001cca:	002a      	movs	r2, r5
 8001ccc:	9d00      	ldr	r5, [sp, #0]
 8001cce:	436f      	muls	r7, r5
 8001cd0:	4665      	mov	r5, ip
 8001cd2:	0c2d      	lsrs	r5, r5, #16
 8001cd4:	46a9      	mov	r9, r5
 8001cd6:	4447      	add	r7, r8
 8001cd8:	444f      	add	r7, r9
 8001cda:	45b8      	cmp	r8, r7
 8001cdc:	d905      	bls.n	8001cea <__aeabi_dmul+0x376>
 8001cde:	0015      	movs	r5, r2
 8001ce0:	2280      	movs	r2, #128	@ 0x80
 8001ce2:	0252      	lsls	r2, r2, #9
 8001ce4:	4690      	mov	r8, r2
 8001ce6:	4445      	add	r5, r8
 8001ce8:	9502      	str	r5, [sp, #8]
 8001cea:	0c3d      	lsrs	r5, r7, #16
 8001cec:	9503      	str	r5, [sp, #12]
 8001cee:	4665      	mov	r5, ip
 8001cf0:	042d      	lsls	r5, r5, #16
 8001cf2:	043f      	lsls	r7, r7, #16
 8001cf4:	0c2d      	lsrs	r5, r5, #16
 8001cf6:	46ac      	mov	ip, r5
 8001cf8:	003d      	movs	r5, r7
 8001cfa:	4465      	add	r5, ip
 8001cfc:	9504      	str	r5, [sp, #16]
 8001cfe:	0c25      	lsrs	r5, r4, #16
 8001d00:	0424      	lsls	r4, r4, #16
 8001d02:	0c24      	lsrs	r4, r4, #16
 8001d04:	46ac      	mov	ip, r5
 8001d06:	0025      	movs	r5, r4
 8001d08:	4375      	muls	r5, r6
 8001d0a:	46a8      	mov	r8, r5
 8001d0c:	4665      	mov	r5, ip
 8001d0e:	000f      	movs	r7, r1
 8001d10:	4369      	muls	r1, r5
 8001d12:	4441      	add	r1, r8
 8001d14:	4689      	mov	r9, r1
 8001d16:	4367      	muls	r7, r4
 8001d18:	0c39      	lsrs	r1, r7, #16
 8001d1a:	4449      	add	r1, r9
 8001d1c:	436e      	muls	r6, r5
 8001d1e:	4588      	cmp	r8, r1
 8001d20:	d903      	bls.n	8001d2a <__aeabi_dmul+0x3b6>
 8001d22:	2280      	movs	r2, #128	@ 0x80
 8001d24:	0252      	lsls	r2, r2, #9
 8001d26:	4690      	mov	r8, r2
 8001d28:	4446      	add	r6, r8
 8001d2a:	0c0d      	lsrs	r5, r1, #16
 8001d2c:	46a8      	mov	r8, r5
 8001d2e:	0035      	movs	r5, r6
 8001d30:	4445      	add	r5, r8
 8001d32:	9505      	str	r5, [sp, #20]
 8001d34:	9d03      	ldr	r5, [sp, #12]
 8001d36:	043f      	lsls	r7, r7, #16
 8001d38:	46a8      	mov	r8, r5
 8001d3a:	0c3f      	lsrs	r7, r7, #16
 8001d3c:	0409      	lsls	r1, r1, #16
 8001d3e:	19c9      	adds	r1, r1, r7
 8001d40:	4488      	add	r8, r1
 8001d42:	4645      	mov	r5, r8
 8001d44:	9503      	str	r5, [sp, #12]
 8001d46:	4655      	mov	r5, sl
 8001d48:	042e      	lsls	r6, r5, #16
 8001d4a:	0c36      	lsrs	r6, r6, #16
 8001d4c:	0c2f      	lsrs	r7, r5, #16
 8001d4e:	0035      	movs	r5, r6
 8001d50:	4345      	muls	r5, r0
 8001d52:	4378      	muls	r0, r7
 8001d54:	4681      	mov	r9, r0
 8001d56:	0038      	movs	r0, r7
 8001d58:	46a8      	mov	r8, r5
 8001d5a:	0c2d      	lsrs	r5, r5, #16
 8001d5c:	46aa      	mov	sl, r5
 8001d5e:	9a00      	ldr	r2, [sp, #0]
 8001d60:	4350      	muls	r0, r2
 8001d62:	4372      	muls	r2, r6
 8001d64:	444a      	add	r2, r9
 8001d66:	4452      	add	r2, sl
 8001d68:	4591      	cmp	r9, r2
 8001d6a:	d903      	bls.n	8001d74 <__aeabi_dmul+0x400>
 8001d6c:	2580      	movs	r5, #128	@ 0x80
 8001d6e:	026d      	lsls	r5, r5, #9
 8001d70:	46a9      	mov	r9, r5
 8001d72:	4448      	add	r0, r9
 8001d74:	0c15      	lsrs	r5, r2, #16
 8001d76:	46a9      	mov	r9, r5
 8001d78:	4645      	mov	r5, r8
 8001d7a:	042d      	lsls	r5, r5, #16
 8001d7c:	0c2d      	lsrs	r5, r5, #16
 8001d7e:	46a8      	mov	r8, r5
 8001d80:	4665      	mov	r5, ip
 8001d82:	437d      	muls	r5, r7
 8001d84:	0412      	lsls	r2, r2, #16
 8001d86:	4448      	add	r0, r9
 8001d88:	4490      	add	r8, r2
 8001d8a:	46a9      	mov	r9, r5
 8001d8c:	0032      	movs	r2, r6
 8001d8e:	4665      	mov	r5, ip
 8001d90:	4362      	muls	r2, r4
 8001d92:	436e      	muls	r6, r5
 8001d94:	437c      	muls	r4, r7
 8001d96:	0c17      	lsrs	r7, r2, #16
 8001d98:	1936      	adds	r6, r6, r4
 8001d9a:	19bf      	adds	r7, r7, r6
 8001d9c:	42bc      	cmp	r4, r7
 8001d9e:	d903      	bls.n	8001da8 <__aeabi_dmul+0x434>
 8001da0:	2480      	movs	r4, #128	@ 0x80
 8001da2:	0264      	lsls	r4, r4, #9
 8001da4:	46a4      	mov	ip, r4
 8001da6:	44e1      	add	r9, ip
 8001da8:	9c02      	ldr	r4, [sp, #8]
 8001daa:	9e03      	ldr	r6, [sp, #12]
 8001dac:	46a4      	mov	ip, r4
 8001dae:	9d05      	ldr	r5, [sp, #20]
 8001db0:	4466      	add	r6, ip
 8001db2:	428e      	cmp	r6, r1
 8001db4:	4189      	sbcs	r1, r1
 8001db6:	46ac      	mov	ip, r5
 8001db8:	0412      	lsls	r2, r2, #16
 8001dba:	043c      	lsls	r4, r7, #16
 8001dbc:	0c12      	lsrs	r2, r2, #16
 8001dbe:	18a2      	adds	r2, r4, r2
 8001dc0:	4462      	add	r2, ip
 8001dc2:	4249      	negs	r1, r1
 8001dc4:	1854      	adds	r4, r2, r1
 8001dc6:	4446      	add	r6, r8
 8001dc8:	46a4      	mov	ip, r4
 8001dca:	4546      	cmp	r6, r8
 8001dcc:	41a4      	sbcs	r4, r4
 8001dce:	4682      	mov	sl, r0
 8001dd0:	4264      	negs	r4, r4
 8001dd2:	46a0      	mov	r8, r4
 8001dd4:	42aa      	cmp	r2, r5
 8001dd6:	4192      	sbcs	r2, r2
 8001dd8:	458c      	cmp	ip, r1
 8001dda:	4189      	sbcs	r1, r1
 8001ddc:	44e2      	add	sl, ip
 8001dde:	44d0      	add	r8, sl
 8001de0:	4249      	negs	r1, r1
 8001de2:	4252      	negs	r2, r2
 8001de4:	430a      	orrs	r2, r1
 8001de6:	45a0      	cmp	r8, r4
 8001de8:	41a4      	sbcs	r4, r4
 8001dea:	4582      	cmp	sl, r0
 8001dec:	4189      	sbcs	r1, r1
 8001dee:	4264      	negs	r4, r4
 8001df0:	4249      	negs	r1, r1
 8001df2:	430c      	orrs	r4, r1
 8001df4:	4641      	mov	r1, r8
 8001df6:	0c3f      	lsrs	r7, r7, #16
 8001df8:	19d2      	adds	r2, r2, r7
 8001dfa:	1912      	adds	r2, r2, r4
 8001dfc:	0dcc      	lsrs	r4, r1, #23
 8001dfe:	9904      	ldr	r1, [sp, #16]
 8001e00:	0270      	lsls	r0, r6, #9
 8001e02:	4308      	orrs	r0, r1
 8001e04:	1e41      	subs	r1, r0, #1
 8001e06:	4188      	sbcs	r0, r1
 8001e08:	4641      	mov	r1, r8
 8001e0a:	444a      	add	r2, r9
 8001e0c:	0df6      	lsrs	r6, r6, #23
 8001e0e:	0252      	lsls	r2, r2, #9
 8001e10:	4330      	orrs	r0, r6
 8001e12:	0249      	lsls	r1, r1, #9
 8001e14:	4314      	orrs	r4, r2
 8001e16:	4308      	orrs	r0, r1
 8001e18:	01d2      	lsls	r2, r2, #7
 8001e1a:	d535      	bpl.n	8001e88 <__aeabi_dmul+0x514>
 8001e1c:	2201      	movs	r2, #1
 8001e1e:	0843      	lsrs	r3, r0, #1
 8001e20:	4002      	ands	r2, r0
 8001e22:	4313      	orrs	r3, r2
 8001e24:	07e0      	lsls	r0, r4, #31
 8001e26:	4318      	orrs	r0, r3
 8001e28:	0864      	lsrs	r4, r4, #1
 8001e2a:	e634      	b.n	8001a96 <__aeabi_dmul+0x122>
 8001e2c:	9b00      	ldr	r3, [sp, #0]
 8001e2e:	46a2      	mov	sl, r4
 8001e30:	469b      	mov	fp, r3
 8001e32:	4681      	mov	r9, r0
 8001e34:	2480      	movs	r4, #128	@ 0x80
 8001e36:	4653      	mov	r3, sl
 8001e38:	0324      	lsls	r4, r4, #12
 8001e3a:	431c      	orrs	r4, r3
 8001e3c:	0324      	lsls	r4, r4, #12
 8001e3e:	464a      	mov	r2, r9
 8001e40:	4b2e      	ldr	r3, [pc, #184]	@ (8001efc <__aeabi_dmul+0x588>)
 8001e42:	0b24      	lsrs	r4, r4, #12
 8001e44:	e5ec      	b.n	8001a20 <__aeabi_dmul+0xac>
 8001e46:	f000 fd75 	bl	8002934 <__clzsi2>
 8001e4a:	2315      	movs	r3, #21
 8001e4c:	469c      	mov	ip, r3
 8001e4e:	4484      	add	ip, r0
 8001e50:	0002      	movs	r2, r0
 8001e52:	4663      	mov	r3, ip
 8001e54:	3220      	adds	r2, #32
 8001e56:	2b1c      	cmp	r3, #28
 8001e58:	dc00      	bgt.n	8001e5c <__aeabi_dmul+0x4e8>
 8001e5a:	e684      	b.n	8001b66 <__aeabi_dmul+0x1f2>
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	4699      	mov	r9, r3
 8001e60:	0023      	movs	r3, r4
 8001e62:	3808      	subs	r0, #8
 8001e64:	4083      	lsls	r3, r0
 8001e66:	469a      	mov	sl, r3
 8001e68:	e68e      	b.n	8001b88 <__aeabi_dmul+0x214>
 8001e6a:	f000 fd63 	bl	8002934 <__clzsi2>
 8001e6e:	0002      	movs	r2, r0
 8001e70:	0003      	movs	r3, r0
 8001e72:	3215      	adds	r2, #21
 8001e74:	3320      	adds	r3, #32
 8001e76:	2a1c      	cmp	r2, #28
 8001e78:	dc00      	bgt.n	8001e7c <__aeabi_dmul+0x508>
 8001e7a:	e64e      	b.n	8001b1a <__aeabi_dmul+0x1a6>
 8001e7c:	0002      	movs	r2, r0
 8001e7e:	0034      	movs	r4, r6
 8001e80:	3a08      	subs	r2, #8
 8001e82:	2000      	movs	r0, #0
 8001e84:	4094      	lsls	r4, r2
 8001e86:	e652      	b.n	8001b2e <__aeabi_dmul+0x1ba>
 8001e88:	9301      	str	r3, [sp, #4]
 8001e8a:	e604      	b.n	8001a96 <__aeabi_dmul+0x122>
 8001e8c:	4b1c      	ldr	r3, [pc, #112]	@ (8001f00 <__aeabi_dmul+0x58c>)
 8001e8e:	0021      	movs	r1, r4
 8001e90:	469c      	mov	ip, r3
 8001e92:	0003      	movs	r3, r0
 8001e94:	9d01      	ldr	r5, [sp, #4]
 8001e96:	40d3      	lsrs	r3, r2
 8001e98:	4465      	add	r5, ip
 8001e9a:	40a9      	lsls	r1, r5
 8001e9c:	4319      	orrs	r1, r3
 8001e9e:	0003      	movs	r3, r0
 8001ea0:	40ab      	lsls	r3, r5
 8001ea2:	1e58      	subs	r0, r3, #1
 8001ea4:	4183      	sbcs	r3, r0
 8001ea6:	4319      	orrs	r1, r3
 8001ea8:	0008      	movs	r0, r1
 8001eaa:	40d4      	lsrs	r4, r2
 8001eac:	074b      	lsls	r3, r1, #29
 8001eae:	d009      	beq.n	8001ec4 <__aeabi_dmul+0x550>
 8001eb0:	230f      	movs	r3, #15
 8001eb2:	400b      	ands	r3, r1
 8001eb4:	2b04      	cmp	r3, #4
 8001eb6:	d005      	beq.n	8001ec4 <__aeabi_dmul+0x550>
 8001eb8:	1d0b      	adds	r3, r1, #4
 8001eba:	428b      	cmp	r3, r1
 8001ebc:	4180      	sbcs	r0, r0
 8001ebe:	4240      	negs	r0, r0
 8001ec0:	1824      	adds	r4, r4, r0
 8001ec2:	0018      	movs	r0, r3
 8001ec4:	0223      	lsls	r3, r4, #8
 8001ec6:	d400      	bmi.n	8001eca <__aeabi_dmul+0x556>
 8001ec8:	e6d6      	b.n	8001c78 <__aeabi_dmul+0x304>
 8001eca:	2301      	movs	r3, #1
 8001ecc:	2400      	movs	r4, #0
 8001ece:	2200      	movs	r2, #0
 8001ed0:	e5a6      	b.n	8001a20 <__aeabi_dmul+0xac>
 8001ed2:	290f      	cmp	r1, #15
 8001ed4:	d1aa      	bne.n	8001e2c <__aeabi_dmul+0x4b8>
 8001ed6:	2380      	movs	r3, #128	@ 0x80
 8001ed8:	4652      	mov	r2, sl
 8001eda:	031b      	lsls	r3, r3, #12
 8001edc:	421a      	tst	r2, r3
 8001ede:	d0a9      	beq.n	8001e34 <__aeabi_dmul+0x4c0>
 8001ee0:	421c      	tst	r4, r3
 8001ee2:	d1a7      	bne.n	8001e34 <__aeabi_dmul+0x4c0>
 8001ee4:	431c      	orrs	r4, r3
 8001ee6:	9b00      	ldr	r3, [sp, #0]
 8001ee8:	0002      	movs	r2, r0
 8001eea:	469b      	mov	fp, r3
 8001eec:	4b03      	ldr	r3, [pc, #12]	@ (8001efc <__aeabi_dmul+0x588>)
 8001eee:	e597      	b.n	8001a20 <__aeabi_dmul+0xac>
 8001ef0:	2400      	movs	r4, #0
 8001ef2:	e6c1      	b.n	8001c78 <__aeabi_dmul+0x304>
 8001ef4:	2400      	movs	r4, #0
 8001ef6:	4b01      	ldr	r3, [pc, #4]	@ (8001efc <__aeabi_dmul+0x588>)
 8001ef8:	0022      	movs	r2, r4
 8001efa:	e591      	b.n	8001a20 <__aeabi_dmul+0xac>
 8001efc:	000007ff 	.word	0x000007ff
 8001f00:	0000041e 	.word	0x0000041e

08001f04 <__aeabi_dsub>:
 8001f04:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001f06:	464e      	mov	r6, r9
 8001f08:	4645      	mov	r5, r8
 8001f0a:	46de      	mov	lr, fp
 8001f0c:	4657      	mov	r7, sl
 8001f0e:	b5e0      	push	{r5, r6, r7, lr}
 8001f10:	b085      	sub	sp, #20
 8001f12:	9000      	str	r0, [sp, #0]
 8001f14:	9101      	str	r1, [sp, #4]
 8001f16:	030c      	lsls	r4, r1, #12
 8001f18:	004f      	lsls	r7, r1, #1
 8001f1a:	0fce      	lsrs	r6, r1, #31
 8001f1c:	0a61      	lsrs	r1, r4, #9
 8001f1e:	9c00      	ldr	r4, [sp, #0]
 8001f20:	46b0      	mov	r8, r6
 8001f22:	0f64      	lsrs	r4, r4, #29
 8001f24:	430c      	orrs	r4, r1
 8001f26:	9900      	ldr	r1, [sp, #0]
 8001f28:	0d7f      	lsrs	r7, r7, #21
 8001f2a:	00c8      	lsls	r0, r1, #3
 8001f2c:	0011      	movs	r1, r2
 8001f2e:	001a      	movs	r2, r3
 8001f30:	031b      	lsls	r3, r3, #12
 8001f32:	469c      	mov	ip, r3
 8001f34:	9100      	str	r1, [sp, #0]
 8001f36:	9201      	str	r2, [sp, #4]
 8001f38:	0051      	lsls	r1, r2, #1
 8001f3a:	0d4b      	lsrs	r3, r1, #21
 8001f3c:	4699      	mov	r9, r3
 8001f3e:	9b01      	ldr	r3, [sp, #4]
 8001f40:	9d00      	ldr	r5, [sp, #0]
 8001f42:	0fd9      	lsrs	r1, r3, #31
 8001f44:	4663      	mov	r3, ip
 8001f46:	0f6a      	lsrs	r2, r5, #29
 8001f48:	0a5b      	lsrs	r3, r3, #9
 8001f4a:	4313      	orrs	r3, r2
 8001f4c:	00ea      	lsls	r2, r5, #3
 8001f4e:	4694      	mov	ip, r2
 8001f50:	4693      	mov	fp, r2
 8001f52:	4ac1      	ldr	r2, [pc, #772]	@ (8002258 <__aeabi_dsub+0x354>)
 8001f54:	9003      	str	r0, [sp, #12]
 8001f56:	9302      	str	r3, [sp, #8]
 8001f58:	4591      	cmp	r9, r2
 8001f5a:	d100      	bne.n	8001f5e <__aeabi_dsub+0x5a>
 8001f5c:	e0cd      	b.n	80020fa <__aeabi_dsub+0x1f6>
 8001f5e:	2501      	movs	r5, #1
 8001f60:	4069      	eors	r1, r5
 8001f62:	464d      	mov	r5, r9
 8001f64:	1b7d      	subs	r5, r7, r5
 8001f66:	46aa      	mov	sl, r5
 8001f68:	428e      	cmp	r6, r1
 8001f6a:	d100      	bne.n	8001f6e <__aeabi_dsub+0x6a>
 8001f6c:	e080      	b.n	8002070 <__aeabi_dsub+0x16c>
 8001f6e:	2d00      	cmp	r5, #0
 8001f70:	dc00      	bgt.n	8001f74 <__aeabi_dsub+0x70>
 8001f72:	e335      	b.n	80025e0 <__aeabi_dsub+0x6dc>
 8001f74:	4649      	mov	r1, r9
 8001f76:	2900      	cmp	r1, #0
 8001f78:	d100      	bne.n	8001f7c <__aeabi_dsub+0x78>
 8001f7a:	e0df      	b.n	800213c <__aeabi_dsub+0x238>
 8001f7c:	4297      	cmp	r7, r2
 8001f7e:	d100      	bne.n	8001f82 <__aeabi_dsub+0x7e>
 8001f80:	e194      	b.n	80022ac <__aeabi_dsub+0x3a8>
 8001f82:	4652      	mov	r2, sl
 8001f84:	2501      	movs	r5, #1
 8001f86:	2a38      	cmp	r2, #56	@ 0x38
 8001f88:	dc19      	bgt.n	8001fbe <__aeabi_dsub+0xba>
 8001f8a:	2280      	movs	r2, #128	@ 0x80
 8001f8c:	9b02      	ldr	r3, [sp, #8]
 8001f8e:	0412      	lsls	r2, r2, #16
 8001f90:	4313      	orrs	r3, r2
 8001f92:	9302      	str	r3, [sp, #8]
 8001f94:	4652      	mov	r2, sl
 8001f96:	2a1f      	cmp	r2, #31
 8001f98:	dd00      	ble.n	8001f9c <__aeabi_dsub+0x98>
 8001f9a:	e1e3      	b.n	8002364 <__aeabi_dsub+0x460>
 8001f9c:	4653      	mov	r3, sl
 8001f9e:	2220      	movs	r2, #32
 8001fa0:	4661      	mov	r1, ip
 8001fa2:	9d02      	ldr	r5, [sp, #8]
 8001fa4:	1ad2      	subs	r2, r2, r3
 8001fa6:	4095      	lsls	r5, r2
 8001fa8:	40d9      	lsrs	r1, r3
 8001faa:	430d      	orrs	r5, r1
 8001fac:	4661      	mov	r1, ip
 8001fae:	4091      	lsls	r1, r2
 8001fb0:	000a      	movs	r2, r1
 8001fb2:	1e51      	subs	r1, r2, #1
 8001fb4:	418a      	sbcs	r2, r1
 8001fb6:	4315      	orrs	r5, r2
 8001fb8:	9a02      	ldr	r2, [sp, #8]
 8001fba:	40da      	lsrs	r2, r3
 8001fbc:	1aa4      	subs	r4, r4, r2
 8001fbe:	1b45      	subs	r5, r0, r5
 8001fc0:	42a8      	cmp	r0, r5
 8001fc2:	4180      	sbcs	r0, r0
 8001fc4:	4240      	negs	r0, r0
 8001fc6:	1a24      	subs	r4, r4, r0
 8001fc8:	0223      	lsls	r3, r4, #8
 8001fca:	d400      	bmi.n	8001fce <__aeabi_dsub+0xca>
 8001fcc:	e13d      	b.n	800224a <__aeabi_dsub+0x346>
 8001fce:	0264      	lsls	r4, r4, #9
 8001fd0:	0a64      	lsrs	r4, r4, #9
 8001fd2:	2c00      	cmp	r4, #0
 8001fd4:	d100      	bne.n	8001fd8 <__aeabi_dsub+0xd4>
 8001fd6:	e147      	b.n	8002268 <__aeabi_dsub+0x364>
 8001fd8:	0020      	movs	r0, r4
 8001fda:	f000 fcab 	bl	8002934 <__clzsi2>
 8001fde:	0003      	movs	r3, r0
 8001fe0:	3b08      	subs	r3, #8
 8001fe2:	2120      	movs	r1, #32
 8001fe4:	0028      	movs	r0, r5
 8001fe6:	1aca      	subs	r2, r1, r3
 8001fe8:	40d0      	lsrs	r0, r2
 8001fea:	409c      	lsls	r4, r3
 8001fec:	0002      	movs	r2, r0
 8001fee:	409d      	lsls	r5, r3
 8001ff0:	4322      	orrs	r2, r4
 8001ff2:	429f      	cmp	r7, r3
 8001ff4:	dd00      	ble.n	8001ff8 <__aeabi_dsub+0xf4>
 8001ff6:	e177      	b.n	80022e8 <__aeabi_dsub+0x3e4>
 8001ff8:	1bd8      	subs	r0, r3, r7
 8001ffa:	3001      	adds	r0, #1
 8001ffc:	1a09      	subs	r1, r1, r0
 8001ffe:	002c      	movs	r4, r5
 8002000:	408d      	lsls	r5, r1
 8002002:	40c4      	lsrs	r4, r0
 8002004:	1e6b      	subs	r3, r5, #1
 8002006:	419d      	sbcs	r5, r3
 8002008:	0013      	movs	r3, r2
 800200a:	40c2      	lsrs	r2, r0
 800200c:	408b      	lsls	r3, r1
 800200e:	4325      	orrs	r5, r4
 8002010:	2700      	movs	r7, #0
 8002012:	0014      	movs	r4, r2
 8002014:	431d      	orrs	r5, r3
 8002016:	076b      	lsls	r3, r5, #29
 8002018:	d009      	beq.n	800202e <__aeabi_dsub+0x12a>
 800201a:	230f      	movs	r3, #15
 800201c:	402b      	ands	r3, r5
 800201e:	2b04      	cmp	r3, #4
 8002020:	d005      	beq.n	800202e <__aeabi_dsub+0x12a>
 8002022:	1d2b      	adds	r3, r5, #4
 8002024:	42ab      	cmp	r3, r5
 8002026:	41ad      	sbcs	r5, r5
 8002028:	426d      	negs	r5, r5
 800202a:	1964      	adds	r4, r4, r5
 800202c:	001d      	movs	r5, r3
 800202e:	0223      	lsls	r3, r4, #8
 8002030:	d400      	bmi.n	8002034 <__aeabi_dsub+0x130>
 8002032:	e140      	b.n	80022b6 <__aeabi_dsub+0x3b2>
 8002034:	4a88      	ldr	r2, [pc, #544]	@ (8002258 <__aeabi_dsub+0x354>)
 8002036:	3701      	adds	r7, #1
 8002038:	4297      	cmp	r7, r2
 800203a:	d100      	bne.n	800203e <__aeabi_dsub+0x13a>
 800203c:	e101      	b.n	8002242 <__aeabi_dsub+0x33e>
 800203e:	2601      	movs	r6, #1
 8002040:	4643      	mov	r3, r8
 8002042:	4986      	ldr	r1, [pc, #536]	@ (800225c <__aeabi_dsub+0x358>)
 8002044:	08ed      	lsrs	r5, r5, #3
 8002046:	4021      	ands	r1, r4
 8002048:	074a      	lsls	r2, r1, #29
 800204a:	432a      	orrs	r2, r5
 800204c:	057c      	lsls	r4, r7, #21
 800204e:	024d      	lsls	r5, r1, #9
 8002050:	0b2d      	lsrs	r5, r5, #12
 8002052:	0d64      	lsrs	r4, r4, #21
 8002054:	401e      	ands	r6, r3
 8002056:	0524      	lsls	r4, r4, #20
 8002058:	432c      	orrs	r4, r5
 800205a:	07f6      	lsls	r6, r6, #31
 800205c:	4334      	orrs	r4, r6
 800205e:	0010      	movs	r0, r2
 8002060:	0021      	movs	r1, r4
 8002062:	b005      	add	sp, #20
 8002064:	bcf0      	pop	{r4, r5, r6, r7}
 8002066:	46bb      	mov	fp, r7
 8002068:	46b2      	mov	sl, r6
 800206a:	46a9      	mov	r9, r5
 800206c:	46a0      	mov	r8, r4
 800206e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002070:	2d00      	cmp	r5, #0
 8002072:	dc00      	bgt.n	8002076 <__aeabi_dsub+0x172>
 8002074:	e2d0      	b.n	8002618 <__aeabi_dsub+0x714>
 8002076:	4649      	mov	r1, r9
 8002078:	2900      	cmp	r1, #0
 800207a:	d000      	beq.n	800207e <__aeabi_dsub+0x17a>
 800207c:	e0d4      	b.n	8002228 <__aeabi_dsub+0x324>
 800207e:	4661      	mov	r1, ip
 8002080:	9b02      	ldr	r3, [sp, #8]
 8002082:	4319      	orrs	r1, r3
 8002084:	d100      	bne.n	8002088 <__aeabi_dsub+0x184>
 8002086:	e12b      	b.n	80022e0 <__aeabi_dsub+0x3dc>
 8002088:	1e69      	subs	r1, r5, #1
 800208a:	2d01      	cmp	r5, #1
 800208c:	d100      	bne.n	8002090 <__aeabi_dsub+0x18c>
 800208e:	e1d9      	b.n	8002444 <__aeabi_dsub+0x540>
 8002090:	4295      	cmp	r5, r2
 8002092:	d100      	bne.n	8002096 <__aeabi_dsub+0x192>
 8002094:	e10a      	b.n	80022ac <__aeabi_dsub+0x3a8>
 8002096:	2501      	movs	r5, #1
 8002098:	2938      	cmp	r1, #56	@ 0x38
 800209a:	dc17      	bgt.n	80020cc <__aeabi_dsub+0x1c8>
 800209c:	468a      	mov	sl, r1
 800209e:	4653      	mov	r3, sl
 80020a0:	2b1f      	cmp	r3, #31
 80020a2:	dd00      	ble.n	80020a6 <__aeabi_dsub+0x1a2>
 80020a4:	e1e7      	b.n	8002476 <__aeabi_dsub+0x572>
 80020a6:	2220      	movs	r2, #32
 80020a8:	1ad2      	subs	r2, r2, r3
 80020aa:	9b02      	ldr	r3, [sp, #8]
 80020ac:	4661      	mov	r1, ip
 80020ae:	4093      	lsls	r3, r2
 80020b0:	001d      	movs	r5, r3
 80020b2:	4653      	mov	r3, sl
 80020b4:	40d9      	lsrs	r1, r3
 80020b6:	4663      	mov	r3, ip
 80020b8:	4093      	lsls	r3, r2
 80020ba:	001a      	movs	r2, r3
 80020bc:	430d      	orrs	r5, r1
 80020be:	1e51      	subs	r1, r2, #1
 80020c0:	418a      	sbcs	r2, r1
 80020c2:	4653      	mov	r3, sl
 80020c4:	4315      	orrs	r5, r2
 80020c6:	9a02      	ldr	r2, [sp, #8]
 80020c8:	40da      	lsrs	r2, r3
 80020ca:	18a4      	adds	r4, r4, r2
 80020cc:	182d      	adds	r5, r5, r0
 80020ce:	4285      	cmp	r5, r0
 80020d0:	4180      	sbcs	r0, r0
 80020d2:	4240      	negs	r0, r0
 80020d4:	1824      	adds	r4, r4, r0
 80020d6:	0223      	lsls	r3, r4, #8
 80020d8:	d400      	bmi.n	80020dc <__aeabi_dsub+0x1d8>
 80020da:	e0b6      	b.n	800224a <__aeabi_dsub+0x346>
 80020dc:	4b5e      	ldr	r3, [pc, #376]	@ (8002258 <__aeabi_dsub+0x354>)
 80020de:	3701      	adds	r7, #1
 80020e0:	429f      	cmp	r7, r3
 80020e2:	d100      	bne.n	80020e6 <__aeabi_dsub+0x1e2>
 80020e4:	e0ad      	b.n	8002242 <__aeabi_dsub+0x33e>
 80020e6:	2101      	movs	r1, #1
 80020e8:	4b5c      	ldr	r3, [pc, #368]	@ (800225c <__aeabi_dsub+0x358>)
 80020ea:	086a      	lsrs	r2, r5, #1
 80020ec:	401c      	ands	r4, r3
 80020ee:	4029      	ands	r1, r5
 80020f0:	430a      	orrs	r2, r1
 80020f2:	07e5      	lsls	r5, r4, #31
 80020f4:	4315      	orrs	r5, r2
 80020f6:	0864      	lsrs	r4, r4, #1
 80020f8:	e78d      	b.n	8002016 <__aeabi_dsub+0x112>
 80020fa:	4a59      	ldr	r2, [pc, #356]	@ (8002260 <__aeabi_dsub+0x35c>)
 80020fc:	9b02      	ldr	r3, [sp, #8]
 80020fe:	4692      	mov	sl, r2
 8002100:	4662      	mov	r2, ip
 8002102:	44ba      	add	sl, r7
 8002104:	431a      	orrs	r2, r3
 8002106:	d02c      	beq.n	8002162 <__aeabi_dsub+0x25e>
 8002108:	428e      	cmp	r6, r1
 800210a:	d02e      	beq.n	800216a <__aeabi_dsub+0x266>
 800210c:	4652      	mov	r2, sl
 800210e:	2a00      	cmp	r2, #0
 8002110:	d060      	beq.n	80021d4 <__aeabi_dsub+0x2d0>
 8002112:	2f00      	cmp	r7, #0
 8002114:	d100      	bne.n	8002118 <__aeabi_dsub+0x214>
 8002116:	e0db      	b.n	80022d0 <__aeabi_dsub+0x3cc>
 8002118:	4663      	mov	r3, ip
 800211a:	000e      	movs	r6, r1
 800211c:	9c02      	ldr	r4, [sp, #8]
 800211e:	08d8      	lsrs	r0, r3, #3
 8002120:	0762      	lsls	r2, r4, #29
 8002122:	4302      	orrs	r2, r0
 8002124:	08e4      	lsrs	r4, r4, #3
 8002126:	0013      	movs	r3, r2
 8002128:	4323      	orrs	r3, r4
 800212a:	d100      	bne.n	800212e <__aeabi_dsub+0x22a>
 800212c:	e254      	b.n	80025d8 <__aeabi_dsub+0x6d4>
 800212e:	2580      	movs	r5, #128	@ 0x80
 8002130:	032d      	lsls	r5, r5, #12
 8002132:	4325      	orrs	r5, r4
 8002134:	032d      	lsls	r5, r5, #12
 8002136:	4c48      	ldr	r4, [pc, #288]	@ (8002258 <__aeabi_dsub+0x354>)
 8002138:	0b2d      	lsrs	r5, r5, #12
 800213a:	e78c      	b.n	8002056 <__aeabi_dsub+0x152>
 800213c:	4661      	mov	r1, ip
 800213e:	9b02      	ldr	r3, [sp, #8]
 8002140:	4319      	orrs	r1, r3
 8002142:	d100      	bne.n	8002146 <__aeabi_dsub+0x242>
 8002144:	e0cc      	b.n	80022e0 <__aeabi_dsub+0x3dc>
 8002146:	0029      	movs	r1, r5
 8002148:	3901      	subs	r1, #1
 800214a:	2d01      	cmp	r5, #1
 800214c:	d100      	bne.n	8002150 <__aeabi_dsub+0x24c>
 800214e:	e188      	b.n	8002462 <__aeabi_dsub+0x55e>
 8002150:	4295      	cmp	r5, r2
 8002152:	d100      	bne.n	8002156 <__aeabi_dsub+0x252>
 8002154:	e0aa      	b.n	80022ac <__aeabi_dsub+0x3a8>
 8002156:	2501      	movs	r5, #1
 8002158:	2938      	cmp	r1, #56	@ 0x38
 800215a:	dd00      	ble.n	800215e <__aeabi_dsub+0x25a>
 800215c:	e72f      	b.n	8001fbe <__aeabi_dsub+0xba>
 800215e:	468a      	mov	sl, r1
 8002160:	e718      	b.n	8001f94 <__aeabi_dsub+0x90>
 8002162:	2201      	movs	r2, #1
 8002164:	4051      	eors	r1, r2
 8002166:	428e      	cmp	r6, r1
 8002168:	d1d0      	bne.n	800210c <__aeabi_dsub+0x208>
 800216a:	4653      	mov	r3, sl
 800216c:	2b00      	cmp	r3, #0
 800216e:	d100      	bne.n	8002172 <__aeabi_dsub+0x26e>
 8002170:	e0be      	b.n	80022f0 <__aeabi_dsub+0x3ec>
 8002172:	2f00      	cmp	r7, #0
 8002174:	d000      	beq.n	8002178 <__aeabi_dsub+0x274>
 8002176:	e138      	b.n	80023ea <__aeabi_dsub+0x4e6>
 8002178:	46ca      	mov	sl, r9
 800217a:	0022      	movs	r2, r4
 800217c:	4302      	orrs	r2, r0
 800217e:	d100      	bne.n	8002182 <__aeabi_dsub+0x27e>
 8002180:	e1e2      	b.n	8002548 <__aeabi_dsub+0x644>
 8002182:	4653      	mov	r3, sl
 8002184:	1e59      	subs	r1, r3, #1
 8002186:	2b01      	cmp	r3, #1
 8002188:	d100      	bne.n	800218c <__aeabi_dsub+0x288>
 800218a:	e20d      	b.n	80025a8 <__aeabi_dsub+0x6a4>
 800218c:	4a32      	ldr	r2, [pc, #200]	@ (8002258 <__aeabi_dsub+0x354>)
 800218e:	4592      	cmp	sl, r2
 8002190:	d100      	bne.n	8002194 <__aeabi_dsub+0x290>
 8002192:	e1d2      	b.n	800253a <__aeabi_dsub+0x636>
 8002194:	2701      	movs	r7, #1
 8002196:	2938      	cmp	r1, #56	@ 0x38
 8002198:	dc13      	bgt.n	80021c2 <__aeabi_dsub+0x2be>
 800219a:	291f      	cmp	r1, #31
 800219c:	dd00      	ble.n	80021a0 <__aeabi_dsub+0x29c>
 800219e:	e1ee      	b.n	800257e <__aeabi_dsub+0x67a>
 80021a0:	2220      	movs	r2, #32
 80021a2:	9b02      	ldr	r3, [sp, #8]
 80021a4:	1a52      	subs	r2, r2, r1
 80021a6:	0025      	movs	r5, r4
 80021a8:	0007      	movs	r7, r0
 80021aa:	469a      	mov	sl, r3
 80021ac:	40cc      	lsrs	r4, r1
 80021ae:	4090      	lsls	r0, r2
 80021b0:	4095      	lsls	r5, r2
 80021b2:	40cf      	lsrs	r7, r1
 80021b4:	44a2      	add	sl, r4
 80021b6:	1e42      	subs	r2, r0, #1
 80021b8:	4190      	sbcs	r0, r2
 80021ba:	4653      	mov	r3, sl
 80021bc:	432f      	orrs	r7, r5
 80021be:	4307      	orrs	r7, r0
 80021c0:	9302      	str	r3, [sp, #8]
 80021c2:	003d      	movs	r5, r7
 80021c4:	4465      	add	r5, ip
 80021c6:	4565      	cmp	r5, ip
 80021c8:	4192      	sbcs	r2, r2
 80021ca:	9b02      	ldr	r3, [sp, #8]
 80021cc:	4252      	negs	r2, r2
 80021ce:	464f      	mov	r7, r9
 80021d0:	18d4      	adds	r4, r2, r3
 80021d2:	e780      	b.n	80020d6 <__aeabi_dsub+0x1d2>
 80021d4:	4a23      	ldr	r2, [pc, #140]	@ (8002264 <__aeabi_dsub+0x360>)
 80021d6:	1c7d      	adds	r5, r7, #1
 80021d8:	4215      	tst	r5, r2
 80021da:	d000      	beq.n	80021de <__aeabi_dsub+0x2da>
 80021dc:	e0aa      	b.n	8002334 <__aeabi_dsub+0x430>
 80021de:	4662      	mov	r2, ip
 80021e0:	0025      	movs	r5, r4
 80021e2:	9b02      	ldr	r3, [sp, #8]
 80021e4:	4305      	orrs	r5, r0
 80021e6:	431a      	orrs	r2, r3
 80021e8:	2f00      	cmp	r7, #0
 80021ea:	d000      	beq.n	80021ee <__aeabi_dsub+0x2ea>
 80021ec:	e0f5      	b.n	80023da <__aeabi_dsub+0x4d6>
 80021ee:	2d00      	cmp	r5, #0
 80021f0:	d100      	bne.n	80021f4 <__aeabi_dsub+0x2f0>
 80021f2:	e16b      	b.n	80024cc <__aeabi_dsub+0x5c8>
 80021f4:	2a00      	cmp	r2, #0
 80021f6:	d100      	bne.n	80021fa <__aeabi_dsub+0x2f6>
 80021f8:	e152      	b.n	80024a0 <__aeabi_dsub+0x59c>
 80021fa:	4663      	mov	r3, ip
 80021fc:	1ac5      	subs	r5, r0, r3
 80021fe:	9b02      	ldr	r3, [sp, #8]
 8002200:	1ae2      	subs	r2, r4, r3
 8002202:	42a8      	cmp	r0, r5
 8002204:	419b      	sbcs	r3, r3
 8002206:	425b      	negs	r3, r3
 8002208:	1ad3      	subs	r3, r2, r3
 800220a:	021a      	lsls	r2, r3, #8
 800220c:	d400      	bmi.n	8002210 <__aeabi_dsub+0x30c>
 800220e:	e1d5      	b.n	80025bc <__aeabi_dsub+0x6b8>
 8002210:	4663      	mov	r3, ip
 8002212:	1a1d      	subs	r5, r3, r0
 8002214:	45ac      	cmp	ip, r5
 8002216:	4192      	sbcs	r2, r2
 8002218:	2601      	movs	r6, #1
 800221a:	9b02      	ldr	r3, [sp, #8]
 800221c:	4252      	negs	r2, r2
 800221e:	1b1c      	subs	r4, r3, r4
 8002220:	4688      	mov	r8, r1
 8002222:	1aa4      	subs	r4, r4, r2
 8002224:	400e      	ands	r6, r1
 8002226:	e6f6      	b.n	8002016 <__aeabi_dsub+0x112>
 8002228:	4297      	cmp	r7, r2
 800222a:	d03f      	beq.n	80022ac <__aeabi_dsub+0x3a8>
 800222c:	4652      	mov	r2, sl
 800222e:	2501      	movs	r5, #1
 8002230:	2a38      	cmp	r2, #56	@ 0x38
 8002232:	dd00      	ble.n	8002236 <__aeabi_dsub+0x332>
 8002234:	e74a      	b.n	80020cc <__aeabi_dsub+0x1c8>
 8002236:	2280      	movs	r2, #128	@ 0x80
 8002238:	9b02      	ldr	r3, [sp, #8]
 800223a:	0412      	lsls	r2, r2, #16
 800223c:	4313      	orrs	r3, r2
 800223e:	9302      	str	r3, [sp, #8]
 8002240:	e72d      	b.n	800209e <__aeabi_dsub+0x19a>
 8002242:	003c      	movs	r4, r7
 8002244:	2500      	movs	r5, #0
 8002246:	2200      	movs	r2, #0
 8002248:	e705      	b.n	8002056 <__aeabi_dsub+0x152>
 800224a:	2307      	movs	r3, #7
 800224c:	402b      	ands	r3, r5
 800224e:	2b00      	cmp	r3, #0
 8002250:	d000      	beq.n	8002254 <__aeabi_dsub+0x350>
 8002252:	e6e2      	b.n	800201a <__aeabi_dsub+0x116>
 8002254:	e06b      	b.n	800232e <__aeabi_dsub+0x42a>
 8002256:	46c0      	nop			@ (mov r8, r8)
 8002258:	000007ff 	.word	0x000007ff
 800225c:	ff7fffff 	.word	0xff7fffff
 8002260:	fffff801 	.word	0xfffff801
 8002264:	000007fe 	.word	0x000007fe
 8002268:	0028      	movs	r0, r5
 800226a:	f000 fb63 	bl	8002934 <__clzsi2>
 800226e:	0003      	movs	r3, r0
 8002270:	3318      	adds	r3, #24
 8002272:	2b1f      	cmp	r3, #31
 8002274:	dc00      	bgt.n	8002278 <__aeabi_dsub+0x374>
 8002276:	e6b4      	b.n	8001fe2 <__aeabi_dsub+0xde>
 8002278:	002a      	movs	r2, r5
 800227a:	3808      	subs	r0, #8
 800227c:	4082      	lsls	r2, r0
 800227e:	429f      	cmp	r7, r3
 8002280:	dd00      	ble.n	8002284 <__aeabi_dsub+0x380>
 8002282:	e0b9      	b.n	80023f8 <__aeabi_dsub+0x4f4>
 8002284:	1bdb      	subs	r3, r3, r7
 8002286:	1c58      	adds	r0, r3, #1
 8002288:	281f      	cmp	r0, #31
 800228a:	dc00      	bgt.n	800228e <__aeabi_dsub+0x38a>
 800228c:	e1a0      	b.n	80025d0 <__aeabi_dsub+0x6cc>
 800228e:	0015      	movs	r5, r2
 8002290:	3b1f      	subs	r3, #31
 8002292:	40dd      	lsrs	r5, r3
 8002294:	2820      	cmp	r0, #32
 8002296:	d005      	beq.n	80022a4 <__aeabi_dsub+0x3a0>
 8002298:	2340      	movs	r3, #64	@ 0x40
 800229a:	1a1b      	subs	r3, r3, r0
 800229c:	409a      	lsls	r2, r3
 800229e:	1e53      	subs	r3, r2, #1
 80022a0:	419a      	sbcs	r2, r3
 80022a2:	4315      	orrs	r5, r2
 80022a4:	2307      	movs	r3, #7
 80022a6:	2700      	movs	r7, #0
 80022a8:	402b      	ands	r3, r5
 80022aa:	e7d0      	b.n	800224e <__aeabi_dsub+0x34a>
 80022ac:	08c0      	lsrs	r0, r0, #3
 80022ae:	0762      	lsls	r2, r4, #29
 80022b0:	4302      	orrs	r2, r0
 80022b2:	08e4      	lsrs	r4, r4, #3
 80022b4:	e737      	b.n	8002126 <__aeabi_dsub+0x222>
 80022b6:	08ea      	lsrs	r2, r5, #3
 80022b8:	0763      	lsls	r3, r4, #29
 80022ba:	431a      	orrs	r2, r3
 80022bc:	4bd3      	ldr	r3, [pc, #844]	@ (800260c <__aeabi_dsub+0x708>)
 80022be:	08e4      	lsrs	r4, r4, #3
 80022c0:	429f      	cmp	r7, r3
 80022c2:	d100      	bne.n	80022c6 <__aeabi_dsub+0x3c2>
 80022c4:	e72f      	b.n	8002126 <__aeabi_dsub+0x222>
 80022c6:	0324      	lsls	r4, r4, #12
 80022c8:	0b25      	lsrs	r5, r4, #12
 80022ca:	057c      	lsls	r4, r7, #21
 80022cc:	0d64      	lsrs	r4, r4, #21
 80022ce:	e6c2      	b.n	8002056 <__aeabi_dsub+0x152>
 80022d0:	46ca      	mov	sl, r9
 80022d2:	0022      	movs	r2, r4
 80022d4:	4302      	orrs	r2, r0
 80022d6:	d158      	bne.n	800238a <__aeabi_dsub+0x486>
 80022d8:	4663      	mov	r3, ip
 80022da:	000e      	movs	r6, r1
 80022dc:	9c02      	ldr	r4, [sp, #8]
 80022de:	9303      	str	r3, [sp, #12]
 80022e0:	9b03      	ldr	r3, [sp, #12]
 80022e2:	4657      	mov	r7, sl
 80022e4:	08da      	lsrs	r2, r3, #3
 80022e6:	e7e7      	b.n	80022b8 <__aeabi_dsub+0x3b4>
 80022e8:	4cc9      	ldr	r4, [pc, #804]	@ (8002610 <__aeabi_dsub+0x70c>)
 80022ea:	1aff      	subs	r7, r7, r3
 80022ec:	4014      	ands	r4, r2
 80022ee:	e692      	b.n	8002016 <__aeabi_dsub+0x112>
 80022f0:	4dc8      	ldr	r5, [pc, #800]	@ (8002614 <__aeabi_dsub+0x710>)
 80022f2:	1c7a      	adds	r2, r7, #1
 80022f4:	422a      	tst	r2, r5
 80022f6:	d000      	beq.n	80022fa <__aeabi_dsub+0x3f6>
 80022f8:	e084      	b.n	8002404 <__aeabi_dsub+0x500>
 80022fa:	0022      	movs	r2, r4
 80022fc:	4302      	orrs	r2, r0
 80022fe:	2f00      	cmp	r7, #0
 8002300:	d000      	beq.n	8002304 <__aeabi_dsub+0x400>
 8002302:	e0ef      	b.n	80024e4 <__aeabi_dsub+0x5e0>
 8002304:	2a00      	cmp	r2, #0
 8002306:	d100      	bne.n	800230a <__aeabi_dsub+0x406>
 8002308:	e0e5      	b.n	80024d6 <__aeabi_dsub+0x5d2>
 800230a:	4662      	mov	r2, ip
 800230c:	9902      	ldr	r1, [sp, #8]
 800230e:	430a      	orrs	r2, r1
 8002310:	d100      	bne.n	8002314 <__aeabi_dsub+0x410>
 8002312:	e0c5      	b.n	80024a0 <__aeabi_dsub+0x59c>
 8002314:	4663      	mov	r3, ip
 8002316:	18c5      	adds	r5, r0, r3
 8002318:	468c      	mov	ip, r1
 800231a:	4285      	cmp	r5, r0
 800231c:	4180      	sbcs	r0, r0
 800231e:	4464      	add	r4, ip
 8002320:	4240      	negs	r0, r0
 8002322:	1824      	adds	r4, r4, r0
 8002324:	0223      	lsls	r3, r4, #8
 8002326:	d502      	bpl.n	800232e <__aeabi_dsub+0x42a>
 8002328:	4bb9      	ldr	r3, [pc, #740]	@ (8002610 <__aeabi_dsub+0x70c>)
 800232a:	3701      	adds	r7, #1
 800232c:	401c      	ands	r4, r3
 800232e:	46ba      	mov	sl, r7
 8002330:	9503      	str	r5, [sp, #12]
 8002332:	e7d5      	b.n	80022e0 <__aeabi_dsub+0x3dc>
 8002334:	4662      	mov	r2, ip
 8002336:	1a85      	subs	r5, r0, r2
 8002338:	42a8      	cmp	r0, r5
 800233a:	4192      	sbcs	r2, r2
 800233c:	4252      	negs	r2, r2
 800233e:	4691      	mov	r9, r2
 8002340:	9b02      	ldr	r3, [sp, #8]
 8002342:	1ae3      	subs	r3, r4, r3
 8002344:	001a      	movs	r2, r3
 8002346:	464b      	mov	r3, r9
 8002348:	1ad2      	subs	r2, r2, r3
 800234a:	0013      	movs	r3, r2
 800234c:	4691      	mov	r9, r2
 800234e:	021a      	lsls	r2, r3, #8
 8002350:	d46c      	bmi.n	800242c <__aeabi_dsub+0x528>
 8002352:	464a      	mov	r2, r9
 8002354:	464c      	mov	r4, r9
 8002356:	432a      	orrs	r2, r5
 8002358:	d000      	beq.n	800235c <__aeabi_dsub+0x458>
 800235a:	e63a      	b.n	8001fd2 <__aeabi_dsub+0xce>
 800235c:	2600      	movs	r6, #0
 800235e:	2400      	movs	r4, #0
 8002360:	2500      	movs	r5, #0
 8002362:	e678      	b.n	8002056 <__aeabi_dsub+0x152>
 8002364:	9902      	ldr	r1, [sp, #8]
 8002366:	4653      	mov	r3, sl
 8002368:	000d      	movs	r5, r1
 800236a:	3a20      	subs	r2, #32
 800236c:	40d5      	lsrs	r5, r2
 800236e:	2b20      	cmp	r3, #32
 8002370:	d006      	beq.n	8002380 <__aeabi_dsub+0x47c>
 8002372:	2240      	movs	r2, #64	@ 0x40
 8002374:	1ad2      	subs	r2, r2, r3
 8002376:	000b      	movs	r3, r1
 8002378:	4093      	lsls	r3, r2
 800237a:	4662      	mov	r2, ip
 800237c:	431a      	orrs	r2, r3
 800237e:	4693      	mov	fp, r2
 8002380:	465b      	mov	r3, fp
 8002382:	1e5a      	subs	r2, r3, #1
 8002384:	4193      	sbcs	r3, r2
 8002386:	431d      	orrs	r5, r3
 8002388:	e619      	b.n	8001fbe <__aeabi_dsub+0xba>
 800238a:	4653      	mov	r3, sl
 800238c:	1e5a      	subs	r2, r3, #1
 800238e:	2b01      	cmp	r3, #1
 8002390:	d100      	bne.n	8002394 <__aeabi_dsub+0x490>
 8002392:	e0c6      	b.n	8002522 <__aeabi_dsub+0x61e>
 8002394:	4e9d      	ldr	r6, [pc, #628]	@ (800260c <__aeabi_dsub+0x708>)
 8002396:	45b2      	cmp	sl, r6
 8002398:	d100      	bne.n	800239c <__aeabi_dsub+0x498>
 800239a:	e6bd      	b.n	8002118 <__aeabi_dsub+0x214>
 800239c:	4688      	mov	r8, r1
 800239e:	000e      	movs	r6, r1
 80023a0:	2501      	movs	r5, #1
 80023a2:	2a38      	cmp	r2, #56	@ 0x38
 80023a4:	dc10      	bgt.n	80023c8 <__aeabi_dsub+0x4c4>
 80023a6:	2a1f      	cmp	r2, #31
 80023a8:	dc7f      	bgt.n	80024aa <__aeabi_dsub+0x5a6>
 80023aa:	2120      	movs	r1, #32
 80023ac:	0025      	movs	r5, r4
 80023ae:	1a89      	subs	r1, r1, r2
 80023b0:	0007      	movs	r7, r0
 80023b2:	4088      	lsls	r0, r1
 80023b4:	408d      	lsls	r5, r1
 80023b6:	40d7      	lsrs	r7, r2
 80023b8:	40d4      	lsrs	r4, r2
 80023ba:	1e41      	subs	r1, r0, #1
 80023bc:	4188      	sbcs	r0, r1
 80023be:	9b02      	ldr	r3, [sp, #8]
 80023c0:	433d      	orrs	r5, r7
 80023c2:	1b1b      	subs	r3, r3, r4
 80023c4:	4305      	orrs	r5, r0
 80023c6:	9302      	str	r3, [sp, #8]
 80023c8:	4662      	mov	r2, ip
 80023ca:	1b55      	subs	r5, r2, r5
 80023cc:	45ac      	cmp	ip, r5
 80023ce:	4192      	sbcs	r2, r2
 80023d0:	9b02      	ldr	r3, [sp, #8]
 80023d2:	4252      	negs	r2, r2
 80023d4:	464f      	mov	r7, r9
 80023d6:	1a9c      	subs	r4, r3, r2
 80023d8:	e5f6      	b.n	8001fc8 <__aeabi_dsub+0xc4>
 80023da:	2d00      	cmp	r5, #0
 80023dc:	d000      	beq.n	80023e0 <__aeabi_dsub+0x4dc>
 80023de:	e0b7      	b.n	8002550 <__aeabi_dsub+0x64c>
 80023e0:	2a00      	cmp	r2, #0
 80023e2:	d100      	bne.n	80023e6 <__aeabi_dsub+0x4e2>
 80023e4:	e0f0      	b.n	80025c8 <__aeabi_dsub+0x6c4>
 80023e6:	2601      	movs	r6, #1
 80023e8:	400e      	ands	r6, r1
 80023ea:	4663      	mov	r3, ip
 80023ec:	9802      	ldr	r0, [sp, #8]
 80023ee:	08d9      	lsrs	r1, r3, #3
 80023f0:	0742      	lsls	r2, r0, #29
 80023f2:	430a      	orrs	r2, r1
 80023f4:	08c4      	lsrs	r4, r0, #3
 80023f6:	e696      	b.n	8002126 <__aeabi_dsub+0x222>
 80023f8:	4c85      	ldr	r4, [pc, #532]	@ (8002610 <__aeabi_dsub+0x70c>)
 80023fa:	1aff      	subs	r7, r7, r3
 80023fc:	4014      	ands	r4, r2
 80023fe:	0762      	lsls	r2, r4, #29
 8002400:	08e4      	lsrs	r4, r4, #3
 8002402:	e760      	b.n	80022c6 <__aeabi_dsub+0x3c2>
 8002404:	4981      	ldr	r1, [pc, #516]	@ (800260c <__aeabi_dsub+0x708>)
 8002406:	428a      	cmp	r2, r1
 8002408:	d100      	bne.n	800240c <__aeabi_dsub+0x508>
 800240a:	e0c9      	b.n	80025a0 <__aeabi_dsub+0x69c>
 800240c:	4663      	mov	r3, ip
 800240e:	18c1      	adds	r1, r0, r3
 8002410:	4281      	cmp	r1, r0
 8002412:	4180      	sbcs	r0, r0
 8002414:	9b02      	ldr	r3, [sp, #8]
 8002416:	4240      	negs	r0, r0
 8002418:	18e3      	adds	r3, r4, r3
 800241a:	181b      	adds	r3, r3, r0
 800241c:	07dd      	lsls	r5, r3, #31
 800241e:	085c      	lsrs	r4, r3, #1
 8002420:	2307      	movs	r3, #7
 8002422:	0849      	lsrs	r1, r1, #1
 8002424:	430d      	orrs	r5, r1
 8002426:	0017      	movs	r7, r2
 8002428:	402b      	ands	r3, r5
 800242a:	e710      	b.n	800224e <__aeabi_dsub+0x34a>
 800242c:	4663      	mov	r3, ip
 800242e:	1a1d      	subs	r5, r3, r0
 8002430:	45ac      	cmp	ip, r5
 8002432:	4192      	sbcs	r2, r2
 8002434:	2601      	movs	r6, #1
 8002436:	9b02      	ldr	r3, [sp, #8]
 8002438:	4252      	negs	r2, r2
 800243a:	1b1c      	subs	r4, r3, r4
 800243c:	4688      	mov	r8, r1
 800243e:	1aa4      	subs	r4, r4, r2
 8002440:	400e      	ands	r6, r1
 8002442:	e5c6      	b.n	8001fd2 <__aeabi_dsub+0xce>
 8002444:	4663      	mov	r3, ip
 8002446:	18c5      	adds	r5, r0, r3
 8002448:	9b02      	ldr	r3, [sp, #8]
 800244a:	4285      	cmp	r5, r0
 800244c:	4180      	sbcs	r0, r0
 800244e:	469c      	mov	ip, r3
 8002450:	4240      	negs	r0, r0
 8002452:	4464      	add	r4, ip
 8002454:	1824      	adds	r4, r4, r0
 8002456:	2701      	movs	r7, #1
 8002458:	0223      	lsls	r3, r4, #8
 800245a:	d400      	bmi.n	800245e <__aeabi_dsub+0x55a>
 800245c:	e6f5      	b.n	800224a <__aeabi_dsub+0x346>
 800245e:	2702      	movs	r7, #2
 8002460:	e641      	b.n	80020e6 <__aeabi_dsub+0x1e2>
 8002462:	4663      	mov	r3, ip
 8002464:	1ac5      	subs	r5, r0, r3
 8002466:	42a8      	cmp	r0, r5
 8002468:	4180      	sbcs	r0, r0
 800246a:	9b02      	ldr	r3, [sp, #8]
 800246c:	4240      	negs	r0, r0
 800246e:	1ae4      	subs	r4, r4, r3
 8002470:	2701      	movs	r7, #1
 8002472:	1a24      	subs	r4, r4, r0
 8002474:	e5a8      	b.n	8001fc8 <__aeabi_dsub+0xc4>
 8002476:	9d02      	ldr	r5, [sp, #8]
 8002478:	4652      	mov	r2, sl
 800247a:	002b      	movs	r3, r5
 800247c:	3a20      	subs	r2, #32
 800247e:	40d3      	lsrs	r3, r2
 8002480:	0019      	movs	r1, r3
 8002482:	4653      	mov	r3, sl
 8002484:	2b20      	cmp	r3, #32
 8002486:	d006      	beq.n	8002496 <__aeabi_dsub+0x592>
 8002488:	2240      	movs	r2, #64	@ 0x40
 800248a:	1ad2      	subs	r2, r2, r3
 800248c:	002b      	movs	r3, r5
 800248e:	4093      	lsls	r3, r2
 8002490:	4662      	mov	r2, ip
 8002492:	431a      	orrs	r2, r3
 8002494:	4693      	mov	fp, r2
 8002496:	465d      	mov	r5, fp
 8002498:	1e6b      	subs	r3, r5, #1
 800249a:	419d      	sbcs	r5, r3
 800249c:	430d      	orrs	r5, r1
 800249e:	e615      	b.n	80020cc <__aeabi_dsub+0x1c8>
 80024a0:	0762      	lsls	r2, r4, #29
 80024a2:	08c0      	lsrs	r0, r0, #3
 80024a4:	4302      	orrs	r2, r0
 80024a6:	08e4      	lsrs	r4, r4, #3
 80024a8:	e70d      	b.n	80022c6 <__aeabi_dsub+0x3c2>
 80024aa:	0011      	movs	r1, r2
 80024ac:	0027      	movs	r7, r4
 80024ae:	3920      	subs	r1, #32
 80024b0:	40cf      	lsrs	r7, r1
 80024b2:	2a20      	cmp	r2, #32
 80024b4:	d005      	beq.n	80024c2 <__aeabi_dsub+0x5be>
 80024b6:	2140      	movs	r1, #64	@ 0x40
 80024b8:	1a8a      	subs	r2, r1, r2
 80024ba:	4094      	lsls	r4, r2
 80024bc:	0025      	movs	r5, r4
 80024be:	4305      	orrs	r5, r0
 80024c0:	9503      	str	r5, [sp, #12]
 80024c2:	9d03      	ldr	r5, [sp, #12]
 80024c4:	1e6a      	subs	r2, r5, #1
 80024c6:	4195      	sbcs	r5, r2
 80024c8:	433d      	orrs	r5, r7
 80024ca:	e77d      	b.n	80023c8 <__aeabi_dsub+0x4c4>
 80024cc:	2a00      	cmp	r2, #0
 80024ce:	d100      	bne.n	80024d2 <__aeabi_dsub+0x5ce>
 80024d0:	e744      	b.n	800235c <__aeabi_dsub+0x458>
 80024d2:	2601      	movs	r6, #1
 80024d4:	400e      	ands	r6, r1
 80024d6:	4663      	mov	r3, ip
 80024d8:	08d9      	lsrs	r1, r3, #3
 80024da:	9b02      	ldr	r3, [sp, #8]
 80024dc:	075a      	lsls	r2, r3, #29
 80024de:	430a      	orrs	r2, r1
 80024e0:	08dc      	lsrs	r4, r3, #3
 80024e2:	e6f0      	b.n	80022c6 <__aeabi_dsub+0x3c2>
 80024e4:	2a00      	cmp	r2, #0
 80024e6:	d028      	beq.n	800253a <__aeabi_dsub+0x636>
 80024e8:	4662      	mov	r2, ip
 80024ea:	9f02      	ldr	r7, [sp, #8]
 80024ec:	08c0      	lsrs	r0, r0, #3
 80024ee:	433a      	orrs	r2, r7
 80024f0:	d100      	bne.n	80024f4 <__aeabi_dsub+0x5f0>
 80024f2:	e6dc      	b.n	80022ae <__aeabi_dsub+0x3aa>
 80024f4:	0762      	lsls	r2, r4, #29
 80024f6:	4310      	orrs	r0, r2
 80024f8:	2280      	movs	r2, #128	@ 0x80
 80024fa:	08e4      	lsrs	r4, r4, #3
 80024fc:	0312      	lsls	r2, r2, #12
 80024fe:	4214      	tst	r4, r2
 8002500:	d009      	beq.n	8002516 <__aeabi_dsub+0x612>
 8002502:	08fd      	lsrs	r5, r7, #3
 8002504:	4215      	tst	r5, r2
 8002506:	d106      	bne.n	8002516 <__aeabi_dsub+0x612>
 8002508:	4663      	mov	r3, ip
 800250a:	2601      	movs	r6, #1
 800250c:	002c      	movs	r4, r5
 800250e:	08d8      	lsrs	r0, r3, #3
 8002510:	077b      	lsls	r3, r7, #29
 8002512:	4318      	orrs	r0, r3
 8002514:	400e      	ands	r6, r1
 8002516:	0f42      	lsrs	r2, r0, #29
 8002518:	00c0      	lsls	r0, r0, #3
 800251a:	08c0      	lsrs	r0, r0, #3
 800251c:	0752      	lsls	r2, r2, #29
 800251e:	4302      	orrs	r2, r0
 8002520:	e601      	b.n	8002126 <__aeabi_dsub+0x222>
 8002522:	4663      	mov	r3, ip
 8002524:	1a1d      	subs	r5, r3, r0
 8002526:	45ac      	cmp	ip, r5
 8002528:	4192      	sbcs	r2, r2
 800252a:	9b02      	ldr	r3, [sp, #8]
 800252c:	4252      	negs	r2, r2
 800252e:	1b1c      	subs	r4, r3, r4
 8002530:	000e      	movs	r6, r1
 8002532:	4688      	mov	r8, r1
 8002534:	2701      	movs	r7, #1
 8002536:	1aa4      	subs	r4, r4, r2
 8002538:	e546      	b.n	8001fc8 <__aeabi_dsub+0xc4>
 800253a:	4663      	mov	r3, ip
 800253c:	08d9      	lsrs	r1, r3, #3
 800253e:	9b02      	ldr	r3, [sp, #8]
 8002540:	075a      	lsls	r2, r3, #29
 8002542:	430a      	orrs	r2, r1
 8002544:	08dc      	lsrs	r4, r3, #3
 8002546:	e5ee      	b.n	8002126 <__aeabi_dsub+0x222>
 8002548:	4663      	mov	r3, ip
 800254a:	9c02      	ldr	r4, [sp, #8]
 800254c:	9303      	str	r3, [sp, #12]
 800254e:	e6c7      	b.n	80022e0 <__aeabi_dsub+0x3dc>
 8002550:	08c0      	lsrs	r0, r0, #3
 8002552:	2a00      	cmp	r2, #0
 8002554:	d100      	bne.n	8002558 <__aeabi_dsub+0x654>
 8002556:	e6aa      	b.n	80022ae <__aeabi_dsub+0x3aa>
 8002558:	0762      	lsls	r2, r4, #29
 800255a:	4310      	orrs	r0, r2
 800255c:	2280      	movs	r2, #128	@ 0x80
 800255e:	08e4      	lsrs	r4, r4, #3
 8002560:	0312      	lsls	r2, r2, #12
 8002562:	4214      	tst	r4, r2
 8002564:	d0d7      	beq.n	8002516 <__aeabi_dsub+0x612>
 8002566:	9f02      	ldr	r7, [sp, #8]
 8002568:	08fd      	lsrs	r5, r7, #3
 800256a:	4215      	tst	r5, r2
 800256c:	d1d3      	bne.n	8002516 <__aeabi_dsub+0x612>
 800256e:	4663      	mov	r3, ip
 8002570:	2601      	movs	r6, #1
 8002572:	08d8      	lsrs	r0, r3, #3
 8002574:	077b      	lsls	r3, r7, #29
 8002576:	002c      	movs	r4, r5
 8002578:	4318      	orrs	r0, r3
 800257a:	400e      	ands	r6, r1
 800257c:	e7cb      	b.n	8002516 <__aeabi_dsub+0x612>
 800257e:	000a      	movs	r2, r1
 8002580:	0027      	movs	r7, r4
 8002582:	3a20      	subs	r2, #32
 8002584:	40d7      	lsrs	r7, r2
 8002586:	2920      	cmp	r1, #32
 8002588:	d005      	beq.n	8002596 <__aeabi_dsub+0x692>
 800258a:	2240      	movs	r2, #64	@ 0x40
 800258c:	1a52      	subs	r2, r2, r1
 800258e:	4094      	lsls	r4, r2
 8002590:	0025      	movs	r5, r4
 8002592:	4305      	orrs	r5, r0
 8002594:	9503      	str	r5, [sp, #12]
 8002596:	9d03      	ldr	r5, [sp, #12]
 8002598:	1e6a      	subs	r2, r5, #1
 800259a:	4195      	sbcs	r5, r2
 800259c:	432f      	orrs	r7, r5
 800259e:	e610      	b.n	80021c2 <__aeabi_dsub+0x2be>
 80025a0:	0014      	movs	r4, r2
 80025a2:	2500      	movs	r5, #0
 80025a4:	2200      	movs	r2, #0
 80025a6:	e556      	b.n	8002056 <__aeabi_dsub+0x152>
 80025a8:	9b02      	ldr	r3, [sp, #8]
 80025aa:	4460      	add	r0, ip
 80025ac:	4699      	mov	r9, r3
 80025ae:	4560      	cmp	r0, ip
 80025b0:	4192      	sbcs	r2, r2
 80025b2:	444c      	add	r4, r9
 80025b4:	4252      	negs	r2, r2
 80025b6:	0005      	movs	r5, r0
 80025b8:	18a4      	adds	r4, r4, r2
 80025ba:	e74c      	b.n	8002456 <__aeabi_dsub+0x552>
 80025bc:	001a      	movs	r2, r3
 80025be:	001c      	movs	r4, r3
 80025c0:	432a      	orrs	r2, r5
 80025c2:	d000      	beq.n	80025c6 <__aeabi_dsub+0x6c2>
 80025c4:	e6b3      	b.n	800232e <__aeabi_dsub+0x42a>
 80025c6:	e6c9      	b.n	800235c <__aeabi_dsub+0x458>
 80025c8:	2480      	movs	r4, #128	@ 0x80
 80025ca:	2600      	movs	r6, #0
 80025cc:	0324      	lsls	r4, r4, #12
 80025ce:	e5ae      	b.n	800212e <__aeabi_dsub+0x22a>
 80025d0:	2120      	movs	r1, #32
 80025d2:	2500      	movs	r5, #0
 80025d4:	1a09      	subs	r1, r1, r0
 80025d6:	e517      	b.n	8002008 <__aeabi_dsub+0x104>
 80025d8:	2200      	movs	r2, #0
 80025da:	2500      	movs	r5, #0
 80025dc:	4c0b      	ldr	r4, [pc, #44]	@ (800260c <__aeabi_dsub+0x708>)
 80025de:	e53a      	b.n	8002056 <__aeabi_dsub+0x152>
 80025e0:	2d00      	cmp	r5, #0
 80025e2:	d100      	bne.n	80025e6 <__aeabi_dsub+0x6e2>
 80025e4:	e5f6      	b.n	80021d4 <__aeabi_dsub+0x2d0>
 80025e6:	464b      	mov	r3, r9
 80025e8:	1bda      	subs	r2, r3, r7
 80025ea:	4692      	mov	sl, r2
 80025ec:	2f00      	cmp	r7, #0
 80025ee:	d100      	bne.n	80025f2 <__aeabi_dsub+0x6ee>
 80025f0:	e66f      	b.n	80022d2 <__aeabi_dsub+0x3ce>
 80025f2:	2a38      	cmp	r2, #56	@ 0x38
 80025f4:	dc05      	bgt.n	8002602 <__aeabi_dsub+0x6fe>
 80025f6:	2680      	movs	r6, #128	@ 0x80
 80025f8:	0436      	lsls	r6, r6, #16
 80025fa:	4334      	orrs	r4, r6
 80025fc:	4688      	mov	r8, r1
 80025fe:	000e      	movs	r6, r1
 8002600:	e6d1      	b.n	80023a6 <__aeabi_dsub+0x4a2>
 8002602:	4688      	mov	r8, r1
 8002604:	000e      	movs	r6, r1
 8002606:	2501      	movs	r5, #1
 8002608:	e6de      	b.n	80023c8 <__aeabi_dsub+0x4c4>
 800260a:	46c0      	nop			@ (mov r8, r8)
 800260c:	000007ff 	.word	0x000007ff
 8002610:	ff7fffff 	.word	0xff7fffff
 8002614:	000007fe 	.word	0x000007fe
 8002618:	2d00      	cmp	r5, #0
 800261a:	d100      	bne.n	800261e <__aeabi_dsub+0x71a>
 800261c:	e668      	b.n	80022f0 <__aeabi_dsub+0x3ec>
 800261e:	464b      	mov	r3, r9
 8002620:	1bd9      	subs	r1, r3, r7
 8002622:	2f00      	cmp	r7, #0
 8002624:	d101      	bne.n	800262a <__aeabi_dsub+0x726>
 8002626:	468a      	mov	sl, r1
 8002628:	e5a7      	b.n	800217a <__aeabi_dsub+0x276>
 800262a:	2701      	movs	r7, #1
 800262c:	2938      	cmp	r1, #56	@ 0x38
 800262e:	dd00      	ble.n	8002632 <__aeabi_dsub+0x72e>
 8002630:	e5c7      	b.n	80021c2 <__aeabi_dsub+0x2be>
 8002632:	2280      	movs	r2, #128	@ 0x80
 8002634:	0412      	lsls	r2, r2, #16
 8002636:	4314      	orrs	r4, r2
 8002638:	e5af      	b.n	800219a <__aeabi_dsub+0x296>
 800263a:	46c0      	nop			@ (mov r8, r8)

0800263c <__aeabi_dcmpun>:
 800263c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800263e:	46c6      	mov	lr, r8
 8002640:	031e      	lsls	r6, r3, #12
 8002642:	0b36      	lsrs	r6, r6, #12
 8002644:	46b0      	mov	r8, r6
 8002646:	4e0d      	ldr	r6, [pc, #52]	@ (800267c <__aeabi_dcmpun+0x40>)
 8002648:	030c      	lsls	r4, r1, #12
 800264a:	004d      	lsls	r5, r1, #1
 800264c:	005f      	lsls	r7, r3, #1
 800264e:	b500      	push	{lr}
 8002650:	0b24      	lsrs	r4, r4, #12
 8002652:	0d6d      	lsrs	r5, r5, #21
 8002654:	0d7f      	lsrs	r7, r7, #21
 8002656:	42b5      	cmp	r5, r6
 8002658:	d00b      	beq.n	8002672 <__aeabi_dcmpun+0x36>
 800265a:	4908      	ldr	r1, [pc, #32]	@ (800267c <__aeabi_dcmpun+0x40>)
 800265c:	2000      	movs	r0, #0
 800265e:	428f      	cmp	r7, r1
 8002660:	d104      	bne.n	800266c <__aeabi_dcmpun+0x30>
 8002662:	4646      	mov	r6, r8
 8002664:	4316      	orrs	r6, r2
 8002666:	0030      	movs	r0, r6
 8002668:	1e43      	subs	r3, r0, #1
 800266a:	4198      	sbcs	r0, r3
 800266c:	bc80      	pop	{r7}
 800266e:	46b8      	mov	r8, r7
 8002670:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002672:	4304      	orrs	r4, r0
 8002674:	2001      	movs	r0, #1
 8002676:	2c00      	cmp	r4, #0
 8002678:	d1f8      	bne.n	800266c <__aeabi_dcmpun+0x30>
 800267a:	e7ee      	b.n	800265a <__aeabi_dcmpun+0x1e>
 800267c:	000007ff 	.word	0x000007ff

08002680 <__aeabi_d2iz>:
 8002680:	000b      	movs	r3, r1
 8002682:	0002      	movs	r2, r0
 8002684:	b570      	push	{r4, r5, r6, lr}
 8002686:	4d16      	ldr	r5, [pc, #88]	@ (80026e0 <__aeabi_d2iz+0x60>)
 8002688:	030c      	lsls	r4, r1, #12
 800268a:	b082      	sub	sp, #8
 800268c:	0049      	lsls	r1, r1, #1
 800268e:	2000      	movs	r0, #0
 8002690:	9200      	str	r2, [sp, #0]
 8002692:	9301      	str	r3, [sp, #4]
 8002694:	0b24      	lsrs	r4, r4, #12
 8002696:	0d49      	lsrs	r1, r1, #21
 8002698:	0fde      	lsrs	r6, r3, #31
 800269a:	42a9      	cmp	r1, r5
 800269c:	dd04      	ble.n	80026a8 <__aeabi_d2iz+0x28>
 800269e:	4811      	ldr	r0, [pc, #68]	@ (80026e4 <__aeabi_d2iz+0x64>)
 80026a0:	4281      	cmp	r1, r0
 80026a2:	dd03      	ble.n	80026ac <__aeabi_d2iz+0x2c>
 80026a4:	4b10      	ldr	r3, [pc, #64]	@ (80026e8 <__aeabi_d2iz+0x68>)
 80026a6:	18f0      	adds	r0, r6, r3
 80026a8:	b002      	add	sp, #8
 80026aa:	bd70      	pop	{r4, r5, r6, pc}
 80026ac:	2080      	movs	r0, #128	@ 0x80
 80026ae:	0340      	lsls	r0, r0, #13
 80026b0:	4320      	orrs	r0, r4
 80026b2:	4c0e      	ldr	r4, [pc, #56]	@ (80026ec <__aeabi_d2iz+0x6c>)
 80026b4:	1a64      	subs	r4, r4, r1
 80026b6:	2c1f      	cmp	r4, #31
 80026b8:	dd08      	ble.n	80026cc <__aeabi_d2iz+0x4c>
 80026ba:	4b0d      	ldr	r3, [pc, #52]	@ (80026f0 <__aeabi_d2iz+0x70>)
 80026bc:	1a5b      	subs	r3, r3, r1
 80026be:	40d8      	lsrs	r0, r3
 80026c0:	0003      	movs	r3, r0
 80026c2:	4258      	negs	r0, r3
 80026c4:	2e00      	cmp	r6, #0
 80026c6:	d1ef      	bne.n	80026a8 <__aeabi_d2iz+0x28>
 80026c8:	0018      	movs	r0, r3
 80026ca:	e7ed      	b.n	80026a8 <__aeabi_d2iz+0x28>
 80026cc:	4b09      	ldr	r3, [pc, #36]	@ (80026f4 <__aeabi_d2iz+0x74>)
 80026ce:	9a00      	ldr	r2, [sp, #0]
 80026d0:	469c      	mov	ip, r3
 80026d2:	0003      	movs	r3, r0
 80026d4:	4461      	add	r1, ip
 80026d6:	408b      	lsls	r3, r1
 80026d8:	40e2      	lsrs	r2, r4
 80026da:	4313      	orrs	r3, r2
 80026dc:	e7f1      	b.n	80026c2 <__aeabi_d2iz+0x42>
 80026de:	46c0      	nop			@ (mov r8, r8)
 80026e0:	000003fe 	.word	0x000003fe
 80026e4:	0000041d 	.word	0x0000041d
 80026e8:	7fffffff 	.word	0x7fffffff
 80026ec:	00000433 	.word	0x00000433
 80026f0:	00000413 	.word	0x00000413
 80026f4:	fffffbed 	.word	0xfffffbed

080026f8 <__aeabi_i2d>:
 80026f8:	b570      	push	{r4, r5, r6, lr}
 80026fa:	2800      	cmp	r0, #0
 80026fc:	d016      	beq.n	800272c <__aeabi_i2d+0x34>
 80026fe:	17c3      	asrs	r3, r0, #31
 8002700:	18c5      	adds	r5, r0, r3
 8002702:	405d      	eors	r5, r3
 8002704:	0fc4      	lsrs	r4, r0, #31
 8002706:	0028      	movs	r0, r5
 8002708:	f000 f914 	bl	8002934 <__clzsi2>
 800270c:	4b10      	ldr	r3, [pc, #64]	@ (8002750 <__aeabi_i2d+0x58>)
 800270e:	1a1b      	subs	r3, r3, r0
 8002710:	055b      	lsls	r3, r3, #21
 8002712:	0d5b      	lsrs	r3, r3, #21
 8002714:	280a      	cmp	r0, #10
 8002716:	dc14      	bgt.n	8002742 <__aeabi_i2d+0x4a>
 8002718:	0002      	movs	r2, r0
 800271a:	002e      	movs	r6, r5
 800271c:	3215      	adds	r2, #21
 800271e:	4096      	lsls	r6, r2
 8002720:	220b      	movs	r2, #11
 8002722:	1a12      	subs	r2, r2, r0
 8002724:	40d5      	lsrs	r5, r2
 8002726:	032d      	lsls	r5, r5, #12
 8002728:	0b2d      	lsrs	r5, r5, #12
 800272a:	e003      	b.n	8002734 <__aeabi_i2d+0x3c>
 800272c:	2400      	movs	r4, #0
 800272e:	2300      	movs	r3, #0
 8002730:	2500      	movs	r5, #0
 8002732:	2600      	movs	r6, #0
 8002734:	051b      	lsls	r3, r3, #20
 8002736:	432b      	orrs	r3, r5
 8002738:	07e4      	lsls	r4, r4, #31
 800273a:	4323      	orrs	r3, r4
 800273c:	0030      	movs	r0, r6
 800273e:	0019      	movs	r1, r3
 8002740:	bd70      	pop	{r4, r5, r6, pc}
 8002742:	380b      	subs	r0, #11
 8002744:	4085      	lsls	r5, r0
 8002746:	032d      	lsls	r5, r5, #12
 8002748:	2600      	movs	r6, #0
 800274a:	0b2d      	lsrs	r5, r5, #12
 800274c:	e7f2      	b.n	8002734 <__aeabi_i2d+0x3c>
 800274e:	46c0      	nop			@ (mov r8, r8)
 8002750:	0000041e 	.word	0x0000041e

08002754 <__aeabi_ui2d>:
 8002754:	b510      	push	{r4, lr}
 8002756:	1e04      	subs	r4, r0, #0
 8002758:	d010      	beq.n	800277c <__aeabi_ui2d+0x28>
 800275a:	f000 f8eb 	bl	8002934 <__clzsi2>
 800275e:	4b0e      	ldr	r3, [pc, #56]	@ (8002798 <__aeabi_ui2d+0x44>)
 8002760:	1a1b      	subs	r3, r3, r0
 8002762:	055b      	lsls	r3, r3, #21
 8002764:	0d5b      	lsrs	r3, r3, #21
 8002766:	280a      	cmp	r0, #10
 8002768:	dc0f      	bgt.n	800278a <__aeabi_ui2d+0x36>
 800276a:	220b      	movs	r2, #11
 800276c:	0021      	movs	r1, r4
 800276e:	1a12      	subs	r2, r2, r0
 8002770:	40d1      	lsrs	r1, r2
 8002772:	3015      	adds	r0, #21
 8002774:	030a      	lsls	r2, r1, #12
 8002776:	4084      	lsls	r4, r0
 8002778:	0b12      	lsrs	r2, r2, #12
 800277a:	e001      	b.n	8002780 <__aeabi_ui2d+0x2c>
 800277c:	2300      	movs	r3, #0
 800277e:	2200      	movs	r2, #0
 8002780:	051b      	lsls	r3, r3, #20
 8002782:	4313      	orrs	r3, r2
 8002784:	0020      	movs	r0, r4
 8002786:	0019      	movs	r1, r3
 8002788:	bd10      	pop	{r4, pc}
 800278a:	0022      	movs	r2, r4
 800278c:	380b      	subs	r0, #11
 800278e:	4082      	lsls	r2, r0
 8002790:	0312      	lsls	r2, r2, #12
 8002792:	2400      	movs	r4, #0
 8002794:	0b12      	lsrs	r2, r2, #12
 8002796:	e7f3      	b.n	8002780 <__aeabi_ui2d+0x2c>
 8002798:	0000041e 	.word	0x0000041e

0800279c <__aeabi_f2d>:
 800279c:	b570      	push	{r4, r5, r6, lr}
 800279e:	0242      	lsls	r2, r0, #9
 80027a0:	0043      	lsls	r3, r0, #1
 80027a2:	0fc4      	lsrs	r4, r0, #31
 80027a4:	20fe      	movs	r0, #254	@ 0xfe
 80027a6:	0e1b      	lsrs	r3, r3, #24
 80027a8:	1c59      	adds	r1, r3, #1
 80027aa:	0a55      	lsrs	r5, r2, #9
 80027ac:	4208      	tst	r0, r1
 80027ae:	d00c      	beq.n	80027ca <__aeabi_f2d+0x2e>
 80027b0:	21e0      	movs	r1, #224	@ 0xe0
 80027b2:	0089      	lsls	r1, r1, #2
 80027b4:	468c      	mov	ip, r1
 80027b6:	076d      	lsls	r5, r5, #29
 80027b8:	0b12      	lsrs	r2, r2, #12
 80027ba:	4463      	add	r3, ip
 80027bc:	051b      	lsls	r3, r3, #20
 80027be:	4313      	orrs	r3, r2
 80027c0:	07e4      	lsls	r4, r4, #31
 80027c2:	4323      	orrs	r3, r4
 80027c4:	0028      	movs	r0, r5
 80027c6:	0019      	movs	r1, r3
 80027c8:	bd70      	pop	{r4, r5, r6, pc}
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d114      	bne.n	80027f8 <__aeabi_f2d+0x5c>
 80027ce:	2d00      	cmp	r5, #0
 80027d0:	d01b      	beq.n	800280a <__aeabi_f2d+0x6e>
 80027d2:	0028      	movs	r0, r5
 80027d4:	f000 f8ae 	bl	8002934 <__clzsi2>
 80027d8:	280a      	cmp	r0, #10
 80027da:	dc1c      	bgt.n	8002816 <__aeabi_f2d+0x7a>
 80027dc:	230b      	movs	r3, #11
 80027de:	002a      	movs	r2, r5
 80027e0:	1a1b      	subs	r3, r3, r0
 80027e2:	40da      	lsrs	r2, r3
 80027e4:	0003      	movs	r3, r0
 80027e6:	3315      	adds	r3, #21
 80027e8:	409d      	lsls	r5, r3
 80027ea:	4b0e      	ldr	r3, [pc, #56]	@ (8002824 <__aeabi_f2d+0x88>)
 80027ec:	0312      	lsls	r2, r2, #12
 80027ee:	1a1b      	subs	r3, r3, r0
 80027f0:	055b      	lsls	r3, r3, #21
 80027f2:	0b12      	lsrs	r2, r2, #12
 80027f4:	0d5b      	lsrs	r3, r3, #21
 80027f6:	e7e1      	b.n	80027bc <__aeabi_f2d+0x20>
 80027f8:	2d00      	cmp	r5, #0
 80027fa:	d009      	beq.n	8002810 <__aeabi_f2d+0x74>
 80027fc:	0b13      	lsrs	r3, r2, #12
 80027fe:	2280      	movs	r2, #128	@ 0x80
 8002800:	0312      	lsls	r2, r2, #12
 8002802:	431a      	orrs	r2, r3
 8002804:	076d      	lsls	r5, r5, #29
 8002806:	4b08      	ldr	r3, [pc, #32]	@ (8002828 <__aeabi_f2d+0x8c>)
 8002808:	e7d8      	b.n	80027bc <__aeabi_f2d+0x20>
 800280a:	2300      	movs	r3, #0
 800280c:	2200      	movs	r2, #0
 800280e:	e7d5      	b.n	80027bc <__aeabi_f2d+0x20>
 8002810:	2200      	movs	r2, #0
 8002812:	4b05      	ldr	r3, [pc, #20]	@ (8002828 <__aeabi_f2d+0x8c>)
 8002814:	e7d2      	b.n	80027bc <__aeabi_f2d+0x20>
 8002816:	0003      	movs	r3, r0
 8002818:	002a      	movs	r2, r5
 800281a:	3b0b      	subs	r3, #11
 800281c:	409a      	lsls	r2, r3
 800281e:	2500      	movs	r5, #0
 8002820:	e7e3      	b.n	80027ea <__aeabi_f2d+0x4e>
 8002822:	46c0      	nop			@ (mov r8, r8)
 8002824:	00000389 	.word	0x00000389
 8002828:	000007ff 	.word	0x000007ff

0800282c <__aeabi_d2f>:
 800282c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800282e:	004b      	lsls	r3, r1, #1
 8002830:	030f      	lsls	r7, r1, #12
 8002832:	0d5b      	lsrs	r3, r3, #21
 8002834:	4c3b      	ldr	r4, [pc, #236]	@ (8002924 <__aeabi_d2f+0xf8>)
 8002836:	0f45      	lsrs	r5, r0, #29
 8002838:	b083      	sub	sp, #12
 800283a:	0a7f      	lsrs	r7, r7, #9
 800283c:	1c5e      	adds	r6, r3, #1
 800283e:	432f      	orrs	r7, r5
 8002840:	9000      	str	r0, [sp, #0]
 8002842:	9101      	str	r1, [sp, #4]
 8002844:	0fca      	lsrs	r2, r1, #31
 8002846:	00c5      	lsls	r5, r0, #3
 8002848:	4226      	tst	r6, r4
 800284a:	d00b      	beq.n	8002864 <__aeabi_d2f+0x38>
 800284c:	4936      	ldr	r1, [pc, #216]	@ (8002928 <__aeabi_d2f+0xfc>)
 800284e:	185c      	adds	r4, r3, r1
 8002850:	2cfe      	cmp	r4, #254	@ 0xfe
 8002852:	dd13      	ble.n	800287c <__aeabi_d2f+0x50>
 8002854:	20ff      	movs	r0, #255	@ 0xff
 8002856:	2300      	movs	r3, #0
 8002858:	05c0      	lsls	r0, r0, #23
 800285a:	4318      	orrs	r0, r3
 800285c:	07d2      	lsls	r2, r2, #31
 800285e:	4310      	orrs	r0, r2
 8002860:	b003      	add	sp, #12
 8002862:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002864:	2b00      	cmp	r3, #0
 8002866:	d102      	bne.n	800286e <__aeabi_d2f+0x42>
 8002868:	2000      	movs	r0, #0
 800286a:	2300      	movs	r3, #0
 800286c:	e7f4      	b.n	8002858 <__aeabi_d2f+0x2c>
 800286e:	433d      	orrs	r5, r7
 8002870:	d0f0      	beq.n	8002854 <__aeabi_d2f+0x28>
 8002872:	2380      	movs	r3, #128	@ 0x80
 8002874:	03db      	lsls	r3, r3, #15
 8002876:	20ff      	movs	r0, #255	@ 0xff
 8002878:	433b      	orrs	r3, r7
 800287a:	e7ed      	b.n	8002858 <__aeabi_d2f+0x2c>
 800287c:	2c00      	cmp	r4, #0
 800287e:	dd14      	ble.n	80028aa <__aeabi_d2f+0x7e>
 8002880:	9b00      	ldr	r3, [sp, #0]
 8002882:	00ff      	lsls	r7, r7, #3
 8002884:	019b      	lsls	r3, r3, #6
 8002886:	1e58      	subs	r0, r3, #1
 8002888:	4183      	sbcs	r3, r0
 800288a:	0f69      	lsrs	r1, r5, #29
 800288c:	433b      	orrs	r3, r7
 800288e:	430b      	orrs	r3, r1
 8002890:	0759      	lsls	r1, r3, #29
 8002892:	d041      	beq.n	8002918 <__aeabi_d2f+0xec>
 8002894:	210f      	movs	r1, #15
 8002896:	4019      	ands	r1, r3
 8002898:	2904      	cmp	r1, #4
 800289a:	d028      	beq.n	80028ee <__aeabi_d2f+0xc2>
 800289c:	3304      	adds	r3, #4
 800289e:	0159      	lsls	r1, r3, #5
 80028a0:	d525      	bpl.n	80028ee <__aeabi_d2f+0xc2>
 80028a2:	3401      	adds	r4, #1
 80028a4:	2300      	movs	r3, #0
 80028a6:	b2e0      	uxtb	r0, r4
 80028a8:	e7d6      	b.n	8002858 <__aeabi_d2f+0x2c>
 80028aa:	0021      	movs	r1, r4
 80028ac:	3117      	adds	r1, #23
 80028ae:	dbdb      	blt.n	8002868 <__aeabi_d2f+0x3c>
 80028b0:	2180      	movs	r1, #128	@ 0x80
 80028b2:	201e      	movs	r0, #30
 80028b4:	0409      	lsls	r1, r1, #16
 80028b6:	4339      	orrs	r1, r7
 80028b8:	1b00      	subs	r0, r0, r4
 80028ba:	281f      	cmp	r0, #31
 80028bc:	dd1b      	ble.n	80028f6 <__aeabi_d2f+0xca>
 80028be:	2602      	movs	r6, #2
 80028c0:	4276      	negs	r6, r6
 80028c2:	1b34      	subs	r4, r6, r4
 80028c4:	000e      	movs	r6, r1
 80028c6:	40e6      	lsrs	r6, r4
 80028c8:	0034      	movs	r4, r6
 80028ca:	2820      	cmp	r0, #32
 80028cc:	d004      	beq.n	80028d8 <__aeabi_d2f+0xac>
 80028ce:	4817      	ldr	r0, [pc, #92]	@ (800292c <__aeabi_d2f+0x100>)
 80028d0:	4684      	mov	ip, r0
 80028d2:	4463      	add	r3, ip
 80028d4:	4099      	lsls	r1, r3
 80028d6:	430d      	orrs	r5, r1
 80028d8:	002b      	movs	r3, r5
 80028da:	1e59      	subs	r1, r3, #1
 80028dc:	418b      	sbcs	r3, r1
 80028de:	4323      	orrs	r3, r4
 80028e0:	0759      	lsls	r1, r3, #29
 80028e2:	d015      	beq.n	8002910 <__aeabi_d2f+0xe4>
 80028e4:	210f      	movs	r1, #15
 80028e6:	2400      	movs	r4, #0
 80028e8:	4019      	ands	r1, r3
 80028ea:	2904      	cmp	r1, #4
 80028ec:	d117      	bne.n	800291e <__aeabi_d2f+0xf2>
 80028ee:	019b      	lsls	r3, r3, #6
 80028f0:	0a5b      	lsrs	r3, r3, #9
 80028f2:	b2e0      	uxtb	r0, r4
 80028f4:	e7b0      	b.n	8002858 <__aeabi_d2f+0x2c>
 80028f6:	4c0e      	ldr	r4, [pc, #56]	@ (8002930 <__aeabi_d2f+0x104>)
 80028f8:	191c      	adds	r4, r3, r4
 80028fa:	002b      	movs	r3, r5
 80028fc:	40a5      	lsls	r5, r4
 80028fe:	40c3      	lsrs	r3, r0
 8002900:	40a1      	lsls	r1, r4
 8002902:	1e68      	subs	r0, r5, #1
 8002904:	4185      	sbcs	r5, r0
 8002906:	4329      	orrs	r1, r5
 8002908:	430b      	orrs	r3, r1
 800290a:	2400      	movs	r4, #0
 800290c:	0759      	lsls	r1, r3, #29
 800290e:	d1c1      	bne.n	8002894 <__aeabi_d2f+0x68>
 8002910:	019b      	lsls	r3, r3, #6
 8002912:	2000      	movs	r0, #0
 8002914:	0a5b      	lsrs	r3, r3, #9
 8002916:	e79f      	b.n	8002858 <__aeabi_d2f+0x2c>
 8002918:	08db      	lsrs	r3, r3, #3
 800291a:	b2e0      	uxtb	r0, r4
 800291c:	e79c      	b.n	8002858 <__aeabi_d2f+0x2c>
 800291e:	3304      	adds	r3, #4
 8002920:	e7e5      	b.n	80028ee <__aeabi_d2f+0xc2>
 8002922:	46c0      	nop			@ (mov r8, r8)
 8002924:	000007fe 	.word	0x000007fe
 8002928:	fffffc80 	.word	0xfffffc80
 800292c:	fffffca2 	.word	0xfffffca2
 8002930:	fffffc82 	.word	0xfffffc82

08002934 <__clzsi2>:
 8002934:	211c      	movs	r1, #28
 8002936:	2301      	movs	r3, #1
 8002938:	041b      	lsls	r3, r3, #16
 800293a:	4298      	cmp	r0, r3
 800293c:	d301      	bcc.n	8002942 <__clzsi2+0xe>
 800293e:	0c00      	lsrs	r0, r0, #16
 8002940:	3910      	subs	r1, #16
 8002942:	0a1b      	lsrs	r3, r3, #8
 8002944:	4298      	cmp	r0, r3
 8002946:	d301      	bcc.n	800294c <__clzsi2+0x18>
 8002948:	0a00      	lsrs	r0, r0, #8
 800294a:	3908      	subs	r1, #8
 800294c:	091b      	lsrs	r3, r3, #4
 800294e:	4298      	cmp	r0, r3
 8002950:	d301      	bcc.n	8002956 <__clzsi2+0x22>
 8002952:	0900      	lsrs	r0, r0, #4
 8002954:	3904      	subs	r1, #4
 8002956:	a202      	add	r2, pc, #8	@ (adr r2, 8002960 <__clzsi2+0x2c>)
 8002958:	5c10      	ldrb	r0, [r2, r0]
 800295a:	1840      	adds	r0, r0, r1
 800295c:	4770      	bx	lr
 800295e:	46c0      	nop			@ (mov r8, r8)
 8002960:	02020304 	.word	0x02020304
 8002964:	01010101 	.word	0x01010101
	...

08002970 <__clzdi2>:
 8002970:	b510      	push	{r4, lr}
 8002972:	2900      	cmp	r1, #0
 8002974:	d103      	bne.n	800297e <__clzdi2+0xe>
 8002976:	f7ff ffdd 	bl	8002934 <__clzsi2>
 800297a:	3020      	adds	r0, #32
 800297c:	e002      	b.n	8002984 <__clzdi2+0x14>
 800297e:	0008      	movs	r0, r1
 8002980:	f7ff ffd8 	bl	8002934 <__clzsi2>
 8002984:	bd10      	pop	{r4, pc}
 8002986:	46c0      	nop			@ (mov r8, r8)

08002988 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8002988:	b580      	push	{r7, lr}
 800298a:	b082      	sub	sp, #8
 800298c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800298e:	4b10      	ldr	r3, [pc, #64]	@ (80029d0 <MX_DMA_Init+0x48>)
 8002990:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8002992:	4b0f      	ldr	r3, [pc, #60]	@ (80029d0 <MX_DMA_Init+0x48>)
 8002994:	2101      	movs	r1, #1
 8002996:	430a      	orrs	r2, r1
 8002998:	631a      	str	r2, [r3, #48]	@ 0x30
 800299a:	4b0d      	ldr	r3, [pc, #52]	@ (80029d0 <MX_DMA_Init+0x48>)
 800299c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800299e:	2201      	movs	r2, #1
 80029a0:	4013      	ands	r3, r2
 80029a2:	607b      	str	r3, [r7, #4]
 80029a4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel2_3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_3_IRQn, 0, 0);
 80029a6:	2200      	movs	r2, #0
 80029a8:	2100      	movs	r1, #0
 80029aa:	200a      	movs	r0, #10
 80029ac:	f001 fbf4 	bl	8004198 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_3_IRQn);
 80029b0:	200a      	movs	r0, #10
 80029b2:	f001 fc06 	bl	80041c2 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_5_6_7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_5_6_7_IRQn, 0, 0);
 80029b6:	2200      	movs	r2, #0
 80029b8:	2100      	movs	r1, #0
 80029ba:	200b      	movs	r0, #11
 80029bc:	f001 fbec 	bl	8004198 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_5_6_7_IRQn);
 80029c0:	200b      	movs	r0, #11
 80029c2:	f001 fbfe 	bl	80041c2 <HAL_NVIC_EnableIRQ>

}
 80029c6:	46c0      	nop			@ (mov r8, r8)
 80029c8:	46bd      	mov	sp, r7
 80029ca:	b002      	add	sp, #8
 80029cc:	bd80      	pop	{r7, pc}
 80029ce:	46c0      	nop			@ (mov r8, r8)
 80029d0:	40021000 	.word	0x40021000

080029d4 <Gadget_Init>:
//  // Wait at least MINIMUM_AWAKE_TIME_SECONDS seconds before going to sleep
//  if(awakeTime < MINIMUM_AWAKE_TIME_SECONDS * 1000) return false;
//  return true;
//}

void Gadget_Init(I2C_HandleTypeDef* humidTempI2c, I2S_HandleTypeDef* micI2s) {
 80029d4:	b580      	push	{r7, lr}
 80029d6:	b082      	sub	sp, #8
 80029d8:	af00      	add	r7, sp, #0
 80029da:	6078      	str	r0, [r7, #4]
 80029dc:	6039      	str	r1, [r7, #0]
  // Check battery power
  // Init sensor + peripherals
  Meas_Init(humidTempI2c, micI2s);
 80029de:	683a      	ldr	r2, [r7, #0]
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	0011      	movs	r1, r2
 80029e4:	0018      	movs	r0, r3
 80029e6:	f000 fc81 	bl	80032ec <Meas_Init>
  Meas_Start();
 80029ea:	f000 fc8c 	bl	8003306 <Meas_Start>
  Info("Gadget initialised.");
 80029ee:	4a05      	ldr	r2, [pc, #20]	@ (8002a04 <Gadget_Init+0x30>)
 80029f0:	4b05      	ldr	r3, [pc, #20]	@ (8002a08 <Gadget_Init+0x34>)
 80029f2:	0019      	movs	r1, r3
 80029f4:	2002      	movs	r0, #2
 80029f6:	f000 ff1b 	bl	8003830 <CreateLine>

}
 80029fa:	46c0      	nop			@ (mov r8, r8)
 80029fc:	46bd      	mov	sp, r7
 80029fe:	b002      	add	sp, #8
 8002a00:	bd80      	pop	{r7, pc}
 8002a02:	46c0      	nop			@ (mov r8, r8)
 8002a04:	0800b3f8 	.word	0x0800b3f8
 8002a08:	0800b40c 	.word	0x0800b40c

08002a0c <UpkeepGadget>:

void UpkeepGadget() {
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	af00      	add	r7, sp, #0
   */
//  if(ShouldSleep()){
//        Sleep();
//        return;
//  }
  Meas_Upkeep();
 8002a10:	f000 fc80 	bl	8003314 <Meas_Upkeep>
}
 8002a14:	46c0      	nop			@ (mov r8, r8)
 8002a16:	46bd      	mov	sp, r7
 8002a18:	bd80      	pop	{r7, pc}
	...

08002a1c <MX_GPIO_Init>:
        * EXTI
        * Free pins are configured automatically as Analog (this feature is enabled through
        * the Code Generation settings)
*/
void MX_GPIO_Init(void)
{
 8002a1c:	b590      	push	{r4, r7, lr}
 8002a1e:	b08b      	sub	sp, #44	@ 0x2c
 8002a20:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002a22:	2414      	movs	r4, #20
 8002a24:	193b      	adds	r3, r7, r4
 8002a26:	0018      	movs	r0, r3
 8002a28:	2314      	movs	r3, #20
 8002a2a:	001a      	movs	r2, r3
 8002a2c:	2100      	movs	r1, #0
 8002a2e:	f006 fb63 	bl	80090f8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002a32:	4b79      	ldr	r3, [pc, #484]	@ (8002c18 <MX_GPIO_Init+0x1fc>)
 8002a34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a36:	4b78      	ldr	r3, [pc, #480]	@ (8002c18 <MX_GPIO_Init+0x1fc>)
 8002a38:	2104      	movs	r1, #4
 8002a3a:	430a      	orrs	r2, r1
 8002a3c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002a3e:	4b76      	ldr	r3, [pc, #472]	@ (8002c18 <MX_GPIO_Init+0x1fc>)
 8002a40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a42:	2204      	movs	r2, #4
 8002a44:	4013      	ands	r3, r2
 8002a46:	613b      	str	r3, [r7, #16]
 8002a48:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002a4a:	4b73      	ldr	r3, [pc, #460]	@ (8002c18 <MX_GPIO_Init+0x1fc>)
 8002a4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a4e:	4b72      	ldr	r3, [pc, #456]	@ (8002c18 <MX_GPIO_Init+0x1fc>)
 8002a50:	2180      	movs	r1, #128	@ 0x80
 8002a52:	430a      	orrs	r2, r1
 8002a54:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002a56:	4b70      	ldr	r3, [pc, #448]	@ (8002c18 <MX_GPIO_Init+0x1fc>)
 8002a58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a5a:	2280      	movs	r2, #128	@ 0x80
 8002a5c:	4013      	ands	r3, r2
 8002a5e:	60fb      	str	r3, [r7, #12]
 8002a60:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a62:	4b6d      	ldr	r3, [pc, #436]	@ (8002c18 <MX_GPIO_Init+0x1fc>)
 8002a64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a66:	4b6c      	ldr	r3, [pc, #432]	@ (8002c18 <MX_GPIO_Init+0x1fc>)
 8002a68:	2101      	movs	r1, #1
 8002a6a:	430a      	orrs	r2, r1
 8002a6c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002a6e:	4b6a      	ldr	r3, [pc, #424]	@ (8002c18 <MX_GPIO_Init+0x1fc>)
 8002a70:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a72:	2201      	movs	r2, #1
 8002a74:	4013      	ands	r3, r2
 8002a76:	60bb      	str	r3, [r7, #8]
 8002a78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a7a:	4b67      	ldr	r3, [pc, #412]	@ (8002c18 <MX_GPIO_Init+0x1fc>)
 8002a7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a7e:	4b66      	ldr	r3, [pc, #408]	@ (8002c18 <MX_GPIO_Init+0x1fc>)
 8002a80:	2102      	movs	r1, #2
 8002a82:	430a      	orrs	r2, r1
 8002a84:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002a86:	4b64      	ldr	r3, [pc, #400]	@ (8002c18 <MX_GPIO_Init+0x1fc>)
 8002a88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002a8a:	2202      	movs	r2, #2
 8002a8c:	4013      	ands	r3, r2
 8002a8e:	607b      	str	r3, [r7, #4]
 8002a90:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002a92:	4b61      	ldr	r3, [pc, #388]	@ (8002c18 <MX_GPIO_Init+0x1fc>)
 8002a94:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002a96:	4b60      	ldr	r3, [pc, #384]	@ (8002c18 <MX_GPIO_Init+0x1fc>)
 8002a98:	2108      	movs	r1, #8
 8002a9a:	430a      	orrs	r2, r1
 8002a9c:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002a9e:	4b5e      	ldr	r3, [pc, #376]	@ (8002c18 <MX_GPIO_Init+0x1fc>)
 8002aa0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002aa2:	2208      	movs	r2, #8
 8002aa4:	4013      	ands	r3, r2
 8002aa6:	603b      	str	r3, [r7, #0]
 8002aa8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MIC_Trigger_GPIO_Port, MIC_Trigger_Pin, GPIO_PIN_RESET);
 8002aaa:	2380      	movs	r3, #128	@ 0x80
 8002aac:	00db      	lsls	r3, r3, #3
 8002aae:	485b      	ldr	r0, [pc, #364]	@ (8002c1c <MX_GPIO_Init+0x200>)
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	0019      	movs	r1, r3
 8002ab4:	f001 ff2e 	bl	8004914 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(STATUS_LED_GPIO_Port, STATUS_LED_Pin, GPIO_PIN_RESET);
 8002ab8:	2380      	movs	r3, #128	@ 0x80
 8002aba:	005b      	lsls	r3, r3, #1
 8002abc:	4858      	ldr	r0, [pc, #352]	@ (8002c20 <MX_GPIO_Init+0x204>)
 8002abe:	2200      	movs	r2, #0
 8002ac0:	0019      	movs	r1, r3
 8002ac2:	f001 ff27 	bl	8004914 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Wireless_EN_GPIO_Port, Wireless_EN_Pin, GPIO_PIN_SET);
 8002ac6:	2380      	movs	r3, #128	@ 0x80
 8002ac8:	0219      	lsls	r1, r3, #8
 8002aca:	23a0      	movs	r3, #160	@ 0xa0
 8002acc:	05db      	lsls	r3, r3, #23
 8002ace:	2201      	movs	r2, #1
 8002ad0:	0018      	movs	r0, r3
 8002ad2:	f001 ff1f 	bl	8004914 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 PC0
                           PC1 PC2 PC3 PC4
                           PC5 PC6 PC7 PC9
                           PC11 PC12 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0
 8002ad6:	193b      	adds	r3, r7, r4
 8002ad8:	4a52      	ldr	r2, [pc, #328]	@ (8002c24 <MX_GPIO_Init+0x208>)
 8002ada:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_9
                          |GPIO_PIN_11|GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002adc:	193b      	adds	r3, r7, r4
 8002ade:	2203      	movs	r2, #3
 8002ae0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ae2:	193b      	adds	r3, r7, r4
 8002ae4:	2200      	movs	r2, #0
 8002ae6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002ae8:	193b      	adds	r3, r7, r4
 8002aea:	4a4d      	ldr	r2, [pc, #308]	@ (8002c20 <MX_GPIO_Init+0x204>)
 8002aec:	0019      	movs	r1, r3
 8002aee:	0010      	movs	r0, r2
 8002af0:	f001 fd92 	bl	8004618 <HAL_GPIO_Init>

  /*Configure GPIO pins : PH0 PH1 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8002af4:	193b      	adds	r3, r7, r4
 8002af6:	2203      	movs	r2, #3
 8002af8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002afa:	193b      	adds	r3, r7, r4
 8002afc:	2203      	movs	r2, #3
 8002afe:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b00:	193b      	adds	r3, r7, r4
 8002b02:	2200      	movs	r2, #0
 8002b04:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8002b06:	193b      	adds	r3, r7, r4
 8002b08:	4a47      	ldr	r2, [pc, #284]	@ (8002c28 <MX_GPIO_Init+0x20c>)
 8002b0a:	0019      	movs	r1, r3
 8002b0c:	0010      	movs	r0, r2
 8002b0e:	f001 fd83 	bl	8004618 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA2 PA3 PA4
                           PA5 PA6 PA7 PA8
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4
 8002b12:	193b      	adds	r3, r7, r4
 8002b14:	4a45      	ldr	r2, [pc, #276]	@ (8002c2c <MX_GPIO_Init+0x210>)
 8002b16:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b18:	193b      	adds	r3, r7, r4
 8002b1a:	2203      	movs	r2, #3
 8002b1c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b1e:	193b      	adds	r3, r7, r4
 8002b20:	2200      	movs	r2, #0
 8002b22:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b24:	193a      	adds	r2, r7, r4
 8002b26:	23a0      	movs	r3, #160	@ 0xa0
 8002b28:	05db      	lsls	r3, r3, #23
 8002b2a:	0011      	movs	r1, r2
 8002b2c:	0018      	movs	r0, r3
 8002b2e:	f001 fd73 	bl	8004618 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB11
                           PB14 PB3 PB4 PB5
                           PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_11
 8002b32:	193b      	adds	r3, r7, r4
 8002b34:	4a3e      	ldr	r2, [pc, #248]	@ (8002c30 <MX_GPIO_Init+0x214>)
 8002b36:	601a      	str	r2, [r3, #0]
                          |GPIO_PIN_14|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002b38:	193b      	adds	r3, r7, r4
 8002b3a:	2203      	movs	r2, #3
 8002b3c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b3e:	193b      	adds	r3, r7, r4
 8002b40:	2200      	movs	r2, #0
 8002b42:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002b44:	193b      	adds	r3, r7, r4
 8002b46:	4a35      	ldr	r2, [pc, #212]	@ (8002c1c <MX_GPIO_Init+0x200>)
 8002b48:	0019      	movs	r1, r3
 8002b4a:	0010      	movs	r0, r2
 8002b4c:	f001 fd64 	bl	8004618 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = MIC_Trigger_Pin;
 8002b50:	0021      	movs	r1, r4
 8002b52:	187b      	adds	r3, r7, r1
 8002b54:	2280      	movs	r2, #128	@ 0x80
 8002b56:	00d2      	lsls	r2, r2, #3
 8002b58:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b5a:	000c      	movs	r4, r1
 8002b5c:	193b      	adds	r3, r7, r4
 8002b5e:	2201      	movs	r2, #1
 8002b60:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b62:	193b      	adds	r3, r7, r4
 8002b64:	2200      	movs	r2, #0
 8002b66:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b68:	193b      	adds	r3, r7, r4
 8002b6a:	2203      	movs	r2, #3
 8002b6c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(MIC_Trigger_GPIO_Port, &GPIO_InitStruct);
 8002b6e:	193b      	adds	r3, r7, r4
 8002b70:	4a2a      	ldr	r2, [pc, #168]	@ (8002c1c <MX_GPIO_Init+0x200>)
 8002b72:	0019      	movs	r1, r3
 8002b74:	0010      	movs	r0, r2
 8002b76:	f001 fd4f 	bl	8004618 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = STATUS_LED_Pin;
 8002b7a:	0021      	movs	r1, r4
 8002b7c:	187b      	adds	r3, r7, r1
 8002b7e:	2280      	movs	r2, #128	@ 0x80
 8002b80:	0052      	lsls	r2, r2, #1
 8002b82:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002b84:	000c      	movs	r4, r1
 8002b86:	193b      	adds	r3, r7, r4
 8002b88:	2201      	movs	r2, #1
 8002b8a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b8c:	193b      	adds	r3, r7, r4
 8002b8e:	2200      	movs	r2, #0
 8002b90:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b92:	193b      	adds	r3, r7, r4
 8002b94:	2200      	movs	r2, #0
 8002b96:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(STATUS_LED_GPIO_Port, &GPIO_InitStruct);
 8002b98:	193b      	adds	r3, r7, r4
 8002b9a:	4a21      	ldr	r2, [pc, #132]	@ (8002c20 <MX_GPIO_Init+0x204>)
 8002b9c:	0019      	movs	r1, r3
 8002b9e:	0010      	movs	r0, r2
 8002ba0:	f001 fd3a 	bl	8004618 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Wireless_EN_Pin;
 8002ba4:	0021      	movs	r1, r4
 8002ba6:	187b      	adds	r3, r7, r1
 8002ba8:	2280      	movs	r2, #128	@ 0x80
 8002baa:	0212      	lsls	r2, r2, #8
 8002bac:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002bae:	000c      	movs	r4, r1
 8002bb0:	193b      	adds	r3, r7, r4
 8002bb2:	2201      	movs	r2, #1
 8002bb4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bb6:	193b      	adds	r3, r7, r4
 8002bb8:	2200      	movs	r2, #0
 8002bba:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bbc:	193b      	adds	r3, r7, r4
 8002bbe:	2200      	movs	r2, #0
 8002bc0:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(Wireless_EN_GPIO_Port, &GPIO_InitStruct);
 8002bc2:	193a      	adds	r2, r7, r4
 8002bc4:	23a0      	movs	r3, #160	@ 0xa0
 8002bc6:	05db      	lsls	r3, r3, #23
 8002bc8:	0011      	movs	r1, r2
 8002bca:	0018      	movs	r0, r3
 8002bcc:	f001 fd24 	bl	8004618 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002bd0:	193b      	adds	r3, r7, r4
 8002bd2:	2204      	movs	r2, #4
 8002bd4:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002bd6:	193b      	adds	r3, r7, r4
 8002bd8:	2203      	movs	r2, #3
 8002bda:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bdc:	193b      	adds	r3, r7, r4
 8002bde:	2200      	movs	r2, #0
 8002be0:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002be2:	193b      	adds	r3, r7, r4
 8002be4:	4a13      	ldr	r2, [pc, #76]	@ (8002c34 <MX_GPIO_Init+0x218>)
 8002be6:	0019      	movs	r1, r3
 8002be8:	0010      	movs	r0, r2
 8002bea:	f001 fd15 	bl	8004618 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = Wireless_PG_Pin;
 8002bee:	0021      	movs	r1, r4
 8002bf0:	187b      	adds	r3, r7, r1
 8002bf2:	2280      	movs	r2, #128	@ 0x80
 8002bf4:	0052      	lsls	r2, r2, #1
 8002bf6:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002bf8:	187b      	adds	r3, r7, r1
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bfe:	187b      	adds	r3, r7, r1
 8002c00:	2200      	movs	r2, #0
 8002c02:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(Wireless_PG_GPIO_Port, &GPIO_InitStruct);
 8002c04:	187b      	adds	r3, r7, r1
 8002c06:	4a05      	ldr	r2, [pc, #20]	@ (8002c1c <MX_GPIO_Init+0x200>)
 8002c08:	0019      	movs	r1, r3
 8002c0a:	0010      	movs	r0, r2
 8002c0c:	f001 fd04 	bl	8004618 <HAL_GPIO_Init>

}
 8002c10:	46c0      	nop			@ (mov r8, r8)
 8002c12:	46bd      	mov	sp, r7
 8002c14:	b00b      	add	sp, #44	@ 0x2c
 8002c16:	bd90      	pop	{r4, r7, pc}
 8002c18:	40021000 	.word	0x40021000
 8002c1c:	50000400 	.word	0x50000400
 8002c20:	50000800 	.word	0x50000800
 8002c24:	0000faff 	.word	0x0000faff
 8002c28:	50001c00 	.word	0x50001c00
 8002c2c:	000011fd 	.word	0x000011fd
 8002c30:	00004a3f 	.word	0x00004a3f
 8002c34:	50000c00 	.word	0x50000c00

08002c38 <HT_Init>:
static bool WriteI2C(uint8_t address, uint8_t* buffer, uint8_t nrBytes);

static volatile bool StartUpDone = false;
static volatile bool DataReady = false;

void HT_Init(I2C_HandleTypeDef* humTempI2c) {
 8002c38:	b580      	push	{r7, lr}
 8002c3a:	b082      	sub	sp, #8
 8002c3c:	af00      	add	r7, sp, #0
 8002c3e:	6078      	str	r0, [r7, #4]
  HumTempI2c = humTempI2c;
 8002c40:	4b06      	ldr	r3, [pc, #24]	@ (8002c5c <HT_Init+0x24>)
 8002c42:	687a      	ldr	r2, [r7, #4]
 8002c44:	601a      	str	r2, [r3, #0]
  HIDS_Init(ReadI2C, WriteI2C);
 8002c46:	4a06      	ldr	r2, [pc, #24]	@ (8002c60 <HT_Init+0x28>)
 8002c48:	4b06      	ldr	r3, [pc, #24]	@ (8002c64 <HT_Init+0x2c>)
 8002c4a:	0011      	movs	r1, r2
 8002c4c:	0018      	movs	r0, r3
 8002c4e:	f000 ff3f 	bl	8003ad0 <HIDS_Init>
}
 8002c52:	46c0      	nop			@ (mov r8, r8)
 8002c54:	46bd      	mov	sp, r7
 8002c56:	b002      	add	sp, #8
 8002c58:	bd80      	pop	{r7, pc}
 8002c5a:	46c0      	nop			@ (mov r8, r8)
 8002c5c:	200001fc 	.word	0x200001fc
 8002c60:	08002d31 	.word	0x08002d31
 8002c64:	08002c89 	.word	0x08002c89

08002c68 <I2C_ResetFlags>:

static void I2C_ResetFlags() {
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	af00      	add	r7, sp, #0
  I2C_Transfer_Complete = false;
 8002c6c:	4b04      	ldr	r3, [pc, #16]	@ (8002c80 <I2C_ResetFlags+0x18>)
 8002c6e:	2200      	movs	r2, #0
 8002c70:	701a      	strb	r2, [r3, #0]
  I2C_Transfer_Error = false;
 8002c72:	4b04      	ldr	r3, [pc, #16]	@ (8002c84 <I2C_ResetFlags+0x1c>)
 8002c74:	2200      	movs	r2, #0
 8002c76:	701a      	strb	r2, [r3, #0]
}
 8002c78:	46c0      	nop			@ (mov r8, r8)
 8002c7a:	46bd      	mov	sp, r7
 8002c7c:	bd80      	pop	{r7, pc}
 8002c7e:	46c0      	nop			@ (mov r8, r8)
 8002c80:	20000200 	.word	0x20000200
 8002c84:	20000201 	.word	0x20000201

08002c88 <ReadI2C>:

static bool ReadI2C(uint8_t address, uint8_t* buffer, uint8_t nrBytes) {
 8002c88:	b5b0      	push	{r4, r5, r7, lr}
 8002c8a:	b084      	sub	sp, #16
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6039      	str	r1, [r7, #0]
 8002c90:	0011      	movs	r1, r2
 8002c92:	1dfb      	adds	r3, r7, #7
 8002c94:	1c02      	adds	r2, r0, #0
 8002c96:	701a      	strb	r2, [r3, #0]
 8002c98:	1dbb      	adds	r3, r7, #6
 8002c9a:	1c0a      	adds	r2, r1, #0
 8002c9c:	701a      	strb	r2, [r3, #0]
  I2C_ResetFlags();
 8002c9e:	f7ff ffe3 	bl	8002c68 <I2C_ResetFlags>
  HAL_StatusTypeDef status =
      HAL_I2C_Master_Receive_DMA(HumTempI2c, (address << 1), buffer, nrBytes);
 8002ca2:	4b20      	ldr	r3, [pc, #128]	@ (8002d24 <ReadI2C+0x9c>)
 8002ca4:	6818      	ldr	r0, [r3, #0]
 8002ca6:	1dfb      	adds	r3, r7, #7
 8002ca8:	781b      	ldrb	r3, [r3, #0]
 8002caa:	b29b      	uxth	r3, r3
 8002cac:	18db      	adds	r3, r3, r3
 8002cae:	b299      	uxth	r1, r3
 8002cb0:	1dbb      	adds	r3, r7, #6
 8002cb2:	781b      	ldrb	r3, [r3, #0]
 8002cb4:	b29b      	uxth	r3, r3
 8002cb6:	250f      	movs	r5, #15
 8002cb8:	197c      	adds	r4, r7, r5
 8002cba:	683a      	ldr	r2, [r7, #0]
 8002cbc:	f001 ffe4 	bl	8004c88 <HAL_I2C_Master_Receive_DMA>
 8002cc0:	0003      	movs	r3, r0
 8002cc2:	7023      	strb	r3, [r4, #0]
  if (status != HAL_OK) {
 8002cc4:	197b      	adds	r3, r7, r5
 8002cc6:	781b      	ldrb	r3, [r3, #0]
 8002cc8:	2b00      	cmp	r3, #0
 8002cca:	d001      	beq.n	8002cd0 <ReadI2C+0x48>
    return false;
 8002ccc:	2300      	movs	r3, #0
 8002cce:	e024      	b.n	8002d1a <ReadI2C+0x92>
  }

  while (!I2C_Transfer_Complete && !I2C_Transfer_Error) {
 8002cd0:	46c0      	nop			@ (mov r8, r8)
 8002cd2:	4b15      	ldr	r3, [pc, #84]	@ (8002d28 <ReadI2C+0xa0>)
 8002cd4:	781b      	ldrb	r3, [r3, #0]
 8002cd6:	b2db      	uxtb	r3, r3
 8002cd8:	2201      	movs	r2, #1
 8002cda:	4053      	eors	r3, r2
 8002cdc:	b2db      	uxtb	r3, r3
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d007      	beq.n	8002cf2 <ReadI2C+0x6a>
 8002ce2:	4b12      	ldr	r3, [pc, #72]	@ (8002d2c <ReadI2C+0xa4>)
 8002ce4:	781b      	ldrb	r3, [r3, #0]
 8002ce6:	b2db      	uxtb	r3, r3
 8002ce8:	2201      	movs	r2, #1
 8002cea:	4053      	eors	r3, r2
 8002cec:	b2db      	uxtb	r3, r3
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d1ef      	bne.n	8002cd2 <ReadI2C+0x4a>
    // Wait for the transfer to complete
  }
  return (I2C_Transfer_Complete && !I2C_Transfer_Error);
 8002cf2:	4b0d      	ldr	r3, [pc, #52]	@ (8002d28 <ReadI2C+0xa0>)
 8002cf4:	781b      	ldrb	r3, [r3, #0]
 8002cf6:	b2db      	uxtb	r3, r3
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d009      	beq.n	8002d10 <ReadI2C+0x88>
 8002cfc:	4b0b      	ldr	r3, [pc, #44]	@ (8002d2c <ReadI2C+0xa4>)
 8002cfe:	781b      	ldrb	r3, [r3, #0]
 8002d00:	b2db      	uxtb	r3, r3
 8002d02:	2201      	movs	r2, #1
 8002d04:	4053      	eors	r3, r2
 8002d06:	b2db      	uxtb	r3, r3
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d001      	beq.n	8002d10 <ReadI2C+0x88>
 8002d0c:	2301      	movs	r3, #1
 8002d0e:	e000      	b.n	8002d12 <ReadI2C+0x8a>
 8002d10:	2300      	movs	r3, #0
 8002d12:	1c1a      	adds	r2, r3, #0
 8002d14:	2301      	movs	r3, #1
 8002d16:	4013      	ands	r3, r2
 8002d18:	b2db      	uxtb	r3, r3
}
 8002d1a:	0018      	movs	r0, r3
 8002d1c:	46bd      	mov	sp, r7
 8002d1e:	b004      	add	sp, #16
 8002d20:	bdb0      	pop	{r4, r5, r7, pc}
 8002d22:	46c0      	nop			@ (mov r8, r8)
 8002d24:	200001fc 	.word	0x200001fc
 8002d28:	20000200 	.word	0x20000200
 8002d2c:	20000201 	.word	0x20000201

08002d30 <WriteI2C>:

static bool WriteI2C(uint8_t address, uint8_t* buffer, uint8_t nrBytes) {
 8002d30:	b5b0      	push	{r4, r5, r7, lr}
 8002d32:	b084      	sub	sp, #16
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6039      	str	r1, [r7, #0]
 8002d38:	0011      	movs	r1, r2
 8002d3a:	1dfb      	adds	r3, r7, #7
 8002d3c:	1c02      	adds	r2, r0, #0
 8002d3e:	701a      	strb	r2, [r3, #0]
 8002d40:	1dbb      	adds	r3, r7, #6
 8002d42:	1c0a      	adds	r2, r1, #0
 8002d44:	701a      	strb	r2, [r3, #0]
  I2C_ResetFlags();
 8002d46:	f7ff ff8f 	bl	8002c68 <I2C_ResetFlags>
  HAL_StatusTypeDef status =
      HAL_I2C_Master_Transmit_DMA(HumTempI2c, (address << 1), buffer, nrBytes);
 8002d4a:	4b20      	ldr	r3, [pc, #128]	@ (8002dcc <WriteI2C+0x9c>)
 8002d4c:	6818      	ldr	r0, [r3, #0]
 8002d4e:	1dfb      	adds	r3, r7, #7
 8002d50:	781b      	ldrb	r3, [r3, #0]
 8002d52:	b29b      	uxth	r3, r3
 8002d54:	18db      	adds	r3, r3, r3
 8002d56:	b299      	uxth	r1, r3
 8002d58:	1dbb      	adds	r3, r7, #6
 8002d5a:	781b      	ldrb	r3, [r3, #0]
 8002d5c:	b29b      	uxth	r3, r3
 8002d5e:	250f      	movs	r5, #15
 8002d60:	197c      	adds	r4, r7, r5
 8002d62:	683a      	ldr	r2, [r7, #0]
 8002d64:	f001 fe8a 	bl	8004a7c <HAL_I2C_Master_Transmit_DMA>
 8002d68:	0003      	movs	r3, r0
 8002d6a:	7023      	strb	r3, [r4, #0]
  if (status != HAL_OK) {
 8002d6c:	197b      	adds	r3, r7, r5
 8002d6e:	781b      	ldrb	r3, [r3, #0]
 8002d70:	2b00      	cmp	r3, #0
 8002d72:	d001      	beq.n	8002d78 <WriteI2C+0x48>
    return false;
 8002d74:	2300      	movs	r3, #0
 8002d76:	e024      	b.n	8002dc2 <WriteI2C+0x92>
  }

  while (!I2C_Transfer_Complete && !I2C_Transfer_Error) {
 8002d78:	46c0      	nop			@ (mov r8, r8)
 8002d7a:	4b15      	ldr	r3, [pc, #84]	@ (8002dd0 <WriteI2C+0xa0>)
 8002d7c:	781b      	ldrb	r3, [r3, #0]
 8002d7e:	b2db      	uxtb	r3, r3
 8002d80:	2201      	movs	r2, #1
 8002d82:	4053      	eors	r3, r2
 8002d84:	b2db      	uxtb	r3, r3
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d007      	beq.n	8002d9a <WriteI2C+0x6a>
 8002d8a:	4b12      	ldr	r3, [pc, #72]	@ (8002dd4 <WriteI2C+0xa4>)
 8002d8c:	781b      	ldrb	r3, [r3, #0]
 8002d8e:	b2db      	uxtb	r3, r3
 8002d90:	2201      	movs	r2, #1
 8002d92:	4053      	eors	r3, r2
 8002d94:	b2db      	uxtb	r3, r3
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d1ef      	bne.n	8002d7a <WriteI2C+0x4a>
    // Wait for the transfer to complete
  }
  return (I2C_Transfer_Complete && !I2C_Transfer_Error);
 8002d9a:	4b0d      	ldr	r3, [pc, #52]	@ (8002dd0 <WriteI2C+0xa0>)
 8002d9c:	781b      	ldrb	r3, [r3, #0]
 8002d9e:	b2db      	uxtb	r3, r3
 8002da0:	2b00      	cmp	r3, #0
 8002da2:	d009      	beq.n	8002db8 <WriteI2C+0x88>
 8002da4:	4b0b      	ldr	r3, [pc, #44]	@ (8002dd4 <WriteI2C+0xa4>)
 8002da6:	781b      	ldrb	r3, [r3, #0]
 8002da8:	b2db      	uxtb	r3, r3
 8002daa:	2201      	movs	r2, #1
 8002dac:	4053      	eors	r3, r2
 8002dae:	b2db      	uxtb	r3, r3
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	d001      	beq.n	8002db8 <WriteI2C+0x88>
 8002db4:	2301      	movs	r3, #1
 8002db6:	e000      	b.n	8002dba <WriteI2C+0x8a>
 8002db8:	2300      	movs	r3, #0
 8002dba:	1c1a      	adds	r2, r3, #0
 8002dbc:	2301      	movs	r3, #1
 8002dbe:	4013      	ands	r3, r2
 8002dc0:	b2db      	uxtb	r3, r3
}
 8002dc2:	0018      	movs	r0, r3
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	b004      	add	sp, #16
 8002dc8:	bdb0      	pop	{r4, r5, r7, pc}
 8002dca:	46c0      	nop			@ (mov r8, r8)
 8002dcc:	200001fc 	.word	0x200001fc
 8002dd0:	20000200 	.word	0x20000200
 8002dd4:	20000201 	.word	0x20000201

08002dd8 <HT_StartMeasurement>:

void HT_StartMeasurement(void){
 8002dd8:	b580      	push	{r7, lr}
 8002dda:	af00      	add	r7, sp, #0
  HIDS_StartMeasurement();
 8002ddc:	f000 feae 	bl	8003b3c <HIDS_StartMeasurement>
}
 8002de0:	46c0      	nop			@ (mov r8, r8)
 8002de2:	46bd      	mov	sp, r7
 8002de4:	bd80      	pop	{r7, pc}

08002de6 <HT_GetMeasurementValues>:

bool HT_GetMeasurementValues(float* humidity_perc, float* temperature) {
 8002de6:	b580      	push	{r7, lr}
 8002de8:	b082      	sub	sp, #8
 8002dea:	af00      	add	r7, sp, #0
 8002dec:	6078      	str	r0, [r7, #4]
 8002dee:	6039      	str	r1, [r7, #0]
  return HIDS_GetMeasurementValues(humidity_perc, temperature);
 8002df0:	683a      	ldr	r2, [r7, #0]
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	0011      	movs	r1, r2
 8002df6:	0018      	movs	r0, r3
 8002df8:	f000 ff8e 	bl	8003d18 <HIDS_GetMeasurementValues>
 8002dfc:	0003      	movs	r3, r0
}
 8002dfe:	0018      	movs	r0, r3
 8002e00:	46bd      	mov	sp, r7
 8002e02:	b002      	add	sp, #8
 8002e04:	bd80      	pop	{r7, pc}
	...

08002e08 <HAL_I2C_MasterRxCpltCallback>:

// Callback function for I2C transfer complete (reception)
// Need to enable: I2C1 global interrupt through EXTI23 (NVIC) for the callbacks
// to work
void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef* hi2c) {
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b082      	sub	sp, #8
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
  if (hi2c != HumTempI2c) {
 8002e10:	4b06      	ldr	r3, [pc, #24]	@ (8002e2c <HAL_I2C_MasterRxCpltCallback+0x24>)
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	687a      	ldr	r2, [r7, #4]
 8002e16:	429a      	cmp	r2, r3
 8002e18:	d103      	bne.n	8002e22 <HAL_I2C_MasterRxCpltCallback+0x1a>
    return;
  }
  I2C_Transfer_Complete = true;
 8002e1a:	4b05      	ldr	r3, [pc, #20]	@ (8002e30 <HAL_I2C_MasterRxCpltCallback+0x28>)
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	701a      	strb	r2, [r3, #0]
 8002e20:	e000      	b.n	8002e24 <HAL_I2C_MasterRxCpltCallback+0x1c>
    return;
 8002e22:	46c0      	nop			@ (mov r8, r8)
}
 8002e24:	46bd      	mov	sp, r7
 8002e26:	b002      	add	sp, #8
 8002e28:	bd80      	pop	{r7, pc}
 8002e2a:	46c0      	nop			@ (mov r8, r8)
 8002e2c:	200001fc 	.word	0x200001fc
 8002e30:	20000200 	.word	0x20000200

08002e34 <HAL_I2C_MasterTxCpltCallback>:

// Callback function for I2C transfer complete (transmission)
void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef* hi2c) {
 8002e34:	b580      	push	{r7, lr}
 8002e36:	b082      	sub	sp, #8
 8002e38:	af00      	add	r7, sp, #0
 8002e3a:	6078      	str	r0, [r7, #4]
  if (hi2c != HumTempI2c) {
 8002e3c:	4b06      	ldr	r3, [pc, #24]	@ (8002e58 <HAL_I2C_MasterTxCpltCallback+0x24>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	687a      	ldr	r2, [r7, #4]
 8002e42:	429a      	cmp	r2, r3
 8002e44:	d103      	bne.n	8002e4e <HAL_I2C_MasterTxCpltCallback+0x1a>
    return;
  }
  I2C_Transfer_Complete = true;
 8002e46:	4b05      	ldr	r3, [pc, #20]	@ (8002e5c <HAL_I2C_MasterTxCpltCallback+0x28>)
 8002e48:	2201      	movs	r2, #1
 8002e4a:	701a      	strb	r2, [r3, #0]
 8002e4c:	e000      	b.n	8002e50 <HAL_I2C_MasterTxCpltCallback+0x1c>
    return;
 8002e4e:	46c0      	nop			@ (mov r8, r8)
}
 8002e50:	46bd      	mov	sp, r7
 8002e52:	b002      	add	sp, #8
 8002e54:	bd80      	pop	{r7, pc}
 8002e56:	46c0      	nop			@ (mov r8, r8)
 8002e58:	200001fc 	.word	0x200001fc
 8002e5c:	20000200 	.word	0x20000200

08002e60 <HAL_I2C_ErrorCallback>:

// Callback function for I2C error
void HAL_I2C_ErrorCallback(I2C_HandleTypeDef* hi2c) {
 8002e60:	b580      	push	{r7, lr}
 8002e62:	b082      	sub	sp, #8
 8002e64:	af00      	add	r7, sp, #0
 8002e66:	6078      	str	r0, [r7, #4]
  if (hi2c == HumTempI2c) {
 8002e68:	4b05      	ldr	r3, [pc, #20]	@ (8002e80 <HAL_I2C_ErrorCallback+0x20>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	687a      	ldr	r2, [r7, #4]
 8002e6e:	429a      	cmp	r2, r3
 8002e70:	d102      	bne.n	8002e78 <HAL_I2C_ErrorCallback+0x18>
    I2C_Transfer_Error = true;
 8002e72:	4b04      	ldr	r3, [pc, #16]	@ (8002e84 <HAL_I2C_ErrorCallback+0x24>)
 8002e74:	2201      	movs	r2, #1
 8002e76:	701a      	strb	r2, [r3, #0]
  }
}
 8002e78:	46c0      	nop			@ (mov r8, r8)
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	b002      	add	sp, #8
 8002e7e:	bd80      	pop	{r7, pc}
 8002e80:	200001fc 	.word	0x200001fc
 8002e84:	20000201 	.word	0x20000201

08002e88 <MX_I2C1_Init>:
DMA_HandleTypeDef hdma_i2c1_rx;
DMA_HandleTypeDef hdma_i2c1_tx;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8002e88:	b580      	push	{r7, lr}
 8002e8a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8002e8c:	4b1b      	ldr	r3, [pc, #108]	@ (8002efc <MX_I2C1_Init+0x74>)
 8002e8e:	4a1c      	ldr	r2, [pc, #112]	@ (8002f00 <MX_I2C1_Init+0x78>)
 8002e90:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00303D5B;
 8002e92:	4b1a      	ldr	r3, [pc, #104]	@ (8002efc <MX_I2C1_Init+0x74>)
 8002e94:	4a1b      	ldr	r2, [pc, #108]	@ (8002f04 <MX_I2C1_Init+0x7c>)
 8002e96:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8002e98:	4b18      	ldr	r3, [pc, #96]	@ (8002efc <MX_I2C1_Init+0x74>)
 8002e9a:	2200      	movs	r2, #0
 8002e9c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002e9e:	4b17      	ldr	r3, [pc, #92]	@ (8002efc <MX_I2C1_Init+0x74>)
 8002ea0:	2201      	movs	r2, #1
 8002ea2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002ea4:	4b15      	ldr	r3, [pc, #84]	@ (8002efc <MX_I2C1_Init+0x74>)
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8002eaa:	4b14      	ldr	r3, [pc, #80]	@ (8002efc <MX_I2C1_Init+0x74>)
 8002eac:	2200      	movs	r2, #0
 8002eae:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002eb0:	4b12      	ldr	r3, [pc, #72]	@ (8002efc <MX_I2C1_Init+0x74>)
 8002eb2:	2200      	movs	r2, #0
 8002eb4:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002eb6:	4b11      	ldr	r3, [pc, #68]	@ (8002efc <MX_I2C1_Init+0x74>)
 8002eb8:	2200      	movs	r2, #0
 8002eba:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002ebc:	4b0f      	ldr	r3, [pc, #60]	@ (8002efc <MX_I2C1_Init+0x74>)
 8002ebe:	2200      	movs	r2, #0
 8002ec0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002ec2:	4b0e      	ldr	r3, [pc, #56]	@ (8002efc <MX_I2C1_Init+0x74>)
 8002ec4:	0018      	movs	r0, r3
 8002ec6:	f001 fd43 	bl	8004950 <HAL_I2C_Init>
 8002eca:	1e03      	subs	r3, r0, #0
 8002ecc:	d001      	beq.n	8002ed2 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002ece:	f000 fa07 	bl	80032e0 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002ed2:	4b0a      	ldr	r3, [pc, #40]	@ (8002efc <MX_I2C1_Init+0x74>)
 8002ed4:	2100      	movs	r1, #0
 8002ed6:	0018      	movs	r0, r3
 8002ed8:	f003 fc9a 	bl	8006810 <HAL_I2CEx_ConfigAnalogFilter>
 8002edc:	1e03      	subs	r3, r0, #0
 8002ede:	d001      	beq.n	8002ee4 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002ee0:	f000 f9fe 	bl	80032e0 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002ee4:	4b05      	ldr	r3, [pc, #20]	@ (8002efc <MX_I2C1_Init+0x74>)
 8002ee6:	2100      	movs	r1, #0
 8002ee8:	0018      	movs	r0, r3
 8002eea:	f003 fcdd 	bl	80068a8 <HAL_I2CEx_ConfigDigitalFilter>
 8002eee:	1e03      	subs	r3, r0, #0
 8002ef0:	d001      	beq.n	8002ef6 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002ef2:	f000 f9f5 	bl	80032e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002ef6:	46c0      	nop			@ (mov r8, r8)
 8002ef8:	46bd      	mov	sp, r7
 8002efa:	bd80      	pop	{r7, pc}
 8002efc:	20000204 	.word	0x20000204
 8002f00:	40005400 	.word	0x40005400
 8002f04:	00303d5b 	.word	0x00303d5b

08002f08 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002f08:	b590      	push	{r4, r7, lr}
 8002f0a:	b089      	sub	sp, #36	@ 0x24
 8002f0c:	af00      	add	r7, sp, #0
 8002f0e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f10:	240c      	movs	r4, #12
 8002f12:	193b      	adds	r3, r7, r4
 8002f14:	0018      	movs	r0, r3
 8002f16:	2314      	movs	r3, #20
 8002f18:	001a      	movs	r2, r3
 8002f1a:	2100      	movs	r1, #0
 8002f1c:	f006 f8ec 	bl	80090f8 <memset>
  if(i2cHandle->Instance==I2C1)
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	4a45      	ldr	r2, [pc, #276]	@ (800303c <HAL_I2C_MspInit+0x134>)
 8002f26:	4293      	cmp	r3, r2
 8002f28:	d000      	beq.n	8002f2c <HAL_I2C_MspInit+0x24>
 8002f2a:	e082      	b.n	8003032 <HAL_I2C_MspInit+0x12a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f2c:	4b44      	ldr	r3, [pc, #272]	@ (8003040 <HAL_I2C_MspInit+0x138>)
 8002f2e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002f30:	4b43      	ldr	r3, [pc, #268]	@ (8003040 <HAL_I2C_MspInit+0x138>)
 8002f32:	2102      	movs	r1, #2
 8002f34:	430a      	orrs	r2, r1
 8002f36:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002f38:	4b41      	ldr	r3, [pc, #260]	@ (8003040 <HAL_I2C_MspInit+0x138>)
 8002f3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f3c:	2202      	movs	r2, #2
 8002f3e:	4013      	ands	r3, r2
 8002f40:	60bb      	str	r3, [r7, #8]
 8002f42:	68bb      	ldr	r3, [r7, #8]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002f44:	0021      	movs	r1, r4
 8002f46:	187b      	adds	r3, r7, r1
 8002f48:	22c0      	movs	r2, #192	@ 0xc0
 8002f4a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002f4c:	187b      	adds	r3, r7, r1
 8002f4e:	2212      	movs	r2, #18
 8002f50:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f52:	187b      	adds	r3, r7, r1
 8002f54:	2200      	movs	r2, #0
 8002f56:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f58:	187b      	adds	r3, r7, r1
 8002f5a:	2203      	movs	r2, #3
 8002f5c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_I2C1;
 8002f5e:	187b      	adds	r3, r7, r1
 8002f60:	2201      	movs	r2, #1
 8002f62:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f64:	187b      	adds	r3, r7, r1
 8002f66:	4a37      	ldr	r2, [pc, #220]	@ (8003044 <HAL_I2C_MspInit+0x13c>)
 8002f68:	0019      	movs	r1, r3
 8002f6a:	0010      	movs	r0, r2
 8002f6c:	f001 fb54 	bl	8004618 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002f70:	4b33      	ldr	r3, [pc, #204]	@ (8003040 <HAL_I2C_MspInit+0x138>)
 8002f72:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002f74:	4b32      	ldr	r3, [pc, #200]	@ (8003040 <HAL_I2C_MspInit+0x138>)
 8002f76:	2180      	movs	r1, #128	@ 0x80
 8002f78:	0389      	lsls	r1, r1, #14
 8002f7a:	430a      	orrs	r2, r1
 8002f7c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* I2C1 DMA Init */
    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Channel3;
 8002f7e:	4b32      	ldr	r3, [pc, #200]	@ (8003048 <HAL_I2C_MspInit+0x140>)
 8002f80:	4a32      	ldr	r2, [pc, #200]	@ (800304c <HAL_I2C_MspInit+0x144>)
 8002f82:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Request = DMA_REQUEST_6;
 8002f84:	4b30      	ldr	r3, [pc, #192]	@ (8003048 <HAL_I2C_MspInit+0x140>)
 8002f86:	2206      	movs	r2, #6
 8002f88:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002f8a:	4b2f      	ldr	r3, [pc, #188]	@ (8003048 <HAL_I2C_MspInit+0x140>)
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f90:	4b2d      	ldr	r3, [pc, #180]	@ (8003048 <HAL_I2C_MspInit+0x140>)
 8002f92:	2200      	movs	r2, #0
 8002f94:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002f96:	4b2c      	ldr	r3, [pc, #176]	@ (8003048 <HAL_I2C_MspInit+0x140>)
 8002f98:	2280      	movs	r2, #128	@ 0x80
 8002f9a:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f9c:	4b2a      	ldr	r3, [pc, #168]	@ (8003048 <HAL_I2C_MspInit+0x140>)
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002fa2:	4b29      	ldr	r3, [pc, #164]	@ (8003048 <HAL_I2C_MspInit+0x140>)
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8002fa8:	4b27      	ldr	r3, [pc, #156]	@ (8003048 <HAL_I2C_MspInit+0x140>)
 8002faa:	2200      	movs	r2, #0
 8002fac:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002fae:	4b26      	ldr	r3, [pc, #152]	@ (8003048 <HAL_I2C_MspInit+0x140>)
 8002fb0:	2200      	movs	r2, #0
 8002fb2:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8002fb4:	4b24      	ldr	r3, [pc, #144]	@ (8003048 <HAL_I2C_MspInit+0x140>)
 8002fb6:	0018      	movs	r0, r3
 8002fb8:	f001 f920 	bl	80041fc <HAL_DMA_Init>
 8002fbc:	1e03      	subs	r3, r0, #0
 8002fbe:	d001      	beq.n	8002fc4 <HAL_I2C_MspInit+0xbc>
    {
      Error_Handler();
 8002fc0:	f000 f98e 	bl	80032e0 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmarx,hdma_i2c1_rx);
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	4a20      	ldr	r2, [pc, #128]	@ (8003048 <HAL_I2C_MspInit+0x140>)
 8002fc8:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002fca:	4b1f      	ldr	r3, [pc, #124]	@ (8003048 <HAL_I2C_MspInit+0x140>)
 8002fcc:	687a      	ldr	r2, [r7, #4]
 8002fce:	629a      	str	r2, [r3, #40]	@ 0x28

    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Channel2;
 8002fd0:	4b1f      	ldr	r3, [pc, #124]	@ (8003050 <HAL_I2C_MspInit+0x148>)
 8002fd2:	4a20      	ldr	r2, [pc, #128]	@ (8003054 <HAL_I2C_MspInit+0x14c>)
 8002fd4:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Request = DMA_REQUEST_6;
 8002fd6:	4b1e      	ldr	r3, [pc, #120]	@ (8003050 <HAL_I2C_MspInit+0x148>)
 8002fd8:	2206      	movs	r2, #6
 8002fda:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002fdc:	4b1c      	ldr	r3, [pc, #112]	@ (8003050 <HAL_I2C_MspInit+0x148>)
 8002fde:	2210      	movs	r2, #16
 8002fe0:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002fe2:	4b1b      	ldr	r3, [pc, #108]	@ (8003050 <HAL_I2C_MspInit+0x148>)
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002fe8:	4b19      	ldr	r3, [pc, #100]	@ (8003050 <HAL_I2C_MspInit+0x148>)
 8002fea:	2280      	movs	r2, #128	@ 0x80
 8002fec:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002fee:	4b18      	ldr	r3, [pc, #96]	@ (8003050 <HAL_I2C_MspInit+0x148>)
 8002ff0:	2200      	movs	r2, #0
 8002ff2:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002ff4:	4b16      	ldr	r3, [pc, #88]	@ (8003050 <HAL_I2C_MspInit+0x148>)
 8002ff6:	2200      	movs	r2, #0
 8002ff8:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8002ffa:	4b15      	ldr	r3, [pc, #84]	@ (8003050 <HAL_I2C_MspInit+0x148>)
 8002ffc:	2200      	movs	r2, #0
 8002ffe:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003000:	4b13      	ldr	r3, [pc, #76]	@ (8003050 <HAL_I2C_MspInit+0x148>)
 8003002:	2200      	movs	r2, #0
 8003004:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8003006:	4b12      	ldr	r3, [pc, #72]	@ (8003050 <HAL_I2C_MspInit+0x148>)
 8003008:	0018      	movs	r0, r3
 800300a:	f001 f8f7 	bl	80041fc <HAL_DMA_Init>
 800300e:	1e03      	subs	r3, r0, #0
 8003010:	d001      	beq.n	8003016 <HAL_I2C_MspInit+0x10e>
    {
      Error_Handler();
 8003012:	f000 f965 	bl	80032e0 <Error_Handler>
    }

    __HAL_LINKDMA(i2cHandle,hdmatx,hdma_i2c1_tx);
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	4a0d      	ldr	r2, [pc, #52]	@ (8003050 <HAL_I2C_MspInit+0x148>)
 800301a:	639a      	str	r2, [r3, #56]	@ 0x38
 800301c:	4b0c      	ldr	r3, [pc, #48]	@ (8003050 <HAL_I2C_MspInit+0x148>)
 800301e:	687a      	ldr	r2, [r7, #4]
 8003020:	629a      	str	r2, [r3, #40]	@ 0x28

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_IRQn, 0, 0);
 8003022:	2200      	movs	r2, #0
 8003024:	2100      	movs	r1, #0
 8003026:	2017      	movs	r0, #23
 8003028:	f001 f8b6 	bl	8004198 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_IRQn);
 800302c:	2017      	movs	r0, #23
 800302e:	f001 f8c8 	bl	80041c2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8003032:	46c0      	nop			@ (mov r8, r8)
 8003034:	46bd      	mov	sp, r7
 8003036:	b009      	add	sp, #36	@ 0x24
 8003038:	bd90      	pop	{r4, r7, pc}
 800303a:	46c0      	nop			@ (mov r8, r8)
 800303c:	40005400 	.word	0x40005400
 8003040:	40021000 	.word	0x40021000
 8003044:	50000400 	.word	0x50000400
 8003048:	20000258 	.word	0x20000258
 800304c:	40020030 	.word	0x40020030
 8003050:	200002a0 	.word	0x200002a0
 8003054:	4002001c 	.word	0x4002001c

08003058 <MX_I2S2_Init>:
I2S_HandleTypeDef hi2s2;
DMA_HandleTypeDef hdma_spi2_rx;

/* I2S2 init function */
void MX_I2S2_Init(void)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 800305c:	4b10      	ldr	r3, [pc, #64]	@ (80030a0 <MX_I2S2_Init+0x48>)
 800305e:	4a11      	ldr	r2, [pc, #68]	@ (80030a4 <MX_I2S2_Init+0x4c>)
 8003060:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 8003062:	4b0f      	ldr	r3, [pc, #60]	@ (80030a0 <MX_I2S2_Init+0x48>)
 8003064:	22c0      	movs	r2, #192	@ 0xc0
 8003066:	0092      	lsls	r2, r2, #2
 8003068:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_MSB;
 800306a:	4b0d      	ldr	r3, [pc, #52]	@ (80030a0 <MX_I2S2_Init+0x48>)
 800306c:	2210      	movs	r2, #16
 800306e:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_32B;
 8003070:	4b0b      	ldr	r3, [pc, #44]	@ (80030a0 <MX_I2S2_Init+0x48>)
 8003072:	2205      	movs	r2, #5
 8003074:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8003076:	4b0a      	ldr	r3, [pc, #40]	@ (80030a0 <MX_I2S2_Init+0x48>)
 8003078:	2200      	movs	r2, #0
 800307a:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_8K;
 800307c:	4b08      	ldr	r3, [pc, #32]	@ (80030a0 <MX_I2S2_Init+0x48>)
 800307e:	22fa      	movs	r2, #250	@ 0xfa
 8003080:	0152      	lsls	r2, r2, #5
 8003082:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_HIGH;
 8003084:	4b06      	ldr	r3, [pc, #24]	@ (80030a0 <MX_I2S2_Init+0x48>)
 8003086:	2208      	movs	r2, #8
 8003088:	619a      	str	r2, [r3, #24]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 800308a:	4b05      	ldr	r3, [pc, #20]	@ (80030a0 <MX_I2S2_Init+0x48>)
 800308c:	0018      	movs	r0, r3
 800308e:	f003 fc57 	bl	8006940 <HAL_I2S_Init>
 8003092:	1e03      	subs	r3, r0, #0
 8003094:	d001      	beq.n	800309a <MX_I2S2_Init+0x42>
  {
    Error_Handler();
 8003096:	f000 f923 	bl	80032e0 <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 800309a:	46c0      	nop			@ (mov r8, r8)
 800309c:	46bd      	mov	sp, r7
 800309e:	bd80      	pop	{r7, pc}
 80030a0:	200002e8 	.word	0x200002e8
 80030a4:	40003800 	.word	0x40003800

080030a8 <HAL_I2S_MspInit>:

void HAL_I2S_MspInit(I2S_HandleTypeDef* i2sHandle)
{
 80030a8:	b590      	push	{r4, r7, lr}
 80030aa:	b089      	sub	sp, #36	@ 0x24
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030b0:	240c      	movs	r4, #12
 80030b2:	193b      	adds	r3, r7, r4
 80030b4:	0018      	movs	r0, r3
 80030b6:	2314      	movs	r3, #20
 80030b8:	001a      	movs	r2, r3
 80030ba:	2100      	movs	r1, #0
 80030bc:	f006 f81c 	bl	80090f8 <memset>
  if(i2sHandle->Instance==SPI2)
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	681b      	ldr	r3, [r3, #0]
 80030c4:	4a2d      	ldr	r2, [pc, #180]	@ (800317c <HAL_I2S_MspInit+0xd4>)
 80030c6:	4293      	cmp	r3, r2
 80030c8:	d154      	bne.n	8003174 <HAL_I2S_MspInit+0xcc>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* I2S2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80030ca:	4b2d      	ldr	r3, [pc, #180]	@ (8003180 <HAL_I2S_MspInit+0xd8>)
 80030cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80030ce:	4b2c      	ldr	r3, [pc, #176]	@ (8003180 <HAL_I2S_MspInit+0xd8>)
 80030d0:	2180      	movs	r1, #128	@ 0x80
 80030d2:	01c9      	lsls	r1, r1, #7
 80030d4:	430a      	orrs	r2, r1
 80030d6:	639a      	str	r2, [r3, #56]	@ 0x38

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80030d8:	4b29      	ldr	r3, [pc, #164]	@ (8003180 <HAL_I2S_MspInit+0xd8>)
 80030da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030dc:	4b28      	ldr	r3, [pc, #160]	@ (8003180 <HAL_I2S_MspInit+0xd8>)
 80030de:	2102      	movs	r1, #2
 80030e0:	430a      	orrs	r2, r1
 80030e2:	62da      	str	r2, [r3, #44]	@ 0x2c
 80030e4:	4b26      	ldr	r3, [pc, #152]	@ (8003180 <HAL_I2S_MspInit+0xd8>)
 80030e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030e8:	2202      	movs	r2, #2
 80030ea:	4013      	ands	r3, r2
 80030ec:	60bb      	str	r3, [r7, #8]
 80030ee:	68bb      	ldr	r3, [r7, #8]
    /**I2S2 GPIO Configuration
    PB12     ------> I2S2_WS
    PB13     ------> I2S2_CK
    PB15     ------> I2S2_SD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_15;
 80030f0:	193b      	adds	r3, r7, r4
 80030f2:	22b0      	movs	r2, #176	@ 0xb0
 80030f4:	0212      	lsls	r2, r2, #8
 80030f6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030f8:	0021      	movs	r1, r4
 80030fa:	187b      	adds	r3, r7, r1
 80030fc:	2202      	movs	r2, #2
 80030fe:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003100:	187b      	adds	r3, r7, r1
 8003102:	2200      	movs	r2, #0
 8003104:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003106:	187b      	adds	r3, r7, r1
 8003108:	2200      	movs	r2, #0
 800310a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 800310c:	187b      	adds	r3, r7, r1
 800310e:	2200      	movs	r2, #0
 8003110:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003112:	187b      	adds	r3, r7, r1
 8003114:	4a1b      	ldr	r2, [pc, #108]	@ (8003184 <HAL_I2S_MspInit+0xdc>)
 8003116:	0019      	movs	r1, r3
 8003118:	0010      	movs	r0, r2
 800311a:	f001 fa7d 	bl	8004618 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Channel4;
 800311e:	4b1a      	ldr	r3, [pc, #104]	@ (8003188 <HAL_I2S_MspInit+0xe0>)
 8003120:	4a1a      	ldr	r2, [pc, #104]	@ (800318c <HAL_I2S_MspInit+0xe4>)
 8003122:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Request = DMA_REQUEST_2;
 8003124:	4b18      	ldr	r3, [pc, #96]	@ (8003188 <HAL_I2S_MspInit+0xe0>)
 8003126:	2202      	movs	r2, #2
 8003128:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800312a:	4b17      	ldr	r3, [pc, #92]	@ (8003188 <HAL_I2S_MspInit+0xe0>)
 800312c:	2200      	movs	r2, #0
 800312e:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003130:	4b15      	ldr	r3, [pc, #84]	@ (8003188 <HAL_I2S_MspInit+0xe0>)
 8003132:	2200      	movs	r2, #0
 8003134:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003136:	4b14      	ldr	r3, [pc, #80]	@ (8003188 <HAL_I2S_MspInit+0xe0>)
 8003138:	2280      	movs	r2, #128	@ 0x80
 800313a:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800313c:	4b12      	ldr	r3, [pc, #72]	@ (8003188 <HAL_I2S_MspInit+0xe0>)
 800313e:	2280      	movs	r2, #128	@ 0x80
 8003140:	0052      	lsls	r2, r2, #1
 8003142:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003144:	4b10      	ldr	r3, [pc, #64]	@ (8003188 <HAL_I2S_MspInit+0xe0>)
 8003146:	2280      	movs	r2, #128	@ 0x80
 8003148:	00d2      	lsls	r2, r2, #3
 800314a:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 800314c:	4b0e      	ldr	r3, [pc, #56]	@ (8003188 <HAL_I2S_MspInit+0xe0>)
 800314e:	2220      	movs	r2, #32
 8003150:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003152:	4b0d      	ldr	r3, [pc, #52]	@ (8003188 <HAL_I2S_MspInit+0xe0>)
 8003154:	2200      	movs	r2, #0
 8003156:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8003158:	4b0b      	ldr	r3, [pc, #44]	@ (8003188 <HAL_I2S_MspInit+0xe0>)
 800315a:	0018      	movs	r0, r3
 800315c:	f001 f84e 	bl	80041fc <HAL_DMA_Init>
 8003160:	1e03      	subs	r3, r0, #0
 8003162:	d001      	beq.n	8003168 <HAL_I2S_MspInit+0xc0>
    {
      Error_Handler();
 8003164:	f000 f8bc 	bl	80032e0 <Error_Handler>
    }

    __HAL_LINKDMA(i2sHandle,hdmarx,hdma_spi2_rx);
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	4a07      	ldr	r2, [pc, #28]	@ (8003188 <HAL_I2S_MspInit+0xe0>)
 800316c:	631a      	str	r2, [r3, #48]	@ 0x30
 800316e:	4b06      	ldr	r3, [pc, #24]	@ (8003188 <HAL_I2S_MspInit+0xe0>)
 8003170:	687a      	ldr	r2, [r7, #4]
 8003172:	629a      	str	r2, [r3, #40]	@ 0x28

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8003174:	46c0      	nop			@ (mov r8, r8)
 8003176:	46bd      	mov	sp, r7
 8003178:	b009      	add	sp, #36	@ 0x24
 800317a:	bd90      	pop	{r4, r7, pc}
 800317c:	40003800 	.word	0x40003800
 8003180:	40021000 	.word	0x40021000
 8003184:	50000400 	.word	0x50000400
 8003188:	20000324 	.word	0x20000324
 800318c:	40020044 	.word	0x40020044

08003190 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8003190:	b580      	push	{r7, lr}
 8003192:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003194:	f000 fec0 	bl	8003f18 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8003198:	f000 f838 	bl	800320c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800319c:	f7ff fc3e 	bl	8002a1c <MX_GPIO_Init>
  MX_DMA_Init();
 80031a0:	f7ff fbf2 	bl	8002988 <MX_DMA_Init>
  MX_I2C1_Init();
 80031a4:	f7ff fe70 	bl	8002e88 <MX_I2C1_Init>
  MX_I2S2_Init();
 80031a8:	f7ff ff56 	bl	8003058 <MX_I2S2_Init>
  MX_USART4_UART_Init();
 80031ac:	f000 fa1e 	bl	80035ec <MX_USART4_UART_Init>
  MX_USART1_UART_Init();
 80031b0:	f000 f9ec 	bl	800358c <MX_USART1_UART_Init>
	 * : Different modes for outside and inside (check solar?)
	 * : Add CLI via usb-c
	 * : Network not found? Sleep
	 */

  SetVerboseLevel(VERBOSE_ALL);
 80031b4:	2003      	movs	r0, #3
 80031b6:	f000 fbb7 	bl	8003928 <SetVerboseLevel>
  Gadget_Init(&hi2c1, &hi2s2);
 80031ba:	4a11      	ldr	r2, [pc, #68]	@ (8003200 <main+0x70>)
 80031bc:	4b11      	ldr	r3, [pc, #68]	@ (8003204 <main+0x74>)
 80031be:	0011      	movs	r1, r2
 80031c0:	0018      	movs	r0, r3
 80031c2:	f7ff fc07 	bl	80029d4 <Gadget_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1){
	  // Upkeep gadget
    UpkeepGadget();
 80031c6:	f7ff fc21 	bl	8002a0c <UpkeepGadget>
    HAL_GPIO_WritePin(STATUS_LED_GPIO_Port, STATUS_LED_Pin, 1);
 80031ca:	2380      	movs	r3, #128	@ 0x80
 80031cc:	005b      	lsls	r3, r3, #1
 80031ce:	480e      	ldr	r0, [pc, #56]	@ (8003208 <main+0x78>)
 80031d0:	2201      	movs	r2, #1
 80031d2:	0019      	movs	r1, r3
 80031d4:	f001 fb9e 	bl	8004914 <HAL_GPIO_WritePin>
    HAL_Delay(500);
 80031d8:	23fa      	movs	r3, #250	@ 0xfa
 80031da:	005b      	lsls	r3, r3, #1
 80031dc:	0018      	movs	r0, r3
 80031de:	f000 ff0b 	bl	8003ff8 <HAL_Delay>
    HAL_GPIO_WritePin(STATUS_LED_GPIO_Port, STATUS_LED_Pin, 0);
 80031e2:	2380      	movs	r3, #128	@ 0x80
 80031e4:	005b      	lsls	r3, r3, #1
 80031e6:	4808      	ldr	r0, [pc, #32]	@ (8003208 <main+0x78>)
 80031e8:	2200      	movs	r2, #0
 80031ea:	0019      	movs	r1, r3
 80031ec:	f001 fb92 	bl	8004914 <HAL_GPIO_WritePin>
    HAL_Delay(500);
 80031f0:	23fa      	movs	r3, #250	@ 0xfa
 80031f2:	005b      	lsls	r3, r3, #1
 80031f4:	0018      	movs	r0, r3
 80031f6:	f000 feff 	bl	8003ff8 <HAL_Delay>
    UpkeepGadget();
 80031fa:	46c0      	nop			@ (mov r8, r8)
 80031fc:	e7e3      	b.n	80031c6 <main+0x36>
 80031fe:	46c0      	nop			@ (mov r8, r8)
 8003200:	200002e8 	.word	0x200002e8
 8003204:	20000204 	.word	0x20000204
 8003208:	50000800 	.word	0x50000800

0800320c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800320c:	b590      	push	{r4, r7, lr}
 800320e:	b09d      	sub	sp, #116	@ 0x74
 8003210:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003212:	2438      	movs	r4, #56	@ 0x38
 8003214:	193b      	adds	r3, r7, r4
 8003216:	0018      	movs	r0, r3
 8003218:	2338      	movs	r3, #56	@ 0x38
 800321a:	001a      	movs	r2, r3
 800321c:	2100      	movs	r1, #0
 800321e:	f005 ff6b 	bl	80090f8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003222:	2324      	movs	r3, #36	@ 0x24
 8003224:	18fb      	adds	r3, r7, r3
 8003226:	0018      	movs	r0, r3
 8003228:	2314      	movs	r3, #20
 800322a:	001a      	movs	r2, r3
 800322c:	2100      	movs	r1, #0
 800322e:	f005 ff63 	bl	80090f8 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003232:	003b      	movs	r3, r7
 8003234:	0018      	movs	r0, r3
 8003236:	2324      	movs	r3, #36	@ 0x24
 8003238:	001a      	movs	r2, r3
 800323a:	2100      	movs	r1, #0
 800323c:	f005 ff5c 	bl	80090f8 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003240:	4b25      	ldr	r3, [pc, #148]	@ (80032d8 <SystemClock_Config+0xcc>)
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	4a25      	ldr	r2, [pc, #148]	@ (80032dc <SystemClock_Config+0xd0>)
 8003246:	401a      	ands	r2, r3
 8003248:	4b23      	ldr	r3, [pc, #140]	@ (80032d8 <SystemClock_Config+0xcc>)
 800324a:	2180      	movs	r1, #128	@ 0x80
 800324c:	0109      	lsls	r1, r1, #4
 800324e:	430a      	orrs	r2, r1
 8003250:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003252:	0021      	movs	r1, r4
 8003254:	187b      	adds	r3, r7, r1
 8003256:	2202      	movs	r2, #2
 8003258:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800325a:	187b      	adds	r3, r7, r1
 800325c:	2201      	movs	r2, #1
 800325e:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003260:	187b      	adds	r3, r7, r1
 8003262:	2210      	movs	r2, #16
 8003264:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8003266:	187b      	adds	r3, r7, r1
 8003268:	2200      	movs	r2, #0
 800326a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800326c:	187b      	adds	r3, r7, r1
 800326e:	0018      	movs	r0, r3
 8003270:	f003 fc58 	bl	8006b24 <HAL_RCC_OscConfig>
 8003274:	1e03      	subs	r3, r0, #0
 8003276:	d001      	beq.n	800327c <SystemClock_Config+0x70>
  {
    Error_Handler();
 8003278:	f000 f832 	bl	80032e0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800327c:	2124      	movs	r1, #36	@ 0x24
 800327e:	187b      	adds	r3, r7, r1
 8003280:	220f      	movs	r2, #15
 8003282:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8003284:	187b      	adds	r3, r7, r1
 8003286:	2201      	movs	r2, #1
 8003288:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800328a:	187b      	adds	r3, r7, r1
 800328c:	2200      	movs	r2, #0
 800328e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8003290:	187b      	adds	r3, r7, r1
 8003292:	2200      	movs	r2, #0
 8003294:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003296:	187b      	adds	r3, r7, r1
 8003298:	2200      	movs	r2, #0
 800329a:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800329c:	187b      	adds	r3, r7, r1
 800329e:	2100      	movs	r1, #0
 80032a0:	0018      	movs	r0, r3
 80032a2:	f004 f813 	bl	80072cc <HAL_RCC_ClockConfig>
 80032a6:	1e03      	subs	r3, r0, #0
 80032a8:	d001      	beq.n	80032ae <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80032aa:	f000 f819 	bl	80032e0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_I2C1;
 80032ae:	003b      	movs	r3, r7
 80032b0:	2209      	movs	r2, #9
 80032b2:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80032b4:	003b      	movs	r3, r7
 80032b6:	2200      	movs	r2, #0
 80032b8:	609a      	str	r2, [r3, #8]
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80032ba:	003b      	movs	r3, r7
 80032bc:	2200      	movs	r2, #0
 80032be:	615a      	str	r2, [r3, #20]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80032c0:	003b      	movs	r3, r7
 80032c2:	0018      	movs	r0, r3
 80032c4:	f004 fa26 	bl	8007714 <HAL_RCCEx_PeriphCLKConfig>
 80032c8:	1e03      	subs	r3, r0, #0
 80032ca:	d001      	beq.n	80032d0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80032cc:	f000 f808 	bl	80032e0 <Error_Handler>
  }
}
 80032d0:	46c0      	nop			@ (mov r8, r8)
 80032d2:	46bd      	mov	sp, r7
 80032d4:	b01d      	add	sp, #116	@ 0x74
 80032d6:	bd90      	pop	{r4, r7, pc}
 80032d8:	40007000 	.word	0x40007000
 80032dc:	ffffe7ff 	.word	0xffffe7ff

080032e0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80032e0:	b580      	push	{r7, lr}
 80032e2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80032e4:	b672      	cpsid	i
}
 80032e6:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80032e8:	46c0      	nop			@ (mov r8, r8)
 80032ea:	e7fd      	b.n	80032e8 <Error_Handler+0x8>

080032ec <Meas_Init>:
#include "utils.h"

float humidity_perc = 0.0;
float temperature = 0.0;

void Meas_Init(I2C_HandleTypeDef* humidTempI2c, I2S_HandleTypeDef* micI2s){
 80032ec:	b580      	push	{r7, lr}
 80032ee:	b082      	sub	sp, #8
 80032f0:	af00      	add	r7, sp, #0
 80032f2:	6078      	str	r0, [r7, #4]
 80032f4:	6039      	str	r1, [r7, #0]
  HT_Init(humidTempI2c);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	0018      	movs	r0, r3
 80032fa:	f7ff fc9d 	bl	8002c38 <HT_Init>
  //	MIC_Init(micI2s);
}
 80032fe:	46c0      	nop			@ (mov r8, r8)
 8003300:	46bd      	mov	sp, r7
 8003302:	b002      	add	sp, #8
 8003304:	bd80      	pop	{r7, pc}

08003306 <Meas_Start>:

void Meas_Start(void) {
 8003306:	b580      	push	{r7, lr}
 8003308:	af00      	add	r7, sp, #0
  HT_StartMeasurement();
 800330a:	f7ff fd65 	bl	8002dd8 <HT_StartMeasurement>
  //	MIC_Start(SAMPLE_RATE_48K, NR_SAMPLES_128);
}
 800330e:	46c0      	nop			@ (mov r8, r8)
 8003310:	46bd      	mov	sp, r7
 8003312:	bd80      	pop	{r7, pc}

08003314 <Meas_Upkeep>:

void Meas_Upkeep(void) {
 8003314:	b5b0      	push	{r4, r5, r7, lr}
 8003316:	b084      	sub	sp, #16
 8003318:	af04      	add	r7, sp, #16
  Meas_Start();
 800331a:	f7ff fff4 	bl	8003306 <Meas_Start>
  if(HT_GetMeasurementValues(&humidity_perc, &temperature)) {
 800331e:	4a11      	ldr	r2, [pc, #68]	@ (8003364 <Meas_Upkeep+0x50>)
 8003320:	4b11      	ldr	r3, [pc, #68]	@ (8003368 <Meas_Upkeep+0x54>)
 8003322:	0011      	movs	r1, r2
 8003324:	0018      	movs	r0, r3
 8003326:	f7ff fd5e 	bl	8002de6 <HT_GetMeasurementValues>
 800332a:	1e03      	subs	r3, r0, #0
 800332c:	d017      	beq.n	800335e <Meas_Upkeep+0x4a>
    Info("Humidity value: %3.2f%%, Temperature value: %3.2fC", humidity_perc, temperature);
 800332e:	4b0e      	ldr	r3, [pc, #56]	@ (8003368 <Meas_Upkeep+0x54>)
 8003330:	681b      	ldr	r3, [r3, #0]
 8003332:	1c18      	adds	r0, r3, #0
 8003334:	f7ff fa32 	bl	800279c <__aeabi_f2d>
 8003338:	0004      	movs	r4, r0
 800333a:	000d      	movs	r5, r1
 800333c:	4b09      	ldr	r3, [pc, #36]	@ (8003364 <Meas_Upkeep+0x50>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	1c18      	adds	r0, r3, #0
 8003342:	f7ff fa2b 	bl	800279c <__aeabi_f2d>
 8003346:	0002      	movs	r2, r0
 8003348:	000b      	movs	r3, r1
 800334a:	4808      	ldr	r0, [pc, #32]	@ (800336c <Meas_Upkeep+0x58>)
 800334c:	4908      	ldr	r1, [pc, #32]	@ (8003370 <Meas_Upkeep+0x5c>)
 800334e:	9202      	str	r2, [sp, #8]
 8003350:	9303      	str	r3, [sp, #12]
 8003352:	9400      	str	r4, [sp, #0]
 8003354:	9501      	str	r5, [sp, #4]
 8003356:	0002      	movs	r2, r0
 8003358:	2002      	movs	r0, #2
 800335a:	f000 fa69 	bl	8003830 <CreateLine>
  }
}
 800335e:	46c0      	nop			@ (mov r8, r8)
 8003360:	46bd      	mov	sp, r7
 8003362:	bdb0      	pop	{r4, r5, r7, pc}
 8003364:	20000370 	.word	0x20000370
 8003368:	2000036c 	.word	0x2000036c
 800336c:	0800b410 	.word	0x0800b410
 8003370:	0800b444 	.word	0x0800b444

08003374 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003378:	4b07      	ldr	r3, [pc, #28]	@ (8003398 <HAL_MspInit+0x24>)
 800337a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800337c:	4b06      	ldr	r3, [pc, #24]	@ (8003398 <HAL_MspInit+0x24>)
 800337e:	2101      	movs	r1, #1
 8003380:	430a      	orrs	r2, r1
 8003382:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8003384:	4b04      	ldr	r3, [pc, #16]	@ (8003398 <HAL_MspInit+0x24>)
 8003386:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003388:	4b03      	ldr	r3, [pc, #12]	@ (8003398 <HAL_MspInit+0x24>)
 800338a:	2180      	movs	r1, #128	@ 0x80
 800338c:	0549      	lsls	r1, r1, #21
 800338e:	430a      	orrs	r2, r1
 8003390:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003392:	46c0      	nop			@ (mov r8, r8)
 8003394:	46bd      	mov	sp, r7
 8003396:	bd80      	pop	{r7, pc}
 8003398:	40021000 	.word	0x40021000

0800339c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable Interrupt.
  */
void NMI_Handler(void)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80033a0:	46c0      	nop			@ (mov r8, r8)
 80033a2:	e7fd      	b.n	80033a0 <NMI_Handler+0x4>

080033a4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80033a4:	b580      	push	{r7, lr}
 80033a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80033a8:	46c0      	nop			@ (mov r8, r8)
 80033aa:	e7fd      	b.n	80033a8 <HardFault_Handler+0x4>

080033ac <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80033b0:	46c0      	nop			@ (mov r8, r8)
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}

080033b6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80033b6:	b580      	push	{r7, lr}
 80033b8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80033ba:	46c0      	nop			@ (mov r8, r8)
 80033bc:	46bd      	mov	sp, r7
 80033be:	bd80      	pop	{r7, pc}

080033c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80033c0:	b580      	push	{r7, lr}
 80033c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80033c4:	f000 fdfc 	bl	8003fc0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80033c8:	46c0      	nop			@ (mov r8, r8)
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}
	...

080033d0 <DMA1_Channel2_3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 2 and channel 3 interrupts.
  */
void DMA1_Channel2_3_IRQHandler(void)
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 0 */

  /* USER CODE END DMA1_Channel2_3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 80033d4:	4b05      	ldr	r3, [pc, #20]	@ (80033ec <DMA1_Channel2_3_IRQHandler+0x1c>)
 80033d6:	0018      	movs	r0, r3
 80033d8:	f001 f835 	bl	8004446 <HAL_DMA_IRQHandler>
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 80033dc:	4b04      	ldr	r3, [pc, #16]	@ (80033f0 <DMA1_Channel2_3_IRQHandler+0x20>)
 80033de:	0018      	movs	r0, r3
 80033e0:	f001 f831 	bl	8004446 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_3_IRQn 1 */

  /* USER CODE END DMA1_Channel2_3_IRQn 1 */
}
 80033e4:	46c0      	nop			@ (mov r8, r8)
 80033e6:	46bd      	mov	sp, r7
 80033e8:	bd80      	pop	{r7, pc}
 80033ea:	46c0      	nop			@ (mov r8, r8)
 80033ec:	200002a0 	.word	0x200002a0
 80033f0:	20000258 	.word	0x20000258

080033f4 <DMA1_Channel4_5_6_7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 4, channel 5, channel 6 and channel 7 interrupts.
  */
void DMA1_Channel4_5_6_7_IRQHandler(void)
{
 80033f4:	b580      	push	{r7, lr}
 80033f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 0 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 80033f8:	4b03      	ldr	r3, [pc, #12]	@ (8003408 <DMA1_Channel4_5_6_7_IRQHandler+0x14>)
 80033fa:	0018      	movs	r0, r3
 80033fc:	f001 f823 	bl	8004446 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_5_6_7_IRQn 1 */

  /* USER CODE END DMA1_Channel4_5_6_7_IRQn 1 */
}
 8003400:	46c0      	nop			@ (mov r8, r8)
 8003402:	46bd      	mov	sp, r7
 8003404:	bd80      	pop	{r7, pc}
 8003406:	46c0      	nop			@ (mov r8, r8)
 8003408:	20000324 	.word	0x20000324

0800340c <I2C1_IRQHandler>:

/**
  * @brief This function handles I2C1 event global interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_IRQHandler(void)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_IRQn 0 */

  /* USER CODE END I2C1_IRQn 0 */
  if (hi2c1.Instance->ISR & (I2C_FLAG_BERR | I2C_FLAG_ARLO | I2C_FLAG_OVR)) {
 8003410:	4b09      	ldr	r3, [pc, #36]	@ (8003438 <I2C1_IRQHandler+0x2c>)
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	699a      	ldr	r2, [r3, #24]
 8003416:	23e0      	movs	r3, #224	@ 0xe0
 8003418:	00db      	lsls	r3, r3, #3
 800341a:	4013      	ands	r3, r2
 800341c:	d004      	beq.n	8003428 <I2C1_IRQHandler+0x1c>
    HAL_I2C_ER_IRQHandler(&hi2c1);
 800341e:	4b06      	ldr	r3, [pc, #24]	@ (8003438 <I2C1_IRQHandler+0x2c>)
 8003420:	0018      	movs	r0, r3
 8003422:	f001 fd51 	bl	8004ec8 <HAL_I2C_ER_IRQHandler>
    HAL_I2C_EV_IRQHandler(&hi2c1);
  }
  /* USER CODE BEGIN I2C1_IRQn 1 */

  /* USER CODE END I2C1_IRQn 1 */
}
 8003426:	e003      	b.n	8003430 <I2C1_IRQHandler+0x24>
    HAL_I2C_EV_IRQHandler(&hi2c1);
 8003428:	4b03      	ldr	r3, [pc, #12]	@ (8003438 <I2C1_IRQHandler+0x2c>)
 800342a:	0018      	movs	r0, r3
 800342c:	f001 fd32 	bl	8004e94 <HAL_I2C_EV_IRQHandler>
}
 8003430:	46c0      	nop			@ (mov r8, r8)
 8003432:	46bd      	mov	sp, r7
 8003434:	bd80      	pop	{r7, pc}
 8003436:	46c0      	nop			@ (mov r8, r8)
 8003438:	20000204 	.word	0x20000204

0800343c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	af00      	add	r7, sp, #0
  return 1;
 8003440:	2301      	movs	r3, #1
}
 8003442:	0018      	movs	r0, r3
 8003444:	46bd      	mov	sp, r7
 8003446:	bd80      	pop	{r7, pc}

08003448 <_kill>:

int _kill(int pid, int sig)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b082      	sub	sp, #8
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
 8003450:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003452:	f005 feab 	bl	80091ac <__errno>
 8003456:	0003      	movs	r3, r0
 8003458:	2216      	movs	r2, #22
 800345a:	601a      	str	r2, [r3, #0]
  return -1;
 800345c:	2301      	movs	r3, #1
 800345e:	425b      	negs	r3, r3
}
 8003460:	0018      	movs	r0, r3
 8003462:	46bd      	mov	sp, r7
 8003464:	b002      	add	sp, #8
 8003466:	bd80      	pop	{r7, pc}

08003468 <_exit>:

void _exit (int status)
{
 8003468:	b580      	push	{r7, lr}
 800346a:	b082      	sub	sp, #8
 800346c:	af00      	add	r7, sp, #0
 800346e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003470:	2301      	movs	r3, #1
 8003472:	425a      	negs	r2, r3
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	0011      	movs	r1, r2
 8003478:	0018      	movs	r0, r3
 800347a:	f7ff ffe5 	bl	8003448 <_kill>
  while (1) {}    /* Make sure we hang here */
 800347e:	46c0      	nop			@ (mov r8, r8)
 8003480:	e7fd      	b.n	800347e <_exit+0x16>

08003482 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003482:	b580      	push	{r7, lr}
 8003484:	b086      	sub	sp, #24
 8003486:	af00      	add	r7, sp, #0
 8003488:	60f8      	str	r0, [r7, #12]
 800348a:	60b9      	str	r1, [r7, #8]
 800348c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800348e:	2300      	movs	r3, #0
 8003490:	617b      	str	r3, [r7, #20]
 8003492:	e00a      	b.n	80034aa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003494:	e000      	b.n	8003498 <_read+0x16>
 8003496:	bf00      	nop
 8003498:	0001      	movs	r1, r0
 800349a:	68bb      	ldr	r3, [r7, #8]
 800349c:	1c5a      	adds	r2, r3, #1
 800349e:	60ba      	str	r2, [r7, #8]
 80034a0:	b2ca      	uxtb	r2, r1
 80034a2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034a4:	697b      	ldr	r3, [r7, #20]
 80034a6:	3301      	adds	r3, #1
 80034a8:	617b      	str	r3, [r7, #20]
 80034aa:	697a      	ldr	r2, [r7, #20]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	429a      	cmp	r2, r3
 80034b0:	dbf0      	blt.n	8003494 <_read+0x12>
  }

  return len;
 80034b2:	687b      	ldr	r3, [r7, #4]
}
 80034b4:	0018      	movs	r0, r3
 80034b6:	46bd      	mov	sp, r7
 80034b8:	b006      	add	sp, #24
 80034ba:	bd80      	pop	{r7, pc}

080034bc <_close>:
  }
  return len;
}

int _close(int file)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	b082      	sub	sp, #8
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80034c4:	2301      	movs	r3, #1
 80034c6:	425b      	negs	r3, r3
}
 80034c8:	0018      	movs	r0, r3
 80034ca:	46bd      	mov	sp, r7
 80034cc:	b002      	add	sp, #8
 80034ce:	bd80      	pop	{r7, pc}

080034d0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80034d0:	b580      	push	{r7, lr}
 80034d2:	b082      	sub	sp, #8
 80034d4:	af00      	add	r7, sp, #0
 80034d6:	6078      	str	r0, [r7, #4]
 80034d8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80034da:	683b      	ldr	r3, [r7, #0]
 80034dc:	2280      	movs	r2, #128	@ 0x80
 80034de:	0192      	lsls	r2, r2, #6
 80034e0:	605a      	str	r2, [r3, #4]
  return 0;
 80034e2:	2300      	movs	r3, #0
}
 80034e4:	0018      	movs	r0, r3
 80034e6:	46bd      	mov	sp, r7
 80034e8:	b002      	add	sp, #8
 80034ea:	bd80      	pop	{r7, pc}

080034ec <_isatty>:

int _isatty(int file)
{
 80034ec:	b580      	push	{r7, lr}
 80034ee:	b082      	sub	sp, #8
 80034f0:	af00      	add	r7, sp, #0
 80034f2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80034f4:	2301      	movs	r3, #1
}
 80034f6:	0018      	movs	r0, r3
 80034f8:	46bd      	mov	sp, r7
 80034fa:	b002      	add	sp, #8
 80034fc:	bd80      	pop	{r7, pc}

080034fe <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80034fe:	b580      	push	{r7, lr}
 8003500:	b084      	sub	sp, #16
 8003502:	af00      	add	r7, sp, #0
 8003504:	60f8      	str	r0, [r7, #12]
 8003506:	60b9      	str	r1, [r7, #8]
 8003508:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800350a:	2300      	movs	r3, #0
}
 800350c:	0018      	movs	r0, r3
 800350e:	46bd      	mov	sp, r7
 8003510:	b004      	add	sp, #16
 8003512:	bd80      	pop	{r7, pc}

08003514 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003514:	b580      	push	{r7, lr}
 8003516:	b086      	sub	sp, #24
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800351c:	4a14      	ldr	r2, [pc, #80]	@ (8003570 <_sbrk+0x5c>)
 800351e:	4b15      	ldr	r3, [pc, #84]	@ (8003574 <_sbrk+0x60>)
 8003520:	1ad3      	subs	r3, r2, r3
 8003522:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003524:	697b      	ldr	r3, [r7, #20]
 8003526:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003528:	4b13      	ldr	r3, [pc, #76]	@ (8003578 <_sbrk+0x64>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	2b00      	cmp	r3, #0
 800352e:	d102      	bne.n	8003536 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003530:	4b11      	ldr	r3, [pc, #68]	@ (8003578 <_sbrk+0x64>)
 8003532:	4a12      	ldr	r2, [pc, #72]	@ (800357c <_sbrk+0x68>)
 8003534:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003536:	4b10      	ldr	r3, [pc, #64]	@ (8003578 <_sbrk+0x64>)
 8003538:	681a      	ldr	r2, [r3, #0]
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	18d3      	adds	r3, r2, r3
 800353e:	693a      	ldr	r2, [r7, #16]
 8003540:	429a      	cmp	r2, r3
 8003542:	d207      	bcs.n	8003554 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003544:	f005 fe32 	bl	80091ac <__errno>
 8003548:	0003      	movs	r3, r0
 800354a:	220c      	movs	r2, #12
 800354c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800354e:	2301      	movs	r3, #1
 8003550:	425b      	negs	r3, r3
 8003552:	e009      	b.n	8003568 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003554:	4b08      	ldr	r3, [pc, #32]	@ (8003578 <_sbrk+0x64>)
 8003556:	681b      	ldr	r3, [r3, #0]
 8003558:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800355a:	4b07      	ldr	r3, [pc, #28]	@ (8003578 <_sbrk+0x64>)
 800355c:	681a      	ldr	r2, [r3, #0]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	18d2      	adds	r2, r2, r3
 8003562:	4b05      	ldr	r3, [pc, #20]	@ (8003578 <_sbrk+0x64>)
 8003564:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8003566:	68fb      	ldr	r3, [r7, #12]
}
 8003568:	0018      	movs	r0, r3
 800356a:	46bd      	mov	sp, r7
 800356c:	b006      	add	sp, #24
 800356e:	bd80      	pop	{r7, pc}
 8003570:	20005000 	.word	0x20005000
 8003574:	00000400 	.word	0x00000400
 8003578:	20000374 	.word	0x20000374
 800357c:	200005f0 	.word	0x200005f0

08003580 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8003580:	b580      	push	{r7, lr}
 8003582:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003584:	46c0      	nop			@ (mov r8, r8)
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}
	...

0800358c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart4;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8003590:	4b14      	ldr	r3, [pc, #80]	@ (80035e4 <MX_USART1_UART_Init+0x58>)
 8003592:	4a15      	ldr	r2, [pc, #84]	@ (80035e8 <MX_USART1_UART_Init+0x5c>)
 8003594:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003596:	4b13      	ldr	r3, [pc, #76]	@ (80035e4 <MX_USART1_UART_Init+0x58>)
 8003598:	22e1      	movs	r2, #225	@ 0xe1
 800359a:	0252      	lsls	r2, r2, #9
 800359c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800359e:	4b11      	ldr	r3, [pc, #68]	@ (80035e4 <MX_USART1_UART_Init+0x58>)
 80035a0:	2200      	movs	r2, #0
 80035a2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80035a4:	4b0f      	ldr	r3, [pc, #60]	@ (80035e4 <MX_USART1_UART_Init+0x58>)
 80035a6:	2200      	movs	r2, #0
 80035a8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80035aa:	4b0e      	ldr	r3, [pc, #56]	@ (80035e4 <MX_USART1_UART_Init+0x58>)
 80035ac:	2200      	movs	r2, #0
 80035ae:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80035b0:	4b0c      	ldr	r3, [pc, #48]	@ (80035e4 <MX_USART1_UART_Init+0x58>)
 80035b2:	220c      	movs	r2, #12
 80035b4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80035b6:	4b0b      	ldr	r3, [pc, #44]	@ (80035e4 <MX_USART1_UART_Init+0x58>)
 80035b8:	2200      	movs	r2, #0
 80035ba:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80035bc:	4b09      	ldr	r3, [pc, #36]	@ (80035e4 <MX_USART1_UART_Init+0x58>)
 80035be:	2200      	movs	r2, #0
 80035c0:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80035c2:	4b08      	ldr	r3, [pc, #32]	@ (80035e4 <MX_USART1_UART_Init+0x58>)
 80035c4:	2200      	movs	r2, #0
 80035c6:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80035c8:	4b06      	ldr	r3, [pc, #24]	@ (80035e4 <MX_USART1_UART_Init+0x58>)
 80035ca:	2200      	movs	r2, #0
 80035cc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80035ce:	4b05      	ldr	r3, [pc, #20]	@ (80035e4 <MX_USART1_UART_Init+0x58>)
 80035d0:	0018      	movs	r0, r3
 80035d2:	f004 f9fb 	bl	80079cc <HAL_UART_Init>
 80035d6:	1e03      	subs	r3, r0, #0
 80035d8:	d001      	beq.n	80035de <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80035da:	f7ff fe81 	bl	80032e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80035de:	46c0      	nop			@ (mov r8, r8)
 80035e0:	46bd      	mov	sp, r7
 80035e2:	bd80      	pop	{r7, pc}
 80035e4:	20000378 	.word	0x20000378
 80035e8:	40013800 	.word	0x40013800

080035ec <MX_USART4_UART_Init>:
/* USART4 init function */

void MX_USART4_UART_Init(void)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART4_Init 0 */

  /* USER CODE BEGIN USART4_Init 1 */

  /* USER CODE END USART4_Init 1 */
  huart4.Instance = USART4;
 80035f0:	4b14      	ldr	r3, [pc, #80]	@ (8003644 <MX_USART4_UART_Init+0x58>)
 80035f2:	4a15      	ldr	r2, [pc, #84]	@ (8003648 <MX_USART4_UART_Init+0x5c>)
 80035f4:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 80035f6:	4b13      	ldr	r3, [pc, #76]	@ (8003644 <MX_USART4_UART_Init+0x58>)
 80035f8:	22e1      	movs	r2, #225	@ 0xe1
 80035fa:	0252      	lsls	r2, r2, #9
 80035fc:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 80035fe:	4b11      	ldr	r3, [pc, #68]	@ (8003644 <MX_USART4_UART_Init+0x58>)
 8003600:	2200      	movs	r2, #0
 8003602:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8003604:	4b0f      	ldr	r3, [pc, #60]	@ (8003644 <MX_USART4_UART_Init+0x58>)
 8003606:	2200      	movs	r2, #0
 8003608:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800360a:	4b0e      	ldr	r3, [pc, #56]	@ (8003644 <MX_USART4_UART_Init+0x58>)
 800360c:	2200      	movs	r2, #0
 800360e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8003610:	4b0c      	ldr	r3, [pc, #48]	@ (8003644 <MX_USART4_UART_Init+0x58>)
 8003612:	220c      	movs	r2, #12
 8003614:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003616:	4b0b      	ldr	r3, [pc, #44]	@ (8003644 <MX_USART4_UART_Init+0x58>)
 8003618:	2200      	movs	r2, #0
 800361a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800361c:	4b09      	ldr	r3, [pc, #36]	@ (8003644 <MX_USART4_UART_Init+0x58>)
 800361e:	2200      	movs	r2, #0
 8003620:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003622:	4b08      	ldr	r3, [pc, #32]	@ (8003644 <MX_USART4_UART_Init+0x58>)
 8003624:	2200      	movs	r2, #0
 8003626:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003628:	4b06      	ldr	r3, [pc, #24]	@ (8003644 <MX_USART4_UART_Init+0x58>)
 800362a:	2200      	movs	r2, #0
 800362c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800362e:	4b05      	ldr	r3, [pc, #20]	@ (8003644 <MX_USART4_UART_Init+0x58>)
 8003630:	0018      	movs	r0, r3
 8003632:	f004 f9cb 	bl	80079cc <HAL_UART_Init>
 8003636:	1e03      	subs	r3, r0, #0
 8003638:	d001      	beq.n	800363e <MX_USART4_UART_Init+0x52>
  {
    Error_Handler();
 800363a:	f7ff fe51 	bl	80032e0 <Error_Handler>
  }
  /* USER CODE BEGIN USART4_Init 2 */

  /* USER CODE END USART4_Init 2 */

}
 800363e:	46c0      	nop			@ (mov r8, r8)
 8003640:	46bd      	mov	sp, r7
 8003642:	bd80      	pop	{r7, pc}
 8003644:	20000400 	.word	0x20000400
 8003648:	40004c00 	.word	0x40004c00

0800364c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800364c:	b590      	push	{r4, r7, lr}
 800364e:	b08b      	sub	sp, #44	@ 0x2c
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003654:	2414      	movs	r4, #20
 8003656:	193b      	adds	r3, r7, r4
 8003658:	0018      	movs	r0, r3
 800365a:	2314      	movs	r3, #20
 800365c:	001a      	movs	r2, r3
 800365e:	2100      	movs	r1, #0
 8003660:	f005 fd4a 	bl	80090f8 <memset>
  if(uartHandle->Instance==USART1)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4a42      	ldr	r2, [pc, #264]	@ (8003774 <HAL_UART_MspInit+0x128>)
 800366a:	4293      	cmp	r3, r2
 800366c:	d12b      	bne.n	80036c6 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800366e:	4b42      	ldr	r3, [pc, #264]	@ (8003778 <HAL_UART_MspInit+0x12c>)
 8003670:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003672:	4b41      	ldr	r3, [pc, #260]	@ (8003778 <HAL_UART_MspInit+0x12c>)
 8003674:	2180      	movs	r1, #128	@ 0x80
 8003676:	01c9      	lsls	r1, r1, #7
 8003678:	430a      	orrs	r2, r1
 800367a:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800367c:	4b3e      	ldr	r3, [pc, #248]	@ (8003778 <HAL_UART_MspInit+0x12c>)
 800367e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003680:	4b3d      	ldr	r3, [pc, #244]	@ (8003778 <HAL_UART_MspInit+0x12c>)
 8003682:	2101      	movs	r1, #1
 8003684:	430a      	orrs	r2, r1
 8003686:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003688:	4b3b      	ldr	r3, [pc, #236]	@ (8003778 <HAL_UART_MspInit+0x12c>)
 800368a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800368c:	2201      	movs	r2, #1
 800368e:	4013      	ands	r3, r2
 8003690:	613b      	str	r3, [r7, #16]
 8003692:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8003694:	193b      	adds	r3, r7, r4
 8003696:	22c0      	movs	r2, #192	@ 0xc0
 8003698:	00d2      	lsls	r2, r2, #3
 800369a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800369c:	0021      	movs	r1, r4
 800369e:	187b      	adds	r3, r7, r1
 80036a0:	2202      	movs	r2, #2
 80036a2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036a4:	187b      	adds	r3, r7, r1
 80036a6:	2200      	movs	r2, #0
 80036a8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036aa:	187b      	adds	r3, r7, r1
 80036ac:	2203      	movs	r2, #3
 80036ae:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80036b0:	187b      	adds	r3, r7, r1
 80036b2:	2204      	movs	r2, #4
 80036b4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036b6:	187a      	adds	r2, r7, r1
 80036b8:	23a0      	movs	r3, #160	@ 0xa0
 80036ba:	05db      	lsls	r3, r3, #23
 80036bc:	0011      	movs	r1, r2
 80036be:	0018      	movs	r0, r3
 80036c0:	f000 ffaa 	bl	8004618 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART4_MspInit 1 */

  /* USER CODE END USART4_MspInit 1 */
  }
}
 80036c4:	e051      	b.n	800376a <HAL_UART_MspInit+0x11e>
  else if(uartHandle->Instance==USART4)
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4a2c      	ldr	r2, [pc, #176]	@ (800377c <HAL_UART_MspInit+0x130>)
 80036cc:	4293      	cmp	r3, r2
 80036ce:	d14c      	bne.n	800376a <HAL_UART_MspInit+0x11e>
    __HAL_RCC_USART4_CLK_ENABLE();
 80036d0:	4b29      	ldr	r3, [pc, #164]	@ (8003778 <HAL_UART_MspInit+0x12c>)
 80036d2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80036d4:	4b28      	ldr	r3, [pc, #160]	@ (8003778 <HAL_UART_MspInit+0x12c>)
 80036d6:	2180      	movs	r1, #128	@ 0x80
 80036d8:	0309      	lsls	r1, r1, #12
 80036da:	430a      	orrs	r2, r1
 80036dc:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036de:	4b26      	ldr	r3, [pc, #152]	@ (8003778 <HAL_UART_MspInit+0x12c>)
 80036e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036e2:	4b25      	ldr	r3, [pc, #148]	@ (8003778 <HAL_UART_MspInit+0x12c>)
 80036e4:	2101      	movs	r1, #1
 80036e6:	430a      	orrs	r2, r1
 80036e8:	62da      	str	r2, [r3, #44]	@ 0x2c
 80036ea:	4b23      	ldr	r3, [pc, #140]	@ (8003778 <HAL_UART_MspInit+0x12c>)
 80036ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036ee:	2201      	movs	r2, #1
 80036f0:	4013      	ands	r3, r2
 80036f2:	60fb      	str	r3, [r7, #12]
 80036f4:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80036f6:	4b20      	ldr	r3, [pc, #128]	@ (8003778 <HAL_UART_MspInit+0x12c>)
 80036f8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80036fa:	4b1f      	ldr	r3, [pc, #124]	@ (8003778 <HAL_UART_MspInit+0x12c>)
 80036fc:	2104      	movs	r1, #4
 80036fe:	430a      	orrs	r2, r1
 8003700:	62da      	str	r2, [r3, #44]	@ 0x2c
 8003702:	4b1d      	ldr	r3, [pc, #116]	@ (8003778 <HAL_UART_MspInit+0x12c>)
 8003704:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003706:	2204      	movs	r2, #4
 8003708:	4013      	ands	r3, r2
 800370a:	60bb      	str	r3, [r7, #8]
 800370c:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800370e:	2414      	movs	r4, #20
 8003710:	193b      	adds	r3, r7, r4
 8003712:	2202      	movs	r2, #2
 8003714:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003716:	193b      	adds	r3, r7, r4
 8003718:	2202      	movs	r2, #2
 800371a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800371c:	193b      	adds	r3, r7, r4
 800371e:	2200      	movs	r2, #0
 8003720:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003722:	193b      	adds	r3, r7, r4
 8003724:	2203      	movs	r2, #3
 8003726:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_USART4;
 8003728:	193b      	adds	r3, r7, r4
 800372a:	2206      	movs	r2, #6
 800372c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800372e:	193a      	adds	r2, r7, r4
 8003730:	23a0      	movs	r3, #160	@ 0xa0
 8003732:	05db      	lsls	r3, r3, #23
 8003734:	0011      	movs	r1, r2
 8003736:	0018      	movs	r0, r3
 8003738:	f000 ff6e 	bl	8004618 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800373c:	0021      	movs	r1, r4
 800373e:	187b      	adds	r3, r7, r1
 8003740:	2280      	movs	r2, #128	@ 0x80
 8003742:	00d2      	lsls	r2, r2, #3
 8003744:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003746:	187b      	adds	r3, r7, r1
 8003748:	2202      	movs	r2, #2
 800374a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800374c:	187b      	adds	r3, r7, r1
 800374e:	2200      	movs	r2, #0
 8003750:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003752:	187b      	adds	r3, r7, r1
 8003754:	2203      	movs	r2, #3
 8003756:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF6_USART4;
 8003758:	187b      	adds	r3, r7, r1
 800375a:	2206      	movs	r2, #6
 800375c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800375e:	187b      	adds	r3, r7, r1
 8003760:	4a07      	ldr	r2, [pc, #28]	@ (8003780 <HAL_UART_MspInit+0x134>)
 8003762:	0019      	movs	r1, r3
 8003764:	0010      	movs	r0, r2
 8003766:	f000 ff57 	bl	8004618 <HAL_GPIO_Init>
}
 800376a:	46c0      	nop			@ (mov r8, r8)
 800376c:	46bd      	mov	sp, r7
 800376e:	b00b      	add	sp, #44	@ 0x2c
 8003770:	bd90      	pop	{r4, r7, pc}
 8003772:	46c0      	nop			@ (mov r8, r8)
 8003774:	40013800 	.word	0x40013800
 8003778:	40021000 	.word	0x40021000
 800377c:	40004c00 	.word	0x40004c00
 8003780:	50000800 	.word	0x50000800

08003784 <TimestampIsReached>:
VerboseLevel CurrentVerboseLevel = VERBOSE_ALL;
#define TEXTBUFFER_LEN 1024

extern UART_HandleTypeDef huart1;

bool TimestampIsReached(uint32_t timestamp) {
 8003784:	b580      	push	{r7, lr}
 8003786:	b086      	sub	sp, #24
 8003788:	af00      	add	r7, sp, #0
 800378a:	6078      	str	r0, [r7, #4]
  uint32_t now = HAL_GetTick();
 800378c:	f000 fc2a 	bl	8003fe4 <HAL_GetTick>
 8003790:	0003      	movs	r3, r0
 8003792:	617b      	str	r3, [r7, #20]
  const uint32_t HALF_TIME = 0x7FFFFFFF; // ~25 days max timestamp delay
 8003794:	4b1c      	ldr	r3, [pc, #112]	@ (8003808 <TimestampIsReached+0x84>)
 8003796:	613b      	str	r3, [r7, #16]

  // Ensures that the difference between now and timestamp is less than half of
  // the maximum value of the counter. This confirms that the timestamp is not
  // too far in the past.
  bool noOverflow = (now >= timestamp && now - timestamp < HALF_TIME);
 8003798:	697a      	ldr	r2, [r7, #20]
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	429a      	cmp	r2, r3
 800379e:	d307      	bcc.n	80037b0 <TimestampIsReached+0x2c>
 80037a0:	697a      	ldr	r2, [r7, #20]
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	1ad3      	subs	r3, r2, r3
 80037a6:	693a      	ldr	r2, [r7, #16]
 80037a8:	429a      	cmp	r2, r3
 80037aa:	d901      	bls.n	80037b0 <TimestampIsReached+0x2c>
 80037ac:	2201      	movs	r2, #1
 80037ae:	e000      	b.n	80037b2 <TimestampIsReached+0x2e>
 80037b0:	2200      	movs	r2, #0
 80037b2:	230f      	movs	r3, #15
 80037b4:	18fb      	adds	r3, r7, r3
 80037b6:	701a      	strb	r2, [r3, #0]
 80037b8:	781a      	ldrb	r2, [r3, #0]
 80037ba:	2101      	movs	r1, #1
 80037bc:	400a      	ands	r2, r1
 80037be:	701a      	strb	r2, [r3, #0]
  // Ensures that the timestamp is so far ahead that it would have wrapped
  // around past the maximum value of the counter indicating an overflow
  // scenario.
  bool overflowWithTimestampAhead =
      (now < timestamp && timestamp - now > HALF_TIME);
 80037c0:	697a      	ldr	r2, [r7, #20]
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	429a      	cmp	r2, r3
 80037c6:	d207      	bcs.n	80037d8 <TimestampIsReached+0x54>
 80037c8:	687a      	ldr	r2, [r7, #4]
 80037ca:	697b      	ldr	r3, [r7, #20]
 80037cc:	1ad3      	subs	r3, r2, r3
 80037ce:	693a      	ldr	r2, [r7, #16]
 80037d0:	429a      	cmp	r2, r3
 80037d2:	d201      	bcs.n	80037d8 <TimestampIsReached+0x54>
 80037d4:	2201      	movs	r2, #1
 80037d6:	e000      	b.n	80037da <TimestampIsReached+0x56>
 80037d8:	2200      	movs	r2, #0
  bool overflowWithTimestampAhead =
 80037da:	200e      	movs	r0, #14
 80037dc:	183b      	adds	r3, r7, r0
 80037de:	701a      	strb	r2, [r3, #0]
 80037e0:	781a      	ldrb	r2, [r3, #0]
 80037e2:	2101      	movs	r1, #1
 80037e4:	400a      	ands	r2, r1
 80037e6:	701a      	strb	r2, [r3, #0]

  if (noOverflow || overflowWithTimestampAhead) {
 80037e8:	230f      	movs	r3, #15
 80037ea:	18fb      	adds	r3, r7, r3
 80037ec:	781b      	ldrb	r3, [r3, #0]
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d103      	bne.n	80037fa <TimestampIsReached+0x76>
 80037f2:	183b      	adds	r3, r7, r0
 80037f4:	781b      	ldrb	r3, [r3, #0]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d001      	beq.n	80037fe <TimestampIsReached+0x7a>
    // Timestamp has been reached
    return true;
 80037fa:	2301      	movs	r3, #1
 80037fc:	e000      	b.n	8003800 <TimestampIsReached+0x7c>
  }

  // Timestamp not yet reached
  return false;
 80037fe:	2300      	movs	r3, #0
}
 8003800:	0018      	movs	r0, r3
 8003802:	46bd      	mov	sp, r7
 8003804:	b006      	add	sp, #24
 8003806:	bd80      	pop	{r7, pc}
 8003808:	7fffffff 	.word	0x7fffffff

0800380c <AddTimestamp>:

static void AddTimestamp(char *stamp) {
 800380c:	b580      	push	{r7, lr}
 800380e:	b082      	sub	sp, #8
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
  sprintf(stamp, "[%08lu] ", (uint32_t)HAL_GetTick());
 8003814:	f000 fbe6 	bl	8003fe4 <HAL_GetTick>
 8003818:	0002      	movs	r2, r0
 800381a:	4904      	ldr	r1, [pc, #16]	@ (800382c <AddTimestamp+0x20>)
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	0018      	movs	r0, r3
 8003820:	f005 fbc6 	bl	8008fb0 <siprintf>
}
 8003824:	46c0      	nop			@ (mov r8, r8)
 8003826:	46bd      	mov	sp, r7
 8003828:	b002      	add	sp, #8
 800382a:	bd80      	pop	{r7, pc}
 800382c:	0800b448 	.word	0x0800b448

08003830 <CreateLine>:

void CreateLine(VerboseLevel verboseLevel, char *tag, char *format, ...) {
 8003830:	b40c      	push	{r2, r3}
 8003832:	b5b0      	push	{r4, r5, r7, lr}
 8003834:	4c2b      	ldr	r4, [pc, #172]	@ (80038e4 <CreateLine+0xb4>)
 8003836:	44a5      	add	sp, r4
 8003838:	af00      	add	r7, sp, #0
 800383a:	0002      	movs	r2, r0
 800383c:	6039      	str	r1, [r7, #0]
 800383e:	4b2a      	ldr	r3, [pc, #168]	@ (80038e8 <CreateLine+0xb8>)
 8003840:	2182      	movs	r1, #130	@ 0x82
 8003842:	00c9      	lsls	r1, r1, #3
 8003844:	185b      	adds	r3, r3, r1
 8003846:	19db      	adds	r3, r3, r7
 8003848:	701a      	strb	r2, [r3, #0]

  if (verboseLevel > CurrentVerboseLevel) {
 800384a:	4b28      	ldr	r3, [pc, #160]	@ (80038ec <CreateLine+0xbc>)
 800384c:	781b      	ldrb	r3, [r3, #0]
 800384e:	4a26      	ldr	r2, [pc, #152]	@ (80038e8 <CreateLine+0xb8>)
 8003850:	1852      	adds	r2, r2, r1
 8003852:	19d2      	adds	r2, r2, r7
 8003854:	7812      	ldrb	r2, [r2, #0]
 8003856:	429a      	cmp	r2, r3
 8003858:	d83b      	bhi.n	80038d2 <CreateLine+0xa2>
    return;
  }
  char textBuffer[TEXTBUFFER_LEN];

  // Format the initial part of the message with the tag and timestamp
  sprintf(textBuffer, "%s ", tag);
 800385a:	683a      	ldr	r2, [r7, #0]
 800385c:	4924      	ldr	r1, [pc, #144]	@ (80038f0 <CreateLine+0xc0>)
 800385e:	240c      	movs	r4, #12
 8003860:	193b      	adds	r3, r7, r4
 8003862:	0018      	movs	r0, r3
 8003864:	f005 fba4 	bl	8008fb0 <siprintf>

  if (CurrentVerboseLevel > VERBOSE_MINIMAL) {
 8003868:	4b20      	ldr	r3, [pc, #128]	@ (80038ec <CreateLine+0xbc>)
 800386a:	781b      	ldrb	r3, [r3, #0]
 800386c:	2b01      	cmp	r3, #1
 800386e:	d909      	bls.n	8003884 <CreateLine+0x54>
    AddTimestamp(&textBuffer[strlen(textBuffer)]);
 8003870:	193b      	adds	r3, r7, r4
 8003872:	0018      	movs	r0, r3
 8003874:	f7fc fc48 	bl	8000108 <strlen>
 8003878:	0002      	movs	r2, r0
 800387a:	193b      	adds	r3, r7, r4
 800387c:	189b      	adds	r3, r3, r2
 800387e:	0018      	movs	r0, r3
 8003880:	f7ff ffc4 	bl	800380c <AddTimestamp>
  }
  int lineOffset = strlen(textBuffer);
 8003884:	240c      	movs	r4, #12
 8003886:	193b      	adds	r3, r7, r4
 8003888:	0018      	movs	r0, r3
 800388a:	f7fc fc3d 	bl	8000108 <strlen>
 800388e:	0003      	movs	r3, r0
 8003890:	4918      	ldr	r1, [pc, #96]	@ (80038f4 <CreateLine+0xc4>)
 8003892:	187a      	adds	r2, r7, r1
 8003894:	6013      	str	r3, [r2, #0]

  // Format the rest of the message with the variable arguments
  va_list args;
  va_start(args, format);
 8003896:	4b18      	ldr	r3, [pc, #96]	@ (80038f8 <CreateLine+0xc8>)
 8003898:	2508      	movs	r5, #8
 800389a:	195b      	adds	r3, r3, r5
 800389c:	19db      	adds	r3, r3, r7
 800389e:	60bb      	str	r3, [r7, #8]
  vsnprintf(&textBuffer[lineOffset], TEXTBUFFER_LEN - lineOffset, format, args);
 80038a0:	193a      	adds	r2, r7, r4
 80038a2:	187b      	adds	r3, r7, r1
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	18d0      	adds	r0, r2, r3
 80038a8:	187b      	adds	r3, r7, r1
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	2280      	movs	r2, #128	@ 0x80
 80038ae:	00d2      	lsls	r2, r2, #3
 80038b0:	1ad3      	subs	r3, r2, r3
 80038b2:	0019      	movs	r1, r3
 80038b4:	68bb      	ldr	r3, [r7, #8]
 80038b6:	2283      	movs	r2, #131	@ 0x83
 80038b8:	00d2      	lsls	r2, r2, #3
 80038ba:	1952      	adds	r2, r2, r5
 80038bc:	19d2      	adds	r2, r2, r7
 80038be:	6812      	ldr	r2, [r2, #0]
 80038c0:	f005 fc0e 	bl	80090e0 <vsniprintf>
  va_end(args);

  // Print the final formatted message
  printf("%s\r\n", textBuffer);
 80038c4:	193a      	adds	r2, r7, r4
 80038c6:	4b0d      	ldr	r3, [pc, #52]	@ (80038fc <CreateLine+0xcc>)
 80038c8:	0011      	movs	r1, r2
 80038ca:	0018      	movs	r0, r3
 80038cc:	f005 fb60 	bl	8008f90 <iprintf>
 80038d0:	e000      	b.n	80038d4 <CreateLine+0xa4>
    return;
 80038d2:	46c0      	nop			@ (mov r8, r8)
}
 80038d4:	46bd      	mov	sp, r7
 80038d6:	2382      	movs	r3, #130	@ 0x82
 80038d8:	00db      	lsls	r3, r3, #3
 80038da:	449d      	add	sp, r3
 80038dc:	bcb0      	pop	{r4, r5, r7}
 80038de:	bc08      	pop	{r3}
 80038e0:	b002      	add	sp, #8
 80038e2:	4718      	bx	r3
 80038e4:	fffffbf0 	.word	0xfffffbf0
 80038e8:	fffffbf7 	.word	0xfffffbf7
 80038ec:	20000004 	.word	0x20000004
 80038f0:	0800b454 	.word	0x0800b454
 80038f4:	0000040c 	.word	0x0000040c
 80038f8:	0000041c 	.word	0x0000041c
 80038fc:	0800b458 	.word	0x0800b458

08003900 <_write>:

int _write(int fd, const void *buf, size_t count) {
 8003900:	b580      	push	{r7, lr}
 8003902:	b084      	sub	sp, #16
 8003904:	af00      	add	r7, sp, #0
 8003906:	60f8      	str	r0, [r7, #12]
 8003908:	60b9      	str	r1, [r7, #8]
 800390a:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart1, buf, count, 100);
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	b29a      	uxth	r2, r3
 8003910:	68b9      	ldr	r1, [r7, #8]
 8003912:	4804      	ldr	r0, [pc, #16]	@ (8003924 <_write+0x24>)
 8003914:	2364      	movs	r3, #100	@ 0x64
 8003916:	f004 f8ad 	bl	8007a74 <HAL_UART_Transmit>
  return count;
 800391a:	687b      	ldr	r3, [r7, #4]
}
 800391c:	0018      	movs	r0, r3
 800391e:	46bd      	mov	sp, r7
 8003920:	b004      	add	sp, #16
 8003922:	bd80      	pop	{r7, pc}
 8003924:	20000378 	.word	0x20000378

08003928 <SetVerboseLevel>:

void SetVerboseLevel(VerboseLevel level) { CurrentVerboseLevel = level; }
 8003928:	b580      	push	{r7, lr}
 800392a:	b082      	sub	sp, #8
 800392c:	af00      	add	r7, sp, #0
 800392e:	0002      	movs	r2, r0
 8003930:	1dfb      	adds	r3, r7, #7
 8003932:	701a      	strb	r2, [r3, #0]
 8003934:	4b03      	ldr	r3, [pc, #12]	@ (8003944 <SetVerboseLevel+0x1c>)
 8003936:	1dfa      	adds	r2, r7, #7
 8003938:	7812      	ldrb	r2, [r2, #0]
 800393a:	701a      	strb	r2, [r3, #0]
 800393c:	46c0      	nop			@ (mov r8, r8)
 800393e:	46bd      	mov	sp, r7
 8003940:	b002      	add	sp, #8
 8003942:	bd80      	pop	{r7, pc}
 8003944:	20000004 	.word	0x20000004

08003948 <ReadRegister>:
uint32_t HIDSNextRunTime = SENSOR_INITIAL_INTERVAL;
uint32_t HIDSInterval_ms = SENSOR_INITIAL_INTERVAL;
static bool MeasurementStarted = false;


static void ReadRegister(uint8_t address, uint8_t* buffer, uint8_t nrBytes) {
 8003948:	b590      	push	{r4, r7, lr}
 800394a:	b083      	sub	sp, #12
 800394c:	af00      	add	r7, sp, #0
 800394e:	6039      	str	r1, [r7, #0]
 8003950:	0011      	movs	r1, r2
 8003952:	1dfb      	adds	r3, r7, #7
 8003954:	1c02      	adds	r2, r0, #0
 8003956:	701a      	strb	r2, [r3, #0]
 8003958:	1dbb      	adds	r3, r7, #6
 800395a:	1c0a      	adds	r2, r1, #0
 800395c:	701a      	strb	r2, [r3, #0]
	if (ReadFunction != NULL) {
 800395e:	4b0a      	ldr	r3, [pc, #40]	@ (8003988 <ReadRegister+0x40>)
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	2b00      	cmp	r3, #0
 8003964:	d00b      	beq.n	800397e <ReadRegister+0x36>
		ReadFunction(address, buffer, nrBytes);
 8003966:	4b08      	ldr	r3, [pc, #32]	@ (8003988 <ReadRegister+0x40>)
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	1dba      	adds	r2, r7, #6
 800396c:	7814      	ldrb	r4, [r2, #0]
 800396e:	6839      	ldr	r1, [r7, #0]
 8003970:	1dfa      	adds	r2, r7, #7
 8003972:	7810      	ldrb	r0, [r2, #0]
 8003974:	0022      	movs	r2, r4
 8003976:	4798      	blx	r3
		HAL_Delay(SENSOR_WAIT_TIME_HIGH);
 8003978:	2009      	movs	r0, #9
 800397a:	f000 fb3d 	bl	8003ff8 <HAL_Delay>
	}
}
 800397e:	46c0      	nop			@ (mov r8, r8)
 8003980:	46bd      	mov	sp, r7
 8003982:	b003      	add	sp, #12
 8003984:	bd90      	pop	{r4, r7, pc}
 8003986:	46c0      	nop			@ (mov r8, r8)
 8003988:	20000488 	.word	0x20000488

0800398c <WriteRegister>:

static void WriteRegister(uint8_t address, uint8_t* buffer, uint8_t nrBytes) {
 800398c:	b590      	push	{r4, r7, lr}
 800398e:	b083      	sub	sp, #12
 8003990:	af00      	add	r7, sp, #0
 8003992:	6039      	str	r1, [r7, #0]
 8003994:	0011      	movs	r1, r2
 8003996:	1dfb      	adds	r3, r7, #7
 8003998:	1c02      	adds	r2, r0, #0
 800399a:	701a      	strb	r2, [r3, #0]
 800399c:	1dbb      	adds	r3, r7, #6
 800399e:	1c0a      	adds	r2, r1, #0
 80039a0:	701a      	strb	r2, [r3, #0]
  if (WriteFunction != NULL) {
 80039a2:	4b0a      	ldr	r3, [pc, #40]	@ (80039cc <WriteRegister+0x40>)
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d00b      	beq.n	80039c2 <WriteRegister+0x36>
      WriteFunction(address, buffer, nrBytes);
 80039aa:	4b08      	ldr	r3, [pc, #32]	@ (80039cc <WriteRegister+0x40>)
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	1dba      	adds	r2, r7, #6
 80039b0:	7814      	ldrb	r4, [r2, #0]
 80039b2:	6839      	ldr	r1, [r7, #0]
 80039b4:	1dfa      	adds	r2, r7, #7
 80039b6:	7810      	ldrb	r0, [r2, #0]
 80039b8:	0022      	movs	r2, r4
 80039ba:	4798      	blx	r3
      HAL_Delay(SENSOR_WAIT_TIME_HIGH);
 80039bc:	2009      	movs	r0, #9
 80039be:	f000 fb1b 	bl	8003ff8 <HAL_Delay>
  }
}
 80039c2:	46c0      	nop			@ (mov r8, r8)
 80039c4:	46bd      	mov	sp, r7
 80039c6:	b003      	add	sp, #12
 80039c8:	bd90      	pop	{r4, r7, pc}
 80039ca:	46c0      	nop			@ (mov r8, r8)
 80039cc:	2000048c 	.word	0x2000048c

080039d0 <CalculateCRC>:

static uint8_t CalculateCRC(uint8_t* data, uint8_t length) {
 80039d0:	b590      	push	{r4, r7, lr}
 80039d2:	b085      	sub	sp, #20
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
 80039d8:	000a      	movs	r2, r1
 80039da:	1cfb      	adds	r3, r7, #3
 80039dc:	701a      	strb	r2, [r3, #0]
  uint8_t crc = CRC_INIT_VALUE;
 80039de:	230f      	movs	r3, #15
 80039e0:	18fb      	adds	r3, r7, r3
 80039e2:	22ff      	movs	r2, #255	@ 0xff
 80039e4:	701a      	strb	r2, [r3, #0]

  for (uint8_t i = 0; i < length; i++) {
 80039e6:	230e      	movs	r3, #14
 80039e8:	18fb      	adds	r3, r7, r3
 80039ea:	2200      	movs	r2, #0
 80039ec:	701a      	strb	r2, [r3, #0]
 80039ee:	e037      	b.n	8003a60 <CalculateCRC+0x90>
    // XOR byte into least significant byte of crc
    crc ^= data[i];
 80039f0:	230e      	movs	r3, #14
 80039f2:	18fb      	adds	r3, r7, r3
 80039f4:	781b      	ldrb	r3, [r3, #0]
 80039f6:	687a      	ldr	r2, [r7, #4]
 80039f8:	18d3      	adds	r3, r2, r3
 80039fa:	7819      	ldrb	r1, [r3, #0]
 80039fc:	220f      	movs	r2, #15
 80039fe:	18bb      	adds	r3, r7, r2
 8003a00:	18ba      	adds	r2, r7, r2
 8003a02:	7812      	ldrb	r2, [r2, #0]
 8003a04:	404a      	eors	r2, r1
 8003a06:	701a      	strb	r2, [r3, #0]

    for (uint8_t j = 0; j < 8; j++) {
 8003a08:	230d      	movs	r3, #13
 8003a0a:	18fb      	adds	r3, r7, r3
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	701a      	strb	r2, [r3, #0]
 8003a10:	e01b      	b.n	8003a4a <CalculateCRC+0x7a>
      // If the leftmost (most significant) bit is set
      if (crc & CRC_MSB_MASK) {
 8003a12:	210f      	movs	r1, #15
 8003a14:	187b      	adds	r3, r7, r1
 8003a16:	781b      	ldrb	r3, [r3, #0]
 8003a18:	b25b      	sxtb	r3, r3
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	da09      	bge.n	8003a32 <CalculateCRC+0x62>
        // Shift left and XOR with polynomial
        crc = (crc << 1) ^ CRC_POLYNOMIAL;
 8003a1e:	187b      	adds	r3, r7, r1
 8003a20:	781b      	ldrb	r3, [r3, #0]
 8003a22:	005b      	lsls	r3, r3, #1
 8003a24:	b25b      	sxtb	r3, r3
 8003a26:	2231      	movs	r2, #49	@ 0x31
 8003a28:	4053      	eors	r3, r2
 8003a2a:	b25a      	sxtb	r2, r3
 8003a2c:	187b      	adds	r3, r7, r1
 8003a2e:	701a      	strb	r2, [r3, #0]
 8003a30:	e005      	b.n	8003a3e <CalculateCRC+0x6e>
      } else {
          crc <<= 1;
 8003a32:	230f      	movs	r3, #15
 8003a34:	18fa      	adds	r2, r7, r3
 8003a36:	18fb      	adds	r3, r7, r3
 8003a38:	781b      	ldrb	r3, [r3, #0]
 8003a3a:	18db      	adds	r3, r3, r3
 8003a3c:	7013      	strb	r3, [r2, #0]
    for (uint8_t j = 0; j < 8; j++) {
 8003a3e:	210d      	movs	r1, #13
 8003a40:	187b      	adds	r3, r7, r1
 8003a42:	781a      	ldrb	r2, [r3, #0]
 8003a44:	187b      	adds	r3, r7, r1
 8003a46:	3201      	adds	r2, #1
 8003a48:	701a      	strb	r2, [r3, #0]
 8003a4a:	230d      	movs	r3, #13
 8003a4c:	18fb      	adds	r3, r7, r3
 8003a4e:	781b      	ldrb	r3, [r3, #0]
 8003a50:	2b07      	cmp	r3, #7
 8003a52:	d9de      	bls.n	8003a12 <CalculateCRC+0x42>
  for (uint8_t i = 0; i < length; i++) {
 8003a54:	210e      	movs	r1, #14
 8003a56:	187b      	adds	r3, r7, r1
 8003a58:	781a      	ldrb	r2, [r3, #0]
 8003a5a:	187b      	adds	r3, r7, r1
 8003a5c:	3201      	adds	r2, #1
 8003a5e:	701a      	strb	r2, [r3, #0]
 8003a60:	230e      	movs	r3, #14
 8003a62:	18fa      	adds	r2, r7, r3
 8003a64:	1cfb      	adds	r3, r7, #3
 8003a66:	7812      	ldrb	r2, [r2, #0]
 8003a68:	781b      	ldrb	r3, [r3, #0]
 8003a6a:	429a      	cmp	r2, r3
 8003a6c:	d3c0      	bcc.n	80039f0 <CalculateCRC+0x20>
      }
    }
  }
  Info("CRC calculated value: 0x%X", crc);
 8003a6e:	240f      	movs	r4, #15
 8003a70:	193b      	adds	r3, r7, r4
 8003a72:	781b      	ldrb	r3, [r3, #0]
 8003a74:	4a05      	ldr	r2, [pc, #20]	@ (8003a8c <CalculateCRC+0xbc>)
 8003a76:	4906      	ldr	r1, [pc, #24]	@ (8003a90 <CalculateCRC+0xc0>)
 8003a78:	2002      	movs	r0, #2
 8003a7a:	f7ff fed9 	bl	8003830 <CreateLine>
  return crc;
 8003a7e:	193b      	adds	r3, r7, r4
 8003a80:	781b      	ldrb	r3, [r3, #0]
}
 8003a82:	0018      	movs	r0, r3
 8003a84:	46bd      	mov	sp, r7
 8003a86:	b005      	add	sp, #20
 8003a88:	bd90      	pop	{r4, r7, pc}
 8003a8a:	46c0      	nop			@ (mov r8, r8)
 8003a8c:	0800b460 	.word	0x0800b460
 8003a90:	0800b47c 	.word	0x0800b47c

08003a94 <HIDS_EnableHeater>:

void HIDS_EnableHeater(void) {
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b082      	sub	sp, #8
 8003a98:	af00      	add	r7, sp, #0
  // During heater operation, the sensors specifications are not valid.
  uint8_t heaterReg = HeaterMode;
 8003a9a:	4b0a      	ldr	r3, [pc, #40]	@ (8003ac4 <HIDS_EnableHeater+0x30>)
 8003a9c:	781a      	ldrb	r2, [r3, #0]
 8003a9e:	1dfb      	adds	r3, r7, #7
 8003aa0:	701a      	strb	r2, [r3, #0]
  WriteRegister(HIDS_I2C_ADDRESS, &heaterReg, 1);
 8003aa2:	1dfb      	adds	r3, r7, #7
 8003aa4:	2201      	movs	r2, #1
 8003aa6:	0019      	movs	r1, r3
 8003aa8:	2044      	movs	r0, #68	@ 0x44
 8003aaa:	f7ff ff6f 	bl	800398c <WriteRegister>
  Info("Started the heater in mode: %d", heaterReg);
 8003aae:	1dfb      	adds	r3, r7, #7
 8003ab0:	781b      	ldrb	r3, [r3, #0]
 8003ab2:	4a05      	ldr	r2, [pc, #20]	@ (8003ac8 <HIDS_EnableHeater+0x34>)
 8003ab4:	4905      	ldr	r1, [pc, #20]	@ (8003acc <HIDS_EnableHeater+0x38>)
 8003ab6:	2002      	movs	r0, #2
 8003ab8:	f7ff feba 	bl	8003830 <CreateLine>
}
 8003abc:	46c0      	nop			@ (mov r8, r8)
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	b002      	add	sp, #8
 8003ac2:	bd80      	pop	{r7, pc}
 8003ac4:	20000006 	.word	0x20000006
 8003ac8:	0800b480 	.word	0x0800b480
 8003acc:	0800b47c 	.word	0x0800b47c

08003ad0 <HIDS_Init>:

void HIDS_Init(I2CReadCb readFunction, I2CWriteCB writeFunction) {
 8003ad0:	b580      	push	{r7, lr}
 8003ad2:	b082      	sub	sp, #8
 8003ad4:	af00      	add	r7, sp, #0
 8003ad6:	6078      	str	r0, [r7, #4]
 8003ad8:	6039      	str	r1, [r7, #0]
	ReadFunction = readFunction;
 8003ada:	4b12      	ldr	r3, [pc, #72]	@ (8003b24 <HIDS_Init+0x54>)
 8003adc:	687a      	ldr	r2, [r7, #4]
 8003ade:	601a      	str	r2, [r3, #0]
	WriteFunction = writeFunction;
 8003ae0:	4b11      	ldr	r3, [pc, #68]	@ (8003b28 <HIDS_Init+0x58>)
 8003ae2:	683a      	ldr	r2, [r7, #0]
 8003ae4:	601a      	str	r2, [r3, #0]
	if(!HIDS_DeviceConnected()) {
 8003ae6:	f000 f8a3 	bl	8003c30 <HIDS_DeviceConnected>
 8003aea:	0003      	movs	r3, r0
 8003aec:	001a      	movs	r2, r3
 8003aee:	2301      	movs	r3, #1
 8003af0:	4053      	eors	r3, r2
 8003af2:	b2db      	uxtb	r3, r3
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d006      	beq.n	8003b06 <HIDS_Init+0x36>
		Error("HIDS device not connected!");
 8003af8:	4a0c      	ldr	r2, [pc, #48]	@ (8003b2c <HIDS_Init+0x5c>)
 8003afa:	4b0d      	ldr	r3, [pc, #52]	@ (8003b30 <HIDS_Init+0x60>)
 8003afc:	0019      	movs	r1, r3
 8003afe:	2001      	movs	r0, #1
 8003b00:	f7ff fe96 	bl	8003830 <CreateLine>
		return;
 8003b04:	e00b      	b.n	8003b1e <HIDS_Init+0x4e>
	}
	HIDS_SetMeasurementMode(MeasureMode);
 8003b06:	4b0b      	ldr	r3, [pc, #44]	@ (8003b34 <HIDS_Init+0x64>)
 8003b08:	781b      	ldrb	r3, [r3, #0]
 8003b0a:	0018      	movs	r0, r3
 8003b0c:	f000 f8cc 	bl	8003ca8 <HIDS_SetMeasurementMode>
	HIDS_SetHeaterMode(HeaterMode);
 8003b10:	4b09      	ldr	r3, [pc, #36]	@ (8003b38 <HIDS_Init+0x68>)
 8003b12:	781b      	ldrb	r3, [r3, #0]
 8003b14:	0018      	movs	r0, r3
 8003b16:	f000 f829 	bl	8003b6c <HIDS_SetHeaterMode>
	HIDS_EnableHeater();
 8003b1a:	f7ff ffbb 	bl	8003a94 <HIDS_EnableHeater>
}
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	b002      	add	sp, #8
 8003b22:	bd80      	pop	{r7, pc}
 8003b24:	20000488 	.word	0x20000488
 8003b28:	2000048c 	.word	0x2000048c
 8003b2c:	0800b4a0 	.word	0x0800b4a0
 8003b30:	0800b4bc 	.word	0x0800b4bc
 8003b34:	20000005 	.word	0x20000005
 8003b38:	20000006 	.word	0x20000006

08003b3c <HIDS_StartMeasurement>:

void HIDS_StartMeasurement(void) {
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	af00      	add	r7, sp, #0
  if(MeasurementStarted) return;
 8003b40:	4b08      	ldr	r3, [pc, #32]	@ (8003b64 <HIDS_StartMeasurement+0x28>)
 8003b42:	781b      	ldrb	r3, [r3, #0]
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d109      	bne.n	8003b5c <HIDS_StartMeasurement+0x20>
  MeasurementStarted = true;
 8003b48:	4b06      	ldr	r3, [pc, #24]	@ (8003b64 <HIDS_StartMeasurement+0x28>)
 8003b4a:	2201      	movs	r2, #1
 8003b4c:	701a      	strb	r2, [r3, #0]
  WriteRegister(HIDS_I2C_ADDRESS, &MeasureMode, 1);
 8003b4e:	4b06      	ldr	r3, [pc, #24]	@ (8003b68 <HIDS_StartMeasurement+0x2c>)
 8003b50:	2201      	movs	r2, #1
 8003b52:	0019      	movs	r1, r3
 8003b54:	2044      	movs	r0, #68	@ 0x44
 8003b56:	f7ff ff19 	bl	800398c <WriteRegister>
 8003b5a:	e000      	b.n	8003b5e <HIDS_StartMeasurement+0x22>
  if(MeasurementStarted) return;
 8003b5c:	46c0      	nop			@ (mov r8, r8)
}
 8003b5e:	46bd      	mov	sp, r7
 8003b60:	bd80      	pop	{r7, pc}
 8003b62:	46c0      	nop			@ (mov r8, r8)
 8003b64:	2000049e 	.word	0x2000049e
 8003b68:	20000005 	.word	0x20000005

08003b6c <HIDS_SetHeaterMode>:

void HIDS_SetHeaterMode(HIDSHeaterModes modeHeater) {
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	b082      	sub	sp, #8
 8003b70:	af00      	add	r7, sp, #0
 8003b72:	0002      	movs	r2, r0
 8003b74:	1dfb      	adds	r3, r7, #7
 8003b76:	701a      	strb	r2, [r3, #0]
  HeaterMode = modeHeater;
 8003b78:	4b03      	ldr	r3, [pc, #12]	@ (8003b88 <HIDS_SetHeaterMode+0x1c>)
 8003b7a:	1dfa      	adds	r2, r7, #7
 8003b7c:	7812      	ldrb	r2, [r2, #0]
 8003b7e:	701a      	strb	r2, [r3, #0]
}
 8003b80:	46c0      	nop			@ (mov r8, r8)
 8003b82:	46bd      	mov	sp, r7
 8003b84:	b002      	add	sp, #8
 8003b86:	bd80      	pop	{r7, pc}
 8003b88:	20000006 	.word	0x20000006

08003b8c <checkCRC>:


static bool checkCRC(uint8_t* data) {
 8003b8c:	b590      	push	{r4, r7, lr}
 8003b8e:	b085      	sub	sp, #20
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  // Data format: 2 bytes for data, followed by an 8-bit CRC,
  // and then 2 bytes for data with another 8-bit CRC.

	// Check CRC for the first segment
	uint8_t crcData1[2] = {data[0], data[1]};
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	781a      	ldrb	r2, [r3, #0]
 8003b98:	210c      	movs	r1, #12
 8003b9a:	187b      	adds	r3, r7, r1
 8003b9c:	701a      	strb	r2, [r3, #0]
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	785a      	ldrb	r2, [r3, #1]
 8003ba2:	187b      	adds	r3, r7, r1
 8003ba4:	705a      	strb	r2, [r3, #1]
	uint8_t crc1 = data[2];
 8003ba6:	240f      	movs	r4, #15
 8003ba8:	193b      	adds	r3, r7, r4
 8003baa:	687a      	ldr	r2, [r7, #4]
 8003bac:	7892      	ldrb	r2, [r2, #2]
 8003bae:	701a      	strb	r2, [r3, #0]
	if (CalculateCRC(crcData1, 2) != crc1) {
 8003bb0:	187b      	adds	r3, r7, r1
 8003bb2:	2102      	movs	r1, #2
 8003bb4:	0018      	movs	r0, r3
 8003bb6:	f7ff ff0b 	bl	80039d0 <CalculateCRC>
 8003bba:	0003      	movs	r3, r0
 8003bbc:	001a      	movs	r2, r3
 8003bbe:	193b      	adds	r3, r7, r4
 8003bc0:	781b      	ldrb	r3, [r3, #0]
 8003bc2:	4293      	cmp	r3, r2
 8003bc4:	d007      	beq.n	8003bd6 <checkCRC+0x4a>
		Info("CRC check failed for the first segment.");
 8003bc6:	4a17      	ldr	r2, [pc, #92]	@ (8003c24 <checkCRC+0x98>)
 8003bc8:	4b17      	ldr	r3, [pc, #92]	@ (8003c28 <checkCRC+0x9c>)
 8003bca:	0019      	movs	r1, r3
 8003bcc:	2002      	movs	r0, #2
 8003bce:	f7ff fe2f 	bl	8003830 <CreateLine>
		return false;
 8003bd2:	2300      	movs	r3, #0
 8003bd4:	e021      	b.n	8003c1a <checkCRC+0x8e>
	}

	// Check CRC for the second segment
	uint8_t crcData2[2] = {data[3], data[4]};
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	78da      	ldrb	r2, [r3, #3]
 8003bda:	2108      	movs	r1, #8
 8003bdc:	187b      	adds	r3, r7, r1
 8003bde:	701a      	strb	r2, [r3, #0]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	791a      	ldrb	r2, [r3, #4]
 8003be4:	187b      	adds	r3, r7, r1
 8003be6:	705a      	strb	r2, [r3, #1]
	uint8_t crc2 = data[5];
 8003be8:	240e      	movs	r4, #14
 8003bea:	193b      	adds	r3, r7, r4
 8003bec:	687a      	ldr	r2, [r7, #4]
 8003bee:	7952      	ldrb	r2, [r2, #5]
 8003bf0:	701a      	strb	r2, [r3, #0]
	if (CalculateCRC(crcData2, 2) != crc2) {
 8003bf2:	187b      	adds	r3, r7, r1
 8003bf4:	2102      	movs	r1, #2
 8003bf6:	0018      	movs	r0, r3
 8003bf8:	f7ff feea 	bl	80039d0 <CalculateCRC>
 8003bfc:	0003      	movs	r3, r0
 8003bfe:	001a      	movs	r2, r3
 8003c00:	193b      	adds	r3, r7, r4
 8003c02:	781b      	ldrb	r3, [r3, #0]
 8003c04:	4293      	cmp	r3, r2
 8003c06:	d007      	beq.n	8003c18 <checkCRC+0x8c>
		Info("CRC check failed for the second segment.");
 8003c08:	4a08      	ldr	r2, [pc, #32]	@ (8003c2c <checkCRC+0xa0>)
 8003c0a:	4b07      	ldr	r3, [pc, #28]	@ (8003c28 <checkCRC+0x9c>)
 8003c0c:	0019      	movs	r1, r3
 8003c0e:	2002      	movs	r0, #2
 8003c10:	f7ff fe0e 	bl	8003830 <CreateLine>
		return false;
 8003c14:	2300      	movs	r3, #0
 8003c16:	e000      	b.n	8003c1a <checkCRC+0x8e>
	}
	return true;
 8003c18:	2301      	movs	r3, #1
}
 8003c1a:	0018      	movs	r0, r3
 8003c1c:	46bd      	mov	sp, r7
 8003c1e:	b005      	add	sp, #20
 8003c20:	bd90      	pop	{r4, r7, pc}
 8003c22:	46c0      	nop			@ (mov r8, r8)
 8003c24:	0800b4c0 	.word	0x0800b4c0
 8003c28:	0800b47c 	.word	0x0800b47c
 8003c2c:	0800b4e8 	.word	0x0800b4e8

08003c30 <HIDS_DeviceConnected>:

bool HIDS_DeviceConnected(void) {
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b084      	sub	sp, #16
 8003c34:	af02      	add	r7, sp, #8
	uint8_t serialReg = SERIAL_NUMBER_REG;
 8003c36:	1dbb      	adds	r3, r7, #6
 8003c38:	2289      	movs	r2, #137	@ 0x89
 8003c3a:	701a      	strb	r2, [r3, #0]
	WriteRegister(HIDS_I2C_ADDRESS, &serialReg, 1);
 8003c3c:	1dbb      	adds	r3, r7, #6
 8003c3e:	2201      	movs	r2, #1
 8003c40:	0019      	movs	r1, r3
 8003c42:	2044      	movs	r0, #68	@ 0x44
 8003c44:	f7ff fea2 	bl	800398c <WriteRegister>
	ReadRegister(HIDS_I2C_ADDRESS, SerialBuffer, SERIAL_BUFFER_LENGTH);
 8003c48:	4b14      	ldr	r3, [pc, #80]	@ (8003c9c <HIDS_DeviceConnected+0x6c>)
 8003c4a:	2206      	movs	r2, #6
 8003c4c:	0019      	movs	r1, r3
 8003c4e:	2044      	movs	r0, #68	@ 0x44
 8003c50:	f7ff fe7a 	bl	8003948 <ReadRegister>

	for (uint8_t i = 0; i < SERIAL_BUFFER_LENGTH; i++) {
 8003c54:	1dfb      	adds	r3, r7, #7
 8003c56:	2200      	movs	r2, #0
 8003c58:	701a      	strb	r2, [r3, #0]
 8003c5a:	e011      	b.n	8003c80 <HIDS_DeviceConnected+0x50>
		Info("Device serial ID[%d]: 0x%X", i, SerialBuffer[i]);
 8003c5c:	1dfb      	adds	r3, r7, #7
 8003c5e:	7818      	ldrb	r0, [r3, #0]
 8003c60:	1dfb      	adds	r3, r7, #7
 8003c62:	781b      	ldrb	r3, [r3, #0]
 8003c64:	4a0d      	ldr	r2, [pc, #52]	@ (8003c9c <HIDS_DeviceConnected+0x6c>)
 8003c66:	5cd3      	ldrb	r3, [r2, r3]
 8003c68:	4a0d      	ldr	r2, [pc, #52]	@ (8003ca0 <HIDS_DeviceConnected+0x70>)
 8003c6a:	490e      	ldr	r1, [pc, #56]	@ (8003ca4 <HIDS_DeviceConnected+0x74>)
 8003c6c:	9300      	str	r3, [sp, #0]
 8003c6e:	0003      	movs	r3, r0
 8003c70:	2002      	movs	r0, #2
 8003c72:	f7ff fddd 	bl	8003830 <CreateLine>
	for (uint8_t i = 0; i < SERIAL_BUFFER_LENGTH; i++) {
 8003c76:	1dfb      	adds	r3, r7, #7
 8003c78:	781a      	ldrb	r2, [r3, #0]
 8003c7a:	1dfb      	adds	r3, r7, #7
 8003c7c:	3201      	adds	r2, #1
 8003c7e:	701a      	strb	r2, [r3, #0]
 8003c80:	1dfb      	adds	r3, r7, #7
 8003c82:	781b      	ldrb	r3, [r3, #0]
 8003c84:	2b05      	cmp	r3, #5
 8003c86:	d9e9      	bls.n	8003c5c <HIDS_DeviceConnected+0x2c>
	}
	return checkCRC(SerialBuffer);
 8003c88:	4b04      	ldr	r3, [pc, #16]	@ (8003c9c <HIDS_DeviceConnected+0x6c>)
 8003c8a:	0018      	movs	r0, r3
 8003c8c:	f7ff ff7e 	bl	8003b8c <checkCRC>
 8003c90:	0003      	movs	r3, r0
}
 8003c92:	0018      	movs	r0, r3
 8003c94:	46bd      	mov	sp, r7
 8003c96:	b002      	add	sp, #8
 8003c98:	bd80      	pop	{r7, pc}
 8003c9a:	46c0      	nop			@ (mov r8, r8)
 8003c9c:	20000490 	.word	0x20000490
 8003ca0:	0800b514 	.word	0x0800b514
 8003ca4:	0800b47c 	.word	0x0800b47c

08003ca8 <HIDS_SetMeasurementMode>:

void HIDS_SetMeasurementMode(HIDSMeasureModes modeMeasure) {
 8003ca8:	b580      	push	{r7, lr}
 8003caa:	b082      	sub	sp, #8
 8003cac:	af00      	add	r7, sp, #0
 8003cae:	0002      	movs	r2, r0
 8003cb0:	1dfb      	adds	r3, r7, #7
 8003cb2:	701a      	strb	r2, [r3, #0]
	MeasureMode = modeMeasure;
 8003cb4:	4b03      	ldr	r3, [pc, #12]	@ (8003cc4 <HIDS_SetMeasurementMode+0x1c>)
 8003cb6:	1dfa      	adds	r2, r7, #7
 8003cb8:	7812      	ldrb	r2, [r2, #0]
 8003cba:	701a      	strb	r2, [r3, #0]
}
 8003cbc:	46c0      	nop			@ (mov r8, r8)
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	b002      	add	sp, #8
 8003cc2:	bd80      	pop	{r7, pc}
 8003cc4:	20000005 	.word	0x20000005

08003cc8 <HIDS_MeasurementReady>:

bool HIDS_MeasurementReady(void) {
 8003cc8:	b580      	push	{r7, lr}
 8003cca:	af00      	add	r7, sp, #0
  if(!MeasurementStarted || !TimestampIsReached(HIDSNextRunTime)){
 8003ccc:	4b0f      	ldr	r3, [pc, #60]	@ (8003d0c <HIDS_MeasurementReady+0x44>)
 8003cce:	781b      	ldrb	r3, [r3, #0]
 8003cd0:	2201      	movs	r2, #1
 8003cd2:	4053      	eors	r3, r2
 8003cd4:	b2db      	uxtb	r3, r3
 8003cd6:	2b00      	cmp	r3, #0
 8003cd8:	d10b      	bne.n	8003cf2 <HIDS_MeasurementReady+0x2a>
 8003cda:	4b0d      	ldr	r3, [pc, #52]	@ (8003d10 <HIDS_MeasurementReady+0x48>)
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	0018      	movs	r0, r3
 8003ce0:	f7ff fd50 	bl	8003784 <TimestampIsReached>
 8003ce4:	0003      	movs	r3, r0
 8003ce6:	001a      	movs	r2, r3
 8003ce8:	2301      	movs	r3, #1
 8003cea:	4053      	eors	r3, r2
 8003cec:	b2db      	uxtb	r3, r3
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d001      	beq.n	8003cf6 <HIDS_MeasurementReady+0x2e>
    return false;
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	e007      	b.n	8003d06 <HIDS_MeasurementReady+0x3e>
  }
  HIDSNextRunTime += HIDSInterval_ms;
 8003cf6:	4b06      	ldr	r3, [pc, #24]	@ (8003d10 <HIDS_MeasurementReady+0x48>)
 8003cf8:	681a      	ldr	r2, [r3, #0]
 8003cfa:	4b06      	ldr	r3, [pc, #24]	@ (8003d14 <HIDS_MeasurementReady+0x4c>)
 8003cfc:	681b      	ldr	r3, [r3, #0]
 8003cfe:	18d2      	adds	r2, r2, r3
 8003d00:	4b03      	ldr	r3, [pc, #12]	@ (8003d10 <HIDS_MeasurementReady+0x48>)
 8003d02:	601a      	str	r2, [r3, #0]
  return true;
 8003d04:	2301      	movs	r3, #1
}
 8003d06:	0018      	movs	r0, r3
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bd80      	pop	{r7, pc}
 8003d0c:	2000049e 	.word	0x2000049e
 8003d10:	20000008 	.word	0x20000008
 8003d14:	2000000c 	.word	0x2000000c

08003d18 <HIDS_GetMeasurementValues>:
void HIDS_SoftReset(void){
  uint8_t resetReg = SOFT_RESET_REG;
  WriteRegister(HIDS_I2C_ADDRESS, &resetReg, 1);
}

bool HIDS_GetMeasurementValues(float* humidity, float* temperature) {
 8003d18:	b590      	push	{r4, r7, lr}
 8003d1a:	b087      	sub	sp, #28
 8003d1c:	af02      	add	r7, sp, #8
 8003d1e:	6078      	str	r0, [r7, #4]
 8003d20:	6039      	str	r1, [r7, #0]
  if(!HIDS_MeasurementReady()) return false;
 8003d22:	f7ff ffd1 	bl	8003cc8 <HIDS_MeasurementReady>
 8003d26:	0003      	movs	r3, r0
 8003d28:	001a      	movs	r2, r3
 8003d2a:	2301      	movs	r3, #1
 8003d2c:	4053      	eors	r3, r2
 8003d2e:	b2db      	uxtb	r3, r3
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d001      	beq.n	8003d38 <HIDS_GetMeasurementValues+0x20>
 8003d34:	2300      	movs	r3, #0
 8003d36:	e0a9      	b.n	8003e8c <HIDS_GetMeasurementValues+0x174>
  MeasurementStarted = false;
 8003d38:	4b56      	ldr	r3, [pc, #344]	@ (8003e94 <HIDS_GetMeasurementValues+0x17c>)
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	701a      	strb	r2, [r3, #0]
  Info("=-=-=-=New values incoming.=-=-=-=");
 8003d3e:	4a56      	ldr	r2, [pc, #344]	@ (8003e98 <HIDS_GetMeasurementValues+0x180>)
 8003d40:	4b56      	ldr	r3, [pc, #344]	@ (8003e9c <HIDS_GetMeasurementValues+0x184>)
 8003d42:	0019      	movs	r1, r3
 8003d44:	2002      	movs	r0, #2
 8003d46:	f7ff fd73 	bl	8003830 <CreateLine>
  ReadRegister(HIDS_I2C_ADDRESS, MeasureBuffer, MEASURE_BUFFER_LENGTH);
 8003d4a:	4b55      	ldr	r3, [pc, #340]	@ (8003ea0 <HIDS_GetMeasurementValues+0x188>)
 8003d4c:	2206      	movs	r2, #6
 8003d4e:	0019      	movs	r1, r3
 8003d50:	2044      	movs	r0, #68	@ 0x44
 8003d52:	f7ff fdf9 	bl	8003948 <ReadRegister>
	if(!checkCRC(MeasureBuffer)) {
 8003d56:	4b52      	ldr	r3, [pc, #328]	@ (8003ea0 <HIDS_GetMeasurementValues+0x188>)
 8003d58:	0018      	movs	r0, r3
 8003d5a:	f7ff ff17 	bl	8003b8c <checkCRC>
 8003d5e:	0003      	movs	r3, r0
 8003d60:	001a      	movs	r2, r3
 8003d62:	2301      	movs	r3, #1
 8003d64:	4053      	eors	r3, r2
 8003d66:	b2db      	uxtb	r3, r3
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d02a      	beq.n	8003dc2 <HIDS_GetMeasurementValues+0xaa>
		Error("GetMeasurementValues CRC check failed.");
 8003d6c:	4a4d      	ldr	r2, [pc, #308]	@ (8003ea4 <HIDS_GetMeasurementValues+0x18c>)
 8003d6e:	4b4e      	ldr	r3, [pc, #312]	@ (8003ea8 <HIDS_GetMeasurementValues+0x190>)
 8003d70:	0019      	movs	r1, r3
 8003d72:	2001      	movs	r0, #1
 8003d74:	f7ff fd5c 	bl	8003830 <CreateLine>
		Info("Measure buffer structure:");
 8003d78:	4a4c      	ldr	r2, [pc, #304]	@ (8003eac <HIDS_GetMeasurementValues+0x194>)
 8003d7a:	4b48      	ldr	r3, [pc, #288]	@ (8003e9c <HIDS_GetMeasurementValues+0x184>)
 8003d7c:	0019      	movs	r1, r3
 8003d7e:	2002      	movs	r0, #2
 8003d80:	f7ff fd56 	bl	8003830 <CreateLine>
		for(uint8_t i = 0; i < MEASURE_BUFFER_LENGTH; i++) {
 8003d84:	230f      	movs	r3, #15
 8003d86:	18fb      	adds	r3, r7, r3
 8003d88:	2200      	movs	r2, #0
 8003d8a:	701a      	strb	r2, [r3, #0]
 8003d8c:	e012      	b.n	8003db4 <HIDS_GetMeasurementValues+0x9c>
			Debug("Measurement buffer[%d]: %d", i, MeasureBuffer[i]);
 8003d8e:	240f      	movs	r4, #15
 8003d90:	193b      	adds	r3, r7, r4
 8003d92:	7818      	ldrb	r0, [r3, #0]
 8003d94:	193b      	adds	r3, r7, r4
 8003d96:	781b      	ldrb	r3, [r3, #0]
 8003d98:	4a41      	ldr	r2, [pc, #260]	@ (8003ea0 <HIDS_GetMeasurementValues+0x188>)
 8003d9a:	5cd3      	ldrb	r3, [r2, r3]
 8003d9c:	4a44      	ldr	r2, [pc, #272]	@ (8003eb0 <HIDS_GetMeasurementValues+0x198>)
 8003d9e:	4945      	ldr	r1, [pc, #276]	@ (8003eb4 <HIDS_GetMeasurementValues+0x19c>)
 8003da0:	9300      	str	r3, [sp, #0]
 8003da2:	0003      	movs	r3, r0
 8003da4:	2003      	movs	r0, #3
 8003da6:	f7ff fd43 	bl	8003830 <CreateLine>
		for(uint8_t i = 0; i < MEASURE_BUFFER_LENGTH; i++) {
 8003daa:	193b      	adds	r3, r7, r4
 8003dac:	781a      	ldrb	r2, [r3, #0]
 8003dae:	193b      	adds	r3, r7, r4
 8003db0:	3201      	adds	r2, #1
 8003db2:	701a      	strb	r2, [r3, #0]
 8003db4:	230f      	movs	r3, #15
 8003db6:	18fb      	adds	r3, r7, r3
 8003db8:	781b      	ldrb	r3, [r3, #0]
 8003dba:	2b05      	cmp	r3, #5
 8003dbc:	d9e7      	bls.n	8003d8e <HIDS_GetMeasurementValues+0x76>
		}
		return false;
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	e064      	b.n	8003e8c <HIDS_GetMeasurementValues+0x174>

	// Humidity formula in percentage:
	//  RH = ((-6 + 125 * SRH) / (2^16 - 1))
	// Temperature formula in degrees Celsius:
	//  T = ((-45 + (175 * ST) / (2^16 - 1)))
	for(uint8_t i = 0; i < MEASURE_BUFFER_LENGTH; i++) {
 8003dc2:	230e      	movs	r3, #14
 8003dc4:	18fb      	adds	r3, r7, r3
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	701a      	strb	r2, [r3, #0]
 8003dca:	e012      	b.n	8003df2 <HIDS_GetMeasurementValues+0xda>
	      Debug("Measurement buffer[%d]: %d", i, MeasureBuffer[i]);
 8003dcc:	240e      	movs	r4, #14
 8003dce:	193b      	adds	r3, r7, r4
 8003dd0:	7818      	ldrb	r0, [r3, #0]
 8003dd2:	193b      	adds	r3, r7, r4
 8003dd4:	781b      	ldrb	r3, [r3, #0]
 8003dd6:	4a32      	ldr	r2, [pc, #200]	@ (8003ea0 <HIDS_GetMeasurementValues+0x188>)
 8003dd8:	5cd3      	ldrb	r3, [r2, r3]
 8003dda:	4a35      	ldr	r2, [pc, #212]	@ (8003eb0 <HIDS_GetMeasurementValues+0x198>)
 8003ddc:	4935      	ldr	r1, [pc, #212]	@ (8003eb4 <HIDS_GetMeasurementValues+0x19c>)
 8003dde:	9300      	str	r3, [sp, #0]
 8003de0:	0003      	movs	r3, r0
 8003de2:	2003      	movs	r0, #3
 8003de4:	f7ff fd24 	bl	8003830 <CreateLine>
	for(uint8_t i = 0; i < MEASURE_BUFFER_LENGTH; i++) {
 8003de8:	193b      	adds	r3, r7, r4
 8003dea:	781a      	ldrb	r2, [r3, #0]
 8003dec:	193b      	adds	r3, r7, r4
 8003dee:	3201      	adds	r2, #1
 8003df0:	701a      	strb	r2, [r3, #0]
 8003df2:	230e      	movs	r3, #14
 8003df4:	18fb      	adds	r3, r7, r3
 8003df6:	781b      	ldrb	r3, [r3, #0]
 8003df8:	2b05      	cmp	r3, #5
 8003dfa:	d9e7      	bls.n	8003dcc <HIDS_GetMeasurementValues+0xb4>
  }
	*temperature = (((175 * (MeasureBuffer[0] << 8) | MeasureBuffer[1])) / POW_2_16_MINUS_1);
 8003dfc:	4b28      	ldr	r3, [pc, #160]	@ (8003ea0 <HIDS_GetMeasurementValues+0x188>)
 8003dfe:	781b      	ldrb	r3, [r3, #0]
 8003e00:	021b      	lsls	r3, r3, #8
 8003e02:	22af      	movs	r2, #175	@ 0xaf
 8003e04:	4353      	muls	r3, r2
 8003e06:	4a26      	ldr	r2, [pc, #152]	@ (8003ea0 <HIDS_GetMeasurementValues+0x188>)
 8003e08:	7852      	ldrb	r2, [r2, #1]
 8003e0a:	4313      	orrs	r3, r2
 8003e0c:	0018      	movs	r0, r3
 8003e0e:	f7fe fc73 	bl	80026f8 <__aeabi_i2d>
 8003e12:	2200      	movs	r2, #0
 8003e14:	4b28      	ldr	r3, [pc, #160]	@ (8003eb8 <HIDS_GetMeasurementValues+0x1a0>)
 8003e16:	f7fd f969 	bl	80010ec <__aeabi_ddiv>
 8003e1a:	0002      	movs	r2, r0
 8003e1c:	000b      	movs	r3, r1
 8003e1e:	0010      	movs	r0, r2
 8003e20:	0019      	movs	r1, r3
 8003e22:	f7fe fd03 	bl	800282c <__aeabi_d2f>
 8003e26:	1c02      	adds	r2, r0, #0
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	601a      	str	r2, [r3, #0]
	*temperature += -45;
 8003e2c:	683b      	ldr	r3, [r7, #0]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	4922      	ldr	r1, [pc, #136]	@ (8003ebc <HIDS_GetMeasurementValues+0x1a4>)
 8003e32:	1c18      	adds	r0, r3, #0
 8003e34:	f7fc fc52 	bl	80006dc <__aeabi_fsub>
 8003e38:	1c03      	adds	r3, r0, #0
 8003e3a:	1c1a      	adds	r2, r3, #0
 8003e3c:	683b      	ldr	r3, [r7, #0]
 8003e3e:	601a      	str	r2, [r3, #0]
	*humidity = ((125 * ((MeasureBuffer[3] << 8) | MeasureBuffer[4]) / POW_2_16_MINUS_1));
 8003e40:	4b17      	ldr	r3, [pc, #92]	@ (8003ea0 <HIDS_GetMeasurementValues+0x188>)
 8003e42:	78db      	ldrb	r3, [r3, #3]
 8003e44:	021b      	lsls	r3, r3, #8
 8003e46:	4a16      	ldr	r2, [pc, #88]	@ (8003ea0 <HIDS_GetMeasurementValues+0x188>)
 8003e48:	7912      	ldrb	r2, [r2, #4]
 8003e4a:	431a      	orrs	r2, r3
 8003e4c:	0013      	movs	r3, r2
 8003e4e:	015b      	lsls	r3, r3, #5
 8003e50:	1a9b      	subs	r3, r3, r2
 8003e52:	009b      	lsls	r3, r3, #2
 8003e54:	189b      	adds	r3, r3, r2
 8003e56:	0018      	movs	r0, r3
 8003e58:	f7fe fc4e 	bl	80026f8 <__aeabi_i2d>
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	4b16      	ldr	r3, [pc, #88]	@ (8003eb8 <HIDS_GetMeasurementValues+0x1a0>)
 8003e60:	f7fd f944 	bl	80010ec <__aeabi_ddiv>
 8003e64:	0002      	movs	r2, r0
 8003e66:	000b      	movs	r3, r1
 8003e68:	0010      	movs	r0, r2
 8003e6a:	0019      	movs	r1, r3
 8003e6c:	f7fe fcde 	bl	800282c <__aeabi_d2f>
 8003e70:	1c02      	adds	r2, r0, #0
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	601a      	str	r2, [r3, #0]
	*humidity += -6;
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4911      	ldr	r1, [pc, #68]	@ (8003ec0 <HIDS_GetMeasurementValues+0x1a8>)
 8003e7c:	1c18      	adds	r0, r3, #0
 8003e7e:	f7fc fc2d 	bl	80006dc <__aeabi_fsub>
 8003e82:	1c03      	adds	r3, r0, #0
 8003e84:	1c1a      	adds	r2, r3, #0
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	601a      	str	r2, [r3, #0]
	return true;
 8003e8a:	2301      	movs	r3, #1
}
 8003e8c:	0018      	movs	r0, r3
 8003e8e:	46bd      	mov	sp, r7
 8003e90:	b005      	add	sp, #20
 8003e92:	bd90      	pop	{r4, r7, pc}
 8003e94:	2000049e 	.word	0x2000049e
 8003e98:	0800b530 	.word	0x0800b530
 8003e9c:	0800b47c 	.word	0x0800b47c
 8003ea0:	20000498 	.word	0x20000498
 8003ea4:	0800b554 	.word	0x0800b554
 8003ea8:	0800b4bc 	.word	0x0800b4bc
 8003eac:	0800b57c 	.word	0x0800b57c
 8003eb0:	0800b598 	.word	0x0800b598
 8003eb4:	0800b5b4 	.word	0x0800b5b4
 8003eb8:	40efffe0 	.word	0x40efffe0
 8003ebc:	42340000 	.word	0x42340000
 8003ec0:	40c00000 	.word	0x40c00000

08003ec4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
   ldr   r0, =_estack
 8003ec4:	480d      	ldr	r0, [pc, #52]	@ (8003efc <LoopForever+0x2>)
   mov   sp, r0          /* set stack pointer */
 8003ec6:	4685      	mov	sp, r0
   
/* Call the clock system initialization function.*/
  bl  SystemInit
 8003ec8:	f7ff fb5a 	bl	8003580 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003ecc:	480c      	ldr	r0, [pc, #48]	@ (8003f00 <LoopForever+0x6>)
  ldr r1, =_edata
 8003ece:	490d      	ldr	r1, [pc, #52]	@ (8003f04 <LoopForever+0xa>)
  ldr r2, =_sidata
 8003ed0:	4a0d      	ldr	r2, [pc, #52]	@ (8003f08 <LoopForever+0xe>)
  movs r3, #0
 8003ed2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003ed4:	e002      	b.n	8003edc <LoopCopyDataInit>

08003ed6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003ed6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003ed8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003eda:	3304      	adds	r3, #4

08003edc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003edc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003ede:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003ee0:	d3f9      	bcc.n	8003ed6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003ee2:	4a0a      	ldr	r2, [pc, #40]	@ (8003f0c <LoopForever+0x12>)
  ldr r4, =_ebss
 8003ee4:	4c0a      	ldr	r4, [pc, #40]	@ (8003f10 <LoopForever+0x16>)
  movs r3, #0
 8003ee6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003ee8:	e001      	b.n	8003eee <LoopFillZerobss>

08003eea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003eea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003eec:	3204      	adds	r2, #4

08003eee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003eee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003ef0:	d3fb      	bcc.n	8003eea <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003ef2:	f005 f961 	bl	80091b8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003ef6:	f7ff f94b 	bl	8003190 <main>

08003efa <LoopForever>:

LoopForever:
    b LoopForever
 8003efa:	e7fe      	b.n	8003efa <LoopForever>
   ldr   r0, =_estack
 8003efc:	20005000 	.word	0x20005000
  ldr r0, =_sdata
 8003f00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003f04:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8003f08:	0800b9e8 	.word	0x0800b9e8
  ldr r2, =_sbss
 8003f0c:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8003f10:	200005f0 	.word	0x200005f0

08003f14 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003f14:	e7fe      	b.n	8003f14 <ADC1_COMP_IRQHandler>
	...

08003f18 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b082      	sub	sp, #8
 8003f1c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003f1e:	1dfb      	adds	r3, r7, #7
 8003f20:	2200      	movs	r2, #0
 8003f22:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8003f24:	4b0b      	ldr	r3, [pc, #44]	@ (8003f54 <HAL_Init+0x3c>)
 8003f26:	681a      	ldr	r2, [r3, #0]
 8003f28:	4b0a      	ldr	r3, [pc, #40]	@ (8003f54 <HAL_Init+0x3c>)
 8003f2a:	2140      	movs	r1, #64	@ 0x40
 8003f2c:	430a      	orrs	r2, r1
 8003f2e:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003f30:	2003      	movs	r0, #3
 8003f32:	f000 f811 	bl	8003f58 <HAL_InitTick>
 8003f36:	1e03      	subs	r3, r0, #0
 8003f38:	d003      	beq.n	8003f42 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8003f3a:	1dfb      	adds	r3, r7, #7
 8003f3c:	2201      	movs	r2, #1
 8003f3e:	701a      	strb	r2, [r3, #0]
 8003f40:	e001      	b.n	8003f46 <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003f42:	f7ff fa17 	bl	8003374 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003f46:	1dfb      	adds	r3, r7, #7
 8003f48:	781b      	ldrb	r3, [r3, #0]
}
 8003f4a:	0018      	movs	r0, r3
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	b002      	add	sp, #8
 8003f50:	bd80      	pop	{r7, pc}
 8003f52:	46c0      	nop			@ (mov r8, r8)
 8003f54:	40022000 	.word	0x40022000

08003f58 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003f58:	b590      	push	{r4, r7, lr}
 8003f5a:	b083      	sub	sp, #12
 8003f5c:	af00      	add	r7, sp, #0
 8003f5e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003f60:	4b14      	ldr	r3, [pc, #80]	@ (8003fb4 <HAL_InitTick+0x5c>)
 8003f62:	681c      	ldr	r4, [r3, #0]
 8003f64:	4b14      	ldr	r3, [pc, #80]	@ (8003fb8 <HAL_InitTick+0x60>)
 8003f66:	781b      	ldrb	r3, [r3, #0]
 8003f68:	0019      	movs	r1, r3
 8003f6a:	23fa      	movs	r3, #250	@ 0xfa
 8003f6c:	0098      	lsls	r0, r3, #2
 8003f6e:	f7fc f8e7 	bl	8000140 <__udivsi3>
 8003f72:	0003      	movs	r3, r0
 8003f74:	0019      	movs	r1, r3
 8003f76:	0020      	movs	r0, r4
 8003f78:	f7fc f8e2 	bl	8000140 <__udivsi3>
 8003f7c:	0003      	movs	r3, r0
 8003f7e:	0018      	movs	r0, r3
 8003f80:	f000 f92f 	bl	80041e2 <HAL_SYSTICK_Config>
 8003f84:	1e03      	subs	r3, r0, #0
 8003f86:	d001      	beq.n	8003f8c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8003f88:	2301      	movs	r3, #1
 8003f8a:	e00f      	b.n	8003fac <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2b03      	cmp	r3, #3
 8003f90:	d80b      	bhi.n	8003faa <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003f92:	6879      	ldr	r1, [r7, #4]
 8003f94:	2301      	movs	r3, #1
 8003f96:	425b      	negs	r3, r3
 8003f98:	2200      	movs	r2, #0
 8003f9a:	0018      	movs	r0, r3
 8003f9c:	f000 f8fc 	bl	8004198 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003fa0:	4b06      	ldr	r3, [pc, #24]	@ (8003fbc <HAL_InitTick+0x64>)
 8003fa2:	687a      	ldr	r2, [r7, #4]
 8003fa4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	e000      	b.n	8003fac <HAL_InitTick+0x54>
    return HAL_ERROR;
 8003faa:	2301      	movs	r3, #1
}
 8003fac:	0018      	movs	r0, r3
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	b003      	add	sp, #12
 8003fb2:	bd90      	pop	{r4, r7, pc}
 8003fb4:	20000000 	.word	0x20000000
 8003fb8:	20000014 	.word	0x20000014
 8003fbc:	20000010 	.word	0x20000010

08003fc0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003fc0:	b580      	push	{r7, lr}
 8003fc2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003fc4:	4b05      	ldr	r3, [pc, #20]	@ (8003fdc <HAL_IncTick+0x1c>)
 8003fc6:	781b      	ldrb	r3, [r3, #0]
 8003fc8:	001a      	movs	r2, r3
 8003fca:	4b05      	ldr	r3, [pc, #20]	@ (8003fe0 <HAL_IncTick+0x20>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	18d2      	adds	r2, r2, r3
 8003fd0:	4b03      	ldr	r3, [pc, #12]	@ (8003fe0 <HAL_IncTick+0x20>)
 8003fd2:	601a      	str	r2, [r3, #0]
}
 8003fd4:	46c0      	nop			@ (mov r8, r8)
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	bd80      	pop	{r7, pc}
 8003fda:	46c0      	nop			@ (mov r8, r8)
 8003fdc:	20000014 	.word	0x20000014
 8003fe0:	200004a0 	.word	0x200004a0

08003fe4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	af00      	add	r7, sp, #0
  return uwTick;
 8003fe8:	4b02      	ldr	r3, [pc, #8]	@ (8003ff4 <HAL_GetTick+0x10>)
 8003fea:	681b      	ldr	r3, [r3, #0]
}
 8003fec:	0018      	movs	r0, r3
 8003fee:	46bd      	mov	sp, r7
 8003ff0:	bd80      	pop	{r7, pc}
 8003ff2:	46c0      	nop			@ (mov r8, r8)
 8003ff4:	200004a0 	.word	0x200004a0

08003ff8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b084      	sub	sp, #16
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004000:	f7ff fff0 	bl	8003fe4 <HAL_GetTick>
 8004004:	0003      	movs	r3, r0
 8004006:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800400c:	68fb      	ldr	r3, [r7, #12]
 800400e:	3301      	adds	r3, #1
 8004010:	d005      	beq.n	800401e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004012:	4b0a      	ldr	r3, [pc, #40]	@ (800403c <HAL_Delay+0x44>)
 8004014:	781b      	ldrb	r3, [r3, #0]
 8004016:	001a      	movs	r2, r3
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	189b      	adds	r3, r3, r2
 800401c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800401e:	46c0      	nop			@ (mov r8, r8)
 8004020:	f7ff ffe0 	bl	8003fe4 <HAL_GetTick>
 8004024:	0002      	movs	r2, r0
 8004026:	68bb      	ldr	r3, [r7, #8]
 8004028:	1ad3      	subs	r3, r2, r3
 800402a:	68fa      	ldr	r2, [r7, #12]
 800402c:	429a      	cmp	r2, r3
 800402e:	d8f7      	bhi.n	8004020 <HAL_Delay+0x28>
  {
  }
}
 8004030:	46c0      	nop			@ (mov r8, r8)
 8004032:	46c0      	nop			@ (mov r8, r8)
 8004034:	46bd      	mov	sp, r7
 8004036:	b004      	add	sp, #16
 8004038:	bd80      	pop	{r7, pc}
 800403a:	46c0      	nop			@ (mov r8, r8)
 800403c:	20000014 	.word	0x20000014

08004040 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b082      	sub	sp, #8
 8004044:	af00      	add	r7, sp, #0
 8004046:	0002      	movs	r2, r0
 8004048:	1dfb      	adds	r3, r7, #7
 800404a:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800404c:	1dfb      	adds	r3, r7, #7
 800404e:	781b      	ldrb	r3, [r3, #0]
 8004050:	2b7f      	cmp	r3, #127	@ 0x7f
 8004052:	d809      	bhi.n	8004068 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004054:	1dfb      	adds	r3, r7, #7
 8004056:	781b      	ldrb	r3, [r3, #0]
 8004058:	001a      	movs	r2, r3
 800405a:	231f      	movs	r3, #31
 800405c:	401a      	ands	r2, r3
 800405e:	4b04      	ldr	r3, [pc, #16]	@ (8004070 <__NVIC_EnableIRQ+0x30>)
 8004060:	2101      	movs	r1, #1
 8004062:	4091      	lsls	r1, r2
 8004064:	000a      	movs	r2, r1
 8004066:	601a      	str	r2, [r3, #0]
  }
}
 8004068:	46c0      	nop			@ (mov r8, r8)
 800406a:	46bd      	mov	sp, r7
 800406c:	b002      	add	sp, #8
 800406e:	bd80      	pop	{r7, pc}
 8004070:	e000e100 	.word	0xe000e100

08004074 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004074:	b590      	push	{r4, r7, lr}
 8004076:	b083      	sub	sp, #12
 8004078:	af00      	add	r7, sp, #0
 800407a:	0002      	movs	r2, r0
 800407c:	6039      	str	r1, [r7, #0]
 800407e:	1dfb      	adds	r3, r7, #7
 8004080:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8004082:	1dfb      	adds	r3, r7, #7
 8004084:	781b      	ldrb	r3, [r3, #0]
 8004086:	2b7f      	cmp	r3, #127	@ 0x7f
 8004088:	d828      	bhi.n	80040dc <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800408a:	4a2f      	ldr	r2, [pc, #188]	@ (8004148 <__NVIC_SetPriority+0xd4>)
 800408c:	1dfb      	adds	r3, r7, #7
 800408e:	781b      	ldrb	r3, [r3, #0]
 8004090:	b25b      	sxtb	r3, r3
 8004092:	089b      	lsrs	r3, r3, #2
 8004094:	33c0      	adds	r3, #192	@ 0xc0
 8004096:	009b      	lsls	r3, r3, #2
 8004098:	589b      	ldr	r3, [r3, r2]
 800409a:	1dfa      	adds	r2, r7, #7
 800409c:	7812      	ldrb	r2, [r2, #0]
 800409e:	0011      	movs	r1, r2
 80040a0:	2203      	movs	r2, #3
 80040a2:	400a      	ands	r2, r1
 80040a4:	00d2      	lsls	r2, r2, #3
 80040a6:	21ff      	movs	r1, #255	@ 0xff
 80040a8:	4091      	lsls	r1, r2
 80040aa:	000a      	movs	r2, r1
 80040ac:	43d2      	mvns	r2, r2
 80040ae:	401a      	ands	r2, r3
 80040b0:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	019b      	lsls	r3, r3, #6
 80040b6:	22ff      	movs	r2, #255	@ 0xff
 80040b8:	401a      	ands	r2, r3
 80040ba:	1dfb      	adds	r3, r7, #7
 80040bc:	781b      	ldrb	r3, [r3, #0]
 80040be:	0018      	movs	r0, r3
 80040c0:	2303      	movs	r3, #3
 80040c2:	4003      	ands	r3, r0
 80040c4:	00db      	lsls	r3, r3, #3
 80040c6:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80040c8:	481f      	ldr	r0, [pc, #124]	@ (8004148 <__NVIC_SetPriority+0xd4>)
 80040ca:	1dfb      	adds	r3, r7, #7
 80040cc:	781b      	ldrb	r3, [r3, #0]
 80040ce:	b25b      	sxtb	r3, r3
 80040d0:	089b      	lsrs	r3, r3, #2
 80040d2:	430a      	orrs	r2, r1
 80040d4:	33c0      	adds	r3, #192	@ 0xc0
 80040d6:	009b      	lsls	r3, r3, #2
 80040d8:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80040da:	e031      	b.n	8004140 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80040dc:	4a1b      	ldr	r2, [pc, #108]	@ (800414c <__NVIC_SetPriority+0xd8>)
 80040de:	1dfb      	adds	r3, r7, #7
 80040e0:	781b      	ldrb	r3, [r3, #0]
 80040e2:	0019      	movs	r1, r3
 80040e4:	230f      	movs	r3, #15
 80040e6:	400b      	ands	r3, r1
 80040e8:	3b08      	subs	r3, #8
 80040ea:	089b      	lsrs	r3, r3, #2
 80040ec:	3306      	adds	r3, #6
 80040ee:	009b      	lsls	r3, r3, #2
 80040f0:	18d3      	adds	r3, r2, r3
 80040f2:	3304      	adds	r3, #4
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	1dfa      	adds	r2, r7, #7
 80040f8:	7812      	ldrb	r2, [r2, #0]
 80040fa:	0011      	movs	r1, r2
 80040fc:	2203      	movs	r2, #3
 80040fe:	400a      	ands	r2, r1
 8004100:	00d2      	lsls	r2, r2, #3
 8004102:	21ff      	movs	r1, #255	@ 0xff
 8004104:	4091      	lsls	r1, r2
 8004106:	000a      	movs	r2, r1
 8004108:	43d2      	mvns	r2, r2
 800410a:	401a      	ands	r2, r3
 800410c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800410e:	683b      	ldr	r3, [r7, #0]
 8004110:	019b      	lsls	r3, r3, #6
 8004112:	22ff      	movs	r2, #255	@ 0xff
 8004114:	401a      	ands	r2, r3
 8004116:	1dfb      	adds	r3, r7, #7
 8004118:	781b      	ldrb	r3, [r3, #0]
 800411a:	0018      	movs	r0, r3
 800411c:	2303      	movs	r3, #3
 800411e:	4003      	ands	r3, r0
 8004120:	00db      	lsls	r3, r3, #3
 8004122:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8004124:	4809      	ldr	r0, [pc, #36]	@ (800414c <__NVIC_SetPriority+0xd8>)
 8004126:	1dfb      	adds	r3, r7, #7
 8004128:	781b      	ldrb	r3, [r3, #0]
 800412a:	001c      	movs	r4, r3
 800412c:	230f      	movs	r3, #15
 800412e:	4023      	ands	r3, r4
 8004130:	3b08      	subs	r3, #8
 8004132:	089b      	lsrs	r3, r3, #2
 8004134:	430a      	orrs	r2, r1
 8004136:	3306      	adds	r3, #6
 8004138:	009b      	lsls	r3, r3, #2
 800413a:	18c3      	adds	r3, r0, r3
 800413c:	3304      	adds	r3, #4
 800413e:	601a      	str	r2, [r3, #0]
}
 8004140:	46c0      	nop			@ (mov r8, r8)
 8004142:	46bd      	mov	sp, r7
 8004144:	b003      	add	sp, #12
 8004146:	bd90      	pop	{r4, r7, pc}
 8004148:	e000e100 	.word	0xe000e100
 800414c:	e000ed00 	.word	0xe000ed00

08004150 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	b082      	sub	sp, #8
 8004154:	af00      	add	r7, sp, #0
 8004156:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	1e5a      	subs	r2, r3, #1
 800415c:	2380      	movs	r3, #128	@ 0x80
 800415e:	045b      	lsls	r3, r3, #17
 8004160:	429a      	cmp	r2, r3
 8004162:	d301      	bcc.n	8004168 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004164:	2301      	movs	r3, #1
 8004166:	e010      	b.n	800418a <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004168:	4b0a      	ldr	r3, [pc, #40]	@ (8004194 <SysTick_Config+0x44>)
 800416a:	687a      	ldr	r2, [r7, #4]
 800416c:	3a01      	subs	r2, #1
 800416e:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004170:	2301      	movs	r3, #1
 8004172:	425b      	negs	r3, r3
 8004174:	2103      	movs	r1, #3
 8004176:	0018      	movs	r0, r3
 8004178:	f7ff ff7c 	bl	8004074 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800417c:	4b05      	ldr	r3, [pc, #20]	@ (8004194 <SysTick_Config+0x44>)
 800417e:	2200      	movs	r2, #0
 8004180:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004182:	4b04      	ldr	r3, [pc, #16]	@ (8004194 <SysTick_Config+0x44>)
 8004184:	2207      	movs	r2, #7
 8004186:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004188:	2300      	movs	r3, #0
}
 800418a:	0018      	movs	r0, r3
 800418c:	46bd      	mov	sp, r7
 800418e:	b002      	add	sp, #8
 8004190:	bd80      	pop	{r7, pc}
 8004192:	46c0      	nop			@ (mov r8, r8)
 8004194:	e000e010 	.word	0xe000e010

08004198 <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004198:	b580      	push	{r7, lr}
 800419a:	b084      	sub	sp, #16
 800419c:	af00      	add	r7, sp, #0
 800419e:	60b9      	str	r1, [r7, #8]
 80041a0:	607a      	str	r2, [r7, #4]
 80041a2:	210f      	movs	r1, #15
 80041a4:	187b      	adds	r3, r7, r1
 80041a6:	1c02      	adds	r2, r0, #0
 80041a8:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 80041aa:	68ba      	ldr	r2, [r7, #8]
 80041ac:	187b      	adds	r3, r7, r1
 80041ae:	781b      	ldrb	r3, [r3, #0]
 80041b0:	b25b      	sxtb	r3, r3
 80041b2:	0011      	movs	r1, r2
 80041b4:	0018      	movs	r0, r3
 80041b6:	f7ff ff5d 	bl	8004074 <__NVIC_SetPriority>
}
 80041ba:	46c0      	nop			@ (mov r8, r8)
 80041bc:	46bd      	mov	sp, r7
 80041be:	b004      	add	sp, #16
 80041c0:	bd80      	pop	{r7, pc}

080041c2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80041c2:	b580      	push	{r7, lr}
 80041c4:	b082      	sub	sp, #8
 80041c6:	af00      	add	r7, sp, #0
 80041c8:	0002      	movs	r2, r0
 80041ca:	1dfb      	adds	r3, r7, #7
 80041cc:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80041ce:	1dfb      	adds	r3, r7, #7
 80041d0:	781b      	ldrb	r3, [r3, #0]
 80041d2:	b25b      	sxtb	r3, r3
 80041d4:	0018      	movs	r0, r3
 80041d6:	f7ff ff33 	bl	8004040 <__NVIC_EnableIRQ>
}
 80041da:	46c0      	nop			@ (mov r8, r8)
 80041dc:	46bd      	mov	sp, r7
 80041de:	b002      	add	sp, #8
 80041e0:	bd80      	pop	{r7, pc}

080041e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80041e2:	b580      	push	{r7, lr}
 80041e4:	b082      	sub	sp, #8
 80041e6:	af00      	add	r7, sp, #0
 80041e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	0018      	movs	r0, r3
 80041ee:	f7ff ffaf 	bl	8004150 <SysTick_Config>
 80041f2:	0003      	movs	r3, r0
}
 80041f4:	0018      	movs	r0, r3
 80041f6:	46bd      	mov	sp, r7
 80041f8:	b002      	add	sp, #8
 80041fa:	bd80      	pop	{r7, pc}

080041fc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80041fc:	b580      	push	{r7, lr}
 80041fe:	b084      	sub	sp, #16
 8004200:	af00      	add	r7, sp, #0
 8004202:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	2b00      	cmp	r3, #0
 8004208:	d101      	bne.n	800420e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800420a:	2301      	movs	r3, #1
 800420c:	e061      	b.n	80042d2 <HAL_DMA_Init+0xd6>
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  /* Compute the channel index */
  /* Only one DMA: DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	4a32      	ldr	r2, [pc, #200]	@ (80042dc <HAL_DMA_Init+0xe0>)
 8004214:	4694      	mov	ip, r2
 8004216:	4463      	add	r3, ip
 8004218:	2114      	movs	r1, #20
 800421a:	0018      	movs	r0, r3
 800421c:	f7fb ff90 	bl	8000140 <__udivsi3>
 8004220:	0003      	movs	r3, r0
 8004222:	009a      	lsls	r2, r3, #2
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->DmaBaseAddress = DMA1;
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	4a2d      	ldr	r2, [pc, #180]	@ (80042e0 <HAL_DMA_Init+0xe4>)
 800422c:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2225      	movs	r2, #37	@ 0x25
 8004232:	2102      	movs	r1, #2
 8004234:	5499      	strb	r1, [r3, r2]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	4a28      	ldr	r2, [pc, #160]	@ (80042e4 <HAL_DMA_Init+0xe8>)
 8004242:	4013      	ands	r3, r2
 8004244:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004246:	687b      	ldr	r3, [r7, #4]
 8004248:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800424e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	691b      	ldr	r3, [r3, #16]
 8004254:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800425a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	699b      	ldr	r3, [r3, #24]
 8004260:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004266:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	6a1b      	ldr	r3, [r3, #32]
 800426c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800426e:	68fa      	ldr	r2, [r7, #12]
 8004270:	4313      	orrs	r3, r2
 8004272:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	68fa      	ldr	r2, [r7, #12]
 800427a:	601a      	str	r2, [r3, #0]

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	689a      	ldr	r2, [r3, #8]
 8004280:	2380      	movs	r3, #128	@ 0x80
 8004282:	01db      	lsls	r3, r3, #7
 8004284:	429a      	cmp	r2, r3
 8004286:	d018      	beq.n	80042ba <HAL_DMA_Init+0xbe>
  {
    /* Write to DMA channel selection register */
    /* Reset request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004288:	4b17      	ldr	r3, [pc, #92]	@ (80042e8 <HAL_DMA_Init+0xec>)
 800428a:	681a      	ldr	r2, [r3, #0]
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004290:	211c      	movs	r1, #28
 8004292:	400b      	ands	r3, r1
 8004294:	210f      	movs	r1, #15
 8004296:	4099      	lsls	r1, r3
 8004298:	000b      	movs	r3, r1
 800429a:	43d9      	mvns	r1, r3
 800429c:	4b12      	ldr	r3, [pc, #72]	@ (80042e8 <HAL_DMA_Init+0xec>)
 800429e:	400a      	ands	r2, r1
 80042a0:	601a      	str	r2, [r3, #0]

    /* Configure request selection for DMA1 Channelx */
    DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80042a2:	4b11      	ldr	r3, [pc, #68]	@ (80042e8 <HAL_DMA_Init+0xec>)
 80042a4:	6819      	ldr	r1, [r3, #0]
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	685a      	ldr	r2, [r3, #4]
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042ae:	201c      	movs	r0, #28
 80042b0:	4003      	ands	r3, r0
 80042b2:	409a      	lsls	r2, r3
 80042b4:	4b0c      	ldr	r3, [pc, #48]	@ (80042e8 <HAL_DMA_Init+0xec>)
 80042b6:	430a      	orrs	r2, r1
 80042b8:	601a      	str	r2, [r3, #0]
  }

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	2200      	movs	r2, #0
 80042be:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2225      	movs	r2, #37	@ 0x25
 80042c4:	2101      	movs	r1, #1
 80042c6:	5499      	strb	r1, [r3, r2]

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2224      	movs	r2, #36	@ 0x24
 80042cc:	2100      	movs	r1, #0
 80042ce:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80042d0:	2300      	movs	r3, #0
}
 80042d2:	0018      	movs	r0, r3
 80042d4:	46bd      	mov	sp, r7
 80042d6:	b004      	add	sp, #16
 80042d8:	bd80      	pop	{r7, pc}
 80042da:	46c0      	nop			@ (mov r8, r8)
 80042dc:	bffdfff8 	.word	0xbffdfff8
 80042e0:	40020000 	.word	0x40020000
 80042e4:	ffff800f 	.word	0xffff800f
 80042e8:	400200a8 	.word	0x400200a8

080042ec <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b086      	sub	sp, #24
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	60f8      	str	r0, [r7, #12]
 80042f4:	60b9      	str	r1, [r7, #8]
 80042f6:	607a      	str	r2, [r7, #4]
 80042f8:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80042fa:	2317      	movs	r3, #23
 80042fc:	18fb      	adds	r3, r7, r3
 80042fe:	2200      	movs	r2, #0
 8004300:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	2224      	movs	r2, #36	@ 0x24
 8004306:	5c9b      	ldrb	r3, [r3, r2]
 8004308:	2b01      	cmp	r3, #1
 800430a:	d101      	bne.n	8004310 <HAL_DMA_Start_IT+0x24>
 800430c:	2302      	movs	r3, #2
 800430e:	e04f      	b.n	80043b0 <HAL_DMA_Start_IT+0xc4>
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	2224      	movs	r2, #36	@ 0x24
 8004314:	2101      	movs	r1, #1
 8004316:	5499      	strb	r1, [r3, r2]

  if(HAL_DMA_STATE_READY == hdma->State)
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	2225      	movs	r2, #37	@ 0x25
 800431c:	5c9b      	ldrb	r3, [r3, r2]
 800431e:	b2db      	uxtb	r3, r3
 8004320:	2b01      	cmp	r3, #1
 8004322:	d13a      	bne.n	800439a <HAL_DMA_Start_IT+0xae>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004324:	68fb      	ldr	r3, [r7, #12]
 8004326:	2225      	movs	r2, #37	@ 0x25
 8004328:	2102      	movs	r1, #2
 800432a:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	2200      	movs	r2, #0
 8004330:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	681a      	ldr	r2, [r3, #0]
 8004338:	68fb      	ldr	r3, [r7, #12]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	2101      	movs	r1, #1
 800433e:	438a      	bics	r2, r1
 8004340:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	687a      	ldr	r2, [r7, #4]
 8004346:	68b9      	ldr	r1, [r7, #8]
 8004348:	68f8      	ldr	r0, [r7, #12]
 800434a:	f000 f936 	bl	80045ba <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004352:	2b00      	cmp	r3, #0
 8004354:	d008      	beq.n	8004368 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	681a      	ldr	r2, [r3, #0]
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	210e      	movs	r1, #14
 8004362:	430a      	orrs	r2, r1
 8004364:	601a      	str	r2, [r3, #0]
 8004366:	e00f      	b.n	8004388 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	681a      	ldr	r2, [r3, #0]
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	2104      	movs	r1, #4
 8004374:	438a      	bics	r2, r1
 8004376:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	681a      	ldr	r2, [r3, #0]
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	210a      	movs	r1, #10
 8004384:	430a      	orrs	r2, r1
 8004386:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	681a      	ldr	r2, [r3, #0]
 800438e:	68fb      	ldr	r3, [r7, #12]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	2101      	movs	r1, #1
 8004394:	430a      	orrs	r2, r1
 8004396:	601a      	str	r2, [r3, #0]
 8004398:	e007      	b.n	80043aa <HAL_DMA_Start_IT+0xbe>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	2224      	movs	r2, #36	@ 0x24
 800439e:	2100      	movs	r1, #0
 80043a0:	5499      	strb	r1, [r3, r2]

    /* Remain BUSY */
    status = HAL_BUSY;
 80043a2:	2317      	movs	r3, #23
 80043a4:	18fb      	adds	r3, r7, r3
 80043a6:	2202      	movs	r2, #2
 80043a8:	701a      	strb	r2, [r3, #0]
  }
  return status;
 80043aa:	2317      	movs	r3, #23
 80043ac:	18fb      	adds	r3, r7, r3
 80043ae:	781b      	ldrb	r3, [r3, #0]
}
 80043b0:	0018      	movs	r0, r3
 80043b2:	46bd      	mov	sp, r7
 80043b4:	b006      	add	sp, #24
 80043b6:	bd80      	pop	{r7, pc}

080043b8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80043b8:	b580      	push	{r7, lr}
 80043ba:	b084      	sub	sp, #16
 80043bc:	af00      	add	r7, sp, #0
 80043be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80043c0:	210f      	movs	r1, #15
 80043c2:	187b      	adds	r3, r7, r1
 80043c4:	2200      	movs	r2, #0
 80043c6:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	2225      	movs	r2, #37	@ 0x25
 80043cc:	5c9b      	ldrb	r3, [r3, r2]
 80043ce:	b2db      	uxtb	r3, r3
 80043d0:	2b02      	cmp	r3, #2
 80043d2:	d006      	beq.n	80043e2 <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2204      	movs	r2, #4
 80043d8:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 80043da:	187b      	adds	r3, r7, r1
 80043dc:	2201      	movs	r2, #1
 80043de:	701a      	strb	r2, [r3, #0]
 80043e0:	e02a      	b.n	8004438 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	681a      	ldr	r2, [r3, #0]
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	210e      	movs	r1, #14
 80043ee:	438a      	bics	r2, r1
 80043f0:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	681a      	ldr	r2, [r3, #0]
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	2101      	movs	r1, #1
 80043fe:	438a      	bics	r2, r1
 8004400:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004406:	221c      	movs	r2, #28
 8004408:	401a      	ands	r2, r3
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800440e:	2101      	movs	r1, #1
 8004410:	4091      	lsls	r1, r2
 8004412:	000a      	movs	r2, r1
 8004414:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	2225      	movs	r2, #37	@ 0x25
 800441a:	2101      	movs	r1, #1
 800441c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2224      	movs	r2, #36	@ 0x24
 8004422:	2100      	movs	r1, #0
 8004424:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800442a:	2b00      	cmp	r3, #0
 800442c:	d004      	beq.n	8004438 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004432:	687a      	ldr	r2, [r7, #4]
 8004434:	0010      	movs	r0, r2
 8004436:	4798      	blx	r3
    }
  }
  return status;
 8004438:	230f      	movs	r3, #15
 800443a:	18fb      	adds	r3, r7, r3
 800443c:	781b      	ldrb	r3, [r3, #0]
}
 800443e:	0018      	movs	r0, r3
 8004440:	46bd      	mov	sp, r7
 8004442:	b004      	add	sp, #16
 8004444:	bd80      	pop	{r7, pc}

08004446 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004446:	b580      	push	{r7, lr}
 8004448:	b084      	sub	sp, #16
 800444a:	af00      	add	r7, sp, #0
 800444c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_HT)))
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004462:	221c      	movs	r2, #28
 8004464:	4013      	ands	r3, r2
 8004466:	2204      	movs	r2, #4
 8004468:	409a      	lsls	r2, r3
 800446a:	0013      	movs	r3, r2
 800446c:	68fa      	ldr	r2, [r7, #12]
 800446e:	4013      	ands	r3, r2
 8004470:	d026      	beq.n	80044c0 <HAL_DMA_IRQHandler+0x7a>
 8004472:	68bb      	ldr	r3, [r7, #8]
 8004474:	2204      	movs	r2, #4
 8004476:	4013      	ands	r3, r2
 8004478:	d022      	beq.n	80044c0 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	2220      	movs	r2, #32
 8004482:	4013      	ands	r3, r2
 8004484:	d107      	bne.n	8004496 <HAL_DMA_IRQHandler+0x50>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	681a      	ldr	r2, [r3, #0]
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	2104      	movs	r1, #4
 8004492:	438a      	bics	r2, r1
 8004494:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1cU);
 8004496:	687b      	ldr	r3, [r7, #4]
 8004498:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800449a:	221c      	movs	r2, #28
 800449c:	401a      	ands	r2, r3
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044a2:	2104      	movs	r1, #4
 80044a4:	4091      	lsls	r1, r2
 80044a6:	000a      	movs	r2, r1
 80044a8:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

     if(hdma->XferHalfCpltCallback != NULL)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044ae:	2b00      	cmp	r3, #0
 80044b0:	d100      	bne.n	80044b4 <HAL_DMA_IRQHandler+0x6e>
 80044b2:	e071      	b.n	8004598 <HAL_DMA_IRQHandler+0x152>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044b8:	687a      	ldr	r2, [r7, #4]
 80044ba:	0010      	movs	r0, r2
 80044bc:	4798      	blx	r3
     if(hdma->XferHalfCpltCallback != NULL)
 80044be:	e06b      	b.n	8004598 <HAL_DMA_IRQHandler+0x152>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TC)))
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80044c4:	221c      	movs	r2, #28
 80044c6:	4013      	ands	r3, r2
 80044c8:	2202      	movs	r2, #2
 80044ca:	409a      	lsls	r2, r3
 80044cc:	0013      	movs	r3, r2
 80044ce:	68fa      	ldr	r2, [r7, #12]
 80044d0:	4013      	ands	r3, r2
 80044d2:	d02d      	beq.n	8004530 <HAL_DMA_IRQHandler+0xea>
 80044d4:	68bb      	ldr	r3, [r7, #8]
 80044d6:	2202      	movs	r2, #2
 80044d8:	4013      	ands	r3, r2
 80044da:	d029      	beq.n	8004530 <HAL_DMA_IRQHandler+0xea>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	2220      	movs	r2, #32
 80044e4:	4013      	ands	r3, r2
 80044e6:	d10b      	bne.n	8004500 <HAL_DMA_IRQHandler+0xba>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	681a      	ldr	r2, [r3, #0]
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	210a      	movs	r1, #10
 80044f4:	438a      	bics	r2, r1
 80044f6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2225      	movs	r2, #37	@ 0x25
 80044fc:	2101      	movs	r1, #1
 80044fe:	5499      	strb	r1, [r3, r2]
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004504:	221c      	movs	r2, #28
 8004506:	401a      	ands	r2, r3
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800450c:	2102      	movs	r1, #2
 800450e:	4091      	lsls	r1, r2
 8004510:	000a      	movs	r2, r1
 8004512:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2224      	movs	r2, #36	@ 0x24
 8004518:	2100      	movs	r1, #0
 800451a:	5499      	strb	r1, [r3, r2]

    if(hdma->XferCpltCallback != NULL)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004520:	2b00      	cmp	r3, #0
 8004522:	d039      	beq.n	8004598 <HAL_DMA_IRQHandler+0x152>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004528:	687a      	ldr	r2, [r7, #4]
 800452a:	0010      	movs	r0, r2
 800452c:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800452e:	e033      	b.n	8004598 <HAL_DMA_IRQHandler+0x152>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU)))) && (0U != (source_it & DMA_IT_TE)))
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004534:	221c      	movs	r2, #28
 8004536:	4013      	ands	r3, r2
 8004538:	2208      	movs	r2, #8
 800453a:	409a      	lsls	r2, r3
 800453c:	0013      	movs	r3, r2
 800453e:	68fa      	ldr	r2, [r7, #12]
 8004540:	4013      	ands	r3, r2
 8004542:	d02a      	beq.n	800459a <HAL_DMA_IRQHandler+0x154>
 8004544:	68bb      	ldr	r3, [r7, #8]
 8004546:	2208      	movs	r2, #8
 8004548:	4013      	ands	r3, r2
 800454a:	d026      	beq.n	800459a <HAL_DMA_IRQHandler+0x154>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	681a      	ldr	r2, [r3, #0]
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	681b      	ldr	r3, [r3, #0]
 8004556:	210e      	movs	r1, #14
 8004558:	438a      	bics	r2, r1
 800455a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004560:	221c      	movs	r2, #28
 8004562:	401a      	ands	r2, r3
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004568:	2101      	movs	r1, #1
 800456a:	4091      	lsls	r1, r2
 800456c:	000a      	movs	r2, r1
 800456e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2201      	movs	r2, #1
 8004574:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2225      	movs	r2, #37	@ 0x25
 800457a:	2101      	movs	r1, #1
 800457c:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2224      	movs	r2, #36	@ 0x24
 8004582:	2100      	movs	r1, #0
 8004584:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800458a:	2b00      	cmp	r3, #0
 800458c:	d005      	beq.n	800459a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004592:	687a      	ldr	r2, [r7, #4]
 8004594:	0010      	movs	r0, r2
 8004596:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004598:	46c0      	nop			@ (mov r8, r8)
 800459a:	46c0      	nop			@ (mov r8, r8)
}
 800459c:	46bd      	mov	sp, r7
 800459e:	b004      	add	sp, #16
 80045a0:	bd80      	pop	{r7, pc}

080045a2 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 80045a2:	b580      	push	{r7, lr}
 80045a4:	b082      	sub	sp, #8
 80045a6:	af00      	add	r7, sp, #0
 80045a8:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	2225      	movs	r2, #37	@ 0x25
 80045ae:	5c9b      	ldrb	r3, [r3, r2]
 80045b0:	b2db      	uxtb	r3, r3
}
 80045b2:	0018      	movs	r0, r3
 80045b4:	46bd      	mov	sp, r7
 80045b6:	b002      	add	sp, #8
 80045b8:	bd80      	pop	{r7, pc}

080045ba <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The amount of data items to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80045ba:	b580      	push	{r7, lr}
 80045bc:	b084      	sub	sp, #16
 80045be:	af00      	add	r7, sp, #0
 80045c0:	60f8      	str	r0, [r7, #12]
 80045c2:	60b9      	str	r1, [r7, #8]
 80045c4:	607a      	str	r2, [r7, #4]
 80045c6:	603b      	str	r3, [r7, #0]
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045cc:	221c      	movs	r2, #28
 80045ce:	401a      	ands	r2, r3
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045d4:	2101      	movs	r1, #1
 80045d6:	4091      	lsls	r1, r2
 80045d8:	000a      	movs	r2, r1
 80045da:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	683a      	ldr	r2, [r7, #0]
 80045e2:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	689b      	ldr	r3, [r3, #8]
 80045e8:	2b10      	cmp	r3, #16
 80045ea:	d108      	bne.n	80045fe <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	687a      	ldr	r2, [r7, #4]
 80045f2:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	68ba      	ldr	r2, [r7, #8]
 80045fa:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80045fc:	e007      	b.n	800460e <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	68ba      	ldr	r2, [r7, #8]
 8004604:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	687a      	ldr	r2, [r7, #4]
 800460c:	60da      	str	r2, [r3, #12]
}
 800460e:	46c0      	nop			@ (mov r8, r8)
 8004610:	46bd      	mov	sp, r7
 8004612:	b004      	add	sp, #16
 8004614:	bd80      	pop	{r7, pc}
	...

08004618 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b086      	sub	sp, #24
 800461c:	af00      	add	r7, sp, #0
 800461e:	6078      	str	r0, [r7, #4]
 8004620:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004622:	2300      	movs	r3, #0
 8004624:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004626:	2300      	movs	r3, #0
 8004628:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 800462a:	2300      	movs	r3, #0
 800462c:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 800462e:	e155      	b.n	80048dc <HAL_GPIO_Init+0x2c4>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	2101      	movs	r1, #1
 8004636:	697a      	ldr	r2, [r7, #20]
 8004638:	4091      	lsls	r1, r2
 800463a:	000a      	movs	r2, r1
 800463c:	4013      	ands	r3, r2
 800463e:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	2b00      	cmp	r3, #0
 8004644:	d100      	bne.n	8004648 <HAL_GPIO_Init+0x30>
 8004646:	e146      	b.n	80048d6 <HAL_GPIO_Init+0x2be>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8004648:	683b      	ldr	r3, [r7, #0]
 800464a:	685b      	ldr	r3, [r3, #4]
 800464c:	2203      	movs	r2, #3
 800464e:	4013      	ands	r3, r2
 8004650:	2b01      	cmp	r3, #1
 8004652:	d005      	beq.n	8004660 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004654:	683b      	ldr	r3, [r7, #0]
 8004656:	685b      	ldr	r3, [r3, #4]
 8004658:	2203      	movs	r2, #3
 800465a:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800465c:	2b02      	cmp	r3, #2
 800465e:	d130      	bne.n	80046c2 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	689b      	ldr	r3, [r3, #8]
 8004664:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	005b      	lsls	r3, r3, #1
 800466a:	2203      	movs	r2, #3
 800466c:	409a      	lsls	r2, r3
 800466e:	0013      	movs	r3, r2
 8004670:	43da      	mvns	r2, r3
 8004672:	693b      	ldr	r3, [r7, #16]
 8004674:	4013      	ands	r3, r2
 8004676:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004678:	683b      	ldr	r3, [r7, #0]
 800467a:	68da      	ldr	r2, [r3, #12]
 800467c:	697b      	ldr	r3, [r7, #20]
 800467e:	005b      	lsls	r3, r3, #1
 8004680:	409a      	lsls	r2, r3
 8004682:	0013      	movs	r3, r2
 8004684:	693a      	ldr	r2, [r7, #16]
 8004686:	4313      	orrs	r3, r2
 8004688:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	693a      	ldr	r2, [r7, #16]
 800468e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	685b      	ldr	r3, [r3, #4]
 8004694:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004696:	2201      	movs	r2, #1
 8004698:	697b      	ldr	r3, [r7, #20]
 800469a:	409a      	lsls	r2, r3
 800469c:	0013      	movs	r3, r2
 800469e:	43da      	mvns	r2, r3
 80046a0:	693b      	ldr	r3, [r7, #16]
 80046a2:	4013      	ands	r3, r2
 80046a4:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80046a6:	683b      	ldr	r3, [r7, #0]
 80046a8:	685b      	ldr	r3, [r3, #4]
 80046aa:	091b      	lsrs	r3, r3, #4
 80046ac:	2201      	movs	r2, #1
 80046ae:	401a      	ands	r2, r3
 80046b0:	697b      	ldr	r3, [r7, #20]
 80046b2:	409a      	lsls	r2, r3
 80046b4:	0013      	movs	r3, r2
 80046b6:	693a      	ldr	r2, [r7, #16]
 80046b8:	4313      	orrs	r3, r2
 80046ba:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	693a      	ldr	r2, [r7, #16]
 80046c0:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80046c2:	683b      	ldr	r3, [r7, #0]
 80046c4:	685b      	ldr	r3, [r3, #4]
 80046c6:	2203      	movs	r2, #3
 80046c8:	4013      	ands	r3, r2
 80046ca:	2b03      	cmp	r3, #3
 80046cc:	d017      	beq.n	80046fe <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80046ce:	687b      	ldr	r3, [r7, #4]
 80046d0:	68db      	ldr	r3, [r3, #12]
 80046d2:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80046d4:	697b      	ldr	r3, [r7, #20]
 80046d6:	005b      	lsls	r3, r3, #1
 80046d8:	2203      	movs	r2, #3
 80046da:	409a      	lsls	r2, r3
 80046dc:	0013      	movs	r3, r2
 80046de:	43da      	mvns	r2, r3
 80046e0:	693b      	ldr	r3, [r7, #16]
 80046e2:	4013      	ands	r3, r2
 80046e4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80046e6:	683b      	ldr	r3, [r7, #0]
 80046e8:	689a      	ldr	r2, [r3, #8]
 80046ea:	697b      	ldr	r3, [r7, #20]
 80046ec:	005b      	lsls	r3, r3, #1
 80046ee:	409a      	lsls	r2, r3
 80046f0:	0013      	movs	r3, r2
 80046f2:	693a      	ldr	r2, [r7, #16]
 80046f4:	4313      	orrs	r3, r2
 80046f6:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	693a      	ldr	r2, [r7, #16]
 80046fc:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80046fe:	683b      	ldr	r3, [r7, #0]
 8004700:	685b      	ldr	r3, [r3, #4]
 8004702:	2203      	movs	r2, #3
 8004704:	4013      	ands	r3, r2
 8004706:	2b02      	cmp	r3, #2
 8004708:	d123      	bne.n	8004752 <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800470a:	697b      	ldr	r3, [r7, #20]
 800470c:	08da      	lsrs	r2, r3, #3
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	3208      	adds	r2, #8
 8004712:	0092      	lsls	r2, r2, #2
 8004714:	58d3      	ldr	r3, [r2, r3]
 8004716:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8004718:	697b      	ldr	r3, [r7, #20]
 800471a:	2207      	movs	r2, #7
 800471c:	4013      	ands	r3, r2
 800471e:	009b      	lsls	r3, r3, #2
 8004720:	220f      	movs	r2, #15
 8004722:	409a      	lsls	r2, r3
 8004724:	0013      	movs	r3, r2
 8004726:	43da      	mvns	r2, r3
 8004728:	693b      	ldr	r3, [r7, #16]
 800472a:	4013      	ands	r3, r2
 800472c:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 800472e:	683b      	ldr	r3, [r7, #0]
 8004730:	691a      	ldr	r2, [r3, #16]
 8004732:	697b      	ldr	r3, [r7, #20]
 8004734:	2107      	movs	r1, #7
 8004736:	400b      	ands	r3, r1
 8004738:	009b      	lsls	r3, r3, #2
 800473a:	409a      	lsls	r2, r3
 800473c:	0013      	movs	r3, r2
 800473e:	693a      	ldr	r2, [r7, #16]
 8004740:	4313      	orrs	r3, r2
 8004742:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8004744:	697b      	ldr	r3, [r7, #20]
 8004746:	08da      	lsrs	r2, r3, #3
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	3208      	adds	r2, #8
 800474c:	0092      	lsls	r2, r2, #2
 800474e:	6939      	ldr	r1, [r7, #16]
 8004750:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004758:	697b      	ldr	r3, [r7, #20]
 800475a:	005b      	lsls	r3, r3, #1
 800475c:	2203      	movs	r2, #3
 800475e:	409a      	lsls	r2, r3
 8004760:	0013      	movs	r3, r2
 8004762:	43da      	mvns	r2, r3
 8004764:	693b      	ldr	r3, [r7, #16]
 8004766:	4013      	ands	r3, r2
 8004768:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	685b      	ldr	r3, [r3, #4]
 800476e:	2203      	movs	r2, #3
 8004770:	401a      	ands	r2, r3
 8004772:	697b      	ldr	r3, [r7, #20]
 8004774:	005b      	lsls	r3, r3, #1
 8004776:	409a      	lsls	r2, r3
 8004778:	0013      	movs	r3, r2
 800477a:	693a      	ldr	r2, [r7, #16]
 800477c:	4313      	orrs	r3, r2
 800477e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	693a      	ldr	r2, [r7, #16]
 8004784:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004786:	683b      	ldr	r3, [r7, #0]
 8004788:	685a      	ldr	r2, [r3, #4]
 800478a:	23c0      	movs	r3, #192	@ 0xc0
 800478c:	029b      	lsls	r3, r3, #10
 800478e:	4013      	ands	r3, r2
 8004790:	d100      	bne.n	8004794 <HAL_GPIO_Init+0x17c>
 8004792:	e0a0      	b.n	80048d6 <HAL_GPIO_Init+0x2be>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004794:	4b57      	ldr	r3, [pc, #348]	@ (80048f4 <HAL_GPIO_Init+0x2dc>)
 8004796:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004798:	4b56      	ldr	r3, [pc, #344]	@ (80048f4 <HAL_GPIO_Init+0x2dc>)
 800479a:	2101      	movs	r1, #1
 800479c:	430a      	orrs	r2, r1
 800479e:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80047a0:	4a55      	ldr	r2, [pc, #340]	@ (80048f8 <HAL_GPIO_Init+0x2e0>)
 80047a2:	697b      	ldr	r3, [r7, #20]
 80047a4:	089b      	lsrs	r3, r3, #2
 80047a6:	3302      	adds	r3, #2
 80047a8:	009b      	lsls	r3, r3, #2
 80047aa:	589b      	ldr	r3, [r3, r2]
 80047ac:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 80047ae:	697b      	ldr	r3, [r7, #20]
 80047b0:	2203      	movs	r2, #3
 80047b2:	4013      	ands	r3, r2
 80047b4:	009b      	lsls	r3, r3, #2
 80047b6:	220f      	movs	r2, #15
 80047b8:	409a      	lsls	r2, r3
 80047ba:	0013      	movs	r3, r2
 80047bc:	43da      	mvns	r2, r3
 80047be:	693b      	ldr	r3, [r7, #16]
 80047c0:	4013      	ands	r3, r2
 80047c2:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 80047c4:	687a      	ldr	r2, [r7, #4]
 80047c6:	23a0      	movs	r3, #160	@ 0xa0
 80047c8:	05db      	lsls	r3, r3, #23
 80047ca:	429a      	cmp	r2, r3
 80047cc:	d01f      	beq.n	800480e <HAL_GPIO_Init+0x1f6>
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	4a4a      	ldr	r2, [pc, #296]	@ (80048fc <HAL_GPIO_Init+0x2e4>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d019      	beq.n	800480a <HAL_GPIO_Init+0x1f2>
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	4a49      	ldr	r2, [pc, #292]	@ (8004900 <HAL_GPIO_Init+0x2e8>)
 80047da:	4293      	cmp	r3, r2
 80047dc:	d013      	beq.n	8004806 <HAL_GPIO_Init+0x1ee>
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	4a48      	ldr	r2, [pc, #288]	@ (8004904 <HAL_GPIO_Init+0x2ec>)
 80047e2:	4293      	cmp	r3, r2
 80047e4:	d00d      	beq.n	8004802 <HAL_GPIO_Init+0x1ea>
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	4a47      	ldr	r2, [pc, #284]	@ (8004908 <HAL_GPIO_Init+0x2f0>)
 80047ea:	4293      	cmp	r3, r2
 80047ec:	d007      	beq.n	80047fe <HAL_GPIO_Init+0x1e6>
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	4a46      	ldr	r2, [pc, #280]	@ (800490c <HAL_GPIO_Init+0x2f4>)
 80047f2:	4293      	cmp	r3, r2
 80047f4:	d101      	bne.n	80047fa <HAL_GPIO_Init+0x1e2>
 80047f6:	2305      	movs	r3, #5
 80047f8:	e00a      	b.n	8004810 <HAL_GPIO_Init+0x1f8>
 80047fa:	2306      	movs	r3, #6
 80047fc:	e008      	b.n	8004810 <HAL_GPIO_Init+0x1f8>
 80047fe:	2304      	movs	r3, #4
 8004800:	e006      	b.n	8004810 <HAL_GPIO_Init+0x1f8>
 8004802:	2303      	movs	r3, #3
 8004804:	e004      	b.n	8004810 <HAL_GPIO_Init+0x1f8>
 8004806:	2302      	movs	r3, #2
 8004808:	e002      	b.n	8004810 <HAL_GPIO_Init+0x1f8>
 800480a:	2301      	movs	r3, #1
 800480c:	e000      	b.n	8004810 <HAL_GPIO_Init+0x1f8>
 800480e:	2300      	movs	r3, #0
 8004810:	697a      	ldr	r2, [r7, #20]
 8004812:	2103      	movs	r1, #3
 8004814:	400a      	ands	r2, r1
 8004816:	0092      	lsls	r2, r2, #2
 8004818:	4093      	lsls	r3, r2
 800481a:	693a      	ldr	r2, [r7, #16]
 800481c:	4313      	orrs	r3, r2
 800481e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004820:	4935      	ldr	r1, [pc, #212]	@ (80048f8 <HAL_GPIO_Init+0x2e0>)
 8004822:	697b      	ldr	r3, [r7, #20]
 8004824:	089b      	lsrs	r3, r3, #2
 8004826:	3302      	adds	r3, #2
 8004828:	009b      	lsls	r3, r3, #2
 800482a:	693a      	ldr	r2, [r7, #16]
 800482c:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800482e:	4b38      	ldr	r3, [pc, #224]	@ (8004910 <HAL_GPIO_Init+0x2f8>)
 8004830:	689b      	ldr	r3, [r3, #8]
 8004832:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	43da      	mvns	r2, r3
 8004838:	693b      	ldr	r3, [r7, #16]
 800483a:	4013      	ands	r3, r2
 800483c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	685a      	ldr	r2, [r3, #4]
 8004842:	2380      	movs	r3, #128	@ 0x80
 8004844:	035b      	lsls	r3, r3, #13
 8004846:	4013      	ands	r3, r2
 8004848:	d003      	beq.n	8004852 <HAL_GPIO_Init+0x23a>
        {
          temp |= iocurrent;
 800484a:	693a      	ldr	r2, [r7, #16]
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	4313      	orrs	r3, r2
 8004850:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8004852:	4b2f      	ldr	r3, [pc, #188]	@ (8004910 <HAL_GPIO_Init+0x2f8>)
 8004854:	693a      	ldr	r2, [r7, #16]
 8004856:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8004858:	4b2d      	ldr	r3, [pc, #180]	@ (8004910 <HAL_GPIO_Init+0x2f8>)
 800485a:	68db      	ldr	r3, [r3, #12]
 800485c:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	43da      	mvns	r2, r3
 8004862:	693b      	ldr	r3, [r7, #16]
 8004864:	4013      	ands	r3, r2
 8004866:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	685a      	ldr	r2, [r3, #4]
 800486c:	2380      	movs	r3, #128	@ 0x80
 800486e:	039b      	lsls	r3, r3, #14
 8004870:	4013      	ands	r3, r2
 8004872:	d003      	beq.n	800487c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8004874:	693a      	ldr	r2, [r7, #16]
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	4313      	orrs	r3, r2
 800487a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800487c:	4b24      	ldr	r3, [pc, #144]	@ (8004910 <HAL_GPIO_Init+0x2f8>)
 800487e:	693a      	ldr	r2, [r7, #16]
 8004880:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 8004882:	4b23      	ldr	r3, [pc, #140]	@ (8004910 <HAL_GPIO_Init+0x2f8>)
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	43da      	mvns	r2, r3
 800488c:	693b      	ldr	r3, [r7, #16]
 800488e:	4013      	ands	r3, r2
 8004890:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	685a      	ldr	r2, [r3, #4]
 8004896:	2380      	movs	r3, #128	@ 0x80
 8004898:	029b      	lsls	r3, r3, #10
 800489a:	4013      	ands	r3, r2
 800489c:	d003      	beq.n	80048a6 <HAL_GPIO_Init+0x28e>
        {
          temp |= iocurrent;
 800489e:	693a      	ldr	r2, [r7, #16]
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	4313      	orrs	r3, r2
 80048a4:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80048a6:	4b1a      	ldr	r3, [pc, #104]	@ (8004910 <HAL_GPIO_Init+0x2f8>)
 80048a8:	693a      	ldr	r2, [r7, #16]
 80048aa:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80048ac:	4b18      	ldr	r3, [pc, #96]	@ (8004910 <HAL_GPIO_Init+0x2f8>)
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	43da      	mvns	r2, r3
 80048b6:	693b      	ldr	r3, [r7, #16]
 80048b8:	4013      	ands	r3, r2
 80048ba:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	685a      	ldr	r2, [r3, #4]
 80048c0:	2380      	movs	r3, #128	@ 0x80
 80048c2:	025b      	lsls	r3, r3, #9
 80048c4:	4013      	ands	r3, r2
 80048c6:	d003      	beq.n	80048d0 <HAL_GPIO_Init+0x2b8>
        {
          temp |= iocurrent;
 80048c8:	693a      	ldr	r2, [r7, #16]
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	4313      	orrs	r3, r2
 80048ce:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 80048d0:	4b0f      	ldr	r3, [pc, #60]	@ (8004910 <HAL_GPIO_Init+0x2f8>)
 80048d2:	693a      	ldr	r2, [r7, #16]
 80048d4:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 80048d6:	697b      	ldr	r3, [r7, #20]
 80048d8:	3301      	adds	r3, #1
 80048da:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	681a      	ldr	r2, [r3, #0]
 80048e0:	697b      	ldr	r3, [r7, #20]
 80048e2:	40da      	lsrs	r2, r3
 80048e4:	1e13      	subs	r3, r2, #0
 80048e6:	d000      	beq.n	80048ea <HAL_GPIO_Init+0x2d2>
 80048e8:	e6a2      	b.n	8004630 <HAL_GPIO_Init+0x18>
  }
}
 80048ea:	46c0      	nop			@ (mov r8, r8)
 80048ec:	46c0      	nop			@ (mov r8, r8)
 80048ee:	46bd      	mov	sp, r7
 80048f0:	b006      	add	sp, #24
 80048f2:	bd80      	pop	{r7, pc}
 80048f4:	40021000 	.word	0x40021000
 80048f8:	40010000 	.word	0x40010000
 80048fc:	50000400 	.word	0x50000400
 8004900:	50000800 	.word	0x50000800
 8004904:	50000c00 	.word	0x50000c00
 8004908:	50001000 	.word	0x50001000
 800490c:	50001c00 	.word	0x50001c00
 8004910:	40010400 	.word	0x40010400

08004914 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b082      	sub	sp, #8
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
 800491c:	0008      	movs	r0, r1
 800491e:	0011      	movs	r1, r2
 8004920:	1cbb      	adds	r3, r7, #2
 8004922:	1c02      	adds	r2, r0, #0
 8004924:	801a      	strh	r2, [r3, #0]
 8004926:	1c7b      	adds	r3, r7, #1
 8004928:	1c0a      	adds	r2, r1, #0
 800492a:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800492c:	1c7b      	adds	r3, r7, #1
 800492e:	781b      	ldrb	r3, [r3, #0]
 8004930:	2b00      	cmp	r3, #0
 8004932:	d004      	beq.n	800493e <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004934:	1cbb      	adds	r3, r7, #2
 8004936:	881a      	ldrh	r2, [r3, #0]
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 800493c:	e003      	b.n	8004946 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 800493e:	1cbb      	adds	r3, r7, #2
 8004940:	881a      	ldrh	r2, [r3, #0]
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8004946:	46c0      	nop			@ (mov r8, r8)
 8004948:	46bd      	mov	sp, r7
 800494a:	b002      	add	sp, #8
 800494c:	bd80      	pop	{r7, pc}
	...

08004950 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004950:	b580      	push	{r7, lr}
 8004952:	b082      	sub	sp, #8
 8004954:	af00      	add	r7, sp, #0
 8004956:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d101      	bne.n	8004962 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800495e:	2301      	movs	r3, #1
 8004960:	e082      	b.n	8004a68 <HAL_I2C_Init+0x118>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	2241      	movs	r2, #65	@ 0x41
 8004966:	5c9b      	ldrb	r3, [r3, r2]
 8004968:	b2db      	uxtb	r3, r3
 800496a:	2b00      	cmp	r3, #0
 800496c:	d107      	bne.n	800497e <HAL_I2C_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	2240      	movs	r2, #64	@ 0x40
 8004972:	2100      	movs	r1, #0
 8004974:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	0018      	movs	r0, r3
 800497a:	f7fe fac5 	bl	8002f08 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	2241      	movs	r2, #65	@ 0x41
 8004982:	2124      	movs	r1, #36	@ 0x24
 8004984:	5499      	strb	r1, [r3, r2]

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	681a      	ldr	r2, [r3, #0]
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	2101      	movs	r1, #1
 8004992:	438a      	bics	r2, r1
 8004994:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	685a      	ldr	r2, [r3, #4]
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	4934      	ldr	r1, [pc, #208]	@ (8004a70 <HAL_I2C_Init+0x120>)
 80049a0:	400a      	ands	r2, r1
 80049a2:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	689a      	ldr	r2, [r3, #8]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	4931      	ldr	r1, [pc, #196]	@ (8004a74 <HAL_I2C_Init+0x124>)
 80049b0:	400a      	ands	r2, r1
 80049b2:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	68db      	ldr	r3, [r3, #12]
 80049b8:	2b01      	cmp	r3, #1
 80049ba:	d108      	bne.n	80049ce <HAL_I2C_Init+0x7e>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	689a      	ldr	r2, [r3, #8]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	2180      	movs	r1, #128	@ 0x80
 80049c6:	0209      	lsls	r1, r1, #8
 80049c8:	430a      	orrs	r2, r1
 80049ca:	609a      	str	r2, [r3, #8]
 80049cc:	e007      	b.n	80049de <HAL_I2C_Init+0x8e>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	689a      	ldr	r2, [r3, #8]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	2184      	movs	r1, #132	@ 0x84
 80049d8:	0209      	lsls	r1, r1, #8
 80049da:	430a      	orrs	r2, r1
 80049dc:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	68db      	ldr	r3, [r3, #12]
 80049e2:	2b02      	cmp	r3, #2
 80049e4:	d104      	bne.n	80049f0 <HAL_I2C_Init+0xa0>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	2280      	movs	r2, #128	@ 0x80
 80049ec:	0112      	lsls	r2, r2, #4
 80049ee:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	685a      	ldr	r2, [r3, #4]
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	491f      	ldr	r1, [pc, #124]	@ (8004a78 <HAL_I2C_Init+0x128>)
 80049fc:	430a      	orrs	r2, r1
 80049fe:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	68da      	ldr	r2, [r3, #12]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	491a      	ldr	r1, [pc, #104]	@ (8004a74 <HAL_I2C_Init+0x124>)
 8004a0c:	400a      	ands	r2, r1
 8004a0e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	691a      	ldr	r2, [r3, #16]
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	695b      	ldr	r3, [r3, #20]
 8004a18:	431a      	orrs	r2, r3
 8004a1a:	0011      	movs	r1, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	699b      	ldr	r3, [r3, #24]
 8004a20:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	430a      	orrs	r2, r1
 8004a28:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	69d9      	ldr	r1, [r3, #28]
 8004a2e:	687b      	ldr	r3, [r7, #4]
 8004a30:	6a1a      	ldr	r2, [r3, #32]
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	430a      	orrs	r2, r1
 8004a38:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	681a      	ldr	r2, [r3, #0]
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	2101      	movs	r1, #1
 8004a46:	430a      	orrs	r2, r1
 8004a48:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	2200      	movs	r2, #0
 8004a4e:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2241      	movs	r2, #65	@ 0x41
 8004a54:	2120      	movs	r1, #32
 8004a56:	5499      	strb	r1, [r3, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2200      	movs	r2, #0
 8004a5c:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	2242      	movs	r2, #66	@ 0x42
 8004a62:	2100      	movs	r1, #0
 8004a64:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004a66:	2300      	movs	r3, #0
}
 8004a68:	0018      	movs	r0, r3
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	b002      	add	sp, #8
 8004a6e:	bd80      	pop	{r7, pc}
 8004a70:	f0ffffff 	.word	0xf0ffffff
 8004a74:	ffff7fff 	.word	0xffff7fff
 8004a78:	02008000 	.word	0x02008000

08004a7c <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 8004a7c:	b5b0      	push	{r4, r5, r7, lr}
 8004a7e:	b088      	sub	sp, #32
 8004a80:	af02      	add	r7, sp, #8
 8004a82:	60f8      	str	r0, [r7, #12]
 8004a84:	0008      	movs	r0, r1
 8004a86:	607a      	str	r2, [r7, #4]
 8004a88:	0019      	movs	r1, r3
 8004a8a:	230a      	movs	r3, #10
 8004a8c:	18fb      	adds	r3, r7, r3
 8004a8e:	1c02      	adds	r2, r0, #0
 8004a90:	801a      	strh	r2, [r3, #0]
 8004a92:	2308      	movs	r3, #8
 8004a94:	18fb      	adds	r3, r7, r3
 8004a96:	1c0a      	adds	r2, r1, #0
 8004a98:	801a      	strh	r2, [r3, #0]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	2241      	movs	r2, #65	@ 0x41
 8004a9e:	5c9b      	ldrb	r3, [r3, r2]
 8004aa0:	b2db      	uxtb	r3, r3
 8004aa2:	2b20      	cmp	r3, #32
 8004aa4:	d000      	beq.n	8004aa8 <HAL_I2C_Master_Transmit_DMA+0x2c>
 8004aa6:	e0dd      	b.n	8004c64 <HAL_I2C_Master_Transmit_DMA+0x1e8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	699a      	ldr	r2, [r3, #24]
 8004aae:	2380      	movs	r3, #128	@ 0x80
 8004ab0:	021b      	lsls	r3, r3, #8
 8004ab2:	401a      	ands	r2, r3
 8004ab4:	2380      	movs	r3, #128	@ 0x80
 8004ab6:	021b      	lsls	r3, r3, #8
 8004ab8:	429a      	cmp	r2, r3
 8004aba:	d101      	bne.n	8004ac0 <HAL_I2C_Master_Transmit_DMA+0x44>
    {
      return HAL_BUSY;
 8004abc:	2302      	movs	r3, #2
 8004abe:	e0d2      	b.n	8004c66 <HAL_I2C_Master_Transmit_DMA+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ac0:	68fb      	ldr	r3, [r7, #12]
 8004ac2:	2240      	movs	r2, #64	@ 0x40
 8004ac4:	5c9b      	ldrb	r3, [r3, r2]
 8004ac6:	2b01      	cmp	r3, #1
 8004ac8:	d101      	bne.n	8004ace <HAL_I2C_Master_Transmit_DMA+0x52>
 8004aca:	2302      	movs	r3, #2
 8004acc:	e0cb      	b.n	8004c66 <HAL_I2C_Master_Transmit_DMA+0x1ea>
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	2240      	movs	r2, #64	@ 0x40
 8004ad2:	2101      	movs	r1, #1
 8004ad4:	5499      	strb	r1, [r3, r2]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	2241      	movs	r2, #65	@ 0x41
 8004ada:	2121      	movs	r1, #33	@ 0x21
 8004adc:	5499      	strb	r1, [r3, r2]
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	2242      	movs	r2, #66	@ 0x42
 8004ae2:	2110      	movs	r1, #16
 8004ae4:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004ae6:	68fb      	ldr	r3, [r7, #12]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	687a      	ldr	r2, [r7, #4]
 8004af0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	2208      	movs	r2, #8
 8004af6:	18ba      	adds	r2, r7, r2
 8004af8:	8812      	ldrh	r2, [r2, #0]
 8004afa:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	4a5c      	ldr	r2, [pc, #368]	@ (8004c70 <HAL_I2C_Master_Transmit_DMA+0x1f4>)
 8004b00:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	4a5b      	ldr	r2, [pc, #364]	@ (8004c74 <HAL_I2C_Master_Transmit_DMA+0x1f8>)
 8004b06:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b0c:	b29b      	uxth	r3, r3
 8004b0e:	2bff      	cmp	r3, #255	@ 0xff
 8004b10:	d906      	bls.n	8004b20 <HAL_I2C_Master_Transmit_DMA+0xa4>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	22ff      	movs	r2, #255	@ 0xff
 8004b16:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8004b18:	2380      	movs	r3, #128	@ 0x80
 8004b1a:	045b      	lsls	r3, r3, #17
 8004b1c:	617b      	str	r3, [r7, #20]
 8004b1e:	e007      	b.n	8004b30 <HAL_I2C_Master_Transmit_DMA+0xb4>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004b24:	b29a      	uxth	r2, r3
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8004b2a:	2380      	movs	r3, #128	@ 0x80
 8004b2c:	049b      	lsls	r3, r3, #18
 8004b2e:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8004b30:	68fb      	ldr	r3, [r7, #12]
 8004b32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d100      	bne.n	8004b3a <HAL_I2C_Master_Transmit_DMA+0xbe>
 8004b38:	e078      	b.n	8004c2c <HAL_I2C_Master_Transmit_DMA+0x1b0>
    {
      if (hi2c->hdmatx != NULL)
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d023      	beq.n	8004b8a <HAL_I2C_Master_Transmit_DMA+0x10e>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b46:	4a4c      	ldr	r2, [pc, #304]	@ (8004c78 <HAL_I2C_Master_Transmit_DMA+0x1fc>)
 8004b48:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b4e:	4a4b      	ldr	r2, [pc, #300]	@ (8004c7c <HAL_I2C_Master_Transmit_DMA+0x200>)
 8004b50:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b56:	2200      	movs	r2, #0
 8004b58:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmatx->XferAbortCallback = NULL;
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b5e:	2200      	movs	r2, #0
 8004b60:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004b66:	6879      	ldr	r1, [r7, #4]
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	3328      	adds	r3, #40	@ 0x28
 8004b6e:	001a      	movs	r2, r3
                                         hi2c->XferSize);
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8004b74:	2513      	movs	r5, #19
 8004b76:	197c      	adds	r4, r7, r5
 8004b78:	f7ff fbb8 	bl	80042ec <HAL_DMA_Start_IT>
 8004b7c:	0003      	movs	r3, r0
 8004b7e:	7023      	strb	r3, [r4, #0]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8004b80:	197b      	adds	r3, r7, r5
 8004b82:	781b      	ldrb	r3, [r3, #0]
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d13d      	bne.n	8004c04 <HAL_I2C_Master_Transmit_DMA+0x188>
 8004b88:	e013      	b.n	8004bb2 <HAL_I2C_Master_Transmit_DMA+0x136>
        hi2c->State     = HAL_I2C_STATE_READY;
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	2241      	movs	r2, #65	@ 0x41
 8004b8e:	2120      	movs	r1, #32
 8004b90:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004b92:	68fb      	ldr	r3, [r7, #12]
 8004b94:	2242      	movs	r2, #66	@ 0x42
 8004b96:	2100      	movs	r1, #0
 8004b98:	5499      	strb	r1, [r3, r2]
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b9e:	2280      	movs	r2, #128	@ 0x80
 8004ba0:	431a      	orrs	r2, r3
 8004ba2:	68fb      	ldr	r3, [r7, #12]
 8004ba4:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	2240      	movs	r2, #64	@ 0x40
 8004baa:	2100      	movs	r1, #0
 8004bac:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8004bae:	2301      	movs	r3, #1
 8004bb0:	e059      	b.n	8004c66 <HAL_I2C_Master_Transmit_DMA+0x1ea>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_WRITE);
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bb6:	b2da      	uxtb	r2, r3
 8004bb8:	697c      	ldr	r4, [r7, #20]
 8004bba:	230a      	movs	r3, #10
 8004bbc:	18fb      	adds	r3, r7, r3
 8004bbe:	8819      	ldrh	r1, [r3, #0]
 8004bc0:	68f8      	ldr	r0, [r7, #12]
 8004bc2:	4b2f      	ldr	r3, [pc, #188]	@ (8004c80 <HAL_I2C_Master_Transmit_DMA+0x204>)
 8004bc4:	9300      	str	r3, [sp, #0]
 8004bc6:	0023      	movs	r3, r4
 8004bc8:	f001 fcf6 	bl	80065b8 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004bd0:	b29a      	uxth	r2, r3
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004bd6:	1ad3      	subs	r3, r2, r3
 8004bd8:	b29a      	uxth	r2, r3
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	2240      	movs	r2, #64	@ 0x40
 8004be2:	2100      	movs	r1, #0
 8004be4:	5499      	strb	r1, [r3, r2]

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	2110      	movs	r1, #16
 8004bea:	0018      	movs	r0, r3
 8004bec:	f001 fd1e 	bl	800662c <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	681a      	ldr	r2, [r3, #0]
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	2180      	movs	r1, #128	@ 0x80
 8004bfc:	01c9      	lsls	r1, r1, #7
 8004bfe:	430a      	orrs	r2, r1
 8004c00:	601a      	str	r2, [r3, #0]
 8004c02:	e02d      	b.n	8004c60 <HAL_I2C_Master_Transmit_DMA+0x1e4>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	2241      	movs	r2, #65	@ 0x41
 8004c08:	2120      	movs	r1, #32
 8004c0a:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	2242      	movs	r2, #66	@ 0x42
 8004c10:	2100      	movs	r1, #0
 8004c12:	5499      	strb	r1, [r3, r2]

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c18:	2210      	movs	r2, #16
 8004c1a:	431a      	orrs	r2, r3
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004c20:	68fb      	ldr	r3, [r7, #12]
 8004c22:	2240      	movs	r2, #64	@ 0x40
 8004c24:	2100      	movs	r1, #0
 8004c26:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8004c28:	2301      	movs	r3, #1
 8004c2a:	e01c      	b.n	8004c66 <HAL_I2C_Master_Transmit_DMA+0x1ea>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	4a15      	ldr	r2, [pc, #84]	@ (8004c84 <HAL_I2C_Master_Transmit_DMA+0x208>)
 8004c30:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c36:	b2da      	uxtb	r2, r3
 8004c38:	2380      	movs	r3, #128	@ 0x80
 8004c3a:	049c      	lsls	r4, r3, #18
 8004c3c:	230a      	movs	r3, #10
 8004c3e:	18fb      	adds	r3, r7, r3
 8004c40:	8819      	ldrh	r1, [r3, #0]
 8004c42:	68f8      	ldr	r0, [r7, #12]
 8004c44:	4b0e      	ldr	r3, [pc, #56]	@ (8004c80 <HAL_I2C_Master_Transmit_DMA+0x204>)
 8004c46:	9300      	str	r3, [sp, #0]
 8004c48:	0023      	movs	r3, r4
 8004c4a:	f001 fcb5 	bl	80065b8 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	2240      	movs	r2, #64	@ 0x40
 8004c52:	2100      	movs	r1, #0
 8004c54:	5499      	strb	r1, [r3, r2]
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004c56:	68fb      	ldr	r3, [r7, #12]
 8004c58:	2101      	movs	r1, #1
 8004c5a:	0018      	movs	r0, r3
 8004c5c:	f001 fce6 	bl	800662c <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8004c60:	2300      	movs	r3, #0
 8004c62:	e000      	b.n	8004c66 <HAL_I2C_Master_Transmit_DMA+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004c64:	2302      	movs	r3, #2
  }
}
 8004c66:	0018      	movs	r0, r3
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	b006      	add	sp, #24
 8004c6c:	bdb0      	pop	{r4, r5, r7, pc}
 8004c6e:	46c0      	nop			@ (mov r8, r8)
 8004c70:	ffff0000 	.word	0xffff0000
 8004c74:	08005451 	.word	0x08005451
 8004c78:	08006409 	.word	0x08006409
 8004c7c:	08006549 	.word	0x08006549
 8004c80:	80002000 	.word	0x80002000
 8004c84:	08004ffd 	.word	0x08004ffd

08004c88 <HAL_I2C_Master_Receive_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 8004c88:	b5b0      	push	{r4, r5, r7, lr}
 8004c8a:	b088      	sub	sp, #32
 8004c8c:	af02      	add	r7, sp, #8
 8004c8e:	60f8      	str	r0, [r7, #12]
 8004c90:	0008      	movs	r0, r1
 8004c92:	607a      	str	r2, [r7, #4]
 8004c94:	0019      	movs	r1, r3
 8004c96:	230a      	movs	r3, #10
 8004c98:	18fb      	adds	r3, r7, r3
 8004c9a:	1c02      	adds	r2, r0, #0
 8004c9c:	801a      	strh	r2, [r3, #0]
 8004c9e:	2308      	movs	r3, #8
 8004ca0:	18fb      	adds	r3, r7, r3
 8004ca2:	1c0a      	adds	r2, r1, #0
 8004ca4:	801a      	strh	r2, [r3, #0]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	2241      	movs	r2, #65	@ 0x41
 8004caa:	5c9b      	ldrb	r3, [r3, r2]
 8004cac:	b2db      	uxtb	r3, r3
 8004cae:	2b20      	cmp	r3, #32
 8004cb0:	d000      	beq.n	8004cb4 <HAL_I2C_Master_Receive_DMA+0x2c>
 8004cb2:	e0dd      	b.n	8004e70 <HAL_I2C_Master_Receive_DMA+0x1e8>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	699a      	ldr	r2, [r3, #24]
 8004cba:	2380      	movs	r3, #128	@ 0x80
 8004cbc:	021b      	lsls	r3, r3, #8
 8004cbe:	401a      	ands	r2, r3
 8004cc0:	2380      	movs	r3, #128	@ 0x80
 8004cc2:	021b      	lsls	r3, r3, #8
 8004cc4:	429a      	cmp	r2, r3
 8004cc6:	d101      	bne.n	8004ccc <HAL_I2C_Master_Receive_DMA+0x44>
    {
      return HAL_BUSY;
 8004cc8:	2302      	movs	r3, #2
 8004cca:	e0d2      	b.n	8004e72 <HAL_I2C_Master_Receive_DMA+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	2240      	movs	r2, #64	@ 0x40
 8004cd0:	5c9b      	ldrb	r3, [r3, r2]
 8004cd2:	2b01      	cmp	r3, #1
 8004cd4:	d101      	bne.n	8004cda <HAL_I2C_Master_Receive_DMA+0x52>
 8004cd6:	2302      	movs	r3, #2
 8004cd8:	e0cb      	b.n	8004e72 <HAL_I2C_Master_Receive_DMA+0x1ea>
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	2240      	movs	r2, #64	@ 0x40
 8004cde:	2101      	movs	r1, #1
 8004ce0:	5499      	strb	r1, [r3, r2]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	2241      	movs	r2, #65	@ 0x41
 8004ce6:	2122      	movs	r1, #34	@ 0x22
 8004ce8:	5499      	strb	r1, [r3, r2]
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	2242      	movs	r2, #66	@ 0x42
 8004cee:	2110      	movs	r1, #16
 8004cf0:	5499      	strb	r1, [r3, r2]
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	2200      	movs	r2, #0
 8004cf6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	687a      	ldr	r2, [r7, #4]
 8004cfc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2208      	movs	r2, #8
 8004d02:	18ba      	adds	r2, r7, r2
 8004d04:	8812      	ldrh	r2, [r2, #0]
 8004d06:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	4a5c      	ldr	r2, [pc, #368]	@ (8004e7c <HAL_I2C_Master_Receive_DMA+0x1f4>)
 8004d0c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	4a5b      	ldr	r2, [pc, #364]	@ (8004e80 <HAL_I2C_Master_Receive_DMA+0x1f8>)
 8004d12:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d18:	b29b      	uxth	r3, r3
 8004d1a:	2bff      	cmp	r3, #255	@ 0xff
 8004d1c:	d906      	bls.n	8004d2c <HAL_I2C_Master_Receive_DMA+0xa4>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	22ff      	movs	r2, #255	@ 0xff
 8004d22:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8004d24:	2380      	movs	r3, #128	@ 0x80
 8004d26:	045b      	lsls	r3, r3, #17
 8004d28:	617b      	str	r3, [r7, #20]
 8004d2a:	e007      	b.n	8004d3c <HAL_I2C_Master_Receive_DMA+0xb4>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d30:	b29a      	uxth	r2, r3
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8004d36:	2380      	movs	r3, #128	@ 0x80
 8004d38:	049b      	lsls	r3, r3, #18
 8004d3a:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d100      	bne.n	8004d46 <HAL_I2C_Master_Receive_DMA+0xbe>
 8004d44:	e078      	b.n	8004e38 <HAL_I2C_Master_Receive_DMA+0x1b0>
    {
      if (hi2c->hdmarx != NULL)
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d023      	beq.n	8004d96 <HAL_I2C_Master_Receive_DMA+0x10e>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d52:	4a4c      	ldr	r2, [pc, #304]	@ (8004e84 <HAL_I2C_Master_Receive_DMA+0x1fc>)
 8004d54:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d5a:	4a4b      	ldr	r2, [pc, #300]	@ (8004e88 <HAL_I2C_Master_Receive_DMA+0x200>)
 8004d5c:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d62:	2200      	movs	r2, #0
 8004d64:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmarx->XferAbortCallback = NULL;
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8004d72:	68fb      	ldr	r3, [r7, #12]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	3324      	adds	r3, #36	@ 0x24
 8004d78:	0019      	movs	r1, r3
 8004d7a:	687a      	ldr	r2, [r7, #4]
                                         hi2c->XferSize);
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8004d80:	2513      	movs	r5, #19
 8004d82:	197c      	adds	r4, r7, r5
 8004d84:	f7ff fab2 	bl	80042ec <HAL_DMA_Start_IT>
 8004d88:	0003      	movs	r3, r0
 8004d8a:	7023      	strb	r3, [r4, #0]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8004d8c:	197b      	adds	r3, r7, r5
 8004d8e:	781b      	ldrb	r3, [r3, #0]
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d13d      	bne.n	8004e10 <HAL_I2C_Master_Receive_DMA+0x188>
 8004d94:	e013      	b.n	8004dbe <HAL_I2C_Master_Receive_DMA+0x136>
        hi2c->State     = HAL_I2C_STATE_READY;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	2241      	movs	r2, #65	@ 0x41
 8004d9a:	2120      	movs	r1, #32
 8004d9c:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	2242      	movs	r2, #66	@ 0x42
 8004da2:	2100      	movs	r1, #0
 8004da4:	5499      	strb	r1, [r3, r2]
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004daa:	2280      	movs	r2, #128	@ 0x80
 8004dac:	431a      	orrs	r2, r3
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	2240      	movs	r2, #64	@ 0x40
 8004db6:	2100      	movs	r1, #0
 8004db8:	5499      	strb	r1, [r3, r2]
        return HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	e059      	b.n	8004e72 <HAL_I2C_Master_Receive_DMA+0x1ea>
      {
        /* Send Slave Address */
        /* Set NBYTES to read and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dc2:	b2da      	uxtb	r2, r3
 8004dc4:	697c      	ldr	r4, [r7, #20]
 8004dc6:	230a      	movs	r3, #10
 8004dc8:	18fb      	adds	r3, r7, r3
 8004dca:	8819      	ldrh	r1, [r3, #0]
 8004dcc:	68f8      	ldr	r0, [r7, #12]
 8004dce:	4b2f      	ldr	r3, [pc, #188]	@ (8004e8c <HAL_I2C_Master_Receive_DMA+0x204>)
 8004dd0:	9300      	str	r3, [sp, #0]
 8004dd2:	0023      	movs	r3, r4
 8004dd4:	f001 fbf0 	bl	80065b8 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ddc:	b29a      	uxth	r2, r3
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004de2:	1ad3      	subs	r3, r2, r3
 8004de4:	b29a      	uxth	r2, r3
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	2240      	movs	r2, #64	@ 0x40
 8004dee:	2100      	movs	r1, #0
 8004df0:	5499      	strb	r1, [r3, r2]

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	2110      	movs	r1, #16
 8004df6:	0018      	movs	r0, r3
 8004df8:	f001 fc18 	bl	800662c <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	681b      	ldr	r3, [r3, #0]
 8004e00:	681a      	ldr	r2, [r3, #0]
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	2180      	movs	r1, #128	@ 0x80
 8004e08:	0209      	lsls	r1, r1, #8
 8004e0a:	430a      	orrs	r2, r1
 8004e0c:	601a      	str	r2, [r3, #0]
 8004e0e:	e02d      	b.n	8004e6c <HAL_I2C_Master_Receive_DMA+0x1e4>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2241      	movs	r2, #65	@ 0x41
 8004e14:	2120      	movs	r1, #32
 8004e16:	5499      	strb	r1, [r3, r2]
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	2242      	movs	r2, #66	@ 0x42
 8004e1c:	2100      	movs	r1, #0
 8004e1e:	5499      	strb	r1, [r3, r2]

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e24:	2210      	movs	r2, #16
 8004e26:	431a      	orrs	r2, r3
 8004e28:	68fb      	ldr	r3, [r7, #12]
 8004e2a:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	2240      	movs	r2, #64	@ 0x40
 8004e30:	2100      	movs	r1, #0
 8004e32:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 8004e34:	2301      	movs	r3, #1
 8004e36:	e01c      	b.n	8004e72 <HAL_I2C_Master_Receive_DMA+0x1ea>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	4a15      	ldr	r2, [pc, #84]	@ (8004e90 <HAL_I2C_Master_Receive_DMA+0x208>)
 8004e3c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to read and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004e3e:	68fb      	ldr	r3, [r7, #12]
 8004e40:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004e42:	b2da      	uxtb	r2, r3
 8004e44:	2380      	movs	r3, #128	@ 0x80
 8004e46:	049c      	lsls	r4, r3, #18
 8004e48:	230a      	movs	r3, #10
 8004e4a:	18fb      	adds	r3, r7, r3
 8004e4c:	8819      	ldrh	r1, [r3, #0]
 8004e4e:	68f8      	ldr	r0, [r7, #12]
 8004e50:	4b0e      	ldr	r3, [pc, #56]	@ (8004e8c <HAL_I2C_Master_Receive_DMA+0x204>)
 8004e52:	9300      	str	r3, [sp, #0]
 8004e54:	0023      	movs	r3, r4
 8004e56:	f001 fbaf 	bl	80065b8 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004e5a:	68fb      	ldr	r3, [r7, #12]
 8004e5c:	2240      	movs	r2, #64	@ 0x40
 8004e5e:	2100      	movs	r1, #0
 8004e60:	5499      	strb	r1, [r3, r2]
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	2101      	movs	r1, #1
 8004e66:	0018      	movs	r0, r3
 8004e68:	f001 fbe0 	bl	800662c <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8004e6c:	2300      	movs	r3, #0
 8004e6e:	e000      	b.n	8004e72 <HAL_I2C_Master_Receive_DMA+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8004e70:	2302      	movs	r3, #2
  }
}
 8004e72:	0018      	movs	r0, r3
 8004e74:	46bd      	mov	sp, r7
 8004e76:	b006      	add	sp, #24
 8004e78:	bdb0      	pop	{r4, r5, r7, pc}
 8004e7a:	46c0      	nop			@ (mov r8, r8)
 8004e7c:	ffff0000 	.word	0xffff0000
 8004e80:	08005451 	.word	0x08005451
 8004e84:	080064a9 	.word	0x080064a9
 8004e88:	08006549 	.word	0x08006549
 8004e8c:	80002400 	.word	0x80002400
 8004e90:	08004ffd 	.word	0x08004ffd

08004e94 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b084      	sub	sp, #16
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	681b      	ldr	r3, [r3, #0]
 8004ea0:	699b      	ldr	r3, [r3, #24]
 8004ea2:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004eb0:	2b00      	cmp	r3, #0
 8004eb2:	d005      	beq.n	8004ec0 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004eb8:	68ba      	ldr	r2, [r7, #8]
 8004eba:	68f9      	ldr	r1, [r7, #12]
 8004ebc:	6878      	ldr	r0, [r7, #4]
 8004ebe:	4798      	blx	r3
  }
}
 8004ec0:	46c0      	nop			@ (mov r8, r8)
 8004ec2:	46bd      	mov	sp, r7
 8004ec4:	b004      	add	sp, #16
 8004ec6:	bd80      	pop	{r7, pc}

08004ec8 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004ec8:	b580      	push	{r7, lr}
 8004eca:	b086      	sub	sp, #24
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	681b      	ldr	r3, [r3, #0]
 8004ed4:	699b      	ldr	r3, [r3, #24]
 8004ed6:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8004ee0:	697a      	ldr	r2, [r7, #20]
 8004ee2:	2380      	movs	r3, #128	@ 0x80
 8004ee4:	005b      	lsls	r3, r3, #1
 8004ee6:	4013      	ands	r3, r2
 8004ee8:	d00e      	beq.n	8004f08 <HAL_I2C_ER_IRQHandler+0x40>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004eea:	693b      	ldr	r3, [r7, #16]
 8004eec:	2280      	movs	r2, #128	@ 0x80
 8004eee:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8004ef0:	d00a      	beq.n	8004f08 <HAL_I2C_ER_IRQHandler+0x40>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004ef6:	2201      	movs	r2, #1
 8004ef8:	431a      	orrs	r2, r3
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	2280      	movs	r2, #128	@ 0x80
 8004f04:	0052      	lsls	r2, r2, #1
 8004f06:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8004f08:	697a      	ldr	r2, [r7, #20]
 8004f0a:	2380      	movs	r3, #128	@ 0x80
 8004f0c:	00db      	lsls	r3, r3, #3
 8004f0e:	4013      	ands	r3, r2
 8004f10:	d00e      	beq.n	8004f30 <HAL_I2C_ER_IRQHandler+0x68>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004f12:	693b      	ldr	r3, [r7, #16]
 8004f14:	2280      	movs	r2, #128	@ 0x80
 8004f16:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8004f18:	d00a      	beq.n	8004f30 <HAL_I2C_ER_IRQHandler+0x68>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f1e:	2208      	movs	r2, #8
 8004f20:	431a      	orrs	r2, r3
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	2280      	movs	r2, #128	@ 0x80
 8004f2c:	00d2      	lsls	r2, r2, #3
 8004f2e:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004f30:	697a      	ldr	r2, [r7, #20]
 8004f32:	2380      	movs	r3, #128	@ 0x80
 8004f34:	009b      	lsls	r3, r3, #2
 8004f36:	4013      	ands	r3, r2
 8004f38:	d00e      	beq.n	8004f58 <HAL_I2C_ER_IRQHandler+0x90>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8004f3a:	693b      	ldr	r3, [r7, #16]
 8004f3c:	2280      	movs	r2, #128	@ 0x80
 8004f3e:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004f40:	d00a      	beq.n	8004f58 <HAL_I2C_ER_IRQHandler+0x90>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f46:	2202      	movs	r2, #2
 8004f48:	431a      	orrs	r2, r3
 8004f4a:	687b      	ldr	r3, [r7, #4]
 8004f4c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	2280      	movs	r2, #128	@ 0x80
 8004f54:	0092      	lsls	r2, r2, #2
 8004f56:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f5c:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	220b      	movs	r2, #11
 8004f62:	4013      	ands	r3, r2
 8004f64:	d005      	beq.n	8004f72 <HAL_I2C_ER_IRQHandler+0xaa>
  {
    I2C_ITError(hi2c, tmperror);
 8004f66:	68fa      	ldr	r2, [r7, #12]
 8004f68:	687b      	ldr	r3, [r7, #4]
 8004f6a:	0011      	movs	r1, r2
 8004f6c:	0018      	movs	r0, r3
 8004f6e:	f001 f8fd 	bl	800616c <I2C_ITError>
  }
}
 8004f72:	46c0      	nop			@ (mov r8, r8)
 8004f74:	46bd      	mov	sp, r7
 8004f76:	b006      	add	sp, #24
 8004f78:	bd80      	pop	{r7, pc}

08004f7a <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004f7a:	b580      	push	{r7, lr}
 8004f7c:	b082      	sub	sp, #8
 8004f7e:	af00      	add	r7, sp, #0
 8004f80:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004f82:	46c0      	nop			@ (mov r8, r8)
 8004f84:	46bd      	mov	sp, r7
 8004f86:	b002      	add	sp, #8
 8004f88:	bd80      	pop	{r7, pc}

08004f8a <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004f8a:	b580      	push	{r7, lr}
 8004f8c:	b082      	sub	sp, #8
 8004f8e:	af00      	add	r7, sp, #0
 8004f90:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004f92:	46c0      	nop			@ (mov r8, r8)
 8004f94:	46bd      	mov	sp, r7
 8004f96:	b002      	add	sp, #8
 8004f98:	bd80      	pop	{r7, pc}

08004f9a <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004f9a:	b580      	push	{r7, lr}
 8004f9c:	b082      	sub	sp, #8
 8004f9e:	af00      	add	r7, sp, #0
 8004fa0:	6078      	str	r0, [r7, #4]
 8004fa2:	0008      	movs	r0, r1
 8004fa4:	0011      	movs	r1, r2
 8004fa6:	1cfb      	adds	r3, r7, #3
 8004fa8:	1c02      	adds	r2, r0, #0
 8004faa:	701a      	strb	r2, [r3, #0]
 8004fac:	003b      	movs	r3, r7
 8004fae:	1c0a      	adds	r2, r1, #0
 8004fb0:	801a      	strh	r2, [r3, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004fb2:	46c0      	nop			@ (mov r8, r8)
 8004fb4:	46bd      	mov	sp, r7
 8004fb6:	b002      	add	sp, #8
 8004fb8:	bd80      	pop	{r7, pc}

08004fba <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004fba:	b580      	push	{r7, lr}
 8004fbc:	b082      	sub	sp, #8
 8004fbe:	af00      	add	r7, sp, #0
 8004fc0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8004fc2:	46c0      	nop			@ (mov r8, r8)
 8004fc4:	46bd      	mov	sp, r7
 8004fc6:	b002      	add	sp, #8
 8004fc8:	bd80      	pop	{r7, pc}

08004fca <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004fca:	b580      	push	{r7, lr}
 8004fcc:	b082      	sub	sp, #8
 8004fce:	af00      	add	r7, sp, #0
 8004fd0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8004fd2:	46c0      	nop			@ (mov r8, r8)
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	b002      	add	sp, #8
 8004fd8:	bd80      	pop	{r7, pc}

08004fda <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004fda:	b580      	push	{r7, lr}
 8004fdc:	b082      	sub	sp, #8
 8004fde:	af00      	add	r7, sp, #0
 8004fe0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8004fe2:	46c0      	nop			@ (mov r8, r8)
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	b002      	add	sp, #8
 8004fe8:	bd80      	pop	{r7, pc}

08004fea <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8004fea:	b580      	push	{r7, lr}
 8004fec:	b082      	sub	sp, #8
 8004fee:	af00      	add	r7, sp, #0
 8004ff0:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8004ff2:	46c0      	nop			@ (mov r8, r8)
 8004ff4:	46bd      	mov	sp, r7
 8004ff6:	b002      	add	sp, #8
 8004ff8:	bd80      	pop	{r7, pc}
	...

08004ffc <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8004ffc:	b590      	push	{r4, r7, lr}
 8004ffe:	b089      	sub	sp, #36	@ 0x24
 8005000:	af02      	add	r7, sp, #8
 8005002:	60f8      	str	r0, [r7, #12]
 8005004:	60b9      	str	r1, [r7, #8]
 8005006:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8005008:	68bb      	ldr	r3, [r7, #8]
 800500a:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	2240      	movs	r2, #64	@ 0x40
 8005010:	5c9b      	ldrb	r3, [r3, r2]
 8005012:	2b01      	cmp	r3, #1
 8005014:	d101      	bne.n	800501a <I2C_Master_ISR_IT+0x1e>
 8005016:	2302      	movs	r3, #2
 8005018:	e113      	b.n	8005242 <I2C_Master_ISR_IT+0x246>
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	2240      	movs	r2, #64	@ 0x40
 800501e:	2101      	movs	r1, #1
 8005020:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8005022:	697b      	ldr	r3, [r7, #20]
 8005024:	2210      	movs	r2, #16
 8005026:	4013      	ands	r3, r2
 8005028:	d012      	beq.n	8005050 <I2C_Master_ISR_IT+0x54>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2210      	movs	r2, #16
 800502e:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8005030:	d00e      	beq.n	8005050 <I2C_Master_ISR_IT+0x54>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005032:	68fb      	ldr	r3, [r7, #12]
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	2210      	movs	r2, #16
 8005038:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800503e:	2204      	movs	r2, #4
 8005040:	431a      	orrs	r2, r3
 8005042:	68fb      	ldr	r3, [r7, #12]
 8005044:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	0018      	movs	r0, r3
 800504a:	f001 f9ba 	bl	80063c2 <I2C_Flush_TXDR>
 800504e:	e0e5      	b.n	800521c <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8005050:	697b      	ldr	r3, [r7, #20]
 8005052:	2204      	movs	r2, #4
 8005054:	4013      	ands	r3, r2
 8005056:	d021      	beq.n	800509c <I2C_Master_ISR_IT+0xa0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	2204      	movs	r2, #4
 800505c:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800505e:	d01d      	beq.n	800509c <I2C_Master_ISR_IT+0xa0>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	2204      	movs	r2, #4
 8005064:	4393      	bics	r3, r2
 8005066:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005068:	68fb      	ldr	r3, [r7, #12]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005072:	b2d2      	uxtb	r2, r2
 8005074:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800507a:	1c5a      	adds	r2, r3, #1
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 8005080:	68fb      	ldr	r3, [r7, #12]
 8005082:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005084:	3b01      	subs	r3, #1
 8005086:	b29a      	uxth	r2, r3
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 800508c:	68fb      	ldr	r3, [r7, #12]
 800508e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005090:	b29b      	uxth	r3, r3
 8005092:	3b01      	subs	r3, #1
 8005094:	b29a      	uxth	r2, r3
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800509a:	e0bf      	b.n	800521c <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	2202      	movs	r2, #2
 80050a0:	4013      	ands	r3, r2
 80050a2:	d01c      	beq.n	80050de <I2C_Master_ISR_IT+0xe2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	2202      	movs	r2, #2
 80050a8:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80050aa:	d018      	beq.n	80050de <I2C_Master_ISR_IT+0xe2>
  {
    /* Write data to TXDR */
    hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050b0:	781a      	ldrb	r2, [r3, #0]
 80050b2:	68fb      	ldr	r3, [r7, #12]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80050b8:	68fb      	ldr	r3, [r7, #12]
 80050ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050bc:	1c5a      	adds	r2, r3, #1
 80050be:	68fb      	ldr	r3, [r7, #12]
 80050c0:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050c6:	3b01      	subs	r3, #1
 80050c8:	b29a      	uxth	r2, r3
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 80050ce:	68fb      	ldr	r3, [r7, #12]
 80050d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050d2:	b29b      	uxth	r3, r3
 80050d4:	3b01      	subs	r3, #1
 80050d6:	b29a      	uxth	r2, r3
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80050dc:	e09e      	b.n	800521c <I2C_Master_ISR_IT+0x220>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80050de:	697b      	ldr	r3, [r7, #20]
 80050e0:	2280      	movs	r2, #128	@ 0x80
 80050e2:	4013      	ands	r3, r2
 80050e4:	d100      	bne.n	80050e8 <I2C_Master_ISR_IT+0xec>
 80050e6:	e069      	b.n	80051bc <I2C_Master_ISR_IT+0x1c0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2240      	movs	r2, #64	@ 0x40
 80050ec:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 80050ee:	d065      	beq.n	80051bc <I2C_Master_ISR_IT+0x1c0>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050f4:	b29b      	uxth	r3, r3
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d04a      	beq.n	8005190 <I2C_Master_ISR_IT+0x194>
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d146      	bne.n	8005190 <I2C_Master_ISR_IT+0x194>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	685b      	ldr	r3, [r3, #4]
 8005108:	b29a      	uxth	r2, r3
 800510a:	2112      	movs	r1, #18
 800510c:	187b      	adds	r3, r7, r1
 800510e:	0592      	lsls	r2, r2, #22
 8005110:	0d92      	lsrs	r2, r2, #22
 8005112:	801a      	strh	r2, [r3, #0]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005118:	b29b      	uxth	r3, r3
 800511a:	2bff      	cmp	r3, #255	@ 0xff
 800511c:	d910      	bls.n	8005140 <I2C_Master_ISR_IT+0x144>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	22ff      	movs	r2, #255	@ 0xff
 8005122:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005128:	b2da      	uxtb	r2, r3
 800512a:	2380      	movs	r3, #128	@ 0x80
 800512c:	045c      	lsls	r4, r3, #17
 800512e:	187b      	adds	r3, r7, r1
 8005130:	8819      	ldrh	r1, [r3, #0]
 8005132:	68f8      	ldr	r0, [r7, #12]
 8005134:	2300      	movs	r3, #0
 8005136:	9300      	str	r3, [sp, #0]
 8005138:	0023      	movs	r3, r4
 800513a:	f001 fa3d 	bl	80065b8 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800513e:	e03c      	b.n	80051ba <I2C_Master_ISR_IT+0x1be>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005144:	b29a      	uxth	r2, r3
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800514a:	68fb      	ldr	r3, [r7, #12]
 800514c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800514e:	4a3f      	ldr	r2, [pc, #252]	@ (800524c <I2C_Master_ISR_IT+0x250>)
 8005150:	4293      	cmp	r3, r2
 8005152:	d00e      	beq.n	8005172 <I2C_Master_ISR_IT+0x176>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005158:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 800515e:	2312      	movs	r3, #18
 8005160:	18fb      	adds	r3, r7, r3
 8005162:	8819      	ldrh	r1, [r3, #0]
 8005164:	68f8      	ldr	r0, [r7, #12]
 8005166:	2300      	movs	r3, #0
 8005168:	9300      	str	r3, [sp, #0]
 800516a:	0023      	movs	r3, r4
 800516c:	f001 fa24 	bl	80065b8 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005170:	e023      	b.n	80051ba <I2C_Master_ISR_IT+0x1be>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005176:	b2da      	uxtb	r2, r3
 8005178:	2380      	movs	r3, #128	@ 0x80
 800517a:	049c      	lsls	r4, r3, #18
 800517c:	2312      	movs	r3, #18
 800517e:	18fb      	adds	r3, r7, r3
 8005180:	8819      	ldrh	r1, [r3, #0]
 8005182:	68f8      	ldr	r0, [r7, #12]
 8005184:	2300      	movs	r3, #0
 8005186:	9300      	str	r3, [sp, #0]
 8005188:	0023      	movs	r3, r4
 800518a:	f001 fa15 	bl	80065b8 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800518e:	e014      	b.n	80051ba <I2C_Master_ISR_IT+0x1be>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	685a      	ldr	r2, [r3, #4]
 8005196:	2380      	movs	r3, #128	@ 0x80
 8005198:	049b      	lsls	r3, r3, #18
 800519a:	401a      	ands	r2, r3
 800519c:	2380      	movs	r3, #128	@ 0x80
 800519e:	049b      	lsls	r3, r3, #18
 80051a0:	429a      	cmp	r2, r3
 80051a2:	d004      	beq.n	80051ae <I2C_Master_ISR_IT+0x1b2>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	0018      	movs	r0, r3
 80051a8:	f000 fcf4 	bl	8005b94 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80051ac:	e036      	b.n	800521c <I2C_Master_ISR_IT+0x220>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	2140      	movs	r1, #64	@ 0x40
 80051b2:	0018      	movs	r0, r3
 80051b4:	f000 ffda 	bl	800616c <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80051b8:	e030      	b.n	800521c <I2C_Master_ISR_IT+0x220>
 80051ba:	e02f      	b.n	800521c <I2C_Master_ISR_IT+0x220>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 80051bc:	697b      	ldr	r3, [r7, #20]
 80051be:	2240      	movs	r2, #64	@ 0x40
 80051c0:	4013      	ands	r3, r2
 80051c2:	d02b      	beq.n	800521c <I2C_Master_ISR_IT+0x220>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	2240      	movs	r2, #64	@ 0x40
 80051c8:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 80051ca:	d027      	beq.n	800521c <I2C_Master_ISR_IT+0x220>
  {
    if (hi2c->XferCount == 0U)
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051d0:	b29b      	uxth	r3, r3
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d11d      	bne.n	8005212 <I2C_Master_ISR_IT+0x216>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	685a      	ldr	r2, [r3, #4]
 80051dc:	2380      	movs	r3, #128	@ 0x80
 80051de:	049b      	lsls	r3, r3, #18
 80051e0:	401a      	ands	r2, r3
 80051e2:	2380      	movs	r3, #128	@ 0x80
 80051e4:	049b      	lsls	r3, r3, #18
 80051e6:	429a      	cmp	r2, r3
 80051e8:	d018      	beq.n	800521c <I2C_Master_ISR_IT+0x220>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051ee:	4a17      	ldr	r2, [pc, #92]	@ (800524c <I2C_Master_ISR_IT+0x250>)
 80051f0:	4293      	cmp	r3, r2
 80051f2:	d109      	bne.n	8005208 <I2C_Master_ISR_IT+0x20c>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	685a      	ldr	r2, [r3, #4]
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	2180      	movs	r1, #128	@ 0x80
 8005200:	01c9      	lsls	r1, r1, #7
 8005202:	430a      	orrs	r2, r1
 8005204:	605a      	str	r2, [r3, #4]
 8005206:	e009      	b.n	800521c <I2C_Master_ISR_IT+0x220>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	0018      	movs	r0, r3
 800520c:	f000 fcc2 	bl	8005b94 <I2C_ITMasterSeqCplt>
 8005210:	e004      	b.n	800521c <I2C_Master_ISR_IT+0x220>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	2140      	movs	r1, #64	@ 0x40
 8005216:	0018      	movs	r0, r3
 8005218:	f000 ffa8 	bl	800616c <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800521c:	697b      	ldr	r3, [r7, #20]
 800521e:	2220      	movs	r2, #32
 8005220:	4013      	ands	r3, r2
 8005222:	d009      	beq.n	8005238 <I2C_Master_ISR_IT+0x23c>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2220      	movs	r2, #32
 8005228:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800522a:	d005      	beq.n	8005238 <I2C_Master_ISR_IT+0x23c>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 800522c:	697a      	ldr	r2, [r7, #20]
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	0011      	movs	r1, r2
 8005232:	0018      	movs	r0, r3
 8005234:	f000 fd54 	bl	8005ce0 <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	2240      	movs	r2, #64	@ 0x40
 800523c:	2100      	movs	r1, #0
 800523e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005240:	2300      	movs	r3, #0
}
 8005242:	0018      	movs	r0, r3
 8005244:	46bd      	mov	sp, r7
 8005246:	b007      	add	sp, #28
 8005248:	bd90      	pop	{r4, r7, pc}
 800524a:	46c0      	nop			@ (mov r8, r8)
 800524c:	ffff0000 	.word	0xffff0000

08005250 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8005250:	b580      	push	{r7, lr}
 8005252:	b086      	sub	sp, #24
 8005254:	af00      	add	r7, sp, #0
 8005256:	60f8      	str	r0, [r7, #12]
 8005258:	60b9      	str	r1, [r7, #8]
 800525a:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005260:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8005262:	68bb      	ldr	r3, [r7, #8]
 8005264:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	2240      	movs	r2, #64	@ 0x40
 800526a:	5c9b      	ldrb	r3, [r3, r2]
 800526c:	2b01      	cmp	r3, #1
 800526e:	d101      	bne.n	8005274 <I2C_Slave_ISR_IT+0x24>
 8005270:	2302      	movs	r3, #2
 8005272:	e0e6      	b.n	8005442 <I2C_Slave_ISR_IT+0x1f2>
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	2240      	movs	r2, #64	@ 0x40
 8005278:	2101      	movs	r1, #1
 800527a:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800527c:	693b      	ldr	r3, [r7, #16]
 800527e:	2220      	movs	r2, #32
 8005280:	4013      	ands	r3, r2
 8005282:	d009      	beq.n	8005298 <I2C_Slave_ISR_IT+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2220      	movs	r2, #32
 8005288:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800528a:	d005      	beq.n	8005298 <I2C_Slave_ISR_IT+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 800528c:	693a      	ldr	r2, [r7, #16]
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	0011      	movs	r1, r2
 8005292:	0018      	movs	r0, r3
 8005294:	f000 fdf2 	bl	8005e7c <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8005298:	693b      	ldr	r3, [r7, #16]
 800529a:	2210      	movs	r2, #16
 800529c:	4013      	ands	r3, r2
 800529e:	d052      	beq.n	8005346 <I2C_Slave_ISR_IT+0xf6>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	2210      	movs	r2, #16
 80052a4:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80052a6:	d04e      	beq.n	8005346 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052ac:	b29b      	uxth	r3, r3
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d12d      	bne.n	800530e <I2C_Slave_ISR_IT+0xbe>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	2241      	movs	r2, #65	@ 0x41
 80052b6:	5c9b      	ldrb	r3, [r3, r2]
 80052b8:	b2db      	uxtb	r3, r3
 80052ba:	2b28      	cmp	r3, #40	@ 0x28
 80052bc:	d10b      	bne.n	80052d6 <I2C_Slave_ISR_IT+0x86>
 80052be:	697a      	ldr	r2, [r7, #20]
 80052c0:	2380      	movs	r3, #128	@ 0x80
 80052c2:	049b      	lsls	r3, r3, #18
 80052c4:	429a      	cmp	r2, r3
 80052c6:	d106      	bne.n	80052d6 <I2C_Slave_ISR_IT+0x86>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 80052c8:	693a      	ldr	r2, [r7, #16]
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	0011      	movs	r1, r2
 80052ce:	0018      	movs	r0, r3
 80052d0:	f000 fef4 	bl	80060bc <I2C_ITListenCplt>
 80052d4:	e036      	b.n	8005344 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	2241      	movs	r2, #65	@ 0x41
 80052da:	5c9b      	ldrb	r3, [r3, r2]
 80052dc:	b2db      	uxtb	r3, r3
 80052de:	2b29      	cmp	r3, #41	@ 0x29
 80052e0:	d110      	bne.n	8005304 <I2C_Slave_ISR_IT+0xb4>
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	4a59      	ldr	r2, [pc, #356]	@ (800544c <I2C_Slave_ISR_IT+0x1fc>)
 80052e6:	4293      	cmp	r3, r2
 80052e8:	d00c      	beq.n	8005304 <I2C_Slave_ISR_IT+0xb4>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	2210      	movs	r2, #16
 80052f0:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	0018      	movs	r0, r3
 80052f6:	f001 f864 	bl	80063c2 <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	0018      	movs	r0, r3
 80052fe:	f000 fc8b 	bl	8005c18 <I2C_ITSlaveSeqCplt>
 8005302:	e01f      	b.n	8005344 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	2210      	movs	r2, #16
 800530a:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800530c:	e091      	b.n	8005432 <I2C_Slave_ISR_IT+0x1e2>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	2210      	movs	r2, #16
 8005314:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800531a:	2204      	movs	r2, #4
 800531c:	431a      	orrs	r2, r3
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8005322:	697b      	ldr	r3, [r7, #20]
 8005324:	2b00      	cmp	r3, #0
 8005326:	d005      	beq.n	8005334 <I2C_Slave_ISR_IT+0xe4>
 8005328:	697a      	ldr	r2, [r7, #20]
 800532a:	2380      	movs	r3, #128	@ 0x80
 800532c:	045b      	lsls	r3, r3, #17
 800532e:	429a      	cmp	r2, r3
 8005330:	d000      	beq.n	8005334 <I2C_Slave_ISR_IT+0xe4>
 8005332:	e07e      	b.n	8005432 <I2C_Slave_ISR_IT+0x1e2>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	0011      	movs	r1, r2
 800533c:	0018      	movs	r0, r3
 800533e:	f000 ff15 	bl	800616c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8005342:	e076      	b.n	8005432 <I2C_Slave_ISR_IT+0x1e2>
 8005344:	e075      	b.n	8005432 <I2C_Slave_ISR_IT+0x1e2>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8005346:	693b      	ldr	r3, [r7, #16]
 8005348:	2204      	movs	r2, #4
 800534a:	4013      	ands	r3, r2
 800534c:	d02f      	beq.n	80053ae <I2C_Slave_ISR_IT+0x15e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2204      	movs	r2, #4
 8005352:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8005354:	d02b      	beq.n	80053ae <I2C_Slave_ISR_IT+0x15e>
  {
    if (hi2c->XferCount > 0U)
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800535a:	b29b      	uxth	r3, r3
 800535c:	2b00      	cmp	r3, #0
 800535e:	d018      	beq.n	8005392 <I2C_Slave_ISR_IT+0x142>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800536a:	b2d2      	uxtb	r2, r2
 800536c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005372:	1c5a      	adds	r2, r3, #1
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8005378:	68fb      	ldr	r3, [r7, #12]
 800537a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800537c:	3b01      	subs	r3, #1
 800537e:	b29a      	uxth	r2, r3
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005388:	b29b      	uxth	r3, r3
 800538a:	3b01      	subs	r3, #1
 800538c:	b29a      	uxth	r2, r3
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005396:	b29b      	uxth	r3, r3
 8005398:	2b00      	cmp	r3, #0
 800539a:	d14c      	bne.n	8005436 <I2C_Slave_ISR_IT+0x1e6>
 800539c:	697b      	ldr	r3, [r7, #20]
 800539e:	4a2b      	ldr	r2, [pc, #172]	@ (800544c <I2C_Slave_ISR_IT+0x1fc>)
 80053a0:	4293      	cmp	r3, r2
 80053a2:	d048      	beq.n	8005436 <I2C_Slave_ISR_IT+0x1e6>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	0018      	movs	r0, r3
 80053a8:	f000 fc36 	bl	8005c18 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80053ac:	e043      	b.n	8005436 <I2C_Slave_ISR_IT+0x1e6>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80053ae:	693b      	ldr	r3, [r7, #16]
 80053b0:	2208      	movs	r2, #8
 80053b2:	4013      	ands	r3, r2
 80053b4:	d00a      	beq.n	80053cc <I2C_Slave_ISR_IT+0x17c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	2208      	movs	r2, #8
 80053ba:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80053bc:	d006      	beq.n	80053cc <I2C_Slave_ISR_IT+0x17c>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 80053be:	693a      	ldr	r2, [r7, #16]
 80053c0:	68fb      	ldr	r3, [r7, #12]
 80053c2:	0011      	movs	r1, r2
 80053c4:	0018      	movs	r0, r3
 80053c6:	f000 fb41 	bl	8005a4c <I2C_ITAddrCplt>
 80053ca:	e035      	b.n	8005438 <I2C_Slave_ISR_IT+0x1e8>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80053cc:	693b      	ldr	r3, [r7, #16]
 80053ce:	2202      	movs	r2, #2
 80053d0:	4013      	ands	r3, r2
 80053d2:	d031      	beq.n	8005438 <I2C_Slave_ISR_IT+0x1e8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	2202      	movs	r2, #2
 80053d8:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80053da:	d02d      	beq.n	8005438 <I2C_Slave_ISR_IT+0x1e8>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80053e0:	b29b      	uxth	r3, r3
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d018      	beq.n	8005418 <I2C_Slave_ISR_IT+0x1c8>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053ea:	781a      	ldrb	r2, [r3, #0]
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80053f6:	1c5a      	adds	r2, r3, #1
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005400:	b29b      	uxth	r3, r3
 8005402:	3b01      	subs	r3, #1
 8005404:	b29a      	uxth	r2, r3
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800540e:	3b01      	subs	r3, #1
 8005410:	b29a      	uxth	r2, r3
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	851a      	strh	r2, [r3, #40]	@ 0x28
 8005416:	e00f      	b.n	8005438 <I2C_Slave_ISR_IT+0x1e8>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8005418:	697a      	ldr	r2, [r7, #20]
 800541a:	2380      	movs	r3, #128	@ 0x80
 800541c:	045b      	lsls	r3, r3, #17
 800541e:	429a      	cmp	r2, r3
 8005420:	d002      	beq.n	8005428 <I2C_Slave_ISR_IT+0x1d8>
 8005422:	697b      	ldr	r3, [r7, #20]
 8005424:	2b00      	cmp	r3, #0
 8005426:	d107      	bne.n	8005438 <I2C_Slave_ISR_IT+0x1e8>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	0018      	movs	r0, r3
 800542c:	f000 fbf4 	bl	8005c18 <I2C_ITSlaveSeqCplt>
 8005430:	e002      	b.n	8005438 <I2C_Slave_ISR_IT+0x1e8>
    if (hi2c->XferCount == 0U)
 8005432:	46c0      	nop			@ (mov r8, r8)
 8005434:	e000      	b.n	8005438 <I2C_Slave_ISR_IT+0x1e8>
    if ((hi2c->XferCount == 0U) && \
 8005436:	46c0      	nop			@ (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	2240      	movs	r2, #64	@ 0x40
 800543c:	2100      	movs	r1, #0
 800543e:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005440:	2300      	movs	r3, #0
}
 8005442:	0018      	movs	r0, r3
 8005444:	46bd      	mov	sp, r7
 8005446:	b006      	add	sp, #24
 8005448:	bd80      	pop	{r7, pc}
 800544a:	46c0      	nop			@ (mov r8, r8)
 800544c:	ffff0000 	.word	0xffff0000

08005450 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8005450:	b590      	push	{r4, r7, lr}
 8005452:	b089      	sub	sp, #36	@ 0x24
 8005454:	af02      	add	r7, sp, #8
 8005456:	60f8      	str	r0, [r7, #12]
 8005458:	60b9      	str	r1, [r7, #8]
 800545a:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2240      	movs	r2, #64	@ 0x40
 8005460:	5c9b      	ldrb	r3, [r3, r2]
 8005462:	2b01      	cmp	r3, #1
 8005464:	d101      	bne.n	800546a <I2C_Master_ISR_DMA+0x1a>
 8005466:	2302      	movs	r3, #2
 8005468:	e0e7      	b.n	800563a <I2C_Master_ISR_DMA+0x1ea>
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	2240      	movs	r2, #64	@ 0x40
 800546e:	2101      	movs	r1, #1
 8005470:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8005472:	68bb      	ldr	r3, [r7, #8]
 8005474:	2210      	movs	r2, #16
 8005476:	4013      	ands	r3, r2
 8005478:	d017      	beq.n	80054aa <I2C_Master_ISR_DMA+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	2210      	movs	r2, #16
 800547e:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8005480:	d013      	beq.n	80054aa <I2C_Master_ISR_DMA+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	681b      	ldr	r3, [r3, #0]
 8005486:	2210      	movs	r2, #16
 8005488:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800548e:	2204      	movs	r2, #4
 8005490:	431a      	orrs	r2, r3
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8005496:	68fb      	ldr	r3, [r7, #12]
 8005498:	2120      	movs	r1, #32
 800549a:	0018      	movs	r0, r3
 800549c:	f001 f8c6 	bl	800662c <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	0018      	movs	r0, r3
 80054a4:	f000 ff8d 	bl	80063c2 <I2C_Flush_TXDR>
 80054a8:	e0c2      	b.n	8005630 <I2C_Master_ISR_DMA+0x1e0>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80054aa:	68bb      	ldr	r3, [r7, #8]
 80054ac:	2280      	movs	r2, #128	@ 0x80
 80054ae:	4013      	ands	r3, r2
 80054b0:	d100      	bne.n	80054b4 <I2C_Master_ISR_DMA+0x64>
 80054b2:	e07c      	b.n	80055ae <I2C_Master_ISR_DMA+0x15e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	2240      	movs	r2, #64	@ 0x40
 80054b8:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80054ba:	d100      	bne.n	80054be <I2C_Master_ISR_DMA+0x6e>
 80054bc:	e077      	b.n	80055ae <I2C_Master_ISR_DMA+0x15e>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	681b      	ldr	r3, [r3, #0]
 80054c2:	681a      	ldr	r2, [r3, #0]
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	2140      	movs	r1, #64	@ 0x40
 80054ca:	438a      	bics	r2, r1
 80054cc:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054d2:	b29b      	uxth	r3, r3
 80054d4:	2b00      	cmp	r3, #0
 80054d6:	d055      	beq.n	8005584 <I2C_Master_ISR_DMA+0x134>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	685b      	ldr	r3, [r3, #4]
 80054de:	b29a      	uxth	r2, r3
 80054e0:	2312      	movs	r3, #18
 80054e2:	18fb      	adds	r3, r7, r3
 80054e4:	0592      	lsls	r2, r2, #22
 80054e6:	0d92      	lsrs	r2, r2, #22
 80054e8:	801a      	strh	r2, [r3, #0]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80054ee:	b29b      	uxth	r3, r3
 80054f0:	2bff      	cmp	r3, #255	@ 0xff
 80054f2:	d906      	bls.n	8005502 <I2C_Master_ISR_DMA+0xb2>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80054f4:	68fb      	ldr	r3, [r7, #12]
 80054f6:	22ff      	movs	r2, #255	@ 0xff
 80054f8:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 80054fa:	2380      	movs	r3, #128	@ 0x80
 80054fc:	045b      	lsls	r3, r3, #17
 80054fe:	617b      	str	r3, [r7, #20]
 8005500:	e010      	b.n	8005524 <I2C_Master_ISR_DMA+0xd4>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8005502:	68fb      	ldr	r3, [r7, #12]
 8005504:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005506:	b29a      	uxth	r2, r3
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005510:	4a4c      	ldr	r2, [pc, #304]	@ (8005644 <I2C_Master_ISR_DMA+0x1f4>)
 8005512:	4293      	cmp	r3, r2
 8005514:	d003      	beq.n	800551e <I2C_Master_ISR_DMA+0xce>
        {
          xfermode = hi2c->XferOptions;
 8005516:	68fb      	ldr	r3, [r7, #12]
 8005518:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800551a:	617b      	str	r3, [r7, #20]
 800551c:	e002      	b.n	8005524 <I2C_Master_ISR_DMA+0xd4>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 800551e:	2380      	movs	r3, #128	@ 0x80
 8005520:	049b      	lsls	r3, r3, #18
 8005522:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005528:	b2da      	uxtb	r2, r3
 800552a:	697c      	ldr	r4, [r7, #20]
 800552c:	2312      	movs	r3, #18
 800552e:	18fb      	adds	r3, r7, r3
 8005530:	8819      	ldrh	r1, [r3, #0]
 8005532:	68f8      	ldr	r0, [r7, #12]
 8005534:	2300      	movs	r3, #0
 8005536:	9300      	str	r3, [sp, #0]
 8005538:	0023      	movs	r3, r4
 800553a:	f001 f83d 	bl	80065b8 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005542:	b29a      	uxth	r2, r3
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005548:	1ad3      	subs	r3, r2, r3
 800554a:	b29a      	uxth	r2, r3
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005550:	68fb      	ldr	r3, [r7, #12]
 8005552:	2241      	movs	r2, #65	@ 0x41
 8005554:	5c9b      	ldrb	r3, [r3, r2]
 8005556:	b2db      	uxtb	r3, r3
 8005558:	2b22      	cmp	r3, #34	@ 0x22
 800555a:	d109      	bne.n	8005570 <I2C_Master_ISR_DMA+0x120>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	681a      	ldr	r2, [r3, #0]
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	2180      	movs	r1, #128	@ 0x80
 8005568:	0209      	lsls	r1, r1, #8
 800556a:	430a      	orrs	r2, r1
 800556c:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800556e:	e05f      	b.n	8005630 <I2C_Master_ISR_DMA+0x1e0>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	681a      	ldr	r2, [r3, #0]
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	2180      	movs	r1, #128	@ 0x80
 800557c:	01c9      	lsls	r1, r1, #7
 800557e:	430a      	orrs	r2, r1
 8005580:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8005582:	e055      	b.n	8005630 <I2C_Master_ISR_DMA+0x1e0>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	685a      	ldr	r2, [r3, #4]
 800558a:	2380      	movs	r3, #128	@ 0x80
 800558c:	049b      	lsls	r3, r3, #18
 800558e:	401a      	ands	r2, r3
 8005590:	2380      	movs	r3, #128	@ 0x80
 8005592:	049b      	lsls	r3, r3, #18
 8005594:	429a      	cmp	r2, r3
 8005596:	d004      	beq.n	80055a2 <I2C_Master_ISR_DMA+0x152>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	0018      	movs	r0, r3
 800559c:	f000 fafa 	bl	8005b94 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 80055a0:	e046      	b.n	8005630 <I2C_Master_ISR_DMA+0x1e0>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	2140      	movs	r1, #64	@ 0x40
 80055a6:	0018      	movs	r0, r3
 80055a8:	f000 fde0 	bl	800616c <I2C_ITError>
    if (hi2c->XferCount != 0U)
 80055ac:	e040      	b.n	8005630 <I2C_Master_ISR_DMA+0x1e0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80055ae:	68bb      	ldr	r3, [r7, #8]
 80055b0:	2240      	movs	r2, #64	@ 0x40
 80055b2:	4013      	ands	r3, r2
 80055b4:	d02c      	beq.n	8005610 <I2C_Master_ISR_DMA+0x1c0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	2240      	movs	r2, #64	@ 0x40
 80055ba:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 80055bc:	d028      	beq.n	8005610 <I2C_Master_ISR_DMA+0x1c0>
  {
    if (hi2c->XferCount == 0U)
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80055c2:	b29b      	uxth	r3, r3
 80055c4:	2b00      	cmp	r3, #0
 80055c6:	d11d      	bne.n	8005604 <I2C_Master_ISR_DMA+0x1b4>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	685a      	ldr	r2, [r3, #4]
 80055ce:	2380      	movs	r3, #128	@ 0x80
 80055d0:	049b      	lsls	r3, r3, #18
 80055d2:	401a      	ands	r2, r3
 80055d4:	2380      	movs	r3, #128	@ 0x80
 80055d6:	049b      	lsls	r3, r3, #18
 80055d8:	429a      	cmp	r2, r3
 80055da:	d028      	beq.n	800562e <I2C_Master_ISR_DMA+0x1de>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055e0:	4a18      	ldr	r2, [pc, #96]	@ (8005644 <I2C_Master_ISR_DMA+0x1f4>)
 80055e2:	4293      	cmp	r3, r2
 80055e4:	d109      	bne.n	80055fa <I2C_Master_ISR_DMA+0x1aa>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80055e6:	68fb      	ldr	r3, [r7, #12]
 80055e8:	681b      	ldr	r3, [r3, #0]
 80055ea:	685a      	ldr	r2, [r3, #4]
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	2180      	movs	r1, #128	@ 0x80
 80055f2:	01c9      	lsls	r1, r1, #7
 80055f4:	430a      	orrs	r2, r1
 80055f6:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 80055f8:	e019      	b.n	800562e <I2C_Master_ISR_DMA+0x1de>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80055fa:	68fb      	ldr	r3, [r7, #12]
 80055fc:	0018      	movs	r0, r3
 80055fe:	f000 fac9 	bl	8005b94 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 8005602:	e014      	b.n	800562e <I2C_Master_ISR_DMA+0x1de>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8005604:	68fb      	ldr	r3, [r7, #12]
 8005606:	2140      	movs	r1, #64	@ 0x40
 8005608:	0018      	movs	r0, r3
 800560a:	f000 fdaf 	bl	800616c <I2C_ITError>
    if (hi2c->XferCount == 0U)
 800560e:	e00e      	b.n	800562e <I2C_Master_ISR_DMA+0x1de>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005610:	68bb      	ldr	r3, [r7, #8]
 8005612:	2220      	movs	r2, #32
 8005614:	4013      	ands	r3, r2
 8005616:	d00b      	beq.n	8005630 <I2C_Master_ISR_DMA+0x1e0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2220      	movs	r2, #32
 800561c:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800561e:	d007      	beq.n	8005630 <I2C_Master_ISR_DMA+0x1e0>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8005620:	68ba      	ldr	r2, [r7, #8]
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	0011      	movs	r1, r2
 8005626:	0018      	movs	r0, r3
 8005628:	f000 fb5a 	bl	8005ce0 <I2C_ITMasterCplt>
 800562c:	e000      	b.n	8005630 <I2C_Master_ISR_DMA+0x1e0>
    if (hi2c->XferCount == 0U)
 800562e:	46c0      	nop			@ (mov r8, r8)
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	2240      	movs	r2, #64	@ 0x40
 8005634:	2100      	movs	r1, #0
 8005636:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005638:	2300      	movs	r3, #0
}
 800563a:	0018      	movs	r0, r3
 800563c:	46bd      	mov	sp, r7
 800563e:	b007      	add	sp, #28
 8005640:	bd90      	pop	{r4, r7, pc}
 8005642:	46c0      	nop			@ (mov r8, r8)
 8005644:	ffff0000 	.word	0xffff0000

08005648 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 8005648:	b590      	push	{r4, r7, lr}
 800564a:	b089      	sub	sp, #36	@ 0x24
 800564c:	af02      	add	r7, sp, #8
 800564e:	60f8      	str	r0, [r7, #12]
 8005650:	60b9      	str	r1, [r7, #8]
 8005652:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 8005654:	4b88      	ldr	r3, [pc, #544]	@ (8005878 <I2C_Mem_ISR_DMA+0x230>)
 8005656:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	2240      	movs	r2, #64	@ 0x40
 800565c:	5c9b      	ldrb	r3, [r3, r2]
 800565e:	2b01      	cmp	r3, #1
 8005660:	d101      	bne.n	8005666 <I2C_Mem_ISR_DMA+0x1e>
 8005662:	2302      	movs	r3, #2
 8005664:	e104      	b.n	8005870 <I2C_Mem_ISR_DMA+0x228>
 8005666:	68fb      	ldr	r3, [r7, #12]
 8005668:	2240      	movs	r2, #64	@ 0x40
 800566a:	2101      	movs	r1, #1
 800566c:	5499      	strb	r1, [r3, r2]

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800566e:	68bb      	ldr	r3, [r7, #8]
 8005670:	2210      	movs	r2, #16
 8005672:	4013      	ands	r3, r2
 8005674:	d017      	beq.n	80056a6 <I2C_Mem_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	2210      	movs	r2, #16
 800567a:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800567c:	d013      	beq.n	80056a6 <I2C_Mem_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800567e:	68fb      	ldr	r3, [r7, #12]
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	2210      	movs	r2, #16
 8005684:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005686:	68fb      	ldr	r3, [r7, #12]
 8005688:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800568a:	2204      	movs	r2, #4
 800568c:	431a      	orrs	r2, r3
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	2120      	movs	r1, #32
 8005696:	0018      	movs	r0, r3
 8005698:	f000 ffc8 	bl	800662c <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	0018      	movs	r0, r3
 80056a0:	f000 fe8f 	bl	80063c2 <I2C_Flush_TXDR>
 80056a4:	e0df      	b.n	8005866 <I2C_Mem_ISR_DMA+0x21e>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80056a6:	68bb      	ldr	r3, [r7, #8]
 80056a8:	2202      	movs	r2, #2
 80056aa:	4013      	ands	r3, r2
 80056ac:	d00d      	beq.n	80056ca <I2C_Mem_ISR_DMA+0x82>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	2202      	movs	r2, #2
 80056b2:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 80056b4:	d009      	beq.n	80056ca <I2C_Mem_ISR_DMA+0x82>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	68fa      	ldr	r2, [r7, #12]
 80056bc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80056be:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	2201      	movs	r2, #1
 80056c4:	4252      	negs	r2, r2
 80056c6:	651a      	str	r2, [r3, #80]	@ 0x50
 80056c8:	e0cd      	b.n	8005866 <I2C_Mem_ISR_DMA+0x21e>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80056ca:	68bb      	ldr	r3, [r7, #8]
 80056cc:	2280      	movs	r2, #128	@ 0x80
 80056ce:	4013      	ands	r3, r2
 80056d0:	d05e      	beq.n	8005790 <I2C_Mem_ISR_DMA+0x148>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	2240      	movs	r2, #64	@ 0x40
 80056d6:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80056d8:	d05a      	beq.n	8005790 <I2C_Mem_ISR_DMA+0x148>
  {
    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	2110      	movs	r1, #16
 80056de:	0018      	movs	r0, r3
 80056e0:	f000 ffa4 	bl	800662c <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056e8:	b29b      	uxth	r3, r3
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d04a      	beq.n	8005784 <I2C_Mem_ISR_DMA+0x13c>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056f2:	b29b      	uxth	r3, r3
 80056f4:	2bff      	cmp	r3, #255	@ 0xff
 80056f6:	d910      	bls.n	800571a <I2C_Mem_ISR_DMA+0xd2>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	22ff      	movs	r2, #255	@ 0xff
 80056fc:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005702:	b299      	uxth	r1, r3
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005708:	b2da      	uxtb	r2, r3
 800570a:	2380      	movs	r3, #128	@ 0x80
 800570c:	045b      	lsls	r3, r3, #17
 800570e:	68f8      	ldr	r0, [r7, #12]
 8005710:	2400      	movs	r4, #0
 8005712:	9400      	str	r4, [sp, #0]
 8005714:	f000 ff50 	bl	80065b8 <I2C_TransferConfig>
 8005718:	e011      	b.n	800573e <I2C_Mem_ISR_DMA+0xf6>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800571e:	b29a      	uxth	r2, r3
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005728:	b299      	uxth	r1, r3
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800572e:	b2da      	uxtb	r2, r3
 8005730:	2380      	movs	r3, #128	@ 0x80
 8005732:	049b      	lsls	r3, r3, #18
 8005734:	68f8      	ldr	r0, [r7, #12]
 8005736:	2400      	movs	r4, #0
 8005738:	9400      	str	r4, [sp, #0]
 800573a:	f000 ff3d 	bl	80065b8 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005742:	b29a      	uxth	r2, r3
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005748:	1ad3      	subs	r3, r2, r3
 800574a:	b29a      	uxth	r2, r3
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	2241      	movs	r2, #65	@ 0x41
 8005754:	5c9b      	ldrb	r3, [r3, r2]
 8005756:	b2db      	uxtb	r3, r3
 8005758:	2b22      	cmp	r3, #34	@ 0x22
 800575a:	d109      	bne.n	8005770 <I2C_Mem_ISR_DMA+0x128>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	681a      	ldr	r2, [r3, #0]
 8005762:	68fb      	ldr	r3, [r7, #12]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	2180      	movs	r1, #128	@ 0x80
 8005768:	0209      	lsls	r1, r1, #8
 800576a:	430a      	orrs	r2, r1
 800576c:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800576e:	e07a      	b.n	8005866 <I2C_Mem_ISR_DMA+0x21e>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	681a      	ldr	r2, [r3, #0]
 8005776:	68fb      	ldr	r3, [r7, #12]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	2180      	movs	r1, #128	@ 0x80
 800577c:	01c9      	lsls	r1, r1, #7
 800577e:	430a      	orrs	r2, r1
 8005780:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8005782:	e070      	b.n	8005866 <I2C_Mem_ISR_DMA+0x21e>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	2140      	movs	r1, #64	@ 0x40
 8005788:	0018      	movs	r0, r3
 800578a:	f000 fcef 	bl	800616c <I2C_ITError>
    if (hi2c->XferCount != 0U)
 800578e:	e06a      	b.n	8005866 <I2C_Mem_ISR_DMA+0x21e>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8005790:	68bb      	ldr	r3, [r7, #8]
 8005792:	2240      	movs	r2, #64	@ 0x40
 8005794:	4013      	ands	r3, r2
 8005796:	d058      	beq.n	800584a <I2C_Mem_ISR_DMA+0x202>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2240      	movs	r2, #64	@ 0x40
 800579c:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800579e:	d054      	beq.n	800584a <I2C_Mem_ISR_DMA+0x202>
  {
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	2241      	movs	r2, #65	@ 0x41
 80057a4:	5c9b      	ldrb	r3, [r3, r2]
 80057a6:	b2db      	uxtb	r3, r3
 80057a8:	2b22      	cmp	r3, #34	@ 0x22
 80057aa:	d101      	bne.n	80057b0 <I2C_Mem_ISR_DMA+0x168>
    {
      direction = I2C_GENERATE_START_READ;
 80057ac:	4b33      	ldr	r3, [pc, #204]	@ (800587c <I2C_Mem_ISR_DMA+0x234>)
 80057ae:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057b4:	b29b      	uxth	r3, r3
 80057b6:	2bff      	cmp	r3, #255	@ 0xff
 80057b8:	d911      	bls.n	80057de <I2C_Mem_ISR_DMA+0x196>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80057ba:	68fb      	ldr	r3, [r7, #12]
 80057bc:	22ff      	movs	r2, #255	@ 0xff
 80057be:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057c4:	b299      	uxth	r1, r3
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057ca:	b2da      	uxtb	r2, r3
 80057cc:	2380      	movs	r3, #128	@ 0x80
 80057ce:	045c      	lsls	r4, r3, #17
 80057d0:	68f8      	ldr	r0, [r7, #12]
 80057d2:	697b      	ldr	r3, [r7, #20]
 80057d4:	9300      	str	r3, [sp, #0]
 80057d6:	0023      	movs	r3, r4
 80057d8:	f000 feee 	bl	80065b8 <I2C_TransferConfig>
 80057dc:	e012      	b.n	8005804 <I2C_Mem_ISR_DMA+0x1bc>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80057e2:	b29a      	uxth	r2, r3
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80057ec:	b299      	uxth	r1, r3
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057f2:	b2da      	uxtb	r2, r3
 80057f4:	2380      	movs	r3, #128	@ 0x80
 80057f6:	049c      	lsls	r4, r3, #18
 80057f8:	68f8      	ldr	r0, [r7, #12]
 80057fa:	697b      	ldr	r3, [r7, #20]
 80057fc:	9300      	str	r3, [sp, #0]
 80057fe:	0023      	movs	r3, r4
 8005800:	f000 feda 	bl	80065b8 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005808:	b29a      	uxth	r2, r3
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800580e:	1ad3      	subs	r3, r2, r3
 8005810:	b29a      	uxth	r2, r3
 8005812:	68fb      	ldr	r3, [r7, #12]
 8005814:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	2241      	movs	r2, #65	@ 0x41
 800581a:	5c9b      	ldrb	r3, [r3, r2]
 800581c:	b2db      	uxtb	r3, r3
 800581e:	2b22      	cmp	r3, #34	@ 0x22
 8005820:	d109      	bne.n	8005836 <I2C_Mem_ISR_DMA+0x1ee>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	681a      	ldr	r2, [r3, #0]
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	2180      	movs	r1, #128	@ 0x80
 800582e:	0209      	lsls	r1, r1, #8
 8005830:	430a      	orrs	r2, r1
 8005832:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005834:	e017      	b.n	8005866 <I2C_Mem_ISR_DMA+0x21e>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	681a      	ldr	r2, [r3, #0]
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	2180      	movs	r1, #128	@ 0x80
 8005842:	01c9      	lsls	r1, r1, #7
 8005844:	430a      	orrs	r2, r1
 8005846:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005848:	e00d      	b.n	8005866 <I2C_Mem_ISR_DMA+0x21e>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800584a:	68bb      	ldr	r3, [r7, #8]
 800584c:	2220      	movs	r2, #32
 800584e:	4013      	ands	r3, r2
 8005850:	d009      	beq.n	8005866 <I2C_Mem_ISR_DMA+0x21e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	2220      	movs	r2, #32
 8005856:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8005858:	d005      	beq.n	8005866 <I2C_Mem_ISR_DMA+0x21e>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800585a:	68ba      	ldr	r2, [r7, #8]
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	0011      	movs	r1, r2
 8005860:	0018      	movs	r0, r3
 8005862:	f000 fa3d 	bl	8005ce0 <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	2240      	movs	r2, #64	@ 0x40
 800586a:	2100      	movs	r1, #0
 800586c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800586e:	2300      	movs	r3, #0
}
 8005870:	0018      	movs	r0, r3
 8005872:	46bd      	mov	sp, r7
 8005874:	b007      	add	sp, #28
 8005876:	bd90      	pop	{r4, r7, pc}
 8005878:	80002000 	.word	0x80002000
 800587c:	80002400 	.word	0x80002400

08005880 <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8005880:	b580      	push	{r7, lr}
 8005882:	b088      	sub	sp, #32
 8005884:	af00      	add	r7, sp, #0
 8005886:	60f8      	str	r0, [r7, #12]
 8005888:	60b9      	str	r1, [r7, #8]
 800588a:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005890:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8005892:	2300      	movs	r3, #0
 8005894:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	2240      	movs	r2, #64	@ 0x40
 800589a:	5c9b      	ldrb	r3, [r3, r2]
 800589c:	2b01      	cmp	r3, #1
 800589e:	d101      	bne.n	80058a4 <I2C_Slave_ISR_DMA+0x24>
 80058a0:	2302      	movs	r3, #2
 80058a2:	e0cd      	b.n	8005a40 <I2C_Slave_ISR_DMA+0x1c0>
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	2240      	movs	r2, #64	@ 0x40
 80058a8:	2101      	movs	r1, #1
 80058aa:	5499      	strb	r1, [r3, r2]

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80058ac:	68bb      	ldr	r3, [r7, #8]
 80058ae:	2220      	movs	r2, #32
 80058b0:	4013      	ands	r3, r2
 80058b2:	d009      	beq.n	80058c8 <I2C_Slave_ISR_DMA+0x48>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2220      	movs	r2, #32
 80058b8:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80058ba:	d005      	beq.n	80058c8 <I2C_Slave_ISR_DMA+0x48>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 80058bc:	68ba      	ldr	r2, [r7, #8]
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	0011      	movs	r1, r2
 80058c2:	0018      	movs	r0, r3
 80058c4:	f000 fada 	bl	8005e7c <I2C_ITSlaveCplt>
  }

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80058c8:	68bb      	ldr	r3, [r7, #8]
 80058ca:	2210      	movs	r2, #16
 80058cc:	4013      	ands	r3, r2
 80058ce:	d100      	bne.n	80058d2 <I2C_Slave_ISR_DMA+0x52>
 80058d0:	e0a3      	b.n	8005a1a <I2C_Slave_ISR_DMA+0x19a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	2210      	movs	r2, #16
 80058d6:	4013      	ands	r3, r2
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80058d8:	d100      	bne.n	80058dc <I2C_Slave_ISR_DMA+0x5c>
 80058da:	e09e      	b.n	8005a1a <I2C_Slave_ISR_DMA+0x19a>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80058dc:	687a      	ldr	r2, [r7, #4]
 80058de:	2380      	movs	r3, #128	@ 0x80
 80058e0:	01db      	lsls	r3, r3, #7
 80058e2:	4013      	ands	r3, r2
 80058e4:	d105      	bne.n	80058f2 <I2C_Slave_ISR_DMA+0x72>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 80058e6:	687a      	ldr	r2, [r7, #4]
 80058e8:	2380      	movs	r3, #128	@ 0x80
 80058ea:	021b      	lsls	r3, r3, #8
 80058ec:	4013      	ands	r3, r2
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80058ee:	d100      	bne.n	80058f2 <I2C_Slave_ISR_DMA+0x72>
 80058f0:	e08c      	b.n	8005a0c <I2C_Slave_ISR_DMA+0x18c>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d00c      	beq.n	8005914 <I2C_Slave_ISR_DMA+0x94>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 80058fa:	687a      	ldr	r2, [r7, #4]
 80058fc:	2380      	movs	r3, #128	@ 0x80
 80058fe:	021b      	lsls	r3, r3, #8
 8005900:	4013      	ands	r3, r2
 8005902:	d007      	beq.n	8005914 <I2C_Slave_ISR_DMA+0x94>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8005904:	68fb      	ldr	r3, [r7, #12]
 8005906:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	685b      	ldr	r3, [r3, #4]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d101      	bne.n	8005914 <I2C_Slave_ISR_DMA+0x94>
          {
            treatdmanack = 1U;
 8005910:	2301      	movs	r3, #1
 8005912:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005918:	2b00      	cmp	r3, #0
 800591a:	d00c      	beq.n	8005936 <I2C_Slave_ISR_DMA+0xb6>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 800591c:	687a      	ldr	r2, [r7, #4]
 800591e:	2380      	movs	r3, #128	@ 0x80
 8005920:	01db      	lsls	r3, r3, #7
 8005922:	4013      	ands	r3, r2
 8005924:	d007      	beq.n	8005936 <I2C_Slave_ISR_DMA+0xb6>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	685b      	ldr	r3, [r3, #4]
 800592e:	2b00      	cmp	r3, #0
 8005930:	d101      	bne.n	8005936 <I2C_Slave_ISR_DMA+0xb6>
          {
            treatdmanack = 1U;
 8005932:	2301      	movs	r3, #1
 8005934:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8005936:	69fb      	ldr	r3, [r7, #28]
 8005938:	2b01      	cmp	r3, #1
 800593a:	d12d      	bne.n	8005998 <I2C_Slave_ISR_DMA+0x118>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800593c:	68fb      	ldr	r3, [r7, #12]
 800593e:	2241      	movs	r2, #65	@ 0x41
 8005940:	5c9b      	ldrb	r3, [r3, r2]
 8005942:	b2db      	uxtb	r3, r3
 8005944:	2b28      	cmp	r3, #40	@ 0x28
 8005946:	d10b      	bne.n	8005960 <I2C_Slave_ISR_DMA+0xe0>
 8005948:	69ba      	ldr	r2, [r7, #24]
 800594a:	2380      	movs	r3, #128	@ 0x80
 800594c:	049b      	lsls	r3, r3, #18
 800594e:	429a      	cmp	r2, r3
 8005950:	d106      	bne.n	8005960 <I2C_Slave_ISR_DMA+0xe0>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8005952:	68ba      	ldr	r2, [r7, #8]
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	0011      	movs	r1, r2
 8005958:	0018      	movs	r0, r3
 800595a:	f000 fbaf 	bl	80060bc <I2C_ITListenCplt>
 800595e:	e054      	b.n	8005a0a <I2C_Slave_ISR_DMA+0x18a>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	2241      	movs	r2, #65	@ 0x41
 8005964:	5c9b      	ldrb	r3, [r3, r2]
 8005966:	b2db      	uxtb	r3, r3
 8005968:	2b29      	cmp	r3, #41	@ 0x29
 800596a:	d110      	bne.n	800598e <I2C_Slave_ISR_DMA+0x10e>
 800596c:	69bb      	ldr	r3, [r7, #24]
 800596e:	4a36      	ldr	r2, [pc, #216]	@ (8005a48 <I2C_Slave_ISR_DMA+0x1c8>)
 8005970:	4293      	cmp	r3, r2
 8005972:	d00c      	beq.n	800598e <I2C_Slave_ISR_DMA+0x10e>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	2210      	movs	r2, #16
 800597a:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	0018      	movs	r0, r3
 8005980:	f000 fd1f 	bl	80063c2 <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	0018      	movs	r0, r3
 8005988:	f000 f946 	bl	8005c18 <I2C_ITSlaveSeqCplt>
 800598c:	e03d      	b.n	8005a0a <I2C_Slave_ISR_DMA+0x18a>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	2210      	movs	r2, #16
 8005994:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8005996:	e03e      	b.n	8005a16 <I2C_Slave_ISR_DMA+0x196>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	2210      	movs	r2, #16
 800599e:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80059a4:	2204      	movs	r2, #4
 80059a6:	431a      	orrs	r2, r3
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 80059ac:	2317      	movs	r3, #23
 80059ae:	18fb      	adds	r3, r7, r3
 80059b0:	68fa      	ldr	r2, [r7, #12]
 80059b2:	2141      	movs	r1, #65	@ 0x41
 80059b4:	5c52      	ldrb	r2, [r2, r1]
 80059b6:	701a      	strb	r2, [r3, #0]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80059b8:	69bb      	ldr	r3, [r7, #24]
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d004      	beq.n	80059c8 <I2C_Slave_ISR_DMA+0x148>
 80059be:	69ba      	ldr	r2, [r7, #24]
 80059c0:	2380      	movs	r3, #128	@ 0x80
 80059c2:	045b      	lsls	r3, r3, #17
 80059c4:	429a      	cmp	r2, r3
 80059c6:	d126      	bne.n	8005a16 <I2C_Slave_ISR_DMA+0x196>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80059c8:	2217      	movs	r2, #23
 80059ca:	18bb      	adds	r3, r7, r2
 80059cc:	781b      	ldrb	r3, [r3, #0]
 80059ce:	2b21      	cmp	r3, #33	@ 0x21
 80059d0:	d003      	beq.n	80059da <I2C_Slave_ISR_DMA+0x15a>
 80059d2:	18bb      	adds	r3, r7, r2
 80059d4:	781b      	ldrb	r3, [r3, #0]
 80059d6:	2b29      	cmp	r3, #41	@ 0x29
 80059d8:	d103      	bne.n	80059e2 <I2C_Slave_ISR_DMA+0x162>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	2221      	movs	r2, #33	@ 0x21
 80059de:	631a      	str	r2, [r3, #48]	@ 0x30
 80059e0:	e00b      	b.n	80059fa <I2C_Slave_ISR_DMA+0x17a>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80059e2:	2217      	movs	r2, #23
 80059e4:	18bb      	adds	r3, r7, r2
 80059e6:	781b      	ldrb	r3, [r3, #0]
 80059e8:	2b22      	cmp	r3, #34	@ 0x22
 80059ea:	d003      	beq.n	80059f4 <I2C_Slave_ISR_DMA+0x174>
 80059ec:	18bb      	adds	r3, r7, r2
 80059ee:	781b      	ldrb	r3, [r3, #0]
 80059f0:	2b2a      	cmp	r3, #42	@ 0x2a
 80059f2:	d102      	bne.n	80059fa <I2C_Slave_ISR_DMA+0x17a>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80059f4:	68fb      	ldr	r3, [r7, #12]
 80059f6:	2222      	movs	r2, #34	@ 0x22
 80059f8:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	0011      	movs	r1, r2
 8005a02:	0018      	movs	r0, r3
 8005a04:	f000 fbb2 	bl	800616c <I2C_ITError>
      if (treatdmanack == 1U)
 8005a08:	e005      	b.n	8005a16 <I2C_Slave_ISR_DMA+0x196>
 8005a0a:	e004      	b.n	8005a16 <I2C_Slave_ISR_DMA+0x196>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	681b      	ldr	r3, [r3, #0]
 8005a10:	2210      	movs	r2, #16
 8005a12:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8005a14:	e00f      	b.n	8005a36 <I2C_Slave_ISR_DMA+0x1b6>
      if (treatdmanack == 1U)
 8005a16:	46c0      	nop			@ (mov r8, r8)
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8005a18:	e00d      	b.n	8005a36 <I2C_Slave_ISR_DMA+0x1b6>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8005a1a:	68bb      	ldr	r3, [r7, #8]
 8005a1c:	2208      	movs	r2, #8
 8005a1e:	4013      	ands	r3, r2
 8005a20:	d009      	beq.n	8005a36 <I2C_Slave_ISR_DMA+0x1b6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	2208      	movs	r2, #8
 8005a26:	4013      	ands	r3, r2
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8005a28:	d005      	beq.n	8005a36 <I2C_Slave_ISR_DMA+0x1b6>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8005a2a:	68ba      	ldr	r2, [r7, #8]
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	0011      	movs	r1, r2
 8005a30:	0018      	movs	r0, r3
 8005a32:	f000 f80b 	bl	8005a4c <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	2240      	movs	r2, #64	@ 0x40
 8005a3a:	2100      	movs	r1, #0
 8005a3c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8005a3e:	2300      	movs	r3, #0
}
 8005a40:	0018      	movs	r0, r3
 8005a42:	46bd      	mov	sp, r7
 8005a44:	b008      	add	sp, #32
 8005a46:	bd80      	pop	{r7, pc}
 8005a48:	ffff0000 	.word	0xffff0000

08005a4c <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005a4c:	b5b0      	push	{r4, r5, r7, lr}
 8005a4e:	b084      	sub	sp, #16
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
 8005a54:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2241      	movs	r2, #65	@ 0x41
 8005a5a:	5c9b      	ldrb	r3, [r3, r2]
 8005a5c:	b2db      	uxtb	r3, r3
 8005a5e:	001a      	movs	r2, r3
 8005a60:	2328      	movs	r3, #40	@ 0x28
 8005a62:	4013      	ands	r3, r2
 8005a64:	2b28      	cmp	r3, #40	@ 0x28
 8005a66:	d000      	beq.n	8005a6a <I2C_ITAddrCplt+0x1e>
 8005a68:	e088      	b.n	8005b7c <I2C_ITAddrCplt+0x130>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	699b      	ldr	r3, [r3, #24]
 8005a70:	0c1b      	lsrs	r3, r3, #16
 8005a72:	b2da      	uxtb	r2, r3
 8005a74:	250f      	movs	r5, #15
 8005a76:	197b      	adds	r3, r7, r5
 8005a78:	2101      	movs	r1, #1
 8005a7a:	400a      	ands	r2, r1
 8005a7c:	701a      	strb	r2, [r3, #0]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	699b      	ldr	r3, [r3, #24]
 8005a84:	0c1b      	lsrs	r3, r3, #16
 8005a86:	b29a      	uxth	r2, r3
 8005a88:	200c      	movs	r0, #12
 8005a8a:	183b      	adds	r3, r7, r0
 8005a8c:	21fe      	movs	r1, #254	@ 0xfe
 8005a8e:	400a      	ands	r2, r1
 8005a90:	801a      	strh	r2, [r3, #0]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	689b      	ldr	r3, [r3, #8]
 8005a98:	b29a      	uxth	r2, r3
 8005a9a:	240a      	movs	r4, #10
 8005a9c:	193b      	adds	r3, r7, r4
 8005a9e:	0592      	lsls	r2, r2, #22
 8005aa0:	0d92      	lsrs	r2, r2, #22
 8005aa2:	801a      	strh	r2, [r3, #0]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	68db      	ldr	r3, [r3, #12]
 8005aaa:	b29a      	uxth	r2, r3
 8005aac:	2308      	movs	r3, #8
 8005aae:	18fb      	adds	r3, r7, r3
 8005ab0:	21fe      	movs	r1, #254	@ 0xfe
 8005ab2:	400a      	ands	r2, r1
 8005ab4:	801a      	strh	r2, [r3, #0]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	68db      	ldr	r3, [r3, #12]
 8005aba:	2b02      	cmp	r3, #2
 8005abc:	d148      	bne.n	8005b50 <I2C_ITAddrCplt+0x104>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8005abe:	0021      	movs	r1, r4
 8005ac0:	187b      	adds	r3, r7, r1
 8005ac2:	881b      	ldrh	r3, [r3, #0]
 8005ac4:	09db      	lsrs	r3, r3, #7
 8005ac6:	b29a      	uxth	r2, r3
 8005ac8:	183b      	adds	r3, r7, r0
 8005aca:	881b      	ldrh	r3, [r3, #0]
 8005acc:	4053      	eors	r3, r2
 8005ace:	b29b      	uxth	r3, r3
 8005ad0:	001a      	movs	r2, r3
 8005ad2:	2306      	movs	r3, #6
 8005ad4:	4013      	ands	r3, r2
 8005ad6:	d120      	bne.n	8005b1a <I2C_ITAddrCplt+0xce>
      {
        slaveaddrcode = ownadd1code;
 8005ad8:	183b      	adds	r3, r7, r0
 8005ada:	187a      	adds	r2, r7, r1
 8005adc:	8812      	ldrh	r2, [r2, #0]
 8005ade:	801a      	strh	r2, [r3, #0]
        hi2c->AddrEventCount++;
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ae4:	1c5a      	adds	r2, r3, #1
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005aee:	2b02      	cmp	r3, #2
 8005af0:	d14c      	bne.n	8005b8c <I2C_ITAddrCplt+0x140>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2200      	movs	r2, #0
 8005af6:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	2208      	movs	r2, #8
 8005afe:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	2240      	movs	r2, #64	@ 0x40
 8005b04:	2100      	movs	r1, #0
 8005b06:	5499      	strb	r1, [r3, r2]

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8005b08:	183b      	adds	r3, r7, r0
 8005b0a:	881a      	ldrh	r2, [r3, #0]
 8005b0c:	197b      	adds	r3, r7, r5
 8005b0e:	7819      	ldrb	r1, [r3, #0]
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	0018      	movs	r0, r3
 8005b14:	f7ff fa41 	bl	8004f9a <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005b18:	e038      	b.n	8005b8c <I2C_ITAddrCplt+0x140>
        slaveaddrcode = ownadd2code;
 8005b1a:	240c      	movs	r4, #12
 8005b1c:	193b      	adds	r3, r7, r4
 8005b1e:	2208      	movs	r2, #8
 8005b20:	18ba      	adds	r2, r7, r2
 8005b22:	8812      	ldrh	r2, [r2, #0]
 8005b24:	801a      	strh	r2, [r3, #0]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8005b26:	2380      	movs	r3, #128	@ 0x80
 8005b28:	021a      	lsls	r2, r3, #8
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	0011      	movs	r1, r2
 8005b2e:	0018      	movs	r0, r3
 8005b30:	f000 fe0a 	bl	8006748 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2240      	movs	r2, #64	@ 0x40
 8005b38:	2100      	movs	r1, #0
 8005b3a:	5499      	strb	r1, [r3, r2]
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8005b3c:	193b      	adds	r3, r7, r4
 8005b3e:	881a      	ldrh	r2, [r3, #0]
 8005b40:	230f      	movs	r3, #15
 8005b42:	18fb      	adds	r3, r7, r3
 8005b44:	7819      	ldrb	r1, [r3, #0]
 8005b46:	687b      	ldr	r3, [r7, #4]
 8005b48:	0018      	movs	r0, r3
 8005b4a:	f7ff fa26 	bl	8004f9a <HAL_I2C_AddrCallback>
}
 8005b4e:	e01d      	b.n	8005b8c <I2C_ITAddrCplt+0x140>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8005b50:	2380      	movs	r3, #128	@ 0x80
 8005b52:	021a      	lsls	r2, r3, #8
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	0011      	movs	r1, r2
 8005b58:	0018      	movs	r0, r3
 8005b5a:	f000 fdf5 	bl	8006748 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	2240      	movs	r2, #64	@ 0x40
 8005b62:	2100      	movs	r1, #0
 8005b64:	5499      	strb	r1, [r3, r2]
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8005b66:	230c      	movs	r3, #12
 8005b68:	18fb      	adds	r3, r7, r3
 8005b6a:	881a      	ldrh	r2, [r3, #0]
 8005b6c:	230f      	movs	r3, #15
 8005b6e:	18fb      	adds	r3, r7, r3
 8005b70:	7819      	ldrb	r1, [r3, #0]
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	0018      	movs	r0, r3
 8005b76:	f7ff fa10 	bl	8004f9a <HAL_I2C_AddrCallback>
}
 8005b7a:	e007      	b.n	8005b8c <I2C_ITAddrCplt+0x140>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	2208      	movs	r2, #8
 8005b82:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	2240      	movs	r2, #64	@ 0x40
 8005b88:	2100      	movs	r1, #0
 8005b8a:	5499      	strb	r1, [r3, r2]
}
 8005b8c:	46c0      	nop			@ (mov r8, r8)
 8005b8e:	46bd      	mov	sp, r7
 8005b90:	b004      	add	sp, #16
 8005b92:	bdb0      	pop	{r4, r5, r7, pc}

08005b94 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8005b94:	b580      	push	{r7, lr}
 8005b96:	b082      	sub	sp, #8
 8005b98:	af00      	add	r7, sp, #0
 8005b9a:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	2242      	movs	r2, #66	@ 0x42
 8005ba0:	2100      	movs	r1, #0
 8005ba2:	5499      	strb	r1, [r3, r2]

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2241      	movs	r2, #65	@ 0x41
 8005ba8:	5c9b      	ldrb	r3, [r3, r2]
 8005baa:	b2db      	uxtb	r3, r3
 8005bac:	2b21      	cmp	r3, #33	@ 0x21
 8005bae:	d117      	bne.n	8005be0 <I2C_ITMasterSeqCplt+0x4c>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	2241      	movs	r2, #65	@ 0x41
 8005bb4:	2120      	movs	r1, #32
 8005bb6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	2211      	movs	r2, #17
 8005bbc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	2200      	movs	r2, #0
 8005bc2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2101      	movs	r1, #1
 8005bc8:	0018      	movs	r0, r3
 8005bca:	f000 fdbd 	bl	8006748 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	2240      	movs	r2, #64	@ 0x40
 8005bd2:	2100      	movs	r1, #0
 8005bd4:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	0018      	movs	r0, r3
 8005bda:	f7fd f92b 	bl	8002e34 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005bde:	e016      	b.n	8005c0e <I2C_ITMasterSeqCplt+0x7a>
    hi2c->State         = HAL_I2C_STATE_READY;
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	2241      	movs	r2, #65	@ 0x41
 8005be4:	2120      	movs	r1, #32
 8005be6:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	2212      	movs	r2, #18
 8005bec:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2102      	movs	r1, #2
 8005bf8:	0018      	movs	r0, r3
 8005bfa:	f000 fda5 	bl	8006748 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	2240      	movs	r2, #64	@ 0x40
 8005c02:	2100      	movs	r1, #0
 8005c04:	5499      	strb	r1, [r3, r2]
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	0018      	movs	r0, r3
 8005c0a:	f7fd f8fd 	bl	8002e08 <HAL_I2C_MasterRxCpltCallback>
}
 8005c0e:	46c0      	nop			@ (mov r8, r8)
 8005c10:	46bd      	mov	sp, r7
 8005c12:	b002      	add	sp, #8
 8005c14:	bd80      	pop	{r7, pc}
	...

08005c18 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8005c18:	b580      	push	{r7, lr}
 8005c1a:	b084      	sub	sp, #16
 8005c1c:	af00      	add	r7, sp, #0
 8005c1e:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	2242      	movs	r2, #66	@ 0x42
 8005c2c:	2100      	movs	r1, #0
 8005c2e:	5499      	strb	r1, [r3, r2]

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8005c30:	68fa      	ldr	r2, [r7, #12]
 8005c32:	2380      	movs	r3, #128	@ 0x80
 8005c34:	01db      	lsls	r3, r3, #7
 8005c36:	4013      	ands	r3, r2
 8005c38:	d008      	beq.n	8005c4c <I2C_ITSlaveSeqCplt+0x34>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	681a      	ldr	r2, [r3, #0]
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	681b      	ldr	r3, [r3, #0]
 8005c44:	4924      	ldr	r1, [pc, #144]	@ (8005cd8 <I2C_ITSlaveSeqCplt+0xc0>)
 8005c46:	400a      	ands	r2, r1
 8005c48:	601a      	str	r2, [r3, #0]
 8005c4a:	e00c      	b.n	8005c66 <I2C_ITSlaveSeqCplt+0x4e>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8005c4c:	68fa      	ldr	r2, [r7, #12]
 8005c4e:	2380      	movs	r3, #128	@ 0x80
 8005c50:	021b      	lsls	r3, r3, #8
 8005c52:	4013      	ands	r3, r2
 8005c54:	d007      	beq.n	8005c66 <I2C_ITSlaveSeqCplt+0x4e>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	681a      	ldr	r2, [r3, #0]
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	491e      	ldr	r1, [pc, #120]	@ (8005cdc <I2C_ITSlaveSeqCplt+0xc4>)
 8005c62:	400a      	ands	r2, r1
 8005c64:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8005c66:	687b      	ldr	r3, [r7, #4]
 8005c68:	2241      	movs	r2, #65	@ 0x41
 8005c6a:	5c9b      	ldrb	r3, [r3, r2]
 8005c6c:	b2db      	uxtb	r3, r3
 8005c6e:	2b29      	cmp	r3, #41	@ 0x29
 8005c70:	d114      	bne.n	8005c9c <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2241      	movs	r2, #65	@ 0x41
 8005c76:	2128      	movs	r1, #40	@ 0x28
 8005c78:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	2221      	movs	r2, #33	@ 0x21
 8005c7e:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	2101      	movs	r1, #1
 8005c84:	0018      	movs	r0, r3
 8005c86:	f000 fd5f 	bl	8006748 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2240      	movs	r2, #64	@ 0x40
 8005c8e:	2100      	movs	r1, #0
 8005c90:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	0018      	movs	r0, r3
 8005c96:	f7ff f970 	bl	8004f7a <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8005c9a:	e019      	b.n	8005cd0 <I2C_ITSlaveSeqCplt+0xb8>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2241      	movs	r2, #65	@ 0x41
 8005ca0:	5c9b      	ldrb	r3, [r3, r2]
 8005ca2:	b2db      	uxtb	r3, r3
 8005ca4:	2b2a      	cmp	r3, #42	@ 0x2a
 8005ca6:	d113      	bne.n	8005cd0 <I2C_ITSlaveSeqCplt+0xb8>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	2241      	movs	r2, #65	@ 0x41
 8005cac:	2128      	movs	r1, #40	@ 0x28
 8005cae:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	2222      	movs	r2, #34	@ 0x22
 8005cb4:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	2102      	movs	r1, #2
 8005cba:	0018      	movs	r0, r3
 8005cbc:	f000 fd44 	bl	8006748 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	2240      	movs	r2, #64	@ 0x40
 8005cc4:	2100      	movs	r1, #0
 8005cc6:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	0018      	movs	r0, r3
 8005ccc:	f7ff f95d 	bl	8004f8a <HAL_I2C_SlaveRxCpltCallback>
}
 8005cd0:	46c0      	nop			@ (mov r8, r8)
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	b004      	add	sp, #16
 8005cd6:	bd80      	pop	{r7, pc}
 8005cd8:	ffffbfff 	.word	0xffffbfff
 8005cdc:	ffff7fff 	.word	0xffff7fff

08005ce0 <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005ce0:	b580      	push	{r7, lr}
 8005ce2:	b086      	sub	sp, #24
 8005ce4:	af00      	add	r7, sp, #0
 8005ce6:	6078      	str	r0, [r7, #4]
 8005ce8:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8005cea:	683b      	ldr	r3, [r7, #0]
 8005cec:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	2220      	movs	r2, #32
 8005cf4:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2241      	movs	r2, #65	@ 0x41
 8005cfa:	5c9b      	ldrb	r3, [r3, r2]
 8005cfc:	b2db      	uxtb	r3, r3
 8005cfe:	2b21      	cmp	r3, #33	@ 0x21
 8005d00:	d108      	bne.n	8005d14 <I2C_ITMasterCplt+0x34>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2101      	movs	r1, #1
 8005d06:	0018      	movs	r0, r3
 8005d08:	f000 fd1e 	bl	8006748 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2211      	movs	r2, #17
 8005d10:	631a      	str	r2, [r3, #48]	@ 0x30
 8005d12:	e00d      	b.n	8005d30 <I2C_ITMasterCplt+0x50>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2241      	movs	r2, #65	@ 0x41
 8005d18:	5c9b      	ldrb	r3, [r3, r2]
 8005d1a:	b2db      	uxtb	r3, r3
 8005d1c:	2b22      	cmp	r3, #34	@ 0x22
 8005d1e:	d107      	bne.n	8005d30 <I2C_ITMasterCplt+0x50>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2102      	movs	r1, #2
 8005d24:	0018      	movs	r0, r3
 8005d26:	f000 fd0f 	bl	8006748 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2212      	movs	r2, #18
 8005d2e:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	685a      	ldr	r2, [r3, #4]
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	494e      	ldr	r1, [pc, #312]	@ (8005e74 <I2C_ITMasterCplt+0x194>)
 8005d3c:	400a      	ands	r2, r1
 8005d3e:	605a      	str	r2, [r3, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2200      	movs	r2, #0
 8005d44:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	4a4b      	ldr	r2, [pc, #300]	@ (8005e78 <I2C_ITMasterCplt+0x198>)
 8005d4a:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8005d4c:	697b      	ldr	r3, [r7, #20]
 8005d4e:	2210      	movs	r2, #16
 8005d50:	4013      	ands	r3, r2
 8005d52:	d009      	beq.n	8005d68 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	2210      	movs	r2, #16
 8005d5a:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d60:	2204      	movs	r2, #4
 8005d62:	431a      	orrs	r2, r3
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	2241      	movs	r2, #65	@ 0x41
 8005d6c:	5c9b      	ldrb	r3, [r3, r2]
 8005d6e:	b2db      	uxtb	r3, r3
 8005d70:	2b60      	cmp	r3, #96	@ 0x60
 8005d72:	d109      	bne.n	8005d88 <I2C_ITMasterCplt+0xa8>
 8005d74:	697b      	ldr	r3, [r7, #20]
 8005d76:	2204      	movs	r2, #4
 8005d78:	4013      	ands	r3, r2
 8005d7a:	d005      	beq.n	8005d88 <I2C_ITMasterCplt+0xa8>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d82:	b2db      	uxtb	r3, r3
 8005d84:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8005d86:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	0018      	movs	r0, r3
 8005d8c:	f000 fb19 	bl	80063c2 <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005d94:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8005d96:	687b      	ldr	r3, [r7, #4]
 8005d98:	2241      	movs	r2, #65	@ 0x41
 8005d9a:	5c9b      	ldrb	r3, [r3, r2]
 8005d9c:	b2db      	uxtb	r3, r3
 8005d9e:	2b60      	cmp	r3, #96	@ 0x60
 8005da0:	d002      	beq.n	8005da8 <I2C_ITMasterCplt+0xc8>
 8005da2:	693b      	ldr	r3, [r7, #16]
 8005da4:	2b00      	cmp	r3, #0
 8005da6:	d007      	beq.n	8005db8 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	0011      	movs	r1, r2
 8005db0:	0018      	movs	r0, r3
 8005db2:	f000 f9db 	bl	800616c <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8005db6:	e058      	b.n	8005e6a <I2C_ITMasterCplt+0x18a>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	2241      	movs	r2, #65	@ 0x41
 8005dbc:	5c9b      	ldrb	r3, [r3, r2]
 8005dbe:	b2db      	uxtb	r3, r3
 8005dc0:	2b21      	cmp	r3, #33	@ 0x21
 8005dc2:	d126      	bne.n	8005e12 <I2C_ITMasterCplt+0x132>
    hi2c->State = HAL_I2C_STATE_READY;
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2241      	movs	r2, #65	@ 0x41
 8005dc8:	2120      	movs	r1, #32
 8005dca:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2200      	movs	r2, #0
 8005dd0:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	2242      	movs	r2, #66	@ 0x42
 8005dd6:	5c9b      	ldrb	r3, [r3, r2]
 8005dd8:	b2db      	uxtb	r3, r3
 8005dda:	2b40      	cmp	r3, #64	@ 0x40
 8005ddc:	d10c      	bne.n	8005df8 <I2C_ITMasterCplt+0x118>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	2242      	movs	r2, #66	@ 0x42
 8005de2:	2100      	movs	r1, #0
 8005de4:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	2240      	movs	r2, #64	@ 0x40
 8005dea:	2100      	movs	r1, #0
 8005dec:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemTxCpltCallback(hi2c);
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	0018      	movs	r0, r3
 8005df2:	f7ff f8ea 	bl	8004fca <HAL_I2C_MemTxCpltCallback>
}
 8005df6:	e038      	b.n	8005e6a <I2C_ITMasterCplt+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2242      	movs	r2, #66	@ 0x42
 8005dfc:	2100      	movs	r1, #0
 8005dfe:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2240      	movs	r2, #64	@ 0x40
 8005e04:	2100      	movs	r1, #0
 8005e06:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	0018      	movs	r0, r3
 8005e0c:	f7fd f812 	bl	8002e34 <HAL_I2C_MasterTxCpltCallback>
}
 8005e10:	e02b      	b.n	8005e6a <I2C_ITMasterCplt+0x18a>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2241      	movs	r2, #65	@ 0x41
 8005e16:	5c9b      	ldrb	r3, [r3, r2]
 8005e18:	b2db      	uxtb	r3, r3
 8005e1a:	2b22      	cmp	r3, #34	@ 0x22
 8005e1c:	d125      	bne.n	8005e6a <I2C_ITMasterCplt+0x18a>
    hi2c->State = HAL_I2C_STATE_READY;
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2241      	movs	r2, #65	@ 0x41
 8005e22:	2120      	movs	r1, #32
 8005e24:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	2200      	movs	r2, #0
 8005e2a:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	2242      	movs	r2, #66	@ 0x42
 8005e30:	5c9b      	ldrb	r3, [r3, r2]
 8005e32:	b2db      	uxtb	r3, r3
 8005e34:	2b40      	cmp	r3, #64	@ 0x40
 8005e36:	d10c      	bne.n	8005e52 <I2C_ITMasterCplt+0x172>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	2242      	movs	r2, #66	@ 0x42
 8005e3c:	2100      	movs	r1, #0
 8005e3e:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2240      	movs	r2, #64	@ 0x40
 8005e44:	2100      	movs	r1, #0
 8005e46:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MemRxCpltCallback(hi2c);
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	0018      	movs	r0, r3
 8005e4c:	f7ff f8c5 	bl	8004fda <HAL_I2C_MemRxCpltCallback>
}
 8005e50:	e00b      	b.n	8005e6a <I2C_ITMasterCplt+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	2242      	movs	r2, #66	@ 0x42
 8005e56:	2100      	movs	r1, #0
 8005e58:	5499      	strb	r1, [r3, r2]
      __HAL_UNLOCK(hi2c);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2240      	movs	r2, #64	@ 0x40
 8005e5e:	2100      	movs	r1, #0
 8005e60:	5499      	strb	r1, [r3, r2]
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	0018      	movs	r0, r3
 8005e66:	f7fc ffcf 	bl	8002e08 <HAL_I2C_MasterRxCpltCallback>
}
 8005e6a:	46c0      	nop			@ (mov r8, r8)
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	b006      	add	sp, #24
 8005e70:	bd80      	pop	{r7, pc}
 8005e72:	46c0      	nop			@ (mov r8, r8)
 8005e74:	fe00e800 	.word	0xfe00e800
 8005e78:	ffff0000 	.word	0xffff0000

08005e7c <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8005e7c:	b580      	push	{r7, lr}
 8005e7e:	b086      	sub	sp, #24
 8005e80:	af00      	add	r7, sp, #0
 8005e82:	6078      	str	r0, [r7, #4]
 8005e84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	617b      	str	r3, [r7, #20]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8005e92:	200f      	movs	r0, #15
 8005e94:	183b      	adds	r3, r7, r0
 8005e96:	687a      	ldr	r2, [r7, #4]
 8005e98:	2141      	movs	r1, #65	@ 0x41
 8005e9a:	5c52      	ldrb	r2, [r2, r1]
 8005e9c:	701a      	strb	r2, [r3, #0]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	2220      	movs	r2, #32
 8005ea4:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005ea6:	183b      	adds	r3, r7, r0
 8005ea8:	781b      	ldrb	r3, [r3, #0]
 8005eaa:	2b21      	cmp	r3, #33	@ 0x21
 8005eac:	d003      	beq.n	8005eb6 <I2C_ITSlaveCplt+0x3a>
 8005eae:	183b      	adds	r3, r7, r0
 8005eb0:	781b      	ldrb	r3, [r3, #0]
 8005eb2:	2b29      	cmp	r3, #41	@ 0x29
 8005eb4:	d109      	bne.n	8005eca <I2C_ITSlaveCplt+0x4e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8005eb6:	4a7b      	ldr	r2, [pc, #492]	@ (80060a4 <I2C_ITSlaveCplt+0x228>)
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	0011      	movs	r1, r2
 8005ebc:	0018      	movs	r0, r3
 8005ebe:	f000 fc43 	bl	8006748 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	2221      	movs	r2, #33	@ 0x21
 8005ec6:	631a      	str	r2, [r3, #48]	@ 0x30
 8005ec8:	e011      	b.n	8005eee <I2C_ITSlaveCplt+0x72>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005eca:	220f      	movs	r2, #15
 8005ecc:	18bb      	adds	r3, r7, r2
 8005ece:	781b      	ldrb	r3, [r3, #0]
 8005ed0:	2b22      	cmp	r3, #34	@ 0x22
 8005ed2:	d003      	beq.n	8005edc <I2C_ITSlaveCplt+0x60>
 8005ed4:	18bb      	adds	r3, r7, r2
 8005ed6:	781b      	ldrb	r3, [r3, #0]
 8005ed8:	2b2a      	cmp	r3, #42	@ 0x2a
 8005eda:	d108      	bne.n	8005eee <I2C_ITSlaveCplt+0x72>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8005edc:	4a72      	ldr	r2, [pc, #456]	@ (80060a8 <I2C_ITSlaveCplt+0x22c>)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	0011      	movs	r1, r2
 8005ee2:	0018      	movs	r0, r3
 8005ee4:	f000 fc30 	bl	8006748 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	2222      	movs	r2, #34	@ 0x22
 8005eec:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	685a      	ldr	r2, [r3, #4]
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	2180      	movs	r1, #128	@ 0x80
 8005efa:	0209      	lsls	r1, r1, #8
 8005efc:	430a      	orrs	r2, r1
 8005efe:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	685a      	ldr	r2, [r3, #4]
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	681b      	ldr	r3, [r3, #0]
 8005f0a:	4968      	ldr	r1, [pc, #416]	@ (80060ac <I2C_ITSlaveCplt+0x230>)
 8005f0c:	400a      	ands	r2, r1
 8005f0e:	605a      	str	r2, [r3, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	0018      	movs	r0, r3
 8005f14:	f000 fa55 	bl	80063c2 <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8005f18:	693a      	ldr	r2, [r7, #16]
 8005f1a:	2380      	movs	r3, #128	@ 0x80
 8005f1c:	01db      	lsls	r3, r3, #7
 8005f1e:	4013      	ands	r3, r2
 8005f20:	d013      	beq.n	8005f4a <I2C_ITSlaveCplt+0xce>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	681b      	ldr	r3, [r3, #0]
 8005f26:	681a      	ldr	r2, [r3, #0]
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	4960      	ldr	r1, [pc, #384]	@ (80060b0 <I2C_ITSlaveCplt+0x234>)
 8005f2e:	400a      	ands	r2, r1
 8005f30:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d01f      	beq.n	8005f7a <I2C_ITSlaveCplt+0xfe>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	685b      	ldr	r3, [r3, #4]
 8005f42:	b29a      	uxth	r2, r3
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005f48:	e017      	b.n	8005f7a <I2C_ITSlaveCplt+0xfe>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8005f4a:	693a      	ldr	r2, [r7, #16]
 8005f4c:	2380      	movs	r3, #128	@ 0x80
 8005f4e:	021b      	lsls	r3, r3, #8
 8005f50:	4013      	ands	r3, r2
 8005f52:	d012      	beq.n	8005f7a <I2C_ITSlaveCplt+0xfe>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	681a      	ldr	r2, [r3, #0]
 8005f5a:	687b      	ldr	r3, [r7, #4]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	4955      	ldr	r1, [pc, #340]	@ (80060b4 <I2C_ITSlaveCplt+0x238>)
 8005f60:	400a      	ands	r2, r1
 8005f62:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f68:	2b00      	cmp	r3, #0
 8005f6a:	d006      	beq.n	8005f7a <I2C_ITSlaveCplt+0xfe>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	685b      	ldr	r3, [r3, #4]
 8005f74:	b29a      	uxth	r2, r3
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8005f7a:	697b      	ldr	r3, [r7, #20]
 8005f7c:	2204      	movs	r2, #4
 8005f7e:	4013      	ands	r3, r2
 8005f80:	d020      	beq.n	8005fc4 <I2C_ITSlaveCplt+0x148>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8005f82:	697b      	ldr	r3, [r7, #20]
 8005f84:	2204      	movs	r2, #4
 8005f86:	4393      	bics	r3, r2
 8005f88:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f94:	b2d2      	uxtb	r2, r2
 8005f96:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f9c:	1c5a      	adds	r2, r3, #1
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d00c      	beq.n	8005fc4 <I2C_ITSlaveCplt+0x148>
    {
      hi2c->XferSize--;
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005fae:	3b01      	subs	r3, #1
 8005fb0:	b29a      	uxth	r2, r3
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fba:	b29b      	uxth	r3, r3
 8005fbc:	3b01      	subs	r3, #1
 8005fbe:	b29a      	uxth	r2, r3
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fc8:	b29b      	uxth	r3, r3
 8005fca:	2b00      	cmp	r3, #0
 8005fcc:	d005      	beq.n	8005fda <I2C_ITSlaveCplt+0x15e>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005fce:	687b      	ldr	r3, [r7, #4]
 8005fd0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fd2:	2204      	movs	r2, #4
 8005fd4:	431a      	orrs	r2, r3
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	2242      	movs	r2, #66	@ 0x42
 8005fde:	2100      	movs	r1, #0
 8005fe0:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	d013      	beq.n	8006018 <I2C_ITSlaveCplt+0x19c>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	0011      	movs	r1, r2
 8005ff8:	0018      	movs	r0, r3
 8005ffa:	f000 f8b7 	bl	800616c <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	2241      	movs	r2, #65	@ 0x41
 8006002:	5c9b      	ldrb	r3, [r3, r2]
 8006004:	b2db      	uxtb	r3, r3
 8006006:	2b28      	cmp	r3, #40	@ 0x28
 8006008:	d147      	bne.n	800609a <I2C_ITSlaveCplt+0x21e>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800600a:	697a      	ldr	r2, [r7, #20]
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	0011      	movs	r1, r2
 8006010:	0018      	movs	r0, r3
 8006012:	f000 f853 	bl	80060bc <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006016:	e040      	b.n	800609a <I2C_ITSlaveCplt+0x21e>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800601c:	4a26      	ldr	r2, [pc, #152]	@ (80060b8 <I2C_ITSlaveCplt+0x23c>)
 800601e:	4293      	cmp	r3, r2
 8006020:	d016      	beq.n	8006050 <I2C_ITSlaveCplt+0x1d4>
    I2C_ITSlaveSeqCplt(hi2c);
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	0018      	movs	r0, r3
 8006026:	f7ff fdf7 	bl	8005c18 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	4a22      	ldr	r2, [pc, #136]	@ (80060b8 <I2C_ITSlaveCplt+0x23c>)
 800602e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2241      	movs	r2, #65	@ 0x41
 8006034:	2120      	movs	r1, #32
 8006036:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8006038:	687b      	ldr	r3, [r7, #4]
 800603a:	2200      	movs	r2, #0
 800603c:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	2240      	movs	r2, #64	@ 0x40
 8006042:	2100      	movs	r1, #0
 8006044:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ListenCpltCallback(hi2c);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	0018      	movs	r0, r3
 800604a:	f7fe ffb6 	bl	8004fba <HAL_I2C_ListenCpltCallback>
}
 800604e:	e024      	b.n	800609a <I2C_ITSlaveCplt+0x21e>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2241      	movs	r2, #65	@ 0x41
 8006054:	5c9b      	ldrb	r3, [r3, r2]
 8006056:	b2db      	uxtb	r3, r3
 8006058:	2b22      	cmp	r3, #34	@ 0x22
 800605a:	d10f      	bne.n	800607c <I2C_ITSlaveCplt+0x200>
    hi2c->State = HAL_I2C_STATE_READY;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	2241      	movs	r2, #65	@ 0x41
 8006060:	2120      	movs	r1, #32
 8006062:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2200      	movs	r2, #0
 8006068:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	2240      	movs	r2, #64	@ 0x40
 800606e:	2100      	movs	r1, #0
 8006070:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	0018      	movs	r0, r3
 8006076:	f7fe ff88 	bl	8004f8a <HAL_I2C_SlaveRxCpltCallback>
}
 800607a:	e00e      	b.n	800609a <I2C_ITSlaveCplt+0x21e>
    hi2c->State = HAL_I2C_STATE_READY;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2241      	movs	r2, #65	@ 0x41
 8006080:	2120      	movs	r1, #32
 8006082:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	2200      	movs	r2, #0
 8006088:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2240      	movs	r2, #64	@ 0x40
 800608e:	2100      	movs	r1, #0
 8006090:	5499      	strb	r1, [r3, r2]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	0018      	movs	r0, r3
 8006096:	f7fe ff70 	bl	8004f7a <HAL_I2C_SlaveTxCpltCallback>
}
 800609a:	46c0      	nop			@ (mov r8, r8)
 800609c:	46bd      	mov	sp, r7
 800609e:	b006      	add	sp, #24
 80060a0:	bd80      	pop	{r7, pc}
 80060a2:	46c0      	nop			@ (mov r8, r8)
 80060a4:	00008001 	.word	0x00008001
 80060a8:	00008002 	.word	0x00008002
 80060ac:	fe00e800 	.word	0xfe00e800
 80060b0:	ffffbfff 	.word	0xffffbfff
 80060b4:	ffff7fff 	.word	0xffff7fff
 80060b8:	ffff0000 	.word	0xffff0000

080060bc <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80060bc:	b580      	push	{r7, lr}
 80060be:	b082      	sub	sp, #8
 80060c0:	af00      	add	r7, sp, #0
 80060c2:	6078      	str	r0, [r7, #4]
 80060c4:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	4a26      	ldr	r2, [pc, #152]	@ (8006164 <I2C_ITListenCplt+0xa8>)
 80060ca:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	2200      	movs	r2, #0
 80060d0:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	2241      	movs	r2, #65	@ 0x41
 80060d6:	2120      	movs	r1, #32
 80060d8:	5499      	strb	r1, [r3, r2]
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2242      	movs	r2, #66	@ 0x42
 80060de:	2100      	movs	r1, #0
 80060e0:	5499      	strb	r1, [r3, r2]
  hi2c->XferISR = NULL;
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2200      	movs	r2, #0
 80060e6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80060e8:	683b      	ldr	r3, [r7, #0]
 80060ea:	2204      	movs	r2, #4
 80060ec:	4013      	ands	r3, r2
 80060ee:	d022      	beq.n	8006136 <I2C_ITListenCplt+0x7a>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80060fa:	b2d2      	uxtb	r2, r2
 80060fc:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006102:	1c5a      	adds	r2, r3, #1
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800610c:	2b00      	cmp	r3, #0
 800610e:	d012      	beq.n	8006136 <I2C_ITListenCplt+0x7a>
    {
      hi2c->XferSize--;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8006114:	3b01      	subs	r3, #1
 8006116:	b29a      	uxth	r2, r3
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006120:	b29b      	uxth	r3, r3
 8006122:	3b01      	subs	r3, #1
 8006124:	b29a      	uxth	r2, r3
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800612e:	2204      	movs	r2, #4
 8006130:	431a      	orrs	r2, r3
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8006136:	4a0c      	ldr	r2, [pc, #48]	@ (8006168 <I2C_ITListenCplt+0xac>)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	0011      	movs	r1, r2
 800613c:	0018      	movs	r0, r3
 800613e:	f000 fb03 	bl	8006748 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	2210      	movs	r2, #16
 8006148:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	2240      	movs	r2, #64	@ 0x40
 800614e:	2100      	movs	r1, #0
 8006150:	5499      	strb	r1, [r3, r2]

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8006152:	687b      	ldr	r3, [r7, #4]
 8006154:	0018      	movs	r0, r3
 8006156:	f7fe ff30 	bl	8004fba <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 800615a:	46c0      	nop			@ (mov r8, r8)
 800615c:	46bd      	mov	sp, r7
 800615e:	b002      	add	sp, #8
 8006160:	bd80      	pop	{r7, pc}
 8006162:	46c0      	nop			@ (mov r8, r8)
 8006164:	ffff0000 	.word	0xffff0000
 8006168:	00008003 	.word	0x00008003

0800616c <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 800616c:	b580      	push	{r7, lr}
 800616e:	b084      	sub	sp, #16
 8006170:	af00      	add	r7, sp, #0
 8006172:	6078      	str	r0, [r7, #4]
 8006174:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8006176:	200f      	movs	r0, #15
 8006178:	183b      	adds	r3, r7, r0
 800617a:	687a      	ldr	r2, [r7, #4]
 800617c:	2141      	movs	r1, #65	@ 0x41
 800617e:	5c52      	ldrb	r2, [r2, r1]
 8006180:	701a      	strb	r2, [r3, #0]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	2242      	movs	r2, #66	@ 0x42
 8006186:	2100      	movs	r1, #0
 8006188:	5499      	strb	r1, [r3, r2]
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	4a72      	ldr	r2, [pc, #456]	@ (8006358 <I2C_ITError+0x1ec>)
 800618e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	2200      	movs	r2, #0
 8006194:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800619a:	683b      	ldr	r3, [r7, #0]
 800619c:	431a      	orrs	r2, r3
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 80061a2:	183b      	adds	r3, r7, r0
 80061a4:	781b      	ldrb	r3, [r3, #0]
 80061a6:	2b28      	cmp	r3, #40	@ 0x28
 80061a8:	d007      	beq.n	80061ba <I2C_ITError+0x4e>
 80061aa:	183b      	adds	r3, r7, r0
 80061ac:	781b      	ldrb	r3, [r3, #0]
 80061ae:	2b29      	cmp	r3, #41	@ 0x29
 80061b0:	d003      	beq.n	80061ba <I2C_ITError+0x4e>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 80061b2:	183b      	adds	r3, r7, r0
 80061b4:	781b      	ldrb	r3, [r3, #0]
 80061b6:	2b2a      	cmp	r3, #42	@ 0x2a
 80061b8:	d10c      	bne.n	80061d4 <I2C_ITError+0x68>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2103      	movs	r1, #3
 80061be:	0018      	movs	r0, r3
 80061c0:	f000 fac2 	bl	8006748 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2241      	movs	r2, #65	@ 0x41
 80061c8:	2128      	movs	r1, #40	@ 0x28
 80061ca:	5499      	strb	r1, [r3, r2]
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	4a63      	ldr	r2, [pc, #396]	@ (800635c <I2C_ITError+0x1f0>)
 80061d0:	635a      	str	r2, [r3, #52]	@ 0x34
 80061d2:	e032      	b.n	800623a <I2C_ITError+0xce>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80061d4:	4a62      	ldr	r2, [pc, #392]	@ (8006360 <I2C_ITError+0x1f4>)
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	0011      	movs	r1, r2
 80061da:	0018      	movs	r0, r3
 80061dc:	f000 fab4 	bl	8006748 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	0018      	movs	r0, r3
 80061e4:	f000 f8ed 	bl	80063c2 <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2241      	movs	r2, #65	@ 0x41
 80061ec:	5c9b      	ldrb	r3, [r3, r2]
 80061ee:	b2db      	uxtb	r3, r3
 80061f0:	2b60      	cmp	r3, #96	@ 0x60
 80061f2:	d01f      	beq.n	8006234 <I2C_ITError+0xc8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	2241      	movs	r2, #65	@ 0x41
 80061f8:	2120      	movs	r1, #32
 80061fa:	5499      	strb	r1, [r3, r2]

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	699b      	ldr	r3, [r3, #24]
 8006202:	2220      	movs	r2, #32
 8006204:	4013      	ands	r3, r2
 8006206:	2b20      	cmp	r3, #32
 8006208:	d114      	bne.n	8006234 <I2C_ITError+0xc8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	699b      	ldr	r3, [r3, #24]
 8006210:	2210      	movs	r2, #16
 8006212:	4013      	ands	r3, r2
 8006214:	2b10      	cmp	r3, #16
 8006216:	d109      	bne.n	800622c <I2C_ITError+0xc0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	2210      	movs	r2, #16
 800621e:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006224:	2204      	movs	r2, #4
 8006226:	431a      	orrs	r2, r3
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	2220      	movs	r2, #32
 8006232:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2200      	movs	r2, #0
 8006238:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800623e:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006244:	2b00      	cmp	r3, #0
 8006246:	d03b      	beq.n	80062c0 <I2C_ITError+0x154>
 8006248:	68bb      	ldr	r3, [r7, #8]
 800624a:	2b11      	cmp	r3, #17
 800624c:	d002      	beq.n	8006254 <I2C_ITError+0xe8>
 800624e:	68bb      	ldr	r3, [r7, #8]
 8006250:	2b21      	cmp	r3, #33	@ 0x21
 8006252:	d135      	bne.n	80062c0 <I2C_ITError+0x154>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	681a      	ldr	r2, [r3, #0]
 800625a:	2380      	movs	r3, #128	@ 0x80
 800625c:	01db      	lsls	r3, r3, #7
 800625e:	401a      	ands	r2, r3
 8006260:	2380      	movs	r3, #128	@ 0x80
 8006262:	01db      	lsls	r3, r3, #7
 8006264:	429a      	cmp	r2, r3
 8006266:	d107      	bne.n	8006278 <I2C_ITError+0x10c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	681a      	ldr	r2, [r3, #0]
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	493c      	ldr	r1, [pc, #240]	@ (8006364 <I2C_ITError+0x1f8>)
 8006274:	400a      	ands	r2, r1
 8006276:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800627c:	0018      	movs	r0, r3
 800627e:	f7fe f990 	bl	80045a2 <HAL_DMA_GetState>
 8006282:	0003      	movs	r3, r0
 8006284:	2b01      	cmp	r3, #1
 8006286:	d016      	beq.n	80062b6 <I2C_ITError+0x14a>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800628c:	4a36      	ldr	r2, [pc, #216]	@ (8006368 <I2C_ITError+0x1fc>)
 800628e:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	2240      	movs	r2, #64	@ 0x40
 8006294:	2100      	movs	r1, #0
 8006296:	5499      	strb	r1, [r3, r2]

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800629c:	0018      	movs	r0, r3
 800629e:	f7fe f88b 	bl	80043b8 <HAL_DMA_Abort_IT>
 80062a2:	1e03      	subs	r3, r0, #0
 80062a4:	d051      	beq.n	800634a <I2C_ITError+0x1de>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80062b0:	0018      	movs	r0, r3
 80062b2:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80062b4:	e049      	b.n	800634a <I2C_ITError+0x1de>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	0018      	movs	r0, r3
 80062ba:	f000 f859 	bl	8006370 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80062be:	e044      	b.n	800634a <I2C_ITError+0x1de>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d03b      	beq.n	8006340 <I2C_ITError+0x1d4>
 80062c8:	68bb      	ldr	r3, [r7, #8]
 80062ca:	2b12      	cmp	r3, #18
 80062cc:	d002      	beq.n	80062d4 <I2C_ITError+0x168>
 80062ce:	68bb      	ldr	r3, [r7, #8]
 80062d0:	2b22      	cmp	r3, #34	@ 0x22
 80062d2:	d135      	bne.n	8006340 <I2C_ITError+0x1d4>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	681a      	ldr	r2, [r3, #0]
 80062da:	2380      	movs	r3, #128	@ 0x80
 80062dc:	021b      	lsls	r3, r3, #8
 80062de:	401a      	ands	r2, r3
 80062e0:	2380      	movs	r3, #128	@ 0x80
 80062e2:	021b      	lsls	r3, r3, #8
 80062e4:	429a      	cmp	r2, r3
 80062e6:	d107      	bne.n	80062f8 <I2C_ITError+0x18c>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	681a      	ldr	r2, [r3, #0]
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	491e      	ldr	r1, [pc, #120]	@ (800636c <I2C_ITError+0x200>)
 80062f4:	400a      	ands	r2, r1
 80062f6:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80062fc:	0018      	movs	r0, r3
 80062fe:	f7fe f950 	bl	80045a2 <HAL_DMA_GetState>
 8006302:	0003      	movs	r3, r0
 8006304:	2b01      	cmp	r3, #1
 8006306:	d016      	beq.n	8006336 <I2C_ITError+0x1ca>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800630c:	4a16      	ldr	r2, [pc, #88]	@ (8006368 <I2C_ITError+0x1fc>)
 800630e:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8006310:	687b      	ldr	r3, [r7, #4]
 8006312:	2240      	movs	r2, #64	@ 0x40
 8006314:	2100      	movs	r1, #0
 8006316:	5499      	strb	r1, [r3, r2]

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800631c:	0018      	movs	r0, r3
 800631e:	f7fe f84b 	bl	80043b8 <HAL_DMA_Abort_IT>
 8006322:	1e03      	subs	r3, r0, #0
 8006324:	d013      	beq.n	800634e <I2C_ITError+0x1e2>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800632a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006330:	0018      	movs	r0, r3
 8006332:	4790      	blx	r2
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006334:	e00b      	b.n	800634e <I2C_ITError+0x1e2>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	0018      	movs	r0, r3
 800633a:	f000 f819 	bl	8006370 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800633e:	e006      	b.n	800634e <I2C_ITError+0x1e2>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	0018      	movs	r0, r3
 8006344:	f000 f814 	bl	8006370 <I2C_TreatErrorCallback>
  }
}
 8006348:	e002      	b.n	8006350 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800634a:	46c0      	nop			@ (mov r8, r8)
 800634c:	e000      	b.n	8006350 <I2C_ITError+0x1e4>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800634e:	46c0      	nop			@ (mov r8, r8)
}
 8006350:	46c0      	nop			@ (mov r8, r8)
 8006352:	46bd      	mov	sp, r7
 8006354:	b004      	add	sp, #16
 8006356:	bd80      	pop	{r7, pc}
 8006358:	ffff0000 	.word	0xffff0000
 800635c:	08005251 	.word	0x08005251
 8006360:	00008003 	.word	0x00008003
 8006364:	ffffbfff 	.word	0xffffbfff
 8006368:	0800657b 	.word	0x0800657b
 800636c:	ffff7fff 	.word	0xffff7fff

08006370 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8006370:	b580      	push	{r7, lr}
 8006372:	b082      	sub	sp, #8
 8006374:	af00      	add	r7, sp, #0
 8006376:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	2241      	movs	r2, #65	@ 0x41
 800637c:	5c9b      	ldrb	r3, [r3, r2]
 800637e:	b2db      	uxtb	r3, r3
 8006380:	2b60      	cmp	r3, #96	@ 0x60
 8006382:	d10f      	bne.n	80063a4 <I2C_TreatErrorCallback+0x34>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	2241      	movs	r2, #65	@ 0x41
 8006388:	2120      	movs	r1, #32
 800638a:	5499      	strb	r1, [r3, r2]
    hi2c->PreviousState = I2C_STATE_NONE;
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	2200      	movs	r2, #0
 8006390:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	2240      	movs	r2, #64	@ 0x40
 8006396:	2100      	movs	r1, #0
 8006398:	5499      	strb	r1, [r3, r2]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	0018      	movs	r0, r3
 800639e:	f7fe fe24 	bl	8004fea <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80063a2:	e00a      	b.n	80063ba <I2C_TreatErrorCallback+0x4a>
    hi2c->PreviousState = I2C_STATE_NONE;
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	2200      	movs	r2, #0
 80063a8:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	2240      	movs	r2, #64	@ 0x40
 80063ae:	2100      	movs	r1, #0
 80063b0:	5499      	strb	r1, [r3, r2]
    HAL_I2C_ErrorCallback(hi2c);
 80063b2:	687b      	ldr	r3, [r7, #4]
 80063b4:	0018      	movs	r0, r3
 80063b6:	f7fc fd53 	bl	8002e60 <HAL_I2C_ErrorCallback>
}
 80063ba:	46c0      	nop			@ (mov r8, r8)
 80063bc:	46bd      	mov	sp, r7
 80063be:	b002      	add	sp, #8
 80063c0:	bd80      	pop	{r7, pc}

080063c2 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80063c2:	b580      	push	{r7, lr}
 80063c4:	b082      	sub	sp, #8
 80063c6:	af00      	add	r7, sp, #0
 80063c8:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	681b      	ldr	r3, [r3, #0]
 80063ce:	699b      	ldr	r3, [r3, #24]
 80063d0:	2202      	movs	r2, #2
 80063d2:	4013      	ands	r3, r2
 80063d4:	2b02      	cmp	r3, #2
 80063d6:	d103      	bne.n	80063e0 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	2200      	movs	r2, #0
 80063de:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	699b      	ldr	r3, [r3, #24]
 80063e6:	2201      	movs	r2, #1
 80063e8:	4013      	ands	r3, r2
 80063ea:	2b01      	cmp	r3, #1
 80063ec:	d007      	beq.n	80063fe <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	699a      	ldr	r2, [r3, #24]
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	681b      	ldr	r3, [r3, #0]
 80063f8:	2101      	movs	r1, #1
 80063fa:	430a      	orrs	r2, r1
 80063fc:	619a      	str	r2, [r3, #24]
  }
}
 80063fe:	46c0      	nop			@ (mov r8, r8)
 8006400:	46bd      	mov	sp, r7
 8006402:	b002      	add	sp, #8
 8006404:	bd80      	pop	{r7, pc}
	...

08006408 <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 8006408:	b580      	push	{r7, lr}
 800640a:	b084      	sub	sp, #16
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006414:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	681a      	ldr	r2, [r3, #0]
 800641c:	68fb      	ldr	r3, [r7, #12]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	4920      	ldr	r1, [pc, #128]	@ (80064a4 <I2C_DMAMasterTransmitCplt+0x9c>)
 8006422:	400a      	ands	r2, r1
 8006424:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 8006426:	68fb      	ldr	r3, [r7, #12]
 8006428:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800642a:	b29b      	uxth	r3, r3
 800642c:	2b00      	cmp	r3, #0
 800642e:	d105      	bne.n	800643c <I2C_DMAMasterTransmitCplt+0x34>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	2120      	movs	r1, #32
 8006434:	0018      	movs	r0, r3
 8006436:	f000 f8f9 	bl	800662c <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 800643a:	e02e      	b.n	800649a <I2C_DMAMasterTransmitCplt+0x92>
    hi2c->pBuffPtr += hi2c->XferSize;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006440:	68fa      	ldr	r2, [r7, #12]
 8006442:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8006444:	189a      	adds	r2, r3, r2
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800644e:	b29b      	uxth	r3, r3
 8006450:	2bff      	cmp	r3, #255	@ 0xff
 8006452:	d903      	bls.n	800645c <I2C_DMAMasterTransmitCplt+0x54>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	22ff      	movs	r2, #255	@ 0xff
 8006458:	851a      	strh	r2, [r3, #40]	@ 0x28
 800645a:	e004      	b.n	8006466 <I2C_DMAMasterTransmitCplt+0x5e>
      hi2c->XferSize = hi2c->XferCount;
 800645c:	68fb      	ldr	r3, [r7, #12]
 800645e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006460:	b29a      	uxth	r2, r3
 8006462:	68fb      	ldr	r3, [r7, #12]
 8006464:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800646e:	0019      	movs	r1, r3
 8006470:	68fb      	ldr	r3, [r7, #12]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	3328      	adds	r3, #40	@ 0x28
 8006476:	001a      	movs	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 800647c:	f7fd ff36 	bl	80042ec <HAL_DMA_Start_IT>
 8006480:	1e03      	subs	r3, r0, #0
 8006482:	d005      	beq.n	8006490 <I2C_DMAMasterTransmitCplt+0x88>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8006484:	68fb      	ldr	r3, [r7, #12]
 8006486:	2110      	movs	r1, #16
 8006488:	0018      	movs	r0, r3
 800648a:	f7ff fe6f 	bl	800616c <I2C_ITError>
}
 800648e:	e004      	b.n	800649a <I2C_DMAMasterTransmitCplt+0x92>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8006490:	68fb      	ldr	r3, [r7, #12]
 8006492:	2140      	movs	r1, #64	@ 0x40
 8006494:	0018      	movs	r0, r3
 8006496:	f000 f8c9 	bl	800662c <I2C_Enable_IRQ>
}
 800649a:	46c0      	nop			@ (mov r8, r8)
 800649c:	46bd      	mov	sp, r7
 800649e:	b004      	add	sp, #16
 80064a0:	bd80      	pop	{r7, pc}
 80064a2:	46c0      	nop			@ (mov r8, r8)
 80064a4:	ffffbfff 	.word	0xffffbfff

080064a8 <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80064a8:	b580      	push	{r7, lr}
 80064aa:	b084      	sub	sp, #16
 80064ac:	af00      	add	r7, sp, #0
 80064ae:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064b4:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80064b6:	68fb      	ldr	r3, [r7, #12]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	681a      	ldr	r2, [r3, #0]
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	4920      	ldr	r1, [pc, #128]	@ (8006544 <I2C_DMAMasterReceiveCplt+0x9c>)
 80064c2:	400a      	ands	r2, r1
 80064c4:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 80064c6:	68fb      	ldr	r3, [r7, #12]
 80064c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064ca:	b29b      	uxth	r3, r3
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d105      	bne.n	80064dc <I2C_DMAMasterReceiveCplt+0x34>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80064d0:	68fb      	ldr	r3, [r7, #12]
 80064d2:	2120      	movs	r1, #32
 80064d4:	0018      	movs	r0, r3
 80064d6:	f000 f8a9 	bl	800662c <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 80064da:	e02e      	b.n	800653a <I2C_DMAMasterReceiveCplt+0x92>
    hi2c->pBuffPtr += hi2c->XferSize;
 80064dc:	68fb      	ldr	r3, [r7, #12]
 80064de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80064e0:	68fa      	ldr	r2, [r7, #12]
 80064e2:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 80064e4:	189a      	adds	r2, r3, r2
 80064e6:	68fb      	ldr	r3, [r7, #12]
 80064e8:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80064ea:	68fb      	ldr	r3, [r7, #12]
 80064ec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80064ee:	b29b      	uxth	r3, r3
 80064f0:	2bff      	cmp	r3, #255	@ 0xff
 80064f2:	d903      	bls.n	80064fc <I2C_DMAMasterReceiveCplt+0x54>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	22ff      	movs	r2, #255	@ 0xff
 80064f8:	851a      	strh	r2, [r3, #40]	@ 0x28
 80064fa:	e004      	b.n	8006506 <I2C_DMAMasterReceiveCplt+0x5e>
      hi2c->XferSize = hi2c->XferCount;
 80064fc:	68fb      	ldr	r3, [r7, #12]
 80064fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006500:	b29a      	uxth	r2, r3
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800650a:	68fb      	ldr	r3, [r7, #12]
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	3324      	adds	r3, #36	@ 0x24
 8006510:	0019      	movs	r1, r3
 8006512:	68fb      	ldr	r3, [r7, #12]
 8006514:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006516:	001a      	movs	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8006518:	68fb      	ldr	r3, [r7, #12]
 800651a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 800651c:	f7fd fee6 	bl	80042ec <HAL_DMA_Start_IT>
 8006520:	1e03      	subs	r3, r0, #0
 8006522:	d005      	beq.n	8006530 <I2C_DMAMasterReceiveCplt+0x88>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8006524:	68fb      	ldr	r3, [r7, #12]
 8006526:	2110      	movs	r1, #16
 8006528:	0018      	movs	r0, r3
 800652a:	f7ff fe1f 	bl	800616c <I2C_ITError>
}
 800652e:	e004      	b.n	800653a <I2C_DMAMasterReceiveCplt+0x92>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	2140      	movs	r1, #64	@ 0x40
 8006534:	0018      	movs	r0, r3
 8006536:	f000 f879 	bl	800662c <I2C_Enable_IRQ>
}
 800653a:	46c0      	nop			@ (mov r8, r8)
 800653c:	46bd      	mov	sp, r7
 800653e:	b004      	add	sp, #16
 8006540:	bd80      	pop	{r7, pc}
 8006542:	46c0      	nop			@ (mov r8, r8)
 8006544:	ffff7fff 	.word	0xffff7fff

08006548 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8006548:	b580      	push	{r7, lr}
 800654a:	b084      	sub	sp, #16
 800654c:	af00      	add	r7, sp, #0
 800654e:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006554:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	685a      	ldr	r2, [r3, #4]
 800655c:	68fb      	ldr	r3, [r7, #12]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	2180      	movs	r1, #128	@ 0x80
 8006562:	0209      	lsls	r1, r1, #8
 8006564:	430a      	orrs	r2, r1
 8006566:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	2110      	movs	r1, #16
 800656c:	0018      	movs	r0, r3
 800656e:	f7ff fdfd 	bl	800616c <I2C_ITError>
}
 8006572:	46c0      	nop			@ (mov r8, r8)
 8006574:	46bd      	mov	sp, r7
 8006576:	b004      	add	sp, #16
 8006578:	bd80      	pop	{r7, pc}

0800657a <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800657a:	b580      	push	{r7, lr}
 800657c:	b084      	sub	sp, #16
 800657e:	af00      	add	r7, sp, #0
 8006580:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006586:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8006588:	68fb      	ldr	r3, [r7, #12]
 800658a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800658c:	2b00      	cmp	r3, #0
 800658e:	d003      	beq.n	8006598 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006590:	68fb      	ldr	r3, [r7, #12]
 8006592:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006594:	2200      	movs	r2, #0
 8006596:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800659c:	2b00      	cmp	r3, #0
 800659e:	d003      	beq.n	80065a8 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80065a0:	68fb      	ldr	r3, [r7, #12]
 80065a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065a4:	2200      	movs	r2, #0
 80065a6:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 80065a8:	68fb      	ldr	r3, [r7, #12]
 80065aa:	0018      	movs	r0, r3
 80065ac:	f7ff fee0 	bl	8006370 <I2C_TreatErrorCallback>
}
 80065b0:	46c0      	nop			@ (mov r8, r8)
 80065b2:	46bd      	mov	sp, r7
 80065b4:	b004      	add	sp, #16
 80065b6:	bd80      	pop	{r7, pc}

080065b8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80065b8:	b590      	push	{r4, r7, lr}
 80065ba:	b087      	sub	sp, #28
 80065bc:	af00      	add	r7, sp, #0
 80065be:	60f8      	str	r0, [r7, #12]
 80065c0:	0008      	movs	r0, r1
 80065c2:	0011      	movs	r1, r2
 80065c4:	607b      	str	r3, [r7, #4]
 80065c6:	240a      	movs	r4, #10
 80065c8:	193b      	adds	r3, r7, r4
 80065ca:	1c02      	adds	r2, r0, #0
 80065cc:	801a      	strh	r2, [r3, #0]
 80065ce:	2009      	movs	r0, #9
 80065d0:	183b      	adds	r3, r7, r0
 80065d2:	1c0a      	adds	r2, r1, #0
 80065d4:	701a      	strb	r2, [r3, #0]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80065d6:	193b      	adds	r3, r7, r4
 80065d8:	881b      	ldrh	r3, [r3, #0]
 80065da:	059b      	lsls	r3, r3, #22
 80065dc:	0d9a      	lsrs	r2, r3, #22
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80065de:	183b      	adds	r3, r7, r0
 80065e0:	781b      	ldrb	r3, [r3, #0]
 80065e2:	0419      	lsls	r1, r3, #16
 80065e4:	23ff      	movs	r3, #255	@ 0xff
 80065e6:	041b      	lsls	r3, r3, #16
 80065e8:	400b      	ands	r3, r1
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80065ea:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80065f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80065f2:	4313      	orrs	r3, r2
 80065f4:	005b      	lsls	r3, r3, #1
 80065f6:	085b      	lsrs	r3, r3, #1
 80065f8:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80065fa:	68fb      	ldr	r3, [r7, #12]
 80065fc:	681b      	ldr	r3, [r3, #0]
 80065fe:	685b      	ldr	r3, [r3, #4]
 8006600:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8006602:	0d51      	lsrs	r1, r2, #21
 8006604:	2280      	movs	r2, #128	@ 0x80
 8006606:	00d2      	lsls	r2, r2, #3
 8006608:	400a      	ands	r2, r1
 800660a:	4907      	ldr	r1, [pc, #28]	@ (8006628 <I2C_TransferConfig+0x70>)
 800660c:	430a      	orrs	r2, r1
 800660e:	43d2      	mvns	r2, r2
 8006610:	401a      	ands	r2, r3
 8006612:	0011      	movs	r1, r2
 8006614:	68fb      	ldr	r3, [r7, #12]
 8006616:	681b      	ldr	r3, [r3, #0]
 8006618:	697a      	ldr	r2, [r7, #20]
 800661a:	430a      	orrs	r2, r1
 800661c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800661e:	46c0      	nop			@ (mov r8, r8)
 8006620:	46bd      	mov	sp, r7
 8006622:	b007      	add	sp, #28
 8006624:	bd90      	pop	{r4, r7, pc}
 8006626:	46c0      	nop			@ (mov r8, r8)
 8006628:	03ff63ff 	.word	0x03ff63ff

0800662c <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800662c:	b580      	push	{r7, lr}
 800662e:	b084      	sub	sp, #16
 8006630:	af00      	add	r7, sp, #0
 8006632:	6078      	str	r0, [r7, #4]
 8006634:	000a      	movs	r2, r1
 8006636:	1cbb      	adds	r3, r7, #2
 8006638:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 800663a:	2300      	movs	r3, #0
 800663c:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006642:	4b3e      	ldr	r3, [pc, #248]	@ (800673c <I2C_Enable_IRQ+0x110>)
 8006644:	429a      	cmp	r2, r3
 8006646:	d035      	beq.n	80066b4 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 800664c:	4b3c      	ldr	r3, [pc, #240]	@ (8006740 <I2C_Enable_IRQ+0x114>)
 800664e:	429a      	cmp	r2, r3
 8006650:	d030      	beq.n	80066b4 <I2C_Enable_IRQ+0x88>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8006656:	4b3b      	ldr	r3, [pc, #236]	@ (8006744 <I2C_Enable_IRQ+0x118>)
 8006658:	429a      	cmp	r2, r3
 800665a:	d02b      	beq.n	80066b4 <I2C_Enable_IRQ+0x88>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800665c:	1cbb      	adds	r3, r7, #2
 800665e:	2200      	movs	r2, #0
 8006660:	5e9b      	ldrsh	r3, [r3, r2]
 8006662:	2b00      	cmp	r3, #0
 8006664:	da03      	bge.n	800666e <I2C_Enable_IRQ+0x42>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	22b8      	movs	r2, #184	@ 0xb8
 800666a:	4313      	orrs	r3, r2
 800666c:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800666e:	1cbb      	adds	r3, r7, #2
 8006670:	881b      	ldrh	r3, [r3, #0]
 8006672:	2201      	movs	r2, #1
 8006674:	4013      	ands	r3, r2
 8006676:	d003      	beq.n	8006680 <I2C_Enable_IRQ+0x54>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	22f2      	movs	r2, #242	@ 0xf2
 800667c:	4313      	orrs	r3, r2
 800667e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8006680:	1cbb      	adds	r3, r7, #2
 8006682:	881b      	ldrh	r3, [r3, #0]
 8006684:	2202      	movs	r2, #2
 8006686:	4013      	ands	r3, r2
 8006688:	d003      	beq.n	8006692 <I2C_Enable_IRQ+0x66>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	22f4      	movs	r2, #244	@ 0xf4
 800668e:	4313      	orrs	r3, r2
 8006690:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8006692:	1cbb      	adds	r3, r7, #2
 8006694:	881b      	ldrh	r3, [r3, #0]
 8006696:	2b10      	cmp	r3, #16
 8006698:	d103      	bne.n	80066a2 <I2C_Enable_IRQ+0x76>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	2290      	movs	r2, #144	@ 0x90
 800669e:	4313      	orrs	r3, r2
 80066a0:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80066a2:	1cbb      	adds	r3, r7, #2
 80066a4:	881b      	ldrh	r3, [r3, #0]
 80066a6:	2b20      	cmp	r3, #32
 80066a8:	d13c      	bne.n	8006724 <I2C_Enable_IRQ+0xf8>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 80066aa:	68fb      	ldr	r3, [r7, #12]
 80066ac:	2220      	movs	r2, #32
 80066ae:	4313      	orrs	r3, r2
 80066b0:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80066b2:	e037      	b.n	8006724 <I2C_Enable_IRQ+0xf8>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80066b4:	1cbb      	adds	r3, r7, #2
 80066b6:	2200      	movs	r2, #0
 80066b8:	5e9b      	ldrsh	r3, [r3, r2]
 80066ba:	2b00      	cmp	r3, #0
 80066bc:	da03      	bge.n	80066c6 <I2C_Enable_IRQ+0x9a>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	22b8      	movs	r2, #184	@ 0xb8
 80066c2:	4313      	orrs	r3, r2
 80066c4:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80066c6:	1cbb      	adds	r3, r7, #2
 80066c8:	881b      	ldrh	r3, [r3, #0]
 80066ca:	2201      	movs	r2, #1
 80066cc:	4013      	ands	r3, r2
 80066ce:	d003      	beq.n	80066d8 <I2C_Enable_IRQ+0xac>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	22f2      	movs	r2, #242	@ 0xf2
 80066d4:	4313      	orrs	r3, r2
 80066d6:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 80066d8:	1cbb      	adds	r3, r7, #2
 80066da:	881b      	ldrh	r3, [r3, #0]
 80066dc:	2202      	movs	r2, #2
 80066de:	4013      	ands	r3, r2
 80066e0:	d003      	beq.n	80066ea <I2C_Enable_IRQ+0xbe>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 80066e2:	68fb      	ldr	r3, [r7, #12]
 80066e4:	22f4      	movs	r2, #244	@ 0xf4
 80066e6:	4313      	orrs	r3, r2
 80066e8:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 80066ea:	1cbb      	adds	r3, r7, #2
 80066ec:	881b      	ldrh	r3, [r3, #0]
 80066ee:	2b10      	cmp	r3, #16
 80066f0:	d103      	bne.n	80066fa <I2C_Enable_IRQ+0xce>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	2290      	movs	r2, #144	@ 0x90
 80066f6:	4313      	orrs	r3, r2
 80066f8:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 80066fa:	1cbb      	adds	r3, r7, #2
 80066fc:	881b      	ldrh	r3, [r3, #0]
 80066fe:	2b20      	cmp	r3, #32
 8006700:	d103      	bne.n	800670a <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	2260      	movs	r2, #96	@ 0x60
 8006706:	4313      	orrs	r3, r2
 8006708:	60fb      	str	r3, [r7, #12]
    }

    if ((hi2c->XferISR != I2C_Mem_ISR_DMA) && (InterruptRequest == I2C_XFER_RELOAD_IT))
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800670e:	4b0d      	ldr	r3, [pc, #52]	@ (8006744 <I2C_Enable_IRQ+0x118>)
 8006710:	429a      	cmp	r2, r3
 8006712:	d007      	beq.n	8006724 <I2C_Enable_IRQ+0xf8>
 8006714:	1cbb      	adds	r3, r7, #2
 8006716:	881b      	ldrh	r3, [r3, #0]
 8006718:	2b40      	cmp	r3, #64	@ 0x40
 800671a:	d103      	bne.n	8006724 <I2C_Enable_IRQ+0xf8>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	2240      	movs	r2, #64	@ 0x40
 8006720:	4313      	orrs	r3, r2
 8006722:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	6819      	ldr	r1, [r3, #0]
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	68fa      	ldr	r2, [r7, #12]
 8006730:	430a      	orrs	r2, r1
 8006732:	601a      	str	r2, [r3, #0]
}
 8006734:	46c0      	nop			@ (mov r8, r8)
 8006736:	46bd      	mov	sp, r7
 8006738:	b004      	add	sp, #16
 800673a:	bd80      	pop	{r7, pc}
 800673c:	08005451 	.word	0x08005451
 8006740:	08005881 	.word	0x08005881
 8006744:	08005649 	.word	0x08005649

08006748 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8006748:	b580      	push	{r7, lr}
 800674a:	b084      	sub	sp, #16
 800674c:	af00      	add	r7, sp, #0
 800674e:	6078      	str	r0, [r7, #4]
 8006750:	000a      	movs	r2, r1
 8006752:	1cbb      	adds	r3, r7, #2
 8006754:	801a      	strh	r2, [r3, #0]
  uint32_t tmpisr = 0U;
 8006756:	2300      	movs	r3, #0
 8006758:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800675a:	1cbb      	adds	r3, r7, #2
 800675c:	881b      	ldrh	r3, [r3, #0]
 800675e:	2201      	movs	r2, #1
 8006760:	4013      	ands	r3, r2
 8006762:	d010      	beq.n	8006786 <I2C_Disable_IRQ+0x3e>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8006764:	68fb      	ldr	r3, [r7, #12]
 8006766:	2242      	movs	r2, #66	@ 0x42
 8006768:	4313      	orrs	r3, r2
 800676a:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	2241      	movs	r2, #65	@ 0x41
 8006770:	5c9b      	ldrb	r3, [r3, r2]
 8006772:	b2db      	uxtb	r3, r3
 8006774:	001a      	movs	r2, r3
 8006776:	2328      	movs	r3, #40	@ 0x28
 8006778:	4013      	ands	r3, r2
 800677a:	2b28      	cmp	r3, #40	@ 0x28
 800677c:	d003      	beq.n	8006786 <I2C_Disable_IRQ+0x3e>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	22b0      	movs	r2, #176	@ 0xb0
 8006782:	4313      	orrs	r3, r2
 8006784:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8006786:	1cbb      	adds	r3, r7, #2
 8006788:	881b      	ldrh	r3, [r3, #0]
 800678a:	2202      	movs	r2, #2
 800678c:	4013      	ands	r3, r2
 800678e:	d010      	beq.n	80067b2 <I2C_Disable_IRQ+0x6a>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8006790:	68fb      	ldr	r3, [r7, #12]
 8006792:	2244      	movs	r2, #68	@ 0x44
 8006794:	4313      	orrs	r3, r2
 8006796:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	2241      	movs	r2, #65	@ 0x41
 800679c:	5c9b      	ldrb	r3, [r3, r2]
 800679e:	b2db      	uxtb	r3, r3
 80067a0:	001a      	movs	r2, r3
 80067a2:	2328      	movs	r3, #40	@ 0x28
 80067a4:	4013      	ands	r3, r2
 80067a6:	2b28      	cmp	r3, #40	@ 0x28
 80067a8:	d003      	beq.n	80067b2 <I2C_Disable_IRQ+0x6a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80067aa:	68fb      	ldr	r3, [r7, #12]
 80067ac:	22b0      	movs	r2, #176	@ 0xb0
 80067ae:	4313      	orrs	r3, r2
 80067b0:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80067b2:	1cbb      	adds	r3, r7, #2
 80067b4:	2200      	movs	r2, #0
 80067b6:	5e9b      	ldrsh	r3, [r3, r2]
 80067b8:	2b00      	cmp	r3, #0
 80067ba:	da03      	bge.n	80067c4 <I2C_Disable_IRQ+0x7c>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80067bc:	68fb      	ldr	r3, [r7, #12]
 80067be:	22b8      	movs	r2, #184	@ 0xb8
 80067c0:	4313      	orrs	r3, r2
 80067c2:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80067c4:	1cbb      	adds	r3, r7, #2
 80067c6:	881b      	ldrh	r3, [r3, #0]
 80067c8:	2b10      	cmp	r3, #16
 80067ca:	d103      	bne.n	80067d4 <I2C_Disable_IRQ+0x8c>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	2290      	movs	r2, #144	@ 0x90
 80067d0:	4313      	orrs	r3, r2
 80067d2:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80067d4:	1cbb      	adds	r3, r7, #2
 80067d6:	881b      	ldrh	r3, [r3, #0]
 80067d8:	2b20      	cmp	r3, #32
 80067da:	d103      	bne.n	80067e4 <I2C_Disable_IRQ+0x9c>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	2220      	movs	r2, #32
 80067e0:	4313      	orrs	r3, r2
 80067e2:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80067e4:	1cbb      	adds	r3, r7, #2
 80067e6:	881b      	ldrh	r3, [r3, #0]
 80067e8:	2b40      	cmp	r3, #64	@ 0x40
 80067ea:	d103      	bne.n	80067f4 <I2C_Disable_IRQ+0xac>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	2240      	movs	r2, #64	@ 0x40
 80067f0:	4313      	orrs	r3, r2
 80067f2:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	681a      	ldr	r2, [r3, #0]
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	43d9      	mvns	r1, r3
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	400a      	ands	r2, r1
 8006804:	601a      	str	r2, [r3, #0]
}
 8006806:	46c0      	nop			@ (mov r8, r8)
 8006808:	46bd      	mov	sp, r7
 800680a:	b004      	add	sp, #16
 800680c:	bd80      	pop	{r7, pc}
	...

08006810 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8006810:	b580      	push	{r7, lr}
 8006812:	b082      	sub	sp, #8
 8006814:	af00      	add	r7, sp, #0
 8006816:	6078      	str	r0, [r7, #4]
 8006818:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	2241      	movs	r2, #65	@ 0x41
 800681e:	5c9b      	ldrb	r3, [r3, r2]
 8006820:	b2db      	uxtb	r3, r3
 8006822:	2b20      	cmp	r3, #32
 8006824:	d138      	bne.n	8006898 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	2240      	movs	r2, #64	@ 0x40
 800682a:	5c9b      	ldrb	r3, [r3, r2]
 800682c:	2b01      	cmp	r3, #1
 800682e:	d101      	bne.n	8006834 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8006830:	2302      	movs	r3, #2
 8006832:	e032      	b.n	800689a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2240      	movs	r2, #64	@ 0x40
 8006838:	2101      	movs	r1, #1
 800683a:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	2241      	movs	r2, #65	@ 0x41
 8006840:	2124      	movs	r1, #36	@ 0x24
 8006842:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	681a      	ldr	r2, [r3, #0]
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	681b      	ldr	r3, [r3, #0]
 800684e:	2101      	movs	r1, #1
 8006850:	438a      	bics	r2, r1
 8006852:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	681a      	ldr	r2, [r3, #0]
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	4911      	ldr	r1, [pc, #68]	@ (80068a4 <HAL_I2CEx_ConfigAnalogFilter+0x94>)
 8006860:	400a      	ands	r2, r1
 8006862:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	6819      	ldr	r1, [r3, #0]
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	683a      	ldr	r2, [r7, #0]
 8006870:	430a      	orrs	r2, r1
 8006872:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681b      	ldr	r3, [r3, #0]
 8006878:	681a      	ldr	r2, [r3, #0]
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	2101      	movs	r1, #1
 8006880:	430a      	orrs	r2, r1
 8006882:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	2241      	movs	r2, #65	@ 0x41
 8006888:	2120      	movs	r1, #32
 800688a:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	2240      	movs	r2, #64	@ 0x40
 8006890:	2100      	movs	r1, #0
 8006892:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 8006894:	2300      	movs	r3, #0
 8006896:	e000      	b.n	800689a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006898:	2302      	movs	r3, #2
  }
}
 800689a:	0018      	movs	r0, r3
 800689c:	46bd      	mov	sp, r7
 800689e:	b002      	add	sp, #8
 80068a0:	bd80      	pop	{r7, pc}
 80068a2:	46c0      	nop			@ (mov r8, r8)
 80068a4:	ffffefff 	.word	0xffffefff

080068a8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80068a8:	b580      	push	{r7, lr}
 80068aa:	b084      	sub	sp, #16
 80068ac:	af00      	add	r7, sp, #0
 80068ae:	6078      	str	r0, [r7, #4]
 80068b0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	2241      	movs	r2, #65	@ 0x41
 80068b6:	5c9b      	ldrb	r3, [r3, r2]
 80068b8:	b2db      	uxtb	r3, r3
 80068ba:	2b20      	cmp	r3, #32
 80068bc:	d139      	bne.n	8006932 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	2240      	movs	r2, #64	@ 0x40
 80068c2:	5c9b      	ldrb	r3, [r3, r2]
 80068c4:	2b01      	cmp	r3, #1
 80068c6:	d101      	bne.n	80068cc <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80068c8:	2302      	movs	r3, #2
 80068ca:	e033      	b.n	8006934 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80068cc:	687b      	ldr	r3, [r7, #4]
 80068ce:	2240      	movs	r2, #64	@ 0x40
 80068d0:	2101      	movs	r1, #1
 80068d2:	5499      	strb	r1, [r3, r2]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	2241      	movs	r2, #65	@ 0x41
 80068d8:	2124      	movs	r1, #36	@ 0x24
 80068da:	5499      	strb	r1, [r3, r2]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	681a      	ldr	r2, [r3, #0]
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	681b      	ldr	r3, [r3, #0]
 80068e6:	2101      	movs	r1, #1
 80068e8:	438a      	bics	r2, r1
 80068ea:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80068f4:	68fb      	ldr	r3, [r7, #12]
 80068f6:	4a11      	ldr	r2, [pc, #68]	@ (800693c <HAL_I2CEx_ConfigDigitalFilter+0x94>)
 80068f8:	4013      	ands	r3, r2
 80068fa:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80068fc:	683b      	ldr	r3, [r7, #0]
 80068fe:	021b      	lsls	r3, r3, #8
 8006900:	68fa      	ldr	r2, [r7, #12]
 8006902:	4313      	orrs	r3, r2
 8006904:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	681b      	ldr	r3, [r3, #0]
 800690a:	68fa      	ldr	r2, [r7, #12]
 800690c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	681a      	ldr	r2, [r3, #0]
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	681b      	ldr	r3, [r3, #0]
 8006918:	2101      	movs	r1, #1
 800691a:	430a      	orrs	r2, r1
 800691c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	2241      	movs	r2, #65	@ 0x41
 8006922:	2120      	movs	r1, #32
 8006924:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	2240      	movs	r2, #64	@ 0x40
 800692a:	2100      	movs	r1, #0
 800692c:	5499      	strb	r1, [r3, r2]

    return HAL_OK;
 800692e:	2300      	movs	r3, #0
 8006930:	e000      	b.n	8006934 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8006932:	2302      	movs	r3, #2
  }
}
 8006934:	0018      	movs	r0, r3
 8006936:	46bd      	mov	sp, r7
 8006938:	b004      	add	sp, #16
 800693a:	bd80      	pop	{r7, pc}
 800693c:	fffff0ff 	.word	0xfffff0ff

08006940 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8006940:	b580      	push	{r7, lr}
 8006942:	b088      	sub	sp, #32
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
  uint32_t packetlength;
  uint32_t tmp;
  uint32_t i2sclk;

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2b00      	cmp	r3, #0
 800694c:	d101      	bne.n	8006952 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 800694e:	2301      	movs	r3, #1
 8006950:	e0e1      	b.n	8006b16 <HAL_I2S_Init+0x1d6>
  assert_param(IS_I2S_DATA_FORMAT(hi2s->Init.DataFormat));
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2235      	movs	r2, #53	@ 0x35
 8006956:	5c9b      	ldrb	r3, [r3, r2]
 8006958:	b2db      	uxtb	r3, r3
 800695a:	2b00      	cmp	r3, #0
 800695c:	d107      	bne.n	800696e <HAL_I2S_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	2234      	movs	r2, #52	@ 0x34
 8006962:	2100      	movs	r1, #0
 8006964:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	0018      	movs	r0, r3
 800696a:	f7fc fb9d 	bl	80030a8 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	2235      	movs	r2, #53	@ 0x35
 8006972:	2102      	movs	r1, #2
 8006974:	5499      	strb	r1, [r3, r2]

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8006976:	687b      	ldr	r3, [r7, #4]
 8006978:	681b      	ldr	r3, [r3, #0]
 800697a:	69da      	ldr	r2, [r3, #28]
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	4967      	ldr	r1, [pc, #412]	@ (8006b20 <HAL_I2S_Init+0x1e0>)
 8006982:	400a      	ands	r2, r1
 8006984:	61da      	str	r2, [r3, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	2202      	movs	r2, #2
 800698c:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	695b      	ldr	r3, [r3, #20]
 8006992:	2b02      	cmp	r3, #2
 8006994:	d073      	beq.n	8006a7e <HAL_I2S_Init+0x13e>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	68db      	ldr	r3, [r3, #12]
 800699a:	2b00      	cmp	r3, #0
 800699c:	d102      	bne.n	80069a4 <HAL_I2S_Init+0x64>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 800699e:	2310      	movs	r3, #16
 80069a0:	617b      	str	r3, [r7, #20]
 80069a2:	e001      	b.n	80069a8 <HAL_I2S_Init+0x68>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 80069a4:	2320      	movs	r3, #32
 80069a6:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	689b      	ldr	r3, [r3, #8]
 80069ac:	2b20      	cmp	r3, #32
 80069ae:	d802      	bhi.n	80069b6 <HAL_I2S_Init+0x76>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 80069b0:	697b      	ldr	r3, [r7, #20]
 80069b2:	005b      	lsls	r3, r3, #1
 80069b4:	617b      	str	r3, [r7, #20]
    }

    /* Get the source clock value: based on System Clock value */
    i2sclk = HAL_RCC_GetSysClockFreq();
 80069b6:	f000 fdd1 	bl	800755c <HAL_RCC_GetSysClockFreq>
 80069ba:	0003      	movs	r3, r0
 80069bc:	60fb      	str	r3, [r7, #12]

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	691a      	ldr	r2, [r3, #16]
 80069c2:	2380      	movs	r3, #128	@ 0x80
 80069c4:	009b      	lsls	r3, r3, #2
 80069c6:	429a      	cmp	r2, r3
 80069c8:	d131      	bne.n	8006a2e <HAL_I2S_Init+0xee>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	68db      	ldr	r3, [r3, #12]
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d016      	beq.n	8006a00 <HAL_I2S_Init+0xc0>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 80069d2:	697b      	ldr	r3, [r7, #20]
 80069d4:	009b      	lsls	r3, r3, #2
 80069d6:	0019      	movs	r1, r3
 80069d8:	68f8      	ldr	r0, [r7, #12]
 80069da:	f7f9 fbb1 	bl	8000140 <__udivsi3>
 80069de:	0003      	movs	r3, r0
 80069e0:	001a      	movs	r2, r3
 80069e2:	0013      	movs	r3, r2
 80069e4:	009b      	lsls	r3, r3, #2
 80069e6:	189b      	adds	r3, r3, r2
 80069e8:	005b      	lsls	r3, r3, #1
 80069ea:	001a      	movs	r2, r3
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	695b      	ldr	r3, [r3, #20]
 80069f0:	0019      	movs	r1, r3
 80069f2:	0010      	movs	r0, r2
 80069f4:	f7f9 fba4 	bl	8000140 <__udivsi3>
 80069f8:	0003      	movs	r3, r0
 80069fa:	3305      	adds	r3, #5
 80069fc:	613b      	str	r3, [r7, #16]
 80069fe:	e02a      	b.n	8006a56 <HAL_I2S_Init+0x116>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006a00:	697b      	ldr	r3, [r7, #20]
 8006a02:	00db      	lsls	r3, r3, #3
 8006a04:	0019      	movs	r1, r3
 8006a06:	68f8      	ldr	r0, [r7, #12]
 8006a08:	f7f9 fb9a 	bl	8000140 <__udivsi3>
 8006a0c:	0003      	movs	r3, r0
 8006a0e:	001a      	movs	r2, r3
 8006a10:	0013      	movs	r3, r2
 8006a12:	009b      	lsls	r3, r3, #2
 8006a14:	189b      	adds	r3, r3, r2
 8006a16:	005b      	lsls	r3, r3, #1
 8006a18:	001a      	movs	r2, r3
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	695b      	ldr	r3, [r3, #20]
 8006a1e:	0019      	movs	r1, r3
 8006a20:	0010      	movs	r0, r2
 8006a22:	f7f9 fb8d 	bl	8000140 <__udivsi3>
 8006a26:	0003      	movs	r3, r0
 8006a28:	3305      	adds	r3, #5
 8006a2a:	613b      	str	r3, [r7, #16]
 8006a2c:	e013      	b.n	8006a56 <HAL_I2S_Init+0x116>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8006a2e:	6979      	ldr	r1, [r7, #20]
 8006a30:	68f8      	ldr	r0, [r7, #12]
 8006a32:	f7f9 fb85 	bl	8000140 <__udivsi3>
 8006a36:	0003      	movs	r3, r0
 8006a38:	001a      	movs	r2, r3
 8006a3a:	0013      	movs	r3, r2
 8006a3c:	009b      	lsls	r3, r3, #2
 8006a3e:	189b      	adds	r3, r3, r2
 8006a40:	005b      	lsls	r3, r3, #1
 8006a42:	001a      	movs	r2, r3
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	695b      	ldr	r3, [r3, #20]
 8006a48:	0019      	movs	r1, r3
 8006a4a:	0010      	movs	r0, r2
 8006a4c:	f7f9 fb78 	bl	8000140 <__udivsi3>
 8006a50:	0003      	movs	r3, r0
 8006a52:	3305      	adds	r3, #5
 8006a54:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8006a56:	693b      	ldr	r3, [r7, #16]
 8006a58:	210a      	movs	r1, #10
 8006a5a:	0018      	movs	r0, r3
 8006a5c:	f7f9 fb70 	bl	8000140 <__udivsi3>
 8006a60:	0003      	movs	r3, r0
 8006a62:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8006a64:	693b      	ldr	r3, [r7, #16]
 8006a66:	2201      	movs	r2, #1
 8006a68:	4013      	ands	r3, r2
 8006a6a:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8006a6c:	693a      	ldr	r2, [r7, #16]
 8006a6e:	69bb      	ldr	r3, [r7, #24]
 8006a70:	1ad3      	subs	r3, r2, r3
 8006a72:	085b      	lsrs	r3, r3, #1
 8006a74:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8006a76:	69bb      	ldr	r3, [r7, #24]
 8006a78:	021b      	lsls	r3, r3, #8
 8006a7a:	61bb      	str	r3, [r7, #24]
 8006a7c:	e003      	b.n	8006a86 <HAL_I2S_Init+0x146>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8006a7e:	2302      	movs	r3, #2
 8006a80:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8006a82:	2300      	movs	r3, #0
 8006a84:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8006a86:	69fb      	ldr	r3, [r7, #28]
 8006a88:	2b01      	cmp	r3, #1
 8006a8a:	d902      	bls.n	8006a92 <HAL_I2S_Init+0x152>
 8006a8c:	69fb      	ldr	r3, [r7, #28]
 8006a8e:	2bff      	cmp	r3, #255	@ 0xff
 8006a90:	d907      	bls.n	8006aa2 <HAL_I2S_Init+0x162>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006a96:	2210      	movs	r2, #16
 8006a98:	431a      	orrs	r2, r3
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	639a      	str	r2, [r3, #56]	@ 0x38
    return  HAL_ERROR;
 8006a9e:	2301      	movs	r3, #1
 8006aa0:	e039      	b.n	8006b16 <HAL_I2S_Init+0x1d6>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	691a      	ldr	r2, [r3, #16]
 8006aa6:	69bb      	ldr	r3, [r7, #24]
 8006aa8:	431a      	orrs	r2, r3
 8006aaa:	0011      	movs	r1, r2
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	69fa      	ldr	r2, [r7, #28]
 8006ab2:	430a      	orrs	r2, r1
 8006ab4:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	69db      	ldr	r3, [r3, #28]
 8006abc:	4a18      	ldr	r2, [pc, #96]	@ (8006b20 <HAL_I2S_Init+0x1e0>)
 8006abe:	401a      	ands	r2, r3
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	6859      	ldr	r1, [r3, #4]
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	689b      	ldr	r3, [r3, #8]
 8006ac8:	4319      	orrs	r1, r3
 8006aca:	687b      	ldr	r3, [r7, #4]
 8006acc:	68db      	ldr	r3, [r3, #12]
 8006ace:	4319      	orrs	r1, r3
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	699b      	ldr	r3, [r3, #24]
 8006ad4:	430b      	orrs	r3, r1
 8006ad6:	431a      	orrs	r2, r3
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	2180      	movs	r1, #128	@ 0x80
 8006ade:	0109      	lsls	r1, r1, #4
 8006ae0:	430a      	orrs	r2, r1
 8006ae2:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	689b      	ldr	r3, [r3, #8]
 8006ae8:	2b30      	cmp	r3, #48	@ 0x30
 8006aea:	d003      	beq.n	8006af4 <HAL_I2S_Init+0x1b4>
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	689b      	ldr	r3, [r3, #8]
 8006af0:	2bb0      	cmp	r3, #176	@ 0xb0
 8006af2:	d108      	bne.n	8006b06 <HAL_I2S_Init+0x1c6>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	69da      	ldr	r2, [r3, #28]
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	2180      	movs	r1, #128	@ 0x80
 8006b00:	0149      	lsls	r1, r1, #5
 8006b02:	430a      	orrs	r2, r1
 8006b04:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2SCFGR_ASTRTEN */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	2200      	movs	r2, #0
 8006b0a:	639a      	str	r2, [r3, #56]	@ 0x38
  hi2s->State     = HAL_I2S_STATE_READY;
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	2235      	movs	r2, #53	@ 0x35
 8006b10:	2101      	movs	r1, #1
 8006b12:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8006b14:	2300      	movs	r3, #0
}
 8006b16:	0018      	movs	r0, r3
 8006b18:	46bd      	mov	sp, r7
 8006b1a:	b008      	add	sp, #32
 8006b1c:	bd80      	pop	{r7, pc}
 8006b1e:	46c0      	nop			@ (mov r8, r8)
 8006b20:	fffff040 	.word	0xfffff040

08006b24 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006b24:	b5b0      	push	{r4, r5, r7, lr}
 8006b26:	b08a      	sub	sp, #40	@ 0x28
 8006b28:	af00      	add	r7, sp, #0
 8006b2a:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d102      	bne.n	8006b38 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8006b32:	2301      	movs	r3, #1
 8006b34:	f000 fbbf 	bl	80072b6 <HAL_RCC_OscConfig+0x792>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006b38:	4bc9      	ldr	r3, [pc, #804]	@ (8006e60 <HAL_RCC_OscConfig+0x33c>)
 8006b3a:	68db      	ldr	r3, [r3, #12]
 8006b3c:	220c      	movs	r2, #12
 8006b3e:	4013      	ands	r3, r2
 8006b40:	61fb      	str	r3, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006b42:	4bc7      	ldr	r3, [pc, #796]	@ (8006e60 <HAL_RCC_OscConfig+0x33c>)
 8006b44:	68da      	ldr	r2, [r3, #12]
 8006b46:	2380      	movs	r3, #128	@ 0x80
 8006b48:	025b      	lsls	r3, r3, #9
 8006b4a:	4013      	ands	r3, r2
 8006b4c:	61bb      	str	r3, [r7, #24]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	2201      	movs	r2, #1
 8006b54:	4013      	ands	r3, r2
 8006b56:	d100      	bne.n	8006b5a <HAL_RCC_OscConfig+0x36>
 8006b58:	e07e      	b.n	8006c58 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006b5a:	69fb      	ldr	r3, [r7, #28]
 8006b5c:	2b08      	cmp	r3, #8
 8006b5e:	d007      	beq.n	8006b70 <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006b60:	69fb      	ldr	r3, [r7, #28]
 8006b62:	2b0c      	cmp	r3, #12
 8006b64:	d112      	bne.n	8006b8c <HAL_RCC_OscConfig+0x68>
 8006b66:	69ba      	ldr	r2, [r7, #24]
 8006b68:	2380      	movs	r3, #128	@ 0x80
 8006b6a:	025b      	lsls	r3, r3, #9
 8006b6c:	429a      	cmp	r2, r3
 8006b6e:	d10d      	bne.n	8006b8c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006b70:	4bbb      	ldr	r3, [pc, #748]	@ (8006e60 <HAL_RCC_OscConfig+0x33c>)
 8006b72:	681a      	ldr	r2, [r3, #0]
 8006b74:	2380      	movs	r3, #128	@ 0x80
 8006b76:	029b      	lsls	r3, r3, #10
 8006b78:	4013      	ands	r3, r2
 8006b7a:	d100      	bne.n	8006b7e <HAL_RCC_OscConfig+0x5a>
 8006b7c:	e06b      	b.n	8006c56 <HAL_RCC_OscConfig+0x132>
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	685b      	ldr	r3, [r3, #4]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d167      	bne.n	8006c56 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8006b86:	2301      	movs	r3, #1
 8006b88:	f000 fb95 	bl	80072b6 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	685a      	ldr	r2, [r3, #4]
 8006b90:	2380      	movs	r3, #128	@ 0x80
 8006b92:	025b      	lsls	r3, r3, #9
 8006b94:	429a      	cmp	r2, r3
 8006b96:	d107      	bne.n	8006ba8 <HAL_RCC_OscConfig+0x84>
 8006b98:	4bb1      	ldr	r3, [pc, #708]	@ (8006e60 <HAL_RCC_OscConfig+0x33c>)
 8006b9a:	681a      	ldr	r2, [r3, #0]
 8006b9c:	4bb0      	ldr	r3, [pc, #704]	@ (8006e60 <HAL_RCC_OscConfig+0x33c>)
 8006b9e:	2180      	movs	r1, #128	@ 0x80
 8006ba0:	0249      	lsls	r1, r1, #9
 8006ba2:	430a      	orrs	r2, r1
 8006ba4:	601a      	str	r2, [r3, #0]
 8006ba6:	e027      	b.n	8006bf8 <HAL_RCC_OscConfig+0xd4>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	685a      	ldr	r2, [r3, #4]
 8006bac:	23a0      	movs	r3, #160	@ 0xa0
 8006bae:	02db      	lsls	r3, r3, #11
 8006bb0:	429a      	cmp	r2, r3
 8006bb2:	d10e      	bne.n	8006bd2 <HAL_RCC_OscConfig+0xae>
 8006bb4:	4baa      	ldr	r3, [pc, #680]	@ (8006e60 <HAL_RCC_OscConfig+0x33c>)
 8006bb6:	681a      	ldr	r2, [r3, #0]
 8006bb8:	4ba9      	ldr	r3, [pc, #676]	@ (8006e60 <HAL_RCC_OscConfig+0x33c>)
 8006bba:	2180      	movs	r1, #128	@ 0x80
 8006bbc:	02c9      	lsls	r1, r1, #11
 8006bbe:	430a      	orrs	r2, r1
 8006bc0:	601a      	str	r2, [r3, #0]
 8006bc2:	4ba7      	ldr	r3, [pc, #668]	@ (8006e60 <HAL_RCC_OscConfig+0x33c>)
 8006bc4:	681a      	ldr	r2, [r3, #0]
 8006bc6:	4ba6      	ldr	r3, [pc, #664]	@ (8006e60 <HAL_RCC_OscConfig+0x33c>)
 8006bc8:	2180      	movs	r1, #128	@ 0x80
 8006bca:	0249      	lsls	r1, r1, #9
 8006bcc:	430a      	orrs	r2, r1
 8006bce:	601a      	str	r2, [r3, #0]
 8006bd0:	e012      	b.n	8006bf8 <HAL_RCC_OscConfig+0xd4>
 8006bd2:	4ba3      	ldr	r3, [pc, #652]	@ (8006e60 <HAL_RCC_OscConfig+0x33c>)
 8006bd4:	681a      	ldr	r2, [r3, #0]
 8006bd6:	4ba2      	ldr	r3, [pc, #648]	@ (8006e60 <HAL_RCC_OscConfig+0x33c>)
 8006bd8:	49a2      	ldr	r1, [pc, #648]	@ (8006e64 <HAL_RCC_OscConfig+0x340>)
 8006bda:	400a      	ands	r2, r1
 8006bdc:	601a      	str	r2, [r3, #0]
 8006bde:	4ba0      	ldr	r3, [pc, #640]	@ (8006e60 <HAL_RCC_OscConfig+0x33c>)
 8006be0:	681a      	ldr	r2, [r3, #0]
 8006be2:	2380      	movs	r3, #128	@ 0x80
 8006be4:	025b      	lsls	r3, r3, #9
 8006be6:	4013      	ands	r3, r2
 8006be8:	60fb      	str	r3, [r7, #12]
 8006bea:	68fb      	ldr	r3, [r7, #12]
 8006bec:	4b9c      	ldr	r3, [pc, #624]	@ (8006e60 <HAL_RCC_OscConfig+0x33c>)
 8006bee:	681a      	ldr	r2, [r3, #0]
 8006bf0:	4b9b      	ldr	r3, [pc, #620]	@ (8006e60 <HAL_RCC_OscConfig+0x33c>)
 8006bf2:	499d      	ldr	r1, [pc, #628]	@ (8006e68 <HAL_RCC_OscConfig+0x344>)
 8006bf4:	400a      	ands	r2, r1
 8006bf6:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	685b      	ldr	r3, [r3, #4]
 8006bfc:	2b00      	cmp	r3, #0
 8006bfe:	d015      	beq.n	8006c2c <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c00:	f7fd f9f0 	bl	8003fe4 <HAL_GetTick>
 8006c04:	0003      	movs	r3, r0
 8006c06:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006c08:	e009      	b.n	8006c1e <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006c0a:	f7fd f9eb 	bl	8003fe4 <HAL_GetTick>
 8006c0e:	0002      	movs	r2, r0
 8006c10:	697b      	ldr	r3, [r7, #20]
 8006c12:	1ad3      	subs	r3, r2, r3
 8006c14:	2b64      	cmp	r3, #100	@ 0x64
 8006c16:	d902      	bls.n	8006c1e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006c18:	2303      	movs	r3, #3
 8006c1a:	f000 fb4c 	bl	80072b6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8006c1e:	4b90      	ldr	r3, [pc, #576]	@ (8006e60 <HAL_RCC_OscConfig+0x33c>)
 8006c20:	681a      	ldr	r2, [r3, #0]
 8006c22:	2380      	movs	r3, #128	@ 0x80
 8006c24:	029b      	lsls	r3, r3, #10
 8006c26:	4013      	ands	r3, r2
 8006c28:	d0ef      	beq.n	8006c0a <HAL_RCC_OscConfig+0xe6>
 8006c2a:	e015      	b.n	8006c58 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006c2c:	f7fd f9da 	bl	8003fe4 <HAL_GetTick>
 8006c30:	0003      	movs	r3, r0
 8006c32:	617b      	str	r3, [r7, #20]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006c34:	e008      	b.n	8006c48 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006c36:	f7fd f9d5 	bl	8003fe4 <HAL_GetTick>
 8006c3a:	0002      	movs	r2, r0
 8006c3c:	697b      	ldr	r3, [r7, #20]
 8006c3e:	1ad3      	subs	r3, r2, r3
 8006c40:	2b64      	cmp	r3, #100	@ 0x64
 8006c42:	d901      	bls.n	8006c48 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 8006c44:	2303      	movs	r3, #3
 8006c46:	e336      	b.n	80072b6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8006c48:	4b85      	ldr	r3, [pc, #532]	@ (8006e60 <HAL_RCC_OscConfig+0x33c>)
 8006c4a:	681a      	ldr	r2, [r3, #0]
 8006c4c:	2380      	movs	r3, #128	@ 0x80
 8006c4e:	029b      	lsls	r3, r3, #10
 8006c50:	4013      	ands	r3, r2
 8006c52:	d1f0      	bne.n	8006c36 <HAL_RCC_OscConfig+0x112>
 8006c54:	e000      	b.n	8006c58 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006c56:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	681b      	ldr	r3, [r3, #0]
 8006c5c:	2202      	movs	r2, #2
 8006c5e:	4013      	ands	r3, r2
 8006c60:	d100      	bne.n	8006c64 <HAL_RCC_OscConfig+0x140>
 8006c62:	e099      	b.n	8006d98 <HAL_RCC_OscConfig+0x274>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	68db      	ldr	r3, [r3, #12]
 8006c68:	627b      	str	r3, [r7, #36]	@ 0x24

#if defined(RCC_CR_HSIOUTEN)
    if((hsi_state & RCC_HSI_OUTEN) != 0U)
 8006c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c6c:	2220      	movs	r2, #32
 8006c6e:	4013      	ands	r3, r2
 8006c70:	d009      	beq.n	8006c86 <HAL_RCC_OscConfig+0x162>
    {
      /* HSI Output enable for timer requested */
      SET_BIT(RCC->CR, RCC_CR_HSIOUTEN);
 8006c72:	4b7b      	ldr	r3, [pc, #492]	@ (8006e60 <HAL_RCC_OscConfig+0x33c>)
 8006c74:	681a      	ldr	r2, [r3, #0]
 8006c76:	4b7a      	ldr	r3, [pc, #488]	@ (8006e60 <HAL_RCC_OscConfig+0x33c>)
 8006c78:	2120      	movs	r1, #32
 8006c7a:	430a      	orrs	r2, r1
 8006c7c:	601a      	str	r2, [r3, #0]

      hsi_state &= ~RCC_CR_HSIOUTEN;
 8006c7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006c80:	2220      	movs	r2, #32
 8006c82:	4393      	bics	r3, r2
 8006c84:	627b      	str	r3, [r7, #36]	@ 0x24
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006c86:	69fb      	ldr	r3, [r7, #28]
 8006c88:	2b04      	cmp	r3, #4
 8006c8a:	d005      	beq.n	8006c98 <HAL_RCC_OscConfig+0x174>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8006c8c:	69fb      	ldr	r3, [r7, #28]
 8006c8e:	2b0c      	cmp	r3, #12
 8006c90:	d13e      	bne.n	8006d10 <HAL_RCC_OscConfig+0x1ec>
 8006c92:	69bb      	ldr	r3, [r7, #24]
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d13b      	bne.n	8006d10 <HAL_RCC_OscConfig+0x1ec>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8006c98:	4b71      	ldr	r3, [pc, #452]	@ (8006e60 <HAL_RCC_OscConfig+0x33c>)
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	2204      	movs	r2, #4
 8006c9e:	4013      	ands	r3, r2
 8006ca0:	d004      	beq.n	8006cac <HAL_RCC_OscConfig+0x188>
 8006ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ca4:	2b00      	cmp	r3, #0
 8006ca6:	d101      	bne.n	8006cac <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8006ca8:	2301      	movs	r3, #1
 8006caa:	e304      	b.n	80072b6 <HAL_RCC_OscConfig+0x792>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006cac:	4b6c      	ldr	r3, [pc, #432]	@ (8006e60 <HAL_RCC_OscConfig+0x33c>)
 8006cae:	685b      	ldr	r3, [r3, #4]
 8006cb0:	4a6e      	ldr	r2, [pc, #440]	@ (8006e6c <HAL_RCC_OscConfig+0x348>)
 8006cb2:	4013      	ands	r3, r2
 8006cb4:	0019      	movs	r1, r3
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	691b      	ldr	r3, [r3, #16]
 8006cba:	021a      	lsls	r2, r3, #8
 8006cbc:	4b68      	ldr	r3, [pc, #416]	@ (8006e60 <HAL_RCC_OscConfig+0x33c>)
 8006cbe:	430a      	orrs	r2, r1
 8006cc0:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8006cc2:	4b67      	ldr	r3, [pc, #412]	@ (8006e60 <HAL_RCC_OscConfig+0x33c>)
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	2209      	movs	r2, #9
 8006cc8:	4393      	bics	r3, r2
 8006cca:	0019      	movs	r1, r3
 8006ccc:	4b64      	ldr	r3, [pc, #400]	@ (8006e60 <HAL_RCC_OscConfig+0x33c>)
 8006cce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006cd0:	430a      	orrs	r2, r1
 8006cd2:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006cd4:	f000 fc42 	bl	800755c <HAL_RCC_GetSysClockFreq>
 8006cd8:	0001      	movs	r1, r0
 8006cda:	4b61      	ldr	r3, [pc, #388]	@ (8006e60 <HAL_RCC_OscConfig+0x33c>)
 8006cdc:	68db      	ldr	r3, [r3, #12]
 8006cde:	091b      	lsrs	r3, r3, #4
 8006ce0:	220f      	movs	r2, #15
 8006ce2:	4013      	ands	r3, r2
 8006ce4:	4a62      	ldr	r2, [pc, #392]	@ (8006e70 <HAL_RCC_OscConfig+0x34c>)
 8006ce6:	5cd3      	ldrb	r3, [r2, r3]
 8006ce8:	000a      	movs	r2, r1
 8006cea:	40da      	lsrs	r2, r3
 8006cec:	4b61      	ldr	r3, [pc, #388]	@ (8006e74 <HAL_RCC_OscConfig+0x350>)
 8006cee:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8006cf0:	4b61      	ldr	r3, [pc, #388]	@ (8006e78 <HAL_RCC_OscConfig+0x354>)
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	2513      	movs	r5, #19
 8006cf6:	197c      	adds	r4, r7, r5
 8006cf8:	0018      	movs	r0, r3
 8006cfa:	f7fd f92d 	bl	8003f58 <HAL_InitTick>
 8006cfe:	0003      	movs	r3, r0
 8006d00:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8006d02:	197b      	adds	r3, r7, r5
 8006d04:	781b      	ldrb	r3, [r3, #0]
 8006d06:	2b00      	cmp	r3, #0
 8006d08:	d046      	beq.n	8006d98 <HAL_RCC_OscConfig+0x274>
      {
        return status;
 8006d0a:	197b      	adds	r3, r7, r5
 8006d0c:	781b      	ldrb	r3, [r3, #0]
 8006d0e:	e2d2      	b.n	80072b6 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 8006d10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d027      	beq.n	8006d66 <HAL_RCC_OscConfig+0x242>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8006d16:	4b52      	ldr	r3, [pc, #328]	@ (8006e60 <HAL_RCC_OscConfig+0x33c>)
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	2209      	movs	r2, #9
 8006d1c:	4393      	bics	r3, r2
 8006d1e:	0019      	movs	r1, r3
 8006d20:	4b4f      	ldr	r3, [pc, #316]	@ (8006e60 <HAL_RCC_OscConfig+0x33c>)
 8006d22:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d24:	430a      	orrs	r2, r1
 8006d26:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d28:	f7fd f95c 	bl	8003fe4 <HAL_GetTick>
 8006d2c:	0003      	movs	r3, r0
 8006d2e:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006d30:	e008      	b.n	8006d44 <HAL_RCC_OscConfig+0x220>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006d32:	f7fd f957 	bl	8003fe4 <HAL_GetTick>
 8006d36:	0002      	movs	r2, r0
 8006d38:	697b      	ldr	r3, [r7, #20]
 8006d3a:	1ad3      	subs	r3, r2, r3
 8006d3c:	2b02      	cmp	r3, #2
 8006d3e:	d901      	bls.n	8006d44 <HAL_RCC_OscConfig+0x220>
          {
            return HAL_TIMEOUT;
 8006d40:	2303      	movs	r3, #3
 8006d42:	e2b8      	b.n	80072b6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8006d44:	4b46      	ldr	r3, [pc, #280]	@ (8006e60 <HAL_RCC_OscConfig+0x33c>)
 8006d46:	681b      	ldr	r3, [r3, #0]
 8006d48:	2204      	movs	r2, #4
 8006d4a:	4013      	ands	r3, r2
 8006d4c:	d0f1      	beq.n	8006d32 <HAL_RCC_OscConfig+0x20e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006d4e:	4b44      	ldr	r3, [pc, #272]	@ (8006e60 <HAL_RCC_OscConfig+0x33c>)
 8006d50:	685b      	ldr	r3, [r3, #4]
 8006d52:	4a46      	ldr	r2, [pc, #280]	@ (8006e6c <HAL_RCC_OscConfig+0x348>)
 8006d54:	4013      	ands	r3, r2
 8006d56:	0019      	movs	r1, r3
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	691b      	ldr	r3, [r3, #16]
 8006d5c:	021a      	lsls	r2, r3, #8
 8006d5e:	4b40      	ldr	r3, [pc, #256]	@ (8006e60 <HAL_RCC_OscConfig+0x33c>)
 8006d60:	430a      	orrs	r2, r1
 8006d62:	605a      	str	r2, [r3, #4]
 8006d64:	e018      	b.n	8006d98 <HAL_RCC_OscConfig+0x274>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006d66:	4b3e      	ldr	r3, [pc, #248]	@ (8006e60 <HAL_RCC_OscConfig+0x33c>)
 8006d68:	681a      	ldr	r2, [r3, #0]
 8006d6a:	4b3d      	ldr	r3, [pc, #244]	@ (8006e60 <HAL_RCC_OscConfig+0x33c>)
 8006d6c:	2101      	movs	r1, #1
 8006d6e:	438a      	bics	r2, r1
 8006d70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006d72:	f7fd f937 	bl	8003fe4 <HAL_GetTick>
 8006d76:	0003      	movs	r3, r0
 8006d78:	617b      	str	r3, [r7, #20]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006d7a:	e008      	b.n	8006d8e <HAL_RCC_OscConfig+0x26a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006d7c:	f7fd f932 	bl	8003fe4 <HAL_GetTick>
 8006d80:	0002      	movs	r2, r0
 8006d82:	697b      	ldr	r3, [r7, #20]
 8006d84:	1ad3      	subs	r3, r2, r3
 8006d86:	2b02      	cmp	r3, #2
 8006d88:	d901      	bls.n	8006d8e <HAL_RCC_OscConfig+0x26a>
          {
            return HAL_TIMEOUT;
 8006d8a:	2303      	movs	r3, #3
 8006d8c:	e293      	b.n	80072b6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8006d8e:	4b34      	ldr	r3, [pc, #208]	@ (8006e60 <HAL_RCC_OscConfig+0x33c>)
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	2204      	movs	r2, #4
 8006d94:	4013      	ands	r3, r2
 8006d96:	d1f1      	bne.n	8006d7c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	2210      	movs	r2, #16
 8006d9e:	4013      	ands	r3, r2
 8006da0:	d100      	bne.n	8006da4 <HAL_RCC_OscConfig+0x280>
 8006da2:	e0a2      	b.n	8006eea <HAL_RCC_OscConfig+0x3c6>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006da4:	69fb      	ldr	r3, [r7, #28]
 8006da6:	2b00      	cmp	r3, #0
 8006da8:	d140      	bne.n	8006e2c <HAL_RCC_OscConfig+0x308>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006daa:	4b2d      	ldr	r3, [pc, #180]	@ (8006e60 <HAL_RCC_OscConfig+0x33c>)
 8006dac:	681a      	ldr	r2, [r3, #0]
 8006dae:	2380      	movs	r3, #128	@ 0x80
 8006db0:	009b      	lsls	r3, r3, #2
 8006db2:	4013      	ands	r3, r2
 8006db4:	d005      	beq.n	8006dc2 <HAL_RCC_OscConfig+0x29e>
 8006db6:	687b      	ldr	r3, [r7, #4]
 8006db8:	69db      	ldr	r3, [r3, #28]
 8006dba:	2b00      	cmp	r3, #0
 8006dbc:	d101      	bne.n	8006dc2 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8006dbe:	2301      	movs	r3, #1
 8006dc0:	e279      	b.n	80072b6 <HAL_RCC_OscConfig+0x792>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006dc2:	4b27      	ldr	r3, [pc, #156]	@ (8006e60 <HAL_RCC_OscConfig+0x33c>)
 8006dc4:	685b      	ldr	r3, [r3, #4]
 8006dc6:	4a2d      	ldr	r2, [pc, #180]	@ (8006e7c <HAL_RCC_OscConfig+0x358>)
 8006dc8:	4013      	ands	r3, r2
 8006dca:	0019      	movs	r1, r3
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006dd0:	4b23      	ldr	r3, [pc, #140]	@ (8006e60 <HAL_RCC_OscConfig+0x33c>)
 8006dd2:	430a      	orrs	r2, r1
 8006dd4:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006dd6:	4b22      	ldr	r3, [pc, #136]	@ (8006e60 <HAL_RCC_OscConfig+0x33c>)
 8006dd8:	685b      	ldr	r3, [r3, #4]
 8006dda:	021b      	lsls	r3, r3, #8
 8006ddc:	0a19      	lsrs	r1, r3, #8
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	6a1b      	ldr	r3, [r3, #32]
 8006de2:	061a      	lsls	r2, r3, #24
 8006de4:	4b1e      	ldr	r3, [pc, #120]	@ (8006e60 <HAL_RCC_OscConfig+0x33c>)
 8006de6:	430a      	orrs	r2, r1
 8006de8:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006dee:	0b5b      	lsrs	r3, r3, #13
 8006df0:	3301      	adds	r3, #1
 8006df2:	2280      	movs	r2, #128	@ 0x80
 8006df4:	0212      	lsls	r2, r2, #8
 8006df6:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8006df8:	4b19      	ldr	r3, [pc, #100]	@ (8006e60 <HAL_RCC_OscConfig+0x33c>)
 8006dfa:	68db      	ldr	r3, [r3, #12]
 8006dfc:	091b      	lsrs	r3, r3, #4
 8006dfe:	210f      	movs	r1, #15
 8006e00:	400b      	ands	r3, r1
 8006e02:	491b      	ldr	r1, [pc, #108]	@ (8006e70 <HAL_RCC_OscConfig+0x34c>)
 8006e04:	5ccb      	ldrb	r3, [r1, r3]
 8006e06:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8006e08:	4b1a      	ldr	r3, [pc, #104]	@ (8006e74 <HAL_RCC_OscConfig+0x350>)
 8006e0a:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 8006e0c:	4b1a      	ldr	r3, [pc, #104]	@ (8006e78 <HAL_RCC_OscConfig+0x354>)
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	2513      	movs	r5, #19
 8006e12:	197c      	adds	r4, r7, r5
 8006e14:	0018      	movs	r0, r3
 8006e16:	f7fd f89f 	bl	8003f58 <HAL_InitTick>
 8006e1a:	0003      	movs	r3, r0
 8006e1c:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 8006e1e:	197b      	adds	r3, r7, r5
 8006e20:	781b      	ldrb	r3, [r3, #0]
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d061      	beq.n	8006eea <HAL_RCC_OscConfig+0x3c6>
        {
          return status;
 8006e26:	197b      	adds	r3, r7, r5
 8006e28:	781b      	ldrb	r3, [r3, #0]
 8006e2a:	e244      	b.n	80072b6 <HAL_RCC_OscConfig+0x792>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	69db      	ldr	r3, [r3, #28]
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d040      	beq.n	8006eb6 <HAL_RCC_OscConfig+0x392>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006e34:	4b0a      	ldr	r3, [pc, #40]	@ (8006e60 <HAL_RCC_OscConfig+0x33c>)
 8006e36:	681a      	ldr	r2, [r3, #0]
 8006e38:	4b09      	ldr	r3, [pc, #36]	@ (8006e60 <HAL_RCC_OscConfig+0x33c>)
 8006e3a:	2180      	movs	r1, #128	@ 0x80
 8006e3c:	0049      	lsls	r1, r1, #1
 8006e3e:	430a      	orrs	r2, r1
 8006e40:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006e42:	f7fd f8cf 	bl	8003fe4 <HAL_GetTick>
 8006e46:	0003      	movs	r3, r0
 8006e48:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8006e4a:	e019      	b.n	8006e80 <HAL_RCC_OscConfig+0x35c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006e4c:	f7fd f8ca 	bl	8003fe4 <HAL_GetTick>
 8006e50:	0002      	movs	r2, r0
 8006e52:	697b      	ldr	r3, [r7, #20]
 8006e54:	1ad3      	subs	r3, r2, r3
 8006e56:	2b02      	cmp	r3, #2
 8006e58:	d912      	bls.n	8006e80 <HAL_RCC_OscConfig+0x35c>
          {
            return HAL_TIMEOUT;
 8006e5a:	2303      	movs	r3, #3
 8006e5c:	e22b      	b.n	80072b6 <HAL_RCC_OscConfig+0x792>
 8006e5e:	46c0      	nop			@ (mov r8, r8)
 8006e60:	40021000 	.word	0x40021000
 8006e64:	fffeffff 	.word	0xfffeffff
 8006e68:	fffbffff 	.word	0xfffbffff
 8006e6c:	ffffe0ff 	.word	0xffffe0ff
 8006e70:	0800b5f8 	.word	0x0800b5f8
 8006e74:	20000000 	.word	0x20000000
 8006e78:	20000010 	.word	0x20000010
 8006e7c:	ffff1fff 	.word	0xffff1fff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8006e80:	4bca      	ldr	r3, [pc, #808]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 8006e82:	681a      	ldr	r2, [r3, #0]
 8006e84:	2380      	movs	r3, #128	@ 0x80
 8006e86:	009b      	lsls	r3, r3, #2
 8006e88:	4013      	ands	r3, r2
 8006e8a:	d0df      	beq.n	8006e4c <HAL_RCC_OscConfig+0x328>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006e8c:	4bc7      	ldr	r3, [pc, #796]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 8006e8e:	685b      	ldr	r3, [r3, #4]
 8006e90:	4ac7      	ldr	r2, [pc, #796]	@ (80071b0 <HAL_RCC_OscConfig+0x68c>)
 8006e92:	4013      	ands	r3, r2
 8006e94:	0019      	movs	r1, r3
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006e9a:	4bc4      	ldr	r3, [pc, #784]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 8006e9c:	430a      	orrs	r2, r1
 8006e9e:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006ea0:	4bc2      	ldr	r3, [pc, #776]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 8006ea2:	685b      	ldr	r3, [r3, #4]
 8006ea4:	021b      	lsls	r3, r3, #8
 8006ea6:	0a19      	lsrs	r1, r3, #8
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	6a1b      	ldr	r3, [r3, #32]
 8006eac:	061a      	lsls	r2, r3, #24
 8006eae:	4bbf      	ldr	r3, [pc, #764]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 8006eb0:	430a      	orrs	r2, r1
 8006eb2:	605a      	str	r2, [r3, #4]
 8006eb4:	e019      	b.n	8006eea <HAL_RCC_OscConfig+0x3c6>
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006eb6:	4bbd      	ldr	r3, [pc, #756]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 8006eb8:	681a      	ldr	r2, [r3, #0]
 8006eba:	4bbc      	ldr	r3, [pc, #752]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 8006ebc:	49bd      	ldr	r1, [pc, #756]	@ (80071b4 <HAL_RCC_OscConfig+0x690>)
 8006ebe:	400a      	ands	r2, r1
 8006ec0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006ec2:	f7fd f88f 	bl	8003fe4 <HAL_GetTick>
 8006ec6:	0003      	movs	r3, r0
 8006ec8:	617b      	str	r3, [r7, #20]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8006eca:	e008      	b.n	8006ede <HAL_RCC_OscConfig+0x3ba>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006ecc:	f7fd f88a 	bl	8003fe4 <HAL_GetTick>
 8006ed0:	0002      	movs	r2, r0
 8006ed2:	697b      	ldr	r3, [r7, #20]
 8006ed4:	1ad3      	subs	r3, r2, r3
 8006ed6:	2b02      	cmp	r3, #2
 8006ed8:	d901      	bls.n	8006ede <HAL_RCC_OscConfig+0x3ba>
          {
            return HAL_TIMEOUT;
 8006eda:	2303      	movs	r3, #3
 8006edc:	e1eb      	b.n	80072b6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8006ede:	4bb3      	ldr	r3, [pc, #716]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 8006ee0:	681a      	ldr	r2, [r3, #0]
 8006ee2:	2380      	movs	r3, #128	@ 0x80
 8006ee4:	009b      	lsls	r3, r3, #2
 8006ee6:	4013      	ands	r3, r2
 8006ee8:	d1f0      	bne.n	8006ecc <HAL_RCC_OscConfig+0x3a8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	2208      	movs	r2, #8
 8006ef0:	4013      	ands	r3, r2
 8006ef2:	d036      	beq.n	8006f62 <HAL_RCC_OscConfig+0x43e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	695b      	ldr	r3, [r3, #20]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d019      	beq.n	8006f30 <HAL_RCC_OscConfig+0x40c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006efc:	4bab      	ldr	r3, [pc, #684]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 8006efe:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006f00:	4baa      	ldr	r3, [pc, #680]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 8006f02:	2101      	movs	r1, #1
 8006f04:	430a      	orrs	r2, r1
 8006f06:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006f08:	f7fd f86c 	bl	8003fe4 <HAL_GetTick>
 8006f0c:	0003      	movs	r3, r0
 8006f0e:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006f10:	e008      	b.n	8006f24 <HAL_RCC_OscConfig+0x400>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006f12:	f7fd f867 	bl	8003fe4 <HAL_GetTick>
 8006f16:	0002      	movs	r2, r0
 8006f18:	697b      	ldr	r3, [r7, #20]
 8006f1a:	1ad3      	subs	r3, r2, r3
 8006f1c:	2b02      	cmp	r3, #2
 8006f1e:	d901      	bls.n	8006f24 <HAL_RCC_OscConfig+0x400>
        {
          return HAL_TIMEOUT;
 8006f20:	2303      	movs	r3, #3
 8006f22:	e1c8      	b.n	80072b6 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8006f24:	4ba1      	ldr	r3, [pc, #644]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 8006f26:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f28:	2202      	movs	r2, #2
 8006f2a:	4013      	ands	r3, r2
 8006f2c:	d0f1      	beq.n	8006f12 <HAL_RCC_OscConfig+0x3ee>
 8006f2e:	e018      	b.n	8006f62 <HAL_RCC_OscConfig+0x43e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006f30:	4b9e      	ldr	r3, [pc, #632]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 8006f32:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006f34:	4b9d      	ldr	r3, [pc, #628]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 8006f36:	2101      	movs	r1, #1
 8006f38:	438a      	bics	r2, r1
 8006f3a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006f3c:	f7fd f852 	bl	8003fe4 <HAL_GetTick>
 8006f40:	0003      	movs	r3, r0
 8006f42:	617b      	str	r3, [r7, #20]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006f44:	e008      	b.n	8006f58 <HAL_RCC_OscConfig+0x434>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006f46:	f7fd f84d 	bl	8003fe4 <HAL_GetTick>
 8006f4a:	0002      	movs	r2, r0
 8006f4c:	697b      	ldr	r3, [r7, #20]
 8006f4e:	1ad3      	subs	r3, r2, r3
 8006f50:	2b02      	cmp	r3, #2
 8006f52:	d901      	bls.n	8006f58 <HAL_RCC_OscConfig+0x434>
        {
          return HAL_TIMEOUT;
 8006f54:	2303      	movs	r3, #3
 8006f56:	e1ae      	b.n	80072b6 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8006f58:	4b94      	ldr	r3, [pc, #592]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 8006f5a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006f5c:	2202      	movs	r2, #2
 8006f5e:	4013      	ands	r3, r2
 8006f60:	d1f1      	bne.n	8006f46 <HAL_RCC_OscConfig+0x422>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	2204      	movs	r2, #4
 8006f68:	4013      	ands	r3, r2
 8006f6a:	d100      	bne.n	8006f6e <HAL_RCC_OscConfig+0x44a>
 8006f6c:	e0ae      	b.n	80070cc <HAL_RCC_OscConfig+0x5a8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006f6e:	2023      	movs	r0, #35	@ 0x23
 8006f70:	183b      	adds	r3, r7, r0
 8006f72:	2200      	movs	r2, #0
 8006f74:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006f76:	4b8d      	ldr	r3, [pc, #564]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 8006f78:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006f7a:	2380      	movs	r3, #128	@ 0x80
 8006f7c:	055b      	lsls	r3, r3, #21
 8006f7e:	4013      	ands	r3, r2
 8006f80:	d109      	bne.n	8006f96 <HAL_RCC_OscConfig+0x472>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006f82:	4b8a      	ldr	r3, [pc, #552]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 8006f84:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006f86:	4b89      	ldr	r3, [pc, #548]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 8006f88:	2180      	movs	r1, #128	@ 0x80
 8006f8a:	0549      	lsls	r1, r1, #21
 8006f8c:	430a      	orrs	r2, r1
 8006f8e:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 8006f90:	183b      	adds	r3, r7, r0
 8006f92:	2201      	movs	r2, #1
 8006f94:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006f96:	4b88      	ldr	r3, [pc, #544]	@ (80071b8 <HAL_RCC_OscConfig+0x694>)
 8006f98:	681a      	ldr	r2, [r3, #0]
 8006f9a:	2380      	movs	r3, #128	@ 0x80
 8006f9c:	005b      	lsls	r3, r3, #1
 8006f9e:	4013      	ands	r3, r2
 8006fa0:	d11a      	bne.n	8006fd8 <HAL_RCC_OscConfig+0x4b4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006fa2:	4b85      	ldr	r3, [pc, #532]	@ (80071b8 <HAL_RCC_OscConfig+0x694>)
 8006fa4:	681a      	ldr	r2, [r3, #0]
 8006fa6:	4b84      	ldr	r3, [pc, #528]	@ (80071b8 <HAL_RCC_OscConfig+0x694>)
 8006fa8:	2180      	movs	r1, #128	@ 0x80
 8006faa:	0049      	lsls	r1, r1, #1
 8006fac:	430a      	orrs	r2, r1
 8006fae:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006fb0:	f7fd f818 	bl	8003fe4 <HAL_GetTick>
 8006fb4:	0003      	movs	r3, r0
 8006fb6:	617b      	str	r3, [r7, #20]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006fb8:	e008      	b.n	8006fcc <HAL_RCC_OscConfig+0x4a8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006fba:	f7fd f813 	bl	8003fe4 <HAL_GetTick>
 8006fbe:	0002      	movs	r2, r0
 8006fc0:	697b      	ldr	r3, [r7, #20]
 8006fc2:	1ad3      	subs	r3, r2, r3
 8006fc4:	2b64      	cmp	r3, #100	@ 0x64
 8006fc6:	d901      	bls.n	8006fcc <HAL_RCC_OscConfig+0x4a8>
        {
          return HAL_TIMEOUT;
 8006fc8:	2303      	movs	r3, #3
 8006fca:	e174      	b.n	80072b6 <HAL_RCC_OscConfig+0x792>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006fcc:	4b7a      	ldr	r3, [pc, #488]	@ (80071b8 <HAL_RCC_OscConfig+0x694>)
 8006fce:	681a      	ldr	r2, [r3, #0]
 8006fd0:	2380      	movs	r3, #128	@ 0x80
 8006fd2:	005b      	lsls	r3, r3, #1
 8006fd4:	4013      	ands	r3, r2
 8006fd6:	d0f0      	beq.n	8006fba <HAL_RCC_OscConfig+0x496>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	689a      	ldr	r2, [r3, #8]
 8006fdc:	2380      	movs	r3, #128	@ 0x80
 8006fde:	005b      	lsls	r3, r3, #1
 8006fe0:	429a      	cmp	r2, r3
 8006fe2:	d107      	bne.n	8006ff4 <HAL_RCC_OscConfig+0x4d0>
 8006fe4:	4b71      	ldr	r3, [pc, #452]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 8006fe6:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006fe8:	4b70      	ldr	r3, [pc, #448]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 8006fea:	2180      	movs	r1, #128	@ 0x80
 8006fec:	0049      	lsls	r1, r1, #1
 8006fee:	430a      	orrs	r2, r1
 8006ff0:	651a      	str	r2, [r3, #80]	@ 0x50
 8006ff2:	e031      	b.n	8007058 <HAL_RCC_OscConfig+0x534>
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	689b      	ldr	r3, [r3, #8]
 8006ff8:	2b00      	cmp	r3, #0
 8006ffa:	d10c      	bne.n	8007016 <HAL_RCC_OscConfig+0x4f2>
 8006ffc:	4b6b      	ldr	r3, [pc, #428]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 8006ffe:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007000:	4b6a      	ldr	r3, [pc, #424]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 8007002:	496c      	ldr	r1, [pc, #432]	@ (80071b4 <HAL_RCC_OscConfig+0x690>)
 8007004:	400a      	ands	r2, r1
 8007006:	651a      	str	r2, [r3, #80]	@ 0x50
 8007008:	4b68      	ldr	r3, [pc, #416]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 800700a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800700c:	4b67      	ldr	r3, [pc, #412]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 800700e:	496b      	ldr	r1, [pc, #428]	@ (80071bc <HAL_RCC_OscConfig+0x698>)
 8007010:	400a      	ands	r2, r1
 8007012:	651a      	str	r2, [r3, #80]	@ 0x50
 8007014:	e020      	b.n	8007058 <HAL_RCC_OscConfig+0x534>
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	689a      	ldr	r2, [r3, #8]
 800701a:	23a0      	movs	r3, #160	@ 0xa0
 800701c:	00db      	lsls	r3, r3, #3
 800701e:	429a      	cmp	r2, r3
 8007020:	d10e      	bne.n	8007040 <HAL_RCC_OscConfig+0x51c>
 8007022:	4b62      	ldr	r3, [pc, #392]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 8007024:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007026:	4b61      	ldr	r3, [pc, #388]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 8007028:	2180      	movs	r1, #128	@ 0x80
 800702a:	00c9      	lsls	r1, r1, #3
 800702c:	430a      	orrs	r2, r1
 800702e:	651a      	str	r2, [r3, #80]	@ 0x50
 8007030:	4b5e      	ldr	r3, [pc, #376]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 8007032:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007034:	4b5d      	ldr	r3, [pc, #372]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 8007036:	2180      	movs	r1, #128	@ 0x80
 8007038:	0049      	lsls	r1, r1, #1
 800703a:	430a      	orrs	r2, r1
 800703c:	651a      	str	r2, [r3, #80]	@ 0x50
 800703e:	e00b      	b.n	8007058 <HAL_RCC_OscConfig+0x534>
 8007040:	4b5a      	ldr	r3, [pc, #360]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 8007042:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007044:	4b59      	ldr	r3, [pc, #356]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 8007046:	495b      	ldr	r1, [pc, #364]	@ (80071b4 <HAL_RCC_OscConfig+0x690>)
 8007048:	400a      	ands	r2, r1
 800704a:	651a      	str	r2, [r3, #80]	@ 0x50
 800704c:	4b57      	ldr	r3, [pc, #348]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 800704e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007050:	4b56      	ldr	r3, [pc, #344]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 8007052:	495a      	ldr	r1, [pc, #360]	@ (80071bc <HAL_RCC_OscConfig+0x698>)
 8007054:	400a      	ands	r2, r1
 8007056:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	689b      	ldr	r3, [r3, #8]
 800705c:	2b00      	cmp	r3, #0
 800705e:	d015      	beq.n	800708c <HAL_RCC_OscConfig+0x568>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007060:	f7fc ffc0 	bl	8003fe4 <HAL_GetTick>
 8007064:	0003      	movs	r3, r0
 8007066:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007068:	e009      	b.n	800707e <HAL_RCC_OscConfig+0x55a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800706a:	f7fc ffbb 	bl	8003fe4 <HAL_GetTick>
 800706e:	0002      	movs	r2, r0
 8007070:	697b      	ldr	r3, [r7, #20]
 8007072:	1ad3      	subs	r3, r2, r3
 8007074:	4a52      	ldr	r2, [pc, #328]	@ (80071c0 <HAL_RCC_OscConfig+0x69c>)
 8007076:	4293      	cmp	r3, r2
 8007078:	d901      	bls.n	800707e <HAL_RCC_OscConfig+0x55a>
        {
          return HAL_TIMEOUT;
 800707a:	2303      	movs	r3, #3
 800707c:	e11b      	b.n	80072b6 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800707e:	4b4b      	ldr	r3, [pc, #300]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 8007080:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007082:	2380      	movs	r3, #128	@ 0x80
 8007084:	009b      	lsls	r3, r3, #2
 8007086:	4013      	ands	r3, r2
 8007088:	d0ef      	beq.n	800706a <HAL_RCC_OscConfig+0x546>
 800708a:	e014      	b.n	80070b6 <HAL_RCC_OscConfig+0x592>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800708c:	f7fc ffaa 	bl	8003fe4 <HAL_GetTick>
 8007090:	0003      	movs	r3, r0
 8007092:	617b      	str	r3, [r7, #20]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8007094:	e009      	b.n	80070aa <HAL_RCC_OscConfig+0x586>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007096:	f7fc ffa5 	bl	8003fe4 <HAL_GetTick>
 800709a:	0002      	movs	r2, r0
 800709c:	697b      	ldr	r3, [r7, #20]
 800709e:	1ad3      	subs	r3, r2, r3
 80070a0:	4a47      	ldr	r2, [pc, #284]	@ (80071c0 <HAL_RCC_OscConfig+0x69c>)
 80070a2:	4293      	cmp	r3, r2
 80070a4:	d901      	bls.n	80070aa <HAL_RCC_OscConfig+0x586>
        {
          return HAL_TIMEOUT;
 80070a6:	2303      	movs	r3, #3
 80070a8:	e105      	b.n	80072b6 <HAL_RCC_OscConfig+0x792>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80070aa:	4b40      	ldr	r3, [pc, #256]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 80070ac:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80070ae:	2380      	movs	r3, #128	@ 0x80
 80070b0:	009b      	lsls	r3, r3, #2
 80070b2:	4013      	ands	r3, r2
 80070b4:	d1ef      	bne.n	8007096 <HAL_RCC_OscConfig+0x572>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80070b6:	2323      	movs	r3, #35	@ 0x23
 80070b8:	18fb      	adds	r3, r7, r3
 80070ba:	781b      	ldrb	r3, [r3, #0]
 80070bc:	2b01      	cmp	r3, #1
 80070be:	d105      	bne.n	80070cc <HAL_RCC_OscConfig+0x5a8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80070c0:	4b3a      	ldr	r3, [pc, #232]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 80070c2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80070c4:	4b39      	ldr	r3, [pc, #228]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 80070c6:	493f      	ldr	r1, [pc, #252]	@ (80071c4 <HAL_RCC_OscConfig+0x6a0>)
 80070c8:	400a      	ands	r2, r1
 80070ca:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80070cc:	687b      	ldr	r3, [r7, #4]
 80070ce:	681b      	ldr	r3, [r3, #0]
 80070d0:	2220      	movs	r2, #32
 80070d2:	4013      	ands	r3, r2
 80070d4:	d049      	beq.n	800716a <HAL_RCC_OscConfig+0x646>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	699b      	ldr	r3, [r3, #24]
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d026      	beq.n	800712c <HAL_RCC_OscConfig+0x608>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80070de:	4b33      	ldr	r3, [pc, #204]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 80070e0:	689a      	ldr	r2, [r3, #8]
 80070e2:	4b32      	ldr	r3, [pc, #200]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 80070e4:	2101      	movs	r1, #1
 80070e6:	430a      	orrs	r2, r1
 80070e8:	609a      	str	r2, [r3, #8]
 80070ea:	4b30      	ldr	r3, [pc, #192]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 80070ec:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80070ee:	4b2f      	ldr	r3, [pc, #188]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 80070f0:	2101      	movs	r1, #1
 80070f2:	430a      	orrs	r2, r1
 80070f4:	635a      	str	r2, [r3, #52]	@ 0x34
 80070f6:	4b34      	ldr	r3, [pc, #208]	@ (80071c8 <HAL_RCC_OscConfig+0x6a4>)
 80070f8:	6a1a      	ldr	r2, [r3, #32]
 80070fa:	4b33      	ldr	r3, [pc, #204]	@ (80071c8 <HAL_RCC_OscConfig+0x6a4>)
 80070fc:	2180      	movs	r1, #128	@ 0x80
 80070fe:	0189      	lsls	r1, r1, #6
 8007100:	430a      	orrs	r2, r1
 8007102:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007104:	f7fc ff6e 	bl	8003fe4 <HAL_GetTick>
 8007108:	0003      	movs	r3, r0
 800710a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800710c:	e008      	b.n	8007120 <HAL_RCC_OscConfig+0x5fc>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800710e:	f7fc ff69 	bl	8003fe4 <HAL_GetTick>
 8007112:	0002      	movs	r2, r0
 8007114:	697b      	ldr	r3, [r7, #20]
 8007116:	1ad3      	subs	r3, r2, r3
 8007118:	2b02      	cmp	r3, #2
 800711a:	d901      	bls.n	8007120 <HAL_RCC_OscConfig+0x5fc>
          {
            return HAL_TIMEOUT;
 800711c:	2303      	movs	r3, #3
 800711e:	e0ca      	b.n	80072b6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8007120:	4b22      	ldr	r3, [pc, #136]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 8007122:	689b      	ldr	r3, [r3, #8]
 8007124:	2202      	movs	r2, #2
 8007126:	4013      	ands	r3, r2
 8007128:	d0f1      	beq.n	800710e <HAL_RCC_OscConfig+0x5ea>
 800712a:	e01e      	b.n	800716a <HAL_RCC_OscConfig+0x646>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800712c:	4b1f      	ldr	r3, [pc, #124]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 800712e:	689a      	ldr	r2, [r3, #8]
 8007130:	4b1e      	ldr	r3, [pc, #120]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 8007132:	2101      	movs	r1, #1
 8007134:	438a      	bics	r2, r1
 8007136:	609a      	str	r2, [r3, #8]
 8007138:	4b23      	ldr	r3, [pc, #140]	@ (80071c8 <HAL_RCC_OscConfig+0x6a4>)
 800713a:	6a1a      	ldr	r2, [r3, #32]
 800713c:	4b22      	ldr	r3, [pc, #136]	@ (80071c8 <HAL_RCC_OscConfig+0x6a4>)
 800713e:	4923      	ldr	r1, [pc, #140]	@ (80071cc <HAL_RCC_OscConfig+0x6a8>)
 8007140:	400a      	ands	r2, r1
 8007142:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007144:	f7fc ff4e 	bl	8003fe4 <HAL_GetTick>
 8007148:	0003      	movs	r3, r0
 800714a:	617b      	str	r3, [r7, #20]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800714c:	e008      	b.n	8007160 <HAL_RCC_OscConfig+0x63c>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800714e:	f7fc ff49 	bl	8003fe4 <HAL_GetTick>
 8007152:	0002      	movs	r2, r0
 8007154:	697b      	ldr	r3, [r7, #20]
 8007156:	1ad3      	subs	r3, r2, r3
 8007158:	2b02      	cmp	r3, #2
 800715a:	d901      	bls.n	8007160 <HAL_RCC_OscConfig+0x63c>
          {
            return HAL_TIMEOUT;
 800715c:	2303      	movs	r3, #3
 800715e:	e0aa      	b.n	80072b6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8007160:	4b12      	ldr	r3, [pc, #72]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 8007162:	689b      	ldr	r3, [r3, #8]
 8007164:	2202      	movs	r2, #2
 8007166:	4013      	ands	r3, r2
 8007168:	d1f1      	bne.n	800714e <HAL_RCC_OscConfig+0x62a>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800716a:	687b      	ldr	r3, [r7, #4]
 800716c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800716e:	2b00      	cmp	r3, #0
 8007170:	d100      	bne.n	8007174 <HAL_RCC_OscConfig+0x650>
 8007172:	e09f      	b.n	80072b4 <HAL_RCC_OscConfig+0x790>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007174:	69fb      	ldr	r3, [r7, #28]
 8007176:	2b0c      	cmp	r3, #12
 8007178:	d100      	bne.n	800717c <HAL_RCC_OscConfig+0x658>
 800717a:	e078      	b.n	800726e <HAL_RCC_OscConfig+0x74a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007180:	2b02      	cmp	r3, #2
 8007182:	d159      	bne.n	8007238 <HAL_RCC_OscConfig+0x714>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007184:	4b09      	ldr	r3, [pc, #36]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 8007186:	681a      	ldr	r2, [r3, #0]
 8007188:	4b08      	ldr	r3, [pc, #32]	@ (80071ac <HAL_RCC_OscConfig+0x688>)
 800718a:	4911      	ldr	r1, [pc, #68]	@ (80071d0 <HAL_RCC_OscConfig+0x6ac>)
 800718c:	400a      	ands	r2, r1
 800718e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007190:	f7fc ff28 	bl	8003fe4 <HAL_GetTick>
 8007194:	0003      	movs	r3, r0
 8007196:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8007198:	e01c      	b.n	80071d4 <HAL_RCC_OscConfig+0x6b0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800719a:	f7fc ff23 	bl	8003fe4 <HAL_GetTick>
 800719e:	0002      	movs	r2, r0
 80071a0:	697b      	ldr	r3, [r7, #20]
 80071a2:	1ad3      	subs	r3, r2, r3
 80071a4:	2b02      	cmp	r3, #2
 80071a6:	d915      	bls.n	80071d4 <HAL_RCC_OscConfig+0x6b0>
          {
            return HAL_TIMEOUT;
 80071a8:	2303      	movs	r3, #3
 80071aa:	e084      	b.n	80072b6 <HAL_RCC_OscConfig+0x792>
 80071ac:	40021000 	.word	0x40021000
 80071b0:	ffff1fff 	.word	0xffff1fff
 80071b4:	fffffeff 	.word	0xfffffeff
 80071b8:	40007000 	.word	0x40007000
 80071bc:	fffffbff 	.word	0xfffffbff
 80071c0:	00001388 	.word	0x00001388
 80071c4:	efffffff 	.word	0xefffffff
 80071c8:	40010000 	.word	0x40010000
 80071cc:	ffffdfff 	.word	0xffffdfff
 80071d0:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 80071d4:	4b3a      	ldr	r3, [pc, #232]	@ (80072c0 <HAL_RCC_OscConfig+0x79c>)
 80071d6:	681a      	ldr	r2, [r3, #0]
 80071d8:	2380      	movs	r3, #128	@ 0x80
 80071da:	049b      	lsls	r3, r3, #18
 80071dc:	4013      	ands	r3, r2
 80071de:	d1dc      	bne.n	800719a <HAL_RCC_OscConfig+0x676>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80071e0:	4b37      	ldr	r3, [pc, #220]	@ (80072c0 <HAL_RCC_OscConfig+0x79c>)
 80071e2:	68db      	ldr	r3, [r3, #12]
 80071e4:	4a37      	ldr	r2, [pc, #220]	@ (80072c4 <HAL_RCC_OscConfig+0x7a0>)
 80071e6:	4013      	ands	r3, r2
 80071e8:	0019      	movs	r1, r3
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80071f2:	431a      	orrs	r2, r3
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80071f8:	431a      	orrs	r2, r3
 80071fa:	4b31      	ldr	r3, [pc, #196]	@ (80072c0 <HAL_RCC_OscConfig+0x79c>)
 80071fc:	430a      	orrs	r2, r1
 80071fe:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007200:	4b2f      	ldr	r3, [pc, #188]	@ (80072c0 <HAL_RCC_OscConfig+0x79c>)
 8007202:	681a      	ldr	r2, [r3, #0]
 8007204:	4b2e      	ldr	r3, [pc, #184]	@ (80072c0 <HAL_RCC_OscConfig+0x79c>)
 8007206:	2180      	movs	r1, #128	@ 0x80
 8007208:	0449      	lsls	r1, r1, #17
 800720a:	430a      	orrs	r2, r1
 800720c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800720e:	f7fc fee9 	bl	8003fe4 <HAL_GetTick>
 8007212:	0003      	movs	r3, r0
 8007214:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8007216:	e008      	b.n	800722a <HAL_RCC_OscConfig+0x706>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8007218:	f7fc fee4 	bl	8003fe4 <HAL_GetTick>
 800721c:	0002      	movs	r2, r0
 800721e:	697b      	ldr	r3, [r7, #20]
 8007220:	1ad3      	subs	r3, r2, r3
 8007222:	2b02      	cmp	r3, #2
 8007224:	d901      	bls.n	800722a <HAL_RCC_OscConfig+0x706>
          {
            return HAL_TIMEOUT;
 8007226:	2303      	movs	r3, #3
 8007228:	e045      	b.n	80072b6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 800722a:	4b25      	ldr	r3, [pc, #148]	@ (80072c0 <HAL_RCC_OscConfig+0x79c>)
 800722c:	681a      	ldr	r2, [r3, #0]
 800722e:	2380      	movs	r3, #128	@ 0x80
 8007230:	049b      	lsls	r3, r3, #18
 8007232:	4013      	ands	r3, r2
 8007234:	d0f0      	beq.n	8007218 <HAL_RCC_OscConfig+0x6f4>
 8007236:	e03d      	b.n	80072b4 <HAL_RCC_OscConfig+0x790>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007238:	4b21      	ldr	r3, [pc, #132]	@ (80072c0 <HAL_RCC_OscConfig+0x79c>)
 800723a:	681a      	ldr	r2, [r3, #0]
 800723c:	4b20      	ldr	r3, [pc, #128]	@ (80072c0 <HAL_RCC_OscConfig+0x79c>)
 800723e:	4922      	ldr	r1, [pc, #136]	@ (80072c8 <HAL_RCC_OscConfig+0x7a4>)
 8007240:	400a      	ands	r2, r1
 8007242:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007244:	f7fc fece 	bl	8003fe4 <HAL_GetTick>
 8007248:	0003      	movs	r3, r0
 800724a:	617b      	str	r3, [r7, #20]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 800724c:	e008      	b.n	8007260 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800724e:	f7fc fec9 	bl	8003fe4 <HAL_GetTick>
 8007252:	0002      	movs	r2, r0
 8007254:	697b      	ldr	r3, [r7, #20]
 8007256:	1ad3      	subs	r3, r2, r3
 8007258:	2b02      	cmp	r3, #2
 800725a:	d901      	bls.n	8007260 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 800725c:	2303      	movs	r3, #3
 800725e:	e02a      	b.n	80072b6 <HAL_RCC_OscConfig+0x792>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8007260:	4b17      	ldr	r3, [pc, #92]	@ (80072c0 <HAL_RCC_OscConfig+0x79c>)
 8007262:	681a      	ldr	r2, [r3, #0]
 8007264:	2380      	movs	r3, #128	@ 0x80
 8007266:	049b      	lsls	r3, r3, #18
 8007268:	4013      	ands	r3, r2
 800726a:	d1f0      	bne.n	800724e <HAL_RCC_OscConfig+0x72a>
 800726c:	e022      	b.n	80072b4 <HAL_RCC_OscConfig+0x790>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007272:	2b01      	cmp	r3, #1
 8007274:	d101      	bne.n	800727a <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8007276:	2301      	movs	r3, #1
 8007278:	e01d      	b.n	80072b6 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800727a:	4b11      	ldr	r3, [pc, #68]	@ (80072c0 <HAL_RCC_OscConfig+0x79c>)
 800727c:	68db      	ldr	r3, [r3, #12]
 800727e:	61bb      	str	r3, [r7, #24]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007280:	69ba      	ldr	r2, [r7, #24]
 8007282:	2380      	movs	r3, #128	@ 0x80
 8007284:	025b      	lsls	r3, r3, #9
 8007286:	401a      	ands	r2, r3
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800728c:	429a      	cmp	r2, r3
 800728e:	d10f      	bne.n	80072b0 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8007290:	69ba      	ldr	r2, [r7, #24]
 8007292:	23f0      	movs	r3, #240	@ 0xf0
 8007294:	039b      	lsls	r3, r3, #14
 8007296:	401a      	ands	r2, r3
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800729c:	429a      	cmp	r2, r3
 800729e:	d107      	bne.n	80072b0 <HAL_RCC_OscConfig+0x78c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 80072a0:	69ba      	ldr	r2, [r7, #24]
 80072a2:	23c0      	movs	r3, #192	@ 0xc0
 80072a4:	041b      	lsls	r3, r3, #16
 80072a6:	401a      	ands	r2, r3
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 80072ac:	429a      	cmp	r2, r3
 80072ae:	d001      	beq.n	80072b4 <HAL_RCC_OscConfig+0x790>
        {
          return HAL_ERROR;
 80072b0:	2301      	movs	r3, #1
 80072b2:	e000      	b.n	80072b6 <HAL_RCC_OscConfig+0x792>
        }
      }
    }
  }
  return HAL_OK;
 80072b4:	2300      	movs	r3, #0
}
 80072b6:	0018      	movs	r0, r3
 80072b8:	46bd      	mov	sp, r7
 80072ba:	b00a      	add	sp, #40	@ 0x28
 80072bc:	bdb0      	pop	{r4, r5, r7, pc}
 80072be:	46c0      	nop			@ (mov r8, r8)
 80072c0:	40021000 	.word	0x40021000
 80072c4:	ff02ffff 	.word	0xff02ffff
 80072c8:	feffffff 	.word	0xfeffffff

080072cc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80072cc:	b5b0      	push	{r4, r5, r7, lr}
 80072ce:	b084      	sub	sp, #16
 80072d0:	af00      	add	r7, sp, #0
 80072d2:	6078      	str	r0, [r7, #4]
 80072d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80072d6:	687b      	ldr	r3, [r7, #4]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d101      	bne.n	80072e0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80072dc:	2301      	movs	r3, #1
 80072de:	e128      	b.n	8007532 <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80072e0:	4b96      	ldr	r3, [pc, #600]	@ (800753c <HAL_RCC_ClockConfig+0x270>)
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	2201      	movs	r2, #1
 80072e6:	4013      	ands	r3, r2
 80072e8:	683a      	ldr	r2, [r7, #0]
 80072ea:	429a      	cmp	r2, r3
 80072ec:	d91e      	bls.n	800732c <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80072ee:	4b93      	ldr	r3, [pc, #588]	@ (800753c <HAL_RCC_ClockConfig+0x270>)
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	2201      	movs	r2, #1
 80072f4:	4393      	bics	r3, r2
 80072f6:	0019      	movs	r1, r3
 80072f8:	4b90      	ldr	r3, [pc, #576]	@ (800753c <HAL_RCC_ClockConfig+0x270>)
 80072fa:	683a      	ldr	r2, [r7, #0]
 80072fc:	430a      	orrs	r2, r1
 80072fe:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8007300:	f7fc fe70 	bl	8003fe4 <HAL_GetTick>
 8007304:	0003      	movs	r3, r0
 8007306:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007308:	e009      	b.n	800731e <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800730a:	f7fc fe6b 	bl	8003fe4 <HAL_GetTick>
 800730e:	0002      	movs	r2, r0
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	1ad3      	subs	r3, r2, r3
 8007314:	4a8a      	ldr	r2, [pc, #552]	@ (8007540 <HAL_RCC_ClockConfig+0x274>)
 8007316:	4293      	cmp	r3, r2
 8007318:	d901      	bls.n	800731e <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 800731a:	2303      	movs	r3, #3
 800731c:	e109      	b.n	8007532 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800731e:	4b87      	ldr	r3, [pc, #540]	@ (800753c <HAL_RCC_ClockConfig+0x270>)
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	2201      	movs	r2, #1
 8007324:	4013      	ands	r3, r2
 8007326:	683a      	ldr	r2, [r7, #0]
 8007328:	429a      	cmp	r2, r3
 800732a:	d1ee      	bne.n	800730a <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	2202      	movs	r2, #2
 8007332:	4013      	ands	r3, r2
 8007334:	d009      	beq.n	800734a <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007336:	4b83      	ldr	r3, [pc, #524]	@ (8007544 <HAL_RCC_ClockConfig+0x278>)
 8007338:	68db      	ldr	r3, [r3, #12]
 800733a:	22f0      	movs	r2, #240	@ 0xf0
 800733c:	4393      	bics	r3, r2
 800733e:	0019      	movs	r1, r3
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	689a      	ldr	r2, [r3, #8]
 8007344:	4b7f      	ldr	r3, [pc, #508]	@ (8007544 <HAL_RCC_ClockConfig+0x278>)
 8007346:	430a      	orrs	r2, r1
 8007348:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	2201      	movs	r2, #1
 8007350:	4013      	ands	r3, r2
 8007352:	d100      	bne.n	8007356 <HAL_RCC_ClockConfig+0x8a>
 8007354:	e089      	b.n	800746a <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	685b      	ldr	r3, [r3, #4]
 800735a:	2b02      	cmp	r3, #2
 800735c:	d107      	bne.n	800736e <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800735e:	4b79      	ldr	r3, [pc, #484]	@ (8007544 <HAL_RCC_ClockConfig+0x278>)
 8007360:	681a      	ldr	r2, [r3, #0]
 8007362:	2380      	movs	r3, #128	@ 0x80
 8007364:	029b      	lsls	r3, r3, #10
 8007366:	4013      	ands	r3, r2
 8007368:	d120      	bne.n	80073ac <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 800736a:	2301      	movs	r3, #1
 800736c:	e0e1      	b.n	8007532 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	685b      	ldr	r3, [r3, #4]
 8007372:	2b03      	cmp	r3, #3
 8007374:	d107      	bne.n	8007386 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8007376:	4b73      	ldr	r3, [pc, #460]	@ (8007544 <HAL_RCC_ClockConfig+0x278>)
 8007378:	681a      	ldr	r2, [r3, #0]
 800737a:	2380      	movs	r3, #128	@ 0x80
 800737c:	049b      	lsls	r3, r3, #18
 800737e:	4013      	ands	r3, r2
 8007380:	d114      	bne.n	80073ac <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8007382:	2301      	movs	r3, #1
 8007384:	e0d5      	b.n	8007532 <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	685b      	ldr	r3, [r3, #4]
 800738a:	2b01      	cmp	r3, #1
 800738c:	d106      	bne.n	800739c <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800738e:	4b6d      	ldr	r3, [pc, #436]	@ (8007544 <HAL_RCC_ClockConfig+0x278>)
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	2204      	movs	r2, #4
 8007394:	4013      	ands	r3, r2
 8007396:	d109      	bne.n	80073ac <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8007398:	2301      	movs	r3, #1
 800739a:	e0ca      	b.n	8007532 <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800739c:	4b69      	ldr	r3, [pc, #420]	@ (8007544 <HAL_RCC_ClockConfig+0x278>)
 800739e:	681a      	ldr	r2, [r3, #0]
 80073a0:	2380      	movs	r3, #128	@ 0x80
 80073a2:	009b      	lsls	r3, r3, #2
 80073a4:	4013      	ands	r3, r2
 80073a6:	d101      	bne.n	80073ac <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 80073a8:	2301      	movs	r3, #1
 80073aa:	e0c2      	b.n	8007532 <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80073ac:	4b65      	ldr	r3, [pc, #404]	@ (8007544 <HAL_RCC_ClockConfig+0x278>)
 80073ae:	68db      	ldr	r3, [r3, #12]
 80073b0:	2203      	movs	r2, #3
 80073b2:	4393      	bics	r3, r2
 80073b4:	0019      	movs	r1, r3
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	685a      	ldr	r2, [r3, #4]
 80073ba:	4b62      	ldr	r3, [pc, #392]	@ (8007544 <HAL_RCC_ClockConfig+0x278>)
 80073bc:	430a      	orrs	r2, r1
 80073be:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80073c0:	f7fc fe10 	bl	8003fe4 <HAL_GetTick>
 80073c4:	0003      	movs	r3, r0
 80073c6:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	685b      	ldr	r3, [r3, #4]
 80073cc:	2b02      	cmp	r3, #2
 80073ce:	d111      	bne.n	80073f4 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80073d0:	e009      	b.n	80073e6 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80073d2:	f7fc fe07 	bl	8003fe4 <HAL_GetTick>
 80073d6:	0002      	movs	r2, r0
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	1ad3      	subs	r3, r2, r3
 80073dc:	4a58      	ldr	r2, [pc, #352]	@ (8007540 <HAL_RCC_ClockConfig+0x274>)
 80073de:	4293      	cmp	r3, r2
 80073e0:	d901      	bls.n	80073e6 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 80073e2:	2303      	movs	r3, #3
 80073e4:	e0a5      	b.n	8007532 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80073e6:	4b57      	ldr	r3, [pc, #348]	@ (8007544 <HAL_RCC_ClockConfig+0x278>)
 80073e8:	68db      	ldr	r3, [r3, #12]
 80073ea:	220c      	movs	r2, #12
 80073ec:	4013      	ands	r3, r2
 80073ee:	2b08      	cmp	r3, #8
 80073f0:	d1ef      	bne.n	80073d2 <HAL_RCC_ClockConfig+0x106>
 80073f2:	e03a      	b.n	800746a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	685b      	ldr	r3, [r3, #4]
 80073f8:	2b03      	cmp	r3, #3
 80073fa:	d111      	bne.n	8007420 <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80073fc:	e009      	b.n	8007412 <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80073fe:	f7fc fdf1 	bl	8003fe4 <HAL_GetTick>
 8007402:	0002      	movs	r2, r0
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	1ad3      	subs	r3, r2, r3
 8007408:	4a4d      	ldr	r2, [pc, #308]	@ (8007540 <HAL_RCC_ClockConfig+0x274>)
 800740a:	4293      	cmp	r3, r2
 800740c:	d901      	bls.n	8007412 <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 800740e:	2303      	movs	r3, #3
 8007410:	e08f      	b.n	8007532 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8007412:	4b4c      	ldr	r3, [pc, #304]	@ (8007544 <HAL_RCC_ClockConfig+0x278>)
 8007414:	68db      	ldr	r3, [r3, #12]
 8007416:	220c      	movs	r2, #12
 8007418:	4013      	ands	r3, r2
 800741a:	2b0c      	cmp	r3, #12
 800741c:	d1ef      	bne.n	80073fe <HAL_RCC_ClockConfig+0x132>
 800741e:	e024      	b.n	800746a <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8007420:	687b      	ldr	r3, [r7, #4]
 8007422:	685b      	ldr	r3, [r3, #4]
 8007424:	2b01      	cmp	r3, #1
 8007426:	d11b      	bne.n	8007460 <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8007428:	e009      	b.n	800743e <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800742a:	f7fc fddb 	bl	8003fe4 <HAL_GetTick>
 800742e:	0002      	movs	r2, r0
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	1ad3      	subs	r3, r2, r3
 8007434:	4a42      	ldr	r2, [pc, #264]	@ (8007540 <HAL_RCC_ClockConfig+0x274>)
 8007436:	4293      	cmp	r3, r2
 8007438:	d901      	bls.n	800743e <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 800743a:	2303      	movs	r3, #3
 800743c:	e079      	b.n	8007532 <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800743e:	4b41      	ldr	r3, [pc, #260]	@ (8007544 <HAL_RCC_ClockConfig+0x278>)
 8007440:	68db      	ldr	r3, [r3, #12]
 8007442:	220c      	movs	r2, #12
 8007444:	4013      	ands	r3, r2
 8007446:	2b04      	cmp	r3, #4
 8007448:	d1ef      	bne.n	800742a <HAL_RCC_ClockConfig+0x15e>
 800744a:	e00e      	b.n	800746a <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800744c:	f7fc fdca 	bl	8003fe4 <HAL_GetTick>
 8007450:	0002      	movs	r2, r0
 8007452:	68fb      	ldr	r3, [r7, #12]
 8007454:	1ad3      	subs	r3, r2, r3
 8007456:	4a3a      	ldr	r2, [pc, #232]	@ (8007540 <HAL_RCC_ClockConfig+0x274>)
 8007458:	4293      	cmp	r3, r2
 800745a:	d901      	bls.n	8007460 <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 800745c:	2303      	movs	r3, #3
 800745e:	e068      	b.n	8007532 <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8007460:	4b38      	ldr	r3, [pc, #224]	@ (8007544 <HAL_RCC_ClockConfig+0x278>)
 8007462:	68db      	ldr	r3, [r3, #12]
 8007464:	220c      	movs	r2, #12
 8007466:	4013      	ands	r3, r2
 8007468:	d1f0      	bne.n	800744c <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800746a:	4b34      	ldr	r3, [pc, #208]	@ (800753c <HAL_RCC_ClockConfig+0x270>)
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	2201      	movs	r2, #1
 8007470:	4013      	ands	r3, r2
 8007472:	683a      	ldr	r2, [r7, #0]
 8007474:	429a      	cmp	r2, r3
 8007476:	d21e      	bcs.n	80074b6 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007478:	4b30      	ldr	r3, [pc, #192]	@ (800753c <HAL_RCC_ClockConfig+0x270>)
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	2201      	movs	r2, #1
 800747e:	4393      	bics	r3, r2
 8007480:	0019      	movs	r1, r3
 8007482:	4b2e      	ldr	r3, [pc, #184]	@ (800753c <HAL_RCC_ClockConfig+0x270>)
 8007484:	683a      	ldr	r2, [r7, #0]
 8007486:	430a      	orrs	r2, r1
 8007488:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800748a:	f7fc fdab 	bl	8003fe4 <HAL_GetTick>
 800748e:	0003      	movs	r3, r0
 8007490:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007492:	e009      	b.n	80074a8 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007494:	f7fc fda6 	bl	8003fe4 <HAL_GetTick>
 8007498:	0002      	movs	r2, r0
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	1ad3      	subs	r3, r2, r3
 800749e:	4a28      	ldr	r2, [pc, #160]	@ (8007540 <HAL_RCC_ClockConfig+0x274>)
 80074a0:	4293      	cmp	r3, r2
 80074a2:	d901      	bls.n	80074a8 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 80074a4:	2303      	movs	r3, #3
 80074a6:	e044      	b.n	8007532 <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80074a8:	4b24      	ldr	r3, [pc, #144]	@ (800753c <HAL_RCC_ClockConfig+0x270>)
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	2201      	movs	r2, #1
 80074ae:	4013      	ands	r3, r2
 80074b0:	683a      	ldr	r2, [r7, #0]
 80074b2:	429a      	cmp	r2, r3
 80074b4:	d1ee      	bne.n	8007494 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	2204      	movs	r2, #4
 80074bc:	4013      	ands	r3, r2
 80074be:	d009      	beq.n	80074d4 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80074c0:	4b20      	ldr	r3, [pc, #128]	@ (8007544 <HAL_RCC_ClockConfig+0x278>)
 80074c2:	68db      	ldr	r3, [r3, #12]
 80074c4:	4a20      	ldr	r2, [pc, #128]	@ (8007548 <HAL_RCC_ClockConfig+0x27c>)
 80074c6:	4013      	ands	r3, r2
 80074c8:	0019      	movs	r1, r3
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	68da      	ldr	r2, [r3, #12]
 80074ce:	4b1d      	ldr	r3, [pc, #116]	@ (8007544 <HAL_RCC_ClockConfig+0x278>)
 80074d0:	430a      	orrs	r2, r1
 80074d2:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80074d4:	687b      	ldr	r3, [r7, #4]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	2208      	movs	r2, #8
 80074da:	4013      	ands	r3, r2
 80074dc:	d00a      	beq.n	80074f4 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80074de:	4b19      	ldr	r3, [pc, #100]	@ (8007544 <HAL_RCC_ClockConfig+0x278>)
 80074e0:	68db      	ldr	r3, [r3, #12]
 80074e2:	4a1a      	ldr	r2, [pc, #104]	@ (800754c <HAL_RCC_ClockConfig+0x280>)
 80074e4:	4013      	ands	r3, r2
 80074e6:	0019      	movs	r1, r3
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	691b      	ldr	r3, [r3, #16]
 80074ec:	00da      	lsls	r2, r3, #3
 80074ee:	4b15      	ldr	r3, [pc, #84]	@ (8007544 <HAL_RCC_ClockConfig+0x278>)
 80074f0:	430a      	orrs	r2, r1
 80074f2:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80074f4:	f000 f832 	bl	800755c <HAL_RCC_GetSysClockFreq>
 80074f8:	0001      	movs	r1, r0
 80074fa:	4b12      	ldr	r3, [pc, #72]	@ (8007544 <HAL_RCC_ClockConfig+0x278>)
 80074fc:	68db      	ldr	r3, [r3, #12]
 80074fe:	091b      	lsrs	r3, r3, #4
 8007500:	220f      	movs	r2, #15
 8007502:	4013      	ands	r3, r2
 8007504:	4a12      	ldr	r2, [pc, #72]	@ (8007550 <HAL_RCC_ClockConfig+0x284>)
 8007506:	5cd3      	ldrb	r3, [r2, r3]
 8007508:	000a      	movs	r2, r1
 800750a:	40da      	lsrs	r2, r3
 800750c:	4b11      	ldr	r3, [pc, #68]	@ (8007554 <HAL_RCC_ClockConfig+0x288>)
 800750e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8007510:	4b11      	ldr	r3, [pc, #68]	@ (8007558 <HAL_RCC_ClockConfig+0x28c>)
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	250b      	movs	r5, #11
 8007516:	197c      	adds	r4, r7, r5
 8007518:	0018      	movs	r0, r3
 800751a:	f7fc fd1d 	bl	8003f58 <HAL_InitTick>
 800751e:	0003      	movs	r3, r0
 8007520:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8007522:	197b      	adds	r3, r7, r5
 8007524:	781b      	ldrb	r3, [r3, #0]
 8007526:	2b00      	cmp	r3, #0
 8007528:	d002      	beq.n	8007530 <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 800752a:	197b      	adds	r3, r7, r5
 800752c:	781b      	ldrb	r3, [r3, #0]
 800752e:	e000      	b.n	8007532 <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8007530:	2300      	movs	r3, #0
}
 8007532:	0018      	movs	r0, r3
 8007534:	46bd      	mov	sp, r7
 8007536:	b004      	add	sp, #16
 8007538:	bdb0      	pop	{r4, r5, r7, pc}
 800753a:	46c0      	nop			@ (mov r8, r8)
 800753c:	40022000 	.word	0x40022000
 8007540:	00001388 	.word	0x00001388
 8007544:	40021000 	.word	0x40021000
 8007548:	fffff8ff 	.word	0xfffff8ff
 800754c:	ffffc7ff 	.word	0xffffc7ff
 8007550:	0800b5f8 	.word	0x0800b5f8
 8007554:	20000000 	.word	0x20000000
 8007558:	20000010 	.word	0x20000010

0800755c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800755c:	b5b0      	push	{r4, r5, r7, lr}
 800755e:	b08e      	sub	sp, #56	@ 0x38
 8007560:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8007562:	4b4c      	ldr	r3, [pc, #304]	@ (8007694 <HAL_RCC_GetSysClockFreq+0x138>)
 8007564:	68db      	ldr	r3, [r3, #12]
 8007566:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8007568:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800756a:	230c      	movs	r3, #12
 800756c:	4013      	ands	r3, r2
 800756e:	2b0c      	cmp	r3, #12
 8007570:	d014      	beq.n	800759c <HAL_RCC_GetSysClockFreq+0x40>
 8007572:	d900      	bls.n	8007576 <HAL_RCC_GetSysClockFreq+0x1a>
 8007574:	e07b      	b.n	800766e <HAL_RCC_GetSysClockFreq+0x112>
 8007576:	2b04      	cmp	r3, #4
 8007578:	d002      	beq.n	8007580 <HAL_RCC_GetSysClockFreq+0x24>
 800757a:	2b08      	cmp	r3, #8
 800757c:	d00b      	beq.n	8007596 <HAL_RCC_GetSysClockFreq+0x3a>
 800757e:	e076      	b.n	800766e <HAL_RCC_GetSysClockFreq+0x112>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8007580:	4b44      	ldr	r3, [pc, #272]	@ (8007694 <HAL_RCC_GetSysClockFreq+0x138>)
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	2210      	movs	r2, #16
 8007586:	4013      	ands	r3, r2
 8007588:	d002      	beq.n	8007590 <HAL_RCC_GetSysClockFreq+0x34>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 800758a:	4b43      	ldr	r3, [pc, #268]	@ (8007698 <HAL_RCC_GetSysClockFreq+0x13c>)
 800758c:	633b      	str	r3, [r7, #48]	@ 0x30
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 800758e:	e07c      	b.n	800768a <HAL_RCC_GetSysClockFreq+0x12e>
        sysclockfreq =  HSI_VALUE;
 8007590:	4b42      	ldr	r3, [pc, #264]	@ (800769c <HAL_RCC_GetSysClockFreq+0x140>)
 8007592:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8007594:	e079      	b.n	800768a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8007596:	4b42      	ldr	r3, [pc, #264]	@ (80076a0 <HAL_RCC_GetSysClockFreq+0x144>)
 8007598:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 800759a:	e076      	b.n	800768a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800759c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800759e:	0c9a      	lsrs	r2, r3, #18
 80075a0:	230f      	movs	r3, #15
 80075a2:	401a      	ands	r2, r3
 80075a4:	4b3f      	ldr	r3, [pc, #252]	@ (80076a4 <HAL_RCC_GetSysClockFreq+0x148>)
 80075a6:	5c9b      	ldrb	r3, [r3, r2]
 80075a8:	62bb      	str	r3, [r7, #40]	@ 0x28
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 80075aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80075ac:	0d9a      	lsrs	r2, r3, #22
 80075ae:	2303      	movs	r3, #3
 80075b0:	4013      	ands	r3, r2
 80075b2:	3301      	adds	r3, #1
 80075b4:	627b      	str	r3, [r7, #36]	@ 0x24
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80075b6:	4b37      	ldr	r3, [pc, #220]	@ (8007694 <HAL_RCC_GetSysClockFreq+0x138>)
 80075b8:	68da      	ldr	r2, [r3, #12]
 80075ba:	2380      	movs	r3, #128	@ 0x80
 80075bc:	025b      	lsls	r3, r3, #9
 80075be:	4013      	ands	r3, r2
 80075c0:	d01a      	beq.n	80075f8 <HAL_RCC_GetSysClockFreq+0x9c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 80075c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80075c4:	61bb      	str	r3, [r7, #24]
 80075c6:	2300      	movs	r3, #0
 80075c8:	61fb      	str	r3, [r7, #28]
 80075ca:	4a35      	ldr	r2, [pc, #212]	@ (80076a0 <HAL_RCC_GetSysClockFreq+0x144>)
 80075cc:	2300      	movs	r3, #0
 80075ce:	69b8      	ldr	r0, [r7, #24]
 80075d0:	69f9      	ldr	r1, [r7, #28]
 80075d2:	f7f8 ff89 	bl	80004e8 <__aeabi_lmul>
 80075d6:	0002      	movs	r2, r0
 80075d8:	000b      	movs	r3, r1
 80075da:	0010      	movs	r0, r2
 80075dc:	0019      	movs	r1, r3
 80075de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075e0:	613b      	str	r3, [r7, #16]
 80075e2:	2300      	movs	r3, #0
 80075e4:	617b      	str	r3, [r7, #20]
 80075e6:	693a      	ldr	r2, [r7, #16]
 80075e8:	697b      	ldr	r3, [r7, #20]
 80075ea:	f7f8 ff5d 	bl	80004a8 <__aeabi_uldivmod>
 80075ee:	0002      	movs	r2, r0
 80075f0:	000b      	movs	r3, r1
 80075f2:	0013      	movs	r3, r2
 80075f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80075f6:	e037      	b.n	8007668 <HAL_RCC_GetSysClockFreq+0x10c>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 80075f8:	4b26      	ldr	r3, [pc, #152]	@ (8007694 <HAL_RCC_GetSysClockFreq+0x138>)
 80075fa:	681b      	ldr	r3, [r3, #0]
 80075fc:	2210      	movs	r2, #16
 80075fe:	4013      	ands	r3, r2
 8007600:	d01a      	beq.n	8007638 <HAL_RCC_GetSysClockFreq+0xdc>
        {
          pllvco = (uint32_t)((((uint64_t)(HSI_VALUE >> 2)) * (uint64_t)pllm) / (uint64_t)plld);
 8007602:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007604:	60bb      	str	r3, [r7, #8]
 8007606:	2300      	movs	r3, #0
 8007608:	60fb      	str	r3, [r7, #12]
 800760a:	4a23      	ldr	r2, [pc, #140]	@ (8007698 <HAL_RCC_GetSysClockFreq+0x13c>)
 800760c:	2300      	movs	r3, #0
 800760e:	68b8      	ldr	r0, [r7, #8]
 8007610:	68f9      	ldr	r1, [r7, #12]
 8007612:	f7f8 ff69 	bl	80004e8 <__aeabi_lmul>
 8007616:	0002      	movs	r2, r0
 8007618:	000b      	movs	r3, r1
 800761a:	0010      	movs	r0, r2
 800761c:	0019      	movs	r1, r3
 800761e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007620:	603b      	str	r3, [r7, #0]
 8007622:	2300      	movs	r3, #0
 8007624:	607b      	str	r3, [r7, #4]
 8007626:	683a      	ldr	r2, [r7, #0]
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	f7f8 ff3d 	bl	80004a8 <__aeabi_uldivmod>
 800762e:	0002      	movs	r2, r0
 8007630:	000b      	movs	r3, r1
 8007632:	0013      	movs	r3, r2
 8007634:	637b      	str	r3, [r7, #52]	@ 0x34
 8007636:	e017      	b.n	8007668 <HAL_RCC_GetSysClockFreq+0x10c>
        }
        else
        {
         pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8007638:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800763a:	0018      	movs	r0, r3
 800763c:	2300      	movs	r3, #0
 800763e:	0019      	movs	r1, r3
 8007640:	4a16      	ldr	r2, [pc, #88]	@ (800769c <HAL_RCC_GetSysClockFreq+0x140>)
 8007642:	2300      	movs	r3, #0
 8007644:	f7f8 ff50 	bl	80004e8 <__aeabi_lmul>
 8007648:	0002      	movs	r2, r0
 800764a:	000b      	movs	r3, r1
 800764c:	0010      	movs	r0, r2
 800764e:	0019      	movs	r1, r3
 8007650:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007652:	001c      	movs	r4, r3
 8007654:	2300      	movs	r3, #0
 8007656:	001d      	movs	r5, r3
 8007658:	0022      	movs	r2, r4
 800765a:	002b      	movs	r3, r5
 800765c:	f7f8 ff24 	bl	80004a8 <__aeabi_uldivmod>
 8007660:	0002      	movs	r2, r0
 8007662:	000b      	movs	r3, r1
 8007664:	0013      	movs	r3, r2
 8007666:	637b      	str	r3, [r7, #52]	@ 0x34
        }
      }
      sysclockfreq = pllvco;
 8007668:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800766a:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 800766c:	e00d      	b.n	800768a <HAL_RCC_GetSysClockFreq+0x12e>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 800766e:	4b09      	ldr	r3, [pc, #36]	@ (8007694 <HAL_RCC_GetSysClockFreq+0x138>)
 8007670:	685b      	ldr	r3, [r3, #4]
 8007672:	0b5b      	lsrs	r3, r3, #13
 8007674:	2207      	movs	r2, #7
 8007676:	4013      	ands	r3, r2
 8007678:	623b      	str	r3, [r7, #32]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 800767a:	6a3b      	ldr	r3, [r7, #32]
 800767c:	3301      	adds	r3, #1
 800767e:	2280      	movs	r2, #128	@ 0x80
 8007680:	0212      	lsls	r2, r2, #8
 8007682:	409a      	lsls	r2, r3
 8007684:	0013      	movs	r3, r2
 8007686:	633b      	str	r3, [r7, #48]	@ 0x30
      break;
 8007688:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 800768a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
}
 800768c:	0018      	movs	r0, r3
 800768e:	46bd      	mov	sp, r7
 8007690:	b00e      	add	sp, #56	@ 0x38
 8007692:	bdb0      	pop	{r4, r5, r7, pc}
 8007694:	40021000 	.word	0x40021000
 8007698:	003d0900 	.word	0x003d0900
 800769c:	00f42400 	.word	0x00f42400
 80076a0:	007a1200 	.word	0x007a1200
 80076a4:	0800b610 	.word	0x0800b610

080076a8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80076a8:	b580      	push	{r7, lr}
 80076aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80076ac:	4b02      	ldr	r3, [pc, #8]	@ (80076b8 <HAL_RCC_GetHCLKFreq+0x10>)
 80076ae:	681b      	ldr	r3, [r3, #0]
}
 80076b0:	0018      	movs	r0, r3
 80076b2:	46bd      	mov	sp, r7
 80076b4:	bd80      	pop	{r7, pc}
 80076b6:	46c0      	nop			@ (mov r8, r8)
 80076b8:	20000000 	.word	0x20000000

080076bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80076bc:	b580      	push	{r7, lr}
 80076be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 80076c0:	f7ff fff2 	bl	80076a8 <HAL_RCC_GetHCLKFreq>
 80076c4:	0001      	movs	r1, r0
 80076c6:	4b06      	ldr	r3, [pc, #24]	@ (80076e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80076c8:	68db      	ldr	r3, [r3, #12]
 80076ca:	0a1b      	lsrs	r3, r3, #8
 80076cc:	2207      	movs	r2, #7
 80076ce:	4013      	ands	r3, r2
 80076d0:	4a04      	ldr	r2, [pc, #16]	@ (80076e4 <HAL_RCC_GetPCLK1Freq+0x28>)
 80076d2:	5cd3      	ldrb	r3, [r2, r3]
 80076d4:	40d9      	lsrs	r1, r3
 80076d6:	000b      	movs	r3, r1
}
 80076d8:	0018      	movs	r0, r3
 80076da:	46bd      	mov	sp, r7
 80076dc:	bd80      	pop	{r7, pc}
 80076de:	46c0      	nop			@ (mov r8, r8)
 80076e0:	40021000 	.word	0x40021000
 80076e4:	0800b608 	.word	0x0800b608

080076e8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80076e8:	b580      	push	{r7, lr}
 80076ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80076ec:	f7ff ffdc 	bl	80076a8 <HAL_RCC_GetHCLKFreq>
 80076f0:	0001      	movs	r1, r0
 80076f2:	4b06      	ldr	r3, [pc, #24]	@ (800770c <HAL_RCC_GetPCLK2Freq+0x24>)
 80076f4:	68db      	ldr	r3, [r3, #12]
 80076f6:	0adb      	lsrs	r3, r3, #11
 80076f8:	2207      	movs	r2, #7
 80076fa:	4013      	ands	r3, r2
 80076fc:	4a04      	ldr	r2, [pc, #16]	@ (8007710 <HAL_RCC_GetPCLK2Freq+0x28>)
 80076fe:	5cd3      	ldrb	r3, [r2, r3]
 8007700:	40d9      	lsrs	r1, r3
 8007702:	000b      	movs	r3, r1
}
 8007704:	0018      	movs	r0, r3
 8007706:	46bd      	mov	sp, r7
 8007708:	bd80      	pop	{r7, pc}
 800770a:	46c0      	nop			@ (mov r8, r8)
 800770c:	40021000 	.word	0x40021000
 8007710:	0800b608 	.word	0x0800b608

08007714 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007714:	b580      	push	{r7, lr}
 8007716:	b086      	sub	sp, #24
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 800771c:	2017      	movs	r0, #23
 800771e:	183b      	adds	r3, r7, r0
 8007720:	2200      	movs	r2, #0
 8007722:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	2220      	movs	r2, #32
 800772a:	4013      	ands	r3, r2
 800772c:	d100      	bne.n	8007730 <HAL_RCCEx_PeriphCLKConfig+0x1c>
 800772e:	e0c7      	b.n	80078c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007730:	4b9b      	ldr	r3, [pc, #620]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007732:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007734:	2380      	movs	r3, #128	@ 0x80
 8007736:	055b      	lsls	r3, r3, #21
 8007738:	4013      	ands	r3, r2
 800773a:	d109      	bne.n	8007750 <HAL_RCCEx_PeriphCLKConfig+0x3c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800773c:	4b98      	ldr	r3, [pc, #608]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800773e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007740:	4b97      	ldr	r3, [pc, #604]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007742:	2180      	movs	r1, #128	@ 0x80
 8007744:	0549      	lsls	r1, r1, #21
 8007746:	430a      	orrs	r2, r1
 8007748:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 800774a:	183b      	adds	r3, r7, r0
 800774c:	2201      	movs	r2, #1
 800774e:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007750:	4b94      	ldr	r3, [pc, #592]	@ (80079a4 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8007752:	681a      	ldr	r2, [r3, #0]
 8007754:	2380      	movs	r3, #128	@ 0x80
 8007756:	005b      	lsls	r3, r3, #1
 8007758:	4013      	ands	r3, r2
 800775a:	d11a      	bne.n	8007792 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800775c:	4b91      	ldr	r3, [pc, #580]	@ (80079a4 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 800775e:	681a      	ldr	r2, [r3, #0]
 8007760:	4b90      	ldr	r3, [pc, #576]	@ (80079a4 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8007762:	2180      	movs	r1, #128	@ 0x80
 8007764:	0049      	lsls	r1, r1, #1
 8007766:	430a      	orrs	r2, r1
 8007768:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800776a:	f7fc fc3b 	bl	8003fe4 <HAL_GetTick>
 800776e:	0003      	movs	r3, r0
 8007770:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007772:	e008      	b.n	8007786 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007774:	f7fc fc36 	bl	8003fe4 <HAL_GetTick>
 8007778:	0002      	movs	r2, r0
 800777a:	693b      	ldr	r3, [r7, #16]
 800777c:	1ad3      	subs	r3, r2, r3
 800777e:	2b64      	cmp	r3, #100	@ 0x64
 8007780:	d901      	bls.n	8007786 <HAL_RCCEx_PeriphCLKConfig+0x72>
        {
          return HAL_TIMEOUT;
 8007782:	2303      	movs	r3, #3
 8007784:	e107      	b.n	8007996 <HAL_RCCEx_PeriphCLKConfig+0x282>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007786:	4b87      	ldr	r3, [pc, #540]	@ (80079a4 <HAL_RCCEx_PeriphCLKConfig+0x290>)
 8007788:	681a      	ldr	r2, [r3, #0]
 800778a:	2380      	movs	r3, #128	@ 0x80
 800778c:	005b      	lsls	r3, r3, #1
 800778e:	4013      	ands	r3, r2
 8007790:	d0f0      	beq.n	8007774 <HAL_RCCEx_PeriphCLKConfig+0x60>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 8007792:	4b83      	ldr	r3, [pc, #524]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007794:	681a      	ldr	r2, [r3, #0]
 8007796:	23c0      	movs	r3, #192	@ 0xc0
 8007798:	039b      	lsls	r3, r3, #14
 800779a:	4013      	ands	r3, r2
 800779c:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	685a      	ldr	r2, [r3, #4]
 80077a2:	23c0      	movs	r3, #192	@ 0xc0
 80077a4:	039b      	lsls	r3, r3, #14
 80077a6:	4013      	ands	r3, r2
 80077a8:	68fa      	ldr	r2, [r7, #12]
 80077aa:	429a      	cmp	r2, r3
 80077ac:	d013      	beq.n	80077d6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	685a      	ldr	r2, [r3, #4]
 80077b2:	23c0      	movs	r3, #192	@ 0xc0
 80077b4:	029b      	lsls	r3, r3, #10
 80077b6:	401a      	ands	r2, r3
 80077b8:	23c0      	movs	r3, #192	@ 0xc0
 80077ba:	029b      	lsls	r3, r3, #10
 80077bc:	429a      	cmp	r2, r3
 80077be:	d10a      	bne.n	80077d6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 80077c0:	4b77      	ldr	r3, [pc, #476]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80077c2:	681a      	ldr	r2, [r3, #0]
 80077c4:	2380      	movs	r3, #128	@ 0x80
 80077c6:	029b      	lsls	r3, r3, #10
 80077c8:	401a      	ands	r2, r3
 80077ca:	2380      	movs	r3, #128	@ 0x80
 80077cc:	029b      	lsls	r3, r3, #10
 80077ce:	429a      	cmp	r2, r3
 80077d0:	d101      	bne.n	80077d6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 80077d2:	2301      	movs	r3, #1
 80077d4:	e0df      	b.n	8007996 <HAL_RCCEx_PeriphCLKConfig+0x282>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 80077d6:	4b72      	ldr	r3, [pc, #456]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80077d8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80077da:	23c0      	movs	r3, #192	@ 0xc0
 80077dc:	029b      	lsls	r3, r3, #10
 80077de:	4013      	ands	r3, r2
 80077e0:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 80077e2:	68fb      	ldr	r3, [r7, #12]
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d03b      	beq.n	8007860 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	685a      	ldr	r2, [r3, #4]
 80077ec:	23c0      	movs	r3, #192	@ 0xc0
 80077ee:	029b      	lsls	r3, r3, #10
 80077f0:	4013      	ands	r3, r2
 80077f2:	68fa      	ldr	r2, [r7, #12]
 80077f4:	429a      	cmp	r2, r3
 80077f6:	d033      	beq.n	8007860 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	2220      	movs	r2, #32
 80077fe:	4013      	ands	r3, r2
 8007800:	d02e      	beq.n	8007860 <HAL_RCCEx_PeriphCLKConfig+0x14c>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8007802:	4b67      	ldr	r3, [pc, #412]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007804:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007806:	4a68      	ldr	r2, [pc, #416]	@ (80079a8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 8007808:	4013      	ands	r3, r2
 800780a:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800780c:	4b64      	ldr	r3, [pc, #400]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800780e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007810:	4b63      	ldr	r3, [pc, #396]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007812:	2180      	movs	r1, #128	@ 0x80
 8007814:	0309      	lsls	r1, r1, #12
 8007816:	430a      	orrs	r2, r1
 8007818:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 800781a:	4b61      	ldr	r3, [pc, #388]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800781c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800781e:	4b60      	ldr	r3, [pc, #384]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007820:	4962      	ldr	r1, [pc, #392]	@ (80079ac <HAL_RCCEx_PeriphCLKConfig+0x298>)
 8007822:	400a      	ands	r2, r1
 8007824:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 8007826:	4b5e      	ldr	r3, [pc, #376]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007828:	68fa      	ldr	r2, [r7, #12]
 800782a:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 800782c:	68fa      	ldr	r2, [r7, #12]
 800782e:	2380      	movs	r3, #128	@ 0x80
 8007830:	005b      	lsls	r3, r3, #1
 8007832:	4013      	ands	r3, r2
 8007834:	d014      	beq.n	8007860 <HAL_RCCEx_PeriphCLKConfig+0x14c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007836:	f7fc fbd5 	bl	8003fe4 <HAL_GetTick>
 800783a:	0003      	movs	r3, r0
 800783c:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800783e:	e009      	b.n	8007854 <HAL_RCCEx_PeriphCLKConfig+0x140>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8007840:	f7fc fbd0 	bl	8003fe4 <HAL_GetTick>
 8007844:	0002      	movs	r2, r0
 8007846:	693b      	ldr	r3, [r7, #16]
 8007848:	1ad3      	subs	r3, r2, r3
 800784a:	4a59      	ldr	r2, [pc, #356]	@ (80079b0 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 800784c:	4293      	cmp	r3, r2
 800784e:	d901      	bls.n	8007854 <HAL_RCCEx_PeriphCLKConfig+0x140>
          {
            return HAL_TIMEOUT;
 8007850:	2303      	movs	r3, #3
 8007852:	e0a0      	b.n	8007996 <HAL_RCCEx_PeriphCLKConfig+0x282>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8007854:	4b52      	ldr	r3, [pc, #328]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007856:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8007858:	2380      	movs	r3, #128	@ 0x80
 800785a:	009b      	lsls	r3, r3, #2
 800785c:	4013      	ands	r3, r2
 800785e:	d0ef      	beq.n	8007840 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	2220      	movs	r2, #32
 8007866:	4013      	ands	r3, r2
 8007868:	d01f      	beq.n	80078aa <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	685a      	ldr	r2, [r3, #4]
 800786e:	23c0      	movs	r3, #192	@ 0xc0
 8007870:	029b      	lsls	r3, r3, #10
 8007872:	401a      	ands	r2, r3
 8007874:	23c0      	movs	r3, #192	@ 0xc0
 8007876:	029b      	lsls	r3, r3, #10
 8007878:	429a      	cmp	r2, r3
 800787a:	d10c      	bne.n	8007896 <HAL_RCCEx_PeriphCLKConfig+0x182>
 800787c:	4b48      	ldr	r3, [pc, #288]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 800787e:	681b      	ldr	r3, [r3, #0]
 8007880:	4a4c      	ldr	r2, [pc, #304]	@ (80079b4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8007882:	4013      	ands	r3, r2
 8007884:	0019      	movs	r1, r3
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	685a      	ldr	r2, [r3, #4]
 800788a:	23c0      	movs	r3, #192	@ 0xc0
 800788c:	039b      	lsls	r3, r3, #14
 800788e:	401a      	ands	r2, r3
 8007890:	4b43      	ldr	r3, [pc, #268]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007892:	430a      	orrs	r2, r1
 8007894:	601a      	str	r2, [r3, #0]
 8007896:	4b42      	ldr	r3, [pc, #264]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007898:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	685a      	ldr	r2, [r3, #4]
 800789e:	23c0      	movs	r3, #192	@ 0xc0
 80078a0:	029b      	lsls	r3, r3, #10
 80078a2:	401a      	ands	r2, r3
 80078a4:	4b3e      	ldr	r3, [pc, #248]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80078a6:	430a      	orrs	r2, r1
 80078a8:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80078aa:	2317      	movs	r3, #23
 80078ac:	18fb      	adds	r3, r7, r3
 80078ae:	781b      	ldrb	r3, [r3, #0]
 80078b0:	2b01      	cmp	r3, #1
 80078b2:	d105      	bne.n	80078c0 <HAL_RCCEx_PeriphCLKConfig+0x1ac>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80078b4:	4b3a      	ldr	r3, [pc, #232]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80078b6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80078b8:	4b39      	ldr	r3, [pc, #228]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80078ba:	493f      	ldr	r1, [pc, #252]	@ (80079b8 <HAL_RCCEx_PeriphCLKConfig+0x2a4>)
 80078bc:	400a      	ands	r2, r1
 80078be:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	2201      	movs	r2, #1
 80078c6:	4013      	ands	r3, r2
 80078c8:	d009      	beq.n	80078de <HAL_RCCEx_PeriphCLKConfig+0x1ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80078ca:	4b35      	ldr	r3, [pc, #212]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80078cc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078ce:	2203      	movs	r2, #3
 80078d0:	4393      	bics	r3, r2
 80078d2:	0019      	movs	r1, r3
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	689a      	ldr	r2, [r3, #8]
 80078d8:	4b31      	ldr	r3, [pc, #196]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80078da:	430a      	orrs	r2, r1
 80078dc:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	2202      	movs	r2, #2
 80078e4:	4013      	ands	r3, r2
 80078e6:	d009      	beq.n	80078fc <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80078e8:	4b2d      	ldr	r3, [pc, #180]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80078ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80078ec:	220c      	movs	r2, #12
 80078ee:	4393      	bics	r3, r2
 80078f0:	0019      	movs	r1, r3
 80078f2:	687b      	ldr	r3, [r7, #4]
 80078f4:	68da      	ldr	r2, [r3, #12]
 80078f6:	4b2a      	ldr	r3, [pc, #168]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 80078f8:	430a      	orrs	r2, r1
 80078fa:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	681b      	ldr	r3, [r3, #0]
 8007900:	2204      	movs	r2, #4
 8007902:	4013      	ands	r3, r2
 8007904:	d009      	beq.n	800791a <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007906:	4b26      	ldr	r3, [pc, #152]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007908:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800790a:	4a2c      	ldr	r2, [pc, #176]	@ (80079bc <HAL_RCCEx_PeriphCLKConfig+0x2a8>)
 800790c:	4013      	ands	r3, r2
 800790e:	0019      	movs	r1, r3
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	691a      	ldr	r2, [r3, #16]
 8007914:	4b22      	ldr	r3, [pc, #136]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007916:	430a      	orrs	r2, r1
 8007918:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	2208      	movs	r2, #8
 8007920:	4013      	ands	r3, r2
 8007922:	d009      	beq.n	8007938 <HAL_RCCEx_PeriphCLKConfig+0x224>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007924:	4b1e      	ldr	r3, [pc, #120]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007926:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007928:	4a25      	ldr	r2, [pc, #148]	@ (80079c0 <HAL_RCCEx_PeriphCLKConfig+0x2ac>)
 800792a:	4013      	ands	r3, r2
 800792c:	0019      	movs	r1, r3
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	695a      	ldr	r2, [r3, #20]
 8007932:	4b1b      	ldr	r3, [pc, #108]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007934:	430a      	orrs	r2, r1
 8007936:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

#if defined (RCC_CCIPR_I2C3SEL)
    /*------------------------------ I2C3 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681a      	ldr	r2, [r3, #0]
 800793c:	2380      	movs	r3, #128	@ 0x80
 800793e:	005b      	lsls	r3, r3, #1
 8007940:	4013      	ands	r3, r2
 8007942:	d009      	beq.n	8007958 <HAL_RCCEx_PeriphCLKConfig+0x244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007944:	4b16      	ldr	r3, [pc, #88]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007946:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007948:	4a17      	ldr	r2, [pc, #92]	@ (80079a8 <HAL_RCCEx_PeriphCLKConfig+0x294>)
 800794a:	4013      	ands	r3, r2
 800794c:	0019      	movs	r1, r3
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	699a      	ldr	r2, [r3, #24]
 8007952:	4b13      	ldr	r3, [pc, #76]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007954:	430a      	orrs	r2, r1
 8007956:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	2240      	movs	r2, #64	@ 0x40
 800795e:	4013      	ands	r3, r2
 8007960:	d009      	beq.n	8007976 <HAL_RCCEx_PeriphCLKConfig+0x262>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007962:	4b0f      	ldr	r3, [pc, #60]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007964:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007966:	4a17      	ldr	r2, [pc, #92]	@ (80079c4 <HAL_RCCEx_PeriphCLKConfig+0x2b0>)
 8007968:	4013      	ands	r3, r2
 800796a:	0019      	movs	r1, r3
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	6a1a      	ldr	r2, [r3, #32]
 8007970:	4b0b      	ldr	r3, [pc, #44]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007972:	430a      	orrs	r2, r1
 8007974:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	2280      	movs	r2, #128	@ 0x80
 800797c:	4013      	ands	r3, r2
 800797e:	d009      	beq.n	8007994 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8007980:	4b07      	ldr	r3, [pc, #28]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007982:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007984:	4a10      	ldr	r2, [pc, #64]	@ (80079c8 <HAL_RCCEx_PeriphCLKConfig+0x2b4>)
 8007986:	4013      	ands	r3, r2
 8007988:	0019      	movs	r1, r3
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	69da      	ldr	r2, [r3, #28]
 800798e:	4b04      	ldr	r3, [pc, #16]	@ (80079a0 <HAL_RCCEx_PeriphCLKConfig+0x28c>)
 8007990:	430a      	orrs	r2, r1
 8007992:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8007994:	2300      	movs	r3, #0
}
 8007996:	0018      	movs	r0, r3
 8007998:	46bd      	mov	sp, r7
 800799a:	b006      	add	sp, #24
 800799c:	bd80      	pop	{r7, pc}
 800799e:	46c0      	nop			@ (mov r8, r8)
 80079a0:	40021000 	.word	0x40021000
 80079a4:	40007000 	.word	0x40007000
 80079a8:	fffcffff 	.word	0xfffcffff
 80079ac:	fff7ffff 	.word	0xfff7ffff
 80079b0:	00001388 	.word	0x00001388
 80079b4:	ffcfffff 	.word	0xffcfffff
 80079b8:	efffffff 	.word	0xefffffff
 80079bc:	fffff3ff 	.word	0xfffff3ff
 80079c0:	ffffcfff 	.word	0xffffcfff
 80079c4:	fbffffff 	.word	0xfbffffff
 80079c8:	fff3ffff 	.word	0xfff3ffff

080079cc <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80079cc:	b580      	push	{r7, lr}
 80079ce:	b082      	sub	sp, #8
 80079d0:	af00      	add	r7, sp, #0
 80079d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d101      	bne.n	80079de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80079da:	2301      	movs	r3, #1
 80079dc:	e044      	b.n	8007a68 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80079e2:	2b00      	cmp	r3, #0
 80079e4:	d107      	bne.n	80079f6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	2278      	movs	r2, #120	@ 0x78
 80079ea:	2100      	movs	r1, #0
 80079ec:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	0018      	movs	r0, r3
 80079f2:	f7fb fe2b 	bl	800364c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	2224      	movs	r2, #36	@ 0x24
 80079fa:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	681a      	ldr	r2, [r3, #0]
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	2101      	movs	r1, #1
 8007a08:	438a      	bics	r2, r1
 8007a0a:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	0018      	movs	r0, r3
 8007a10:	f000 f8d0 	bl	8007bb4 <UART_SetConfig>
 8007a14:	0003      	movs	r3, r0
 8007a16:	2b01      	cmp	r3, #1
 8007a18:	d101      	bne.n	8007a1e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007a1a:	2301      	movs	r3, #1
 8007a1c:	e024      	b.n	8007a68 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d003      	beq.n	8007a2e <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	0018      	movs	r0, r3
 8007a2a:	f000 fb61 	bl	80080f0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	681b      	ldr	r3, [r3, #0]
 8007a32:	685a      	ldr	r2, [r3, #4]
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	490d      	ldr	r1, [pc, #52]	@ (8007a70 <HAL_UART_Init+0xa4>)
 8007a3a:	400a      	ands	r2, r1
 8007a3c:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	689a      	ldr	r2, [r3, #8]
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	212a      	movs	r1, #42	@ 0x2a
 8007a4a:	438a      	bics	r2, r1
 8007a4c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007a4e:	687b      	ldr	r3, [r7, #4]
 8007a50:	681b      	ldr	r3, [r3, #0]
 8007a52:	681a      	ldr	r2, [r3, #0]
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	2101      	movs	r1, #1
 8007a5a:	430a      	orrs	r2, r1
 8007a5c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	0018      	movs	r0, r3
 8007a62:	f000 fbf9 	bl	8008258 <UART_CheckIdleState>
 8007a66:	0003      	movs	r3, r0
}
 8007a68:	0018      	movs	r0, r3
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	b002      	add	sp, #8
 8007a6e:	bd80      	pop	{r7, pc}
 8007a70:	ffffb7ff 	.word	0xffffb7ff

08007a74 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007a74:	b580      	push	{r7, lr}
 8007a76:	b08a      	sub	sp, #40	@ 0x28
 8007a78:	af02      	add	r7, sp, #8
 8007a7a:	60f8      	str	r0, [r7, #12]
 8007a7c:	60b9      	str	r1, [r7, #8]
 8007a7e:	603b      	str	r3, [r7, #0]
 8007a80:	1dbb      	adds	r3, r7, #6
 8007a82:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007a84:	68fb      	ldr	r3, [r7, #12]
 8007a86:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007a88:	2b20      	cmp	r3, #32
 8007a8a:	d000      	beq.n	8007a8e <HAL_UART_Transmit+0x1a>
 8007a8c:	e08c      	b.n	8007ba8 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 8007a8e:	68bb      	ldr	r3, [r7, #8]
 8007a90:	2b00      	cmp	r3, #0
 8007a92:	d003      	beq.n	8007a9c <HAL_UART_Transmit+0x28>
 8007a94:	1dbb      	adds	r3, r7, #6
 8007a96:	881b      	ldrh	r3, [r3, #0]
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d101      	bne.n	8007aa0 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8007a9c:	2301      	movs	r3, #1
 8007a9e:	e084      	b.n	8007baa <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007aa0:	68fb      	ldr	r3, [r7, #12]
 8007aa2:	689a      	ldr	r2, [r3, #8]
 8007aa4:	2380      	movs	r3, #128	@ 0x80
 8007aa6:	015b      	lsls	r3, r3, #5
 8007aa8:	429a      	cmp	r2, r3
 8007aaa:	d109      	bne.n	8007ac0 <HAL_UART_Transmit+0x4c>
 8007aac:	68fb      	ldr	r3, [r7, #12]
 8007aae:	691b      	ldr	r3, [r3, #16]
 8007ab0:	2b00      	cmp	r3, #0
 8007ab2:	d105      	bne.n	8007ac0 <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8007ab4:	68bb      	ldr	r3, [r7, #8]
 8007ab6:	2201      	movs	r2, #1
 8007ab8:	4013      	ands	r3, r2
 8007aba:	d001      	beq.n	8007ac0 <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 8007abc:	2301      	movs	r3, #1
 8007abe:	e074      	b.n	8007baa <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ac0:	68fb      	ldr	r3, [r7, #12]
 8007ac2:	2284      	movs	r2, #132	@ 0x84
 8007ac4:	2100      	movs	r1, #0
 8007ac6:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007ac8:	68fb      	ldr	r3, [r7, #12]
 8007aca:	2221      	movs	r2, #33	@ 0x21
 8007acc:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007ace:	f7fc fa89 	bl	8003fe4 <HAL_GetTick>
 8007ad2:	0003      	movs	r3, r0
 8007ad4:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	1dba      	adds	r2, r7, #6
 8007ada:	2150      	movs	r1, #80	@ 0x50
 8007adc:	8812      	ldrh	r2, [r2, #0]
 8007ade:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	1dba      	adds	r2, r7, #6
 8007ae4:	2152      	movs	r1, #82	@ 0x52
 8007ae6:	8812      	ldrh	r2, [r2, #0]
 8007ae8:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	689a      	ldr	r2, [r3, #8]
 8007aee:	2380      	movs	r3, #128	@ 0x80
 8007af0:	015b      	lsls	r3, r3, #5
 8007af2:	429a      	cmp	r2, r3
 8007af4:	d108      	bne.n	8007b08 <HAL_UART_Transmit+0x94>
 8007af6:	68fb      	ldr	r3, [r7, #12]
 8007af8:	691b      	ldr	r3, [r3, #16]
 8007afa:	2b00      	cmp	r3, #0
 8007afc:	d104      	bne.n	8007b08 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 8007afe:	2300      	movs	r3, #0
 8007b00:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007b02:	68bb      	ldr	r3, [r7, #8]
 8007b04:	61bb      	str	r3, [r7, #24]
 8007b06:	e003      	b.n	8007b10 <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8007b08:	68bb      	ldr	r3, [r7, #8]
 8007b0a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007b0c:	2300      	movs	r3, #0
 8007b0e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007b10:	e02f      	b.n	8007b72 <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007b12:	697a      	ldr	r2, [r7, #20]
 8007b14:	68f8      	ldr	r0, [r7, #12]
 8007b16:	683b      	ldr	r3, [r7, #0]
 8007b18:	9300      	str	r3, [sp, #0]
 8007b1a:	0013      	movs	r3, r2
 8007b1c:	2200      	movs	r2, #0
 8007b1e:	2180      	movs	r1, #128	@ 0x80
 8007b20:	f000 fc42 	bl	80083a8 <UART_WaitOnFlagUntilTimeout>
 8007b24:	1e03      	subs	r3, r0, #0
 8007b26:	d004      	beq.n	8007b32 <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	2220      	movs	r2, #32
 8007b2c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8007b2e:	2303      	movs	r3, #3
 8007b30:	e03b      	b.n	8007baa <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 8007b32:	69fb      	ldr	r3, [r7, #28]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d10b      	bne.n	8007b50 <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007b38:	69bb      	ldr	r3, [r7, #24]
 8007b3a:	881b      	ldrh	r3, [r3, #0]
 8007b3c:	001a      	movs	r2, r3
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	05d2      	lsls	r2, r2, #23
 8007b44:	0dd2      	lsrs	r2, r2, #23
 8007b46:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007b48:	69bb      	ldr	r3, [r7, #24]
 8007b4a:	3302      	adds	r3, #2
 8007b4c:	61bb      	str	r3, [r7, #24]
 8007b4e:	e007      	b.n	8007b60 <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007b50:	69fb      	ldr	r3, [r7, #28]
 8007b52:	781a      	ldrb	r2, [r3, #0]
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007b5a:	69fb      	ldr	r3, [r7, #28]
 8007b5c:	3301      	adds	r3, #1
 8007b5e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	2252      	movs	r2, #82	@ 0x52
 8007b64:	5a9b      	ldrh	r3, [r3, r2]
 8007b66:	b29b      	uxth	r3, r3
 8007b68:	3b01      	subs	r3, #1
 8007b6a:	b299      	uxth	r1, r3
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	2252      	movs	r2, #82	@ 0x52
 8007b70:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	2252      	movs	r2, #82	@ 0x52
 8007b76:	5a9b      	ldrh	r3, [r3, r2]
 8007b78:	b29b      	uxth	r3, r3
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	d1c9      	bne.n	8007b12 <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007b7e:	697a      	ldr	r2, [r7, #20]
 8007b80:	68f8      	ldr	r0, [r7, #12]
 8007b82:	683b      	ldr	r3, [r7, #0]
 8007b84:	9300      	str	r3, [sp, #0]
 8007b86:	0013      	movs	r3, r2
 8007b88:	2200      	movs	r2, #0
 8007b8a:	2140      	movs	r1, #64	@ 0x40
 8007b8c:	f000 fc0c 	bl	80083a8 <UART_WaitOnFlagUntilTimeout>
 8007b90:	1e03      	subs	r3, r0, #0
 8007b92:	d004      	beq.n	8007b9e <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007b94:	68fb      	ldr	r3, [r7, #12]
 8007b96:	2220      	movs	r2, #32
 8007b98:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8007b9a:	2303      	movs	r3, #3
 8007b9c:	e005      	b.n	8007baa <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007b9e:	68fb      	ldr	r3, [r7, #12]
 8007ba0:	2220      	movs	r2, #32
 8007ba2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8007ba4:	2300      	movs	r3, #0
 8007ba6:	e000      	b.n	8007baa <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 8007ba8:	2302      	movs	r3, #2
  }
}
 8007baa:	0018      	movs	r0, r3
 8007bac:	46bd      	mov	sp, r7
 8007bae:	b008      	add	sp, #32
 8007bb0:	bd80      	pop	{r7, pc}
	...

08007bb4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007bb4:	b5b0      	push	{r4, r5, r7, lr}
 8007bb6:	b08e      	sub	sp, #56	@ 0x38
 8007bb8:	af00      	add	r7, sp, #0
 8007bba:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007bbc:	231a      	movs	r3, #26
 8007bbe:	2218      	movs	r2, #24
 8007bc0:	189b      	adds	r3, r3, r2
 8007bc2:	19db      	adds	r3, r3, r7
 8007bc4:	2200      	movs	r2, #0
 8007bc6:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007bc8:	69fb      	ldr	r3, [r7, #28]
 8007bca:	689a      	ldr	r2, [r3, #8]
 8007bcc:	69fb      	ldr	r3, [r7, #28]
 8007bce:	691b      	ldr	r3, [r3, #16]
 8007bd0:	431a      	orrs	r2, r3
 8007bd2:	69fb      	ldr	r3, [r7, #28]
 8007bd4:	695b      	ldr	r3, [r3, #20]
 8007bd6:	431a      	orrs	r2, r3
 8007bd8:	69fb      	ldr	r3, [r7, #28]
 8007bda:	69db      	ldr	r3, [r3, #28]
 8007bdc:	4313      	orrs	r3, r2
 8007bde:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007be0:	69fb      	ldr	r3, [r7, #28]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	4ac3      	ldr	r2, [pc, #780]	@ (8007ef4 <UART_SetConfig+0x340>)
 8007be8:	4013      	ands	r3, r2
 8007bea:	0019      	movs	r1, r3
 8007bec:	69fb      	ldr	r3, [r7, #28]
 8007bee:	681b      	ldr	r3, [r3, #0]
 8007bf0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007bf2:	430a      	orrs	r2, r1
 8007bf4:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007bf6:	69fb      	ldr	r3, [r7, #28]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	685b      	ldr	r3, [r3, #4]
 8007bfc:	4abe      	ldr	r2, [pc, #760]	@ (8007ef8 <UART_SetConfig+0x344>)
 8007bfe:	4013      	ands	r3, r2
 8007c00:	0019      	movs	r1, r3
 8007c02:	69fb      	ldr	r3, [r7, #28]
 8007c04:	68da      	ldr	r2, [r3, #12]
 8007c06:	69fb      	ldr	r3, [r7, #28]
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	430a      	orrs	r2, r1
 8007c0c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007c0e:	69fb      	ldr	r3, [r7, #28]
 8007c10:	699b      	ldr	r3, [r3, #24]
 8007c12:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007c14:	69fb      	ldr	r3, [r7, #28]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	4ab8      	ldr	r2, [pc, #736]	@ (8007efc <UART_SetConfig+0x348>)
 8007c1a:	4293      	cmp	r3, r2
 8007c1c:	d004      	beq.n	8007c28 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007c1e:	69fb      	ldr	r3, [r7, #28]
 8007c20:	6a1b      	ldr	r3, [r3, #32]
 8007c22:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007c24:	4313      	orrs	r3, r2
 8007c26:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007c28:	69fb      	ldr	r3, [r7, #28]
 8007c2a:	681b      	ldr	r3, [r3, #0]
 8007c2c:	689b      	ldr	r3, [r3, #8]
 8007c2e:	4ab4      	ldr	r2, [pc, #720]	@ (8007f00 <UART_SetConfig+0x34c>)
 8007c30:	4013      	ands	r3, r2
 8007c32:	0019      	movs	r1, r3
 8007c34:	69fb      	ldr	r3, [r7, #28]
 8007c36:	681b      	ldr	r3, [r3, #0]
 8007c38:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007c3a:	430a      	orrs	r2, r1
 8007c3c:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007c3e:	69fb      	ldr	r3, [r7, #28]
 8007c40:	681b      	ldr	r3, [r3, #0]
 8007c42:	4ab0      	ldr	r2, [pc, #704]	@ (8007f04 <UART_SetConfig+0x350>)
 8007c44:	4293      	cmp	r3, r2
 8007c46:	d131      	bne.n	8007cac <UART_SetConfig+0xf8>
 8007c48:	4baf      	ldr	r3, [pc, #700]	@ (8007f08 <UART_SetConfig+0x354>)
 8007c4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007c4c:	2203      	movs	r2, #3
 8007c4e:	4013      	ands	r3, r2
 8007c50:	2b03      	cmp	r3, #3
 8007c52:	d01d      	beq.n	8007c90 <UART_SetConfig+0xdc>
 8007c54:	d823      	bhi.n	8007c9e <UART_SetConfig+0xea>
 8007c56:	2b02      	cmp	r3, #2
 8007c58:	d00c      	beq.n	8007c74 <UART_SetConfig+0xc0>
 8007c5a:	d820      	bhi.n	8007c9e <UART_SetConfig+0xea>
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d002      	beq.n	8007c66 <UART_SetConfig+0xb2>
 8007c60:	2b01      	cmp	r3, #1
 8007c62:	d00e      	beq.n	8007c82 <UART_SetConfig+0xce>
 8007c64:	e01b      	b.n	8007c9e <UART_SetConfig+0xea>
 8007c66:	231b      	movs	r3, #27
 8007c68:	2218      	movs	r2, #24
 8007c6a:	189b      	adds	r3, r3, r2
 8007c6c:	19db      	adds	r3, r3, r7
 8007c6e:	2201      	movs	r2, #1
 8007c70:	701a      	strb	r2, [r3, #0]
 8007c72:	e0b4      	b.n	8007dde <UART_SetConfig+0x22a>
 8007c74:	231b      	movs	r3, #27
 8007c76:	2218      	movs	r2, #24
 8007c78:	189b      	adds	r3, r3, r2
 8007c7a:	19db      	adds	r3, r3, r7
 8007c7c:	2202      	movs	r2, #2
 8007c7e:	701a      	strb	r2, [r3, #0]
 8007c80:	e0ad      	b.n	8007dde <UART_SetConfig+0x22a>
 8007c82:	231b      	movs	r3, #27
 8007c84:	2218      	movs	r2, #24
 8007c86:	189b      	adds	r3, r3, r2
 8007c88:	19db      	adds	r3, r3, r7
 8007c8a:	2204      	movs	r2, #4
 8007c8c:	701a      	strb	r2, [r3, #0]
 8007c8e:	e0a6      	b.n	8007dde <UART_SetConfig+0x22a>
 8007c90:	231b      	movs	r3, #27
 8007c92:	2218      	movs	r2, #24
 8007c94:	189b      	adds	r3, r3, r2
 8007c96:	19db      	adds	r3, r3, r7
 8007c98:	2208      	movs	r2, #8
 8007c9a:	701a      	strb	r2, [r3, #0]
 8007c9c:	e09f      	b.n	8007dde <UART_SetConfig+0x22a>
 8007c9e:	231b      	movs	r3, #27
 8007ca0:	2218      	movs	r2, #24
 8007ca2:	189b      	adds	r3, r3, r2
 8007ca4:	19db      	adds	r3, r3, r7
 8007ca6:	2210      	movs	r2, #16
 8007ca8:	701a      	strb	r2, [r3, #0]
 8007caa:	e098      	b.n	8007dde <UART_SetConfig+0x22a>
 8007cac:	69fb      	ldr	r3, [r7, #28]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	4a96      	ldr	r2, [pc, #600]	@ (8007f0c <UART_SetConfig+0x358>)
 8007cb2:	4293      	cmp	r3, r2
 8007cb4:	d131      	bne.n	8007d1a <UART_SetConfig+0x166>
 8007cb6:	4b94      	ldr	r3, [pc, #592]	@ (8007f08 <UART_SetConfig+0x354>)
 8007cb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007cba:	220c      	movs	r2, #12
 8007cbc:	4013      	ands	r3, r2
 8007cbe:	2b0c      	cmp	r3, #12
 8007cc0:	d01d      	beq.n	8007cfe <UART_SetConfig+0x14a>
 8007cc2:	d823      	bhi.n	8007d0c <UART_SetConfig+0x158>
 8007cc4:	2b08      	cmp	r3, #8
 8007cc6:	d00c      	beq.n	8007ce2 <UART_SetConfig+0x12e>
 8007cc8:	d820      	bhi.n	8007d0c <UART_SetConfig+0x158>
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d002      	beq.n	8007cd4 <UART_SetConfig+0x120>
 8007cce:	2b04      	cmp	r3, #4
 8007cd0:	d00e      	beq.n	8007cf0 <UART_SetConfig+0x13c>
 8007cd2:	e01b      	b.n	8007d0c <UART_SetConfig+0x158>
 8007cd4:	231b      	movs	r3, #27
 8007cd6:	2218      	movs	r2, #24
 8007cd8:	189b      	adds	r3, r3, r2
 8007cda:	19db      	adds	r3, r3, r7
 8007cdc:	2200      	movs	r2, #0
 8007cde:	701a      	strb	r2, [r3, #0]
 8007ce0:	e07d      	b.n	8007dde <UART_SetConfig+0x22a>
 8007ce2:	231b      	movs	r3, #27
 8007ce4:	2218      	movs	r2, #24
 8007ce6:	189b      	adds	r3, r3, r2
 8007ce8:	19db      	adds	r3, r3, r7
 8007cea:	2202      	movs	r2, #2
 8007cec:	701a      	strb	r2, [r3, #0]
 8007cee:	e076      	b.n	8007dde <UART_SetConfig+0x22a>
 8007cf0:	231b      	movs	r3, #27
 8007cf2:	2218      	movs	r2, #24
 8007cf4:	189b      	adds	r3, r3, r2
 8007cf6:	19db      	adds	r3, r3, r7
 8007cf8:	2204      	movs	r2, #4
 8007cfa:	701a      	strb	r2, [r3, #0]
 8007cfc:	e06f      	b.n	8007dde <UART_SetConfig+0x22a>
 8007cfe:	231b      	movs	r3, #27
 8007d00:	2218      	movs	r2, #24
 8007d02:	189b      	adds	r3, r3, r2
 8007d04:	19db      	adds	r3, r3, r7
 8007d06:	2208      	movs	r2, #8
 8007d08:	701a      	strb	r2, [r3, #0]
 8007d0a:	e068      	b.n	8007dde <UART_SetConfig+0x22a>
 8007d0c:	231b      	movs	r3, #27
 8007d0e:	2218      	movs	r2, #24
 8007d10:	189b      	adds	r3, r3, r2
 8007d12:	19db      	adds	r3, r3, r7
 8007d14:	2210      	movs	r2, #16
 8007d16:	701a      	strb	r2, [r3, #0]
 8007d18:	e061      	b.n	8007dde <UART_SetConfig+0x22a>
 8007d1a:	69fb      	ldr	r3, [r7, #28]
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	4a7c      	ldr	r2, [pc, #496]	@ (8007f10 <UART_SetConfig+0x35c>)
 8007d20:	4293      	cmp	r3, r2
 8007d22:	d106      	bne.n	8007d32 <UART_SetConfig+0x17e>
 8007d24:	231b      	movs	r3, #27
 8007d26:	2218      	movs	r2, #24
 8007d28:	189b      	adds	r3, r3, r2
 8007d2a:	19db      	adds	r3, r3, r7
 8007d2c:	2200      	movs	r2, #0
 8007d2e:	701a      	strb	r2, [r3, #0]
 8007d30:	e055      	b.n	8007dde <UART_SetConfig+0x22a>
 8007d32:	69fb      	ldr	r3, [r7, #28]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	4a77      	ldr	r2, [pc, #476]	@ (8007f14 <UART_SetConfig+0x360>)
 8007d38:	4293      	cmp	r3, r2
 8007d3a:	d106      	bne.n	8007d4a <UART_SetConfig+0x196>
 8007d3c:	231b      	movs	r3, #27
 8007d3e:	2218      	movs	r2, #24
 8007d40:	189b      	adds	r3, r3, r2
 8007d42:	19db      	adds	r3, r3, r7
 8007d44:	2200      	movs	r2, #0
 8007d46:	701a      	strb	r2, [r3, #0]
 8007d48:	e049      	b.n	8007dde <UART_SetConfig+0x22a>
 8007d4a:	69fb      	ldr	r3, [r7, #28]
 8007d4c:	681b      	ldr	r3, [r3, #0]
 8007d4e:	4a6b      	ldr	r2, [pc, #428]	@ (8007efc <UART_SetConfig+0x348>)
 8007d50:	4293      	cmp	r3, r2
 8007d52:	d13e      	bne.n	8007dd2 <UART_SetConfig+0x21e>
 8007d54:	4b6c      	ldr	r3, [pc, #432]	@ (8007f08 <UART_SetConfig+0x354>)
 8007d56:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007d58:	23c0      	movs	r3, #192	@ 0xc0
 8007d5a:	011b      	lsls	r3, r3, #4
 8007d5c:	4013      	ands	r3, r2
 8007d5e:	22c0      	movs	r2, #192	@ 0xc0
 8007d60:	0112      	lsls	r2, r2, #4
 8007d62:	4293      	cmp	r3, r2
 8007d64:	d027      	beq.n	8007db6 <UART_SetConfig+0x202>
 8007d66:	22c0      	movs	r2, #192	@ 0xc0
 8007d68:	0112      	lsls	r2, r2, #4
 8007d6a:	4293      	cmp	r3, r2
 8007d6c:	d82a      	bhi.n	8007dc4 <UART_SetConfig+0x210>
 8007d6e:	2280      	movs	r2, #128	@ 0x80
 8007d70:	0112      	lsls	r2, r2, #4
 8007d72:	4293      	cmp	r3, r2
 8007d74:	d011      	beq.n	8007d9a <UART_SetConfig+0x1e6>
 8007d76:	2280      	movs	r2, #128	@ 0x80
 8007d78:	0112      	lsls	r2, r2, #4
 8007d7a:	4293      	cmp	r3, r2
 8007d7c:	d822      	bhi.n	8007dc4 <UART_SetConfig+0x210>
 8007d7e:	2b00      	cmp	r3, #0
 8007d80:	d004      	beq.n	8007d8c <UART_SetConfig+0x1d8>
 8007d82:	2280      	movs	r2, #128	@ 0x80
 8007d84:	00d2      	lsls	r2, r2, #3
 8007d86:	4293      	cmp	r3, r2
 8007d88:	d00e      	beq.n	8007da8 <UART_SetConfig+0x1f4>
 8007d8a:	e01b      	b.n	8007dc4 <UART_SetConfig+0x210>
 8007d8c:	231b      	movs	r3, #27
 8007d8e:	2218      	movs	r2, #24
 8007d90:	189b      	adds	r3, r3, r2
 8007d92:	19db      	adds	r3, r3, r7
 8007d94:	2200      	movs	r2, #0
 8007d96:	701a      	strb	r2, [r3, #0]
 8007d98:	e021      	b.n	8007dde <UART_SetConfig+0x22a>
 8007d9a:	231b      	movs	r3, #27
 8007d9c:	2218      	movs	r2, #24
 8007d9e:	189b      	adds	r3, r3, r2
 8007da0:	19db      	adds	r3, r3, r7
 8007da2:	2202      	movs	r2, #2
 8007da4:	701a      	strb	r2, [r3, #0]
 8007da6:	e01a      	b.n	8007dde <UART_SetConfig+0x22a>
 8007da8:	231b      	movs	r3, #27
 8007daa:	2218      	movs	r2, #24
 8007dac:	189b      	adds	r3, r3, r2
 8007dae:	19db      	adds	r3, r3, r7
 8007db0:	2204      	movs	r2, #4
 8007db2:	701a      	strb	r2, [r3, #0]
 8007db4:	e013      	b.n	8007dde <UART_SetConfig+0x22a>
 8007db6:	231b      	movs	r3, #27
 8007db8:	2218      	movs	r2, #24
 8007dba:	189b      	adds	r3, r3, r2
 8007dbc:	19db      	adds	r3, r3, r7
 8007dbe:	2208      	movs	r2, #8
 8007dc0:	701a      	strb	r2, [r3, #0]
 8007dc2:	e00c      	b.n	8007dde <UART_SetConfig+0x22a>
 8007dc4:	231b      	movs	r3, #27
 8007dc6:	2218      	movs	r2, #24
 8007dc8:	189b      	adds	r3, r3, r2
 8007dca:	19db      	adds	r3, r3, r7
 8007dcc:	2210      	movs	r2, #16
 8007dce:	701a      	strb	r2, [r3, #0]
 8007dd0:	e005      	b.n	8007dde <UART_SetConfig+0x22a>
 8007dd2:	231b      	movs	r3, #27
 8007dd4:	2218      	movs	r2, #24
 8007dd6:	189b      	adds	r3, r3, r2
 8007dd8:	19db      	adds	r3, r3, r7
 8007dda:	2210      	movs	r2, #16
 8007ddc:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007dde:	69fb      	ldr	r3, [r7, #28]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	4a46      	ldr	r2, [pc, #280]	@ (8007efc <UART_SetConfig+0x348>)
 8007de4:	4293      	cmp	r3, r2
 8007de6:	d000      	beq.n	8007dea <UART_SetConfig+0x236>
 8007de8:	e09a      	b.n	8007f20 <UART_SetConfig+0x36c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007dea:	231b      	movs	r3, #27
 8007dec:	2218      	movs	r2, #24
 8007dee:	189b      	adds	r3, r3, r2
 8007df0:	19db      	adds	r3, r3, r7
 8007df2:	781b      	ldrb	r3, [r3, #0]
 8007df4:	2b08      	cmp	r3, #8
 8007df6:	d01d      	beq.n	8007e34 <UART_SetConfig+0x280>
 8007df8:	dc20      	bgt.n	8007e3c <UART_SetConfig+0x288>
 8007dfa:	2b04      	cmp	r3, #4
 8007dfc:	d015      	beq.n	8007e2a <UART_SetConfig+0x276>
 8007dfe:	dc1d      	bgt.n	8007e3c <UART_SetConfig+0x288>
 8007e00:	2b00      	cmp	r3, #0
 8007e02:	d002      	beq.n	8007e0a <UART_SetConfig+0x256>
 8007e04:	2b02      	cmp	r3, #2
 8007e06:	d005      	beq.n	8007e14 <UART_SetConfig+0x260>
 8007e08:	e018      	b.n	8007e3c <UART_SetConfig+0x288>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007e0a:	f7ff fc57 	bl	80076bc <HAL_RCC_GetPCLK1Freq>
 8007e0e:	0003      	movs	r3, r0
 8007e10:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007e12:	e01c      	b.n	8007e4e <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007e14:	4b3c      	ldr	r3, [pc, #240]	@ (8007f08 <UART_SetConfig+0x354>)
 8007e16:	681b      	ldr	r3, [r3, #0]
 8007e18:	2210      	movs	r2, #16
 8007e1a:	4013      	ands	r3, r2
 8007e1c:	d002      	beq.n	8007e24 <UART_SetConfig+0x270>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8007e1e:	4b3e      	ldr	r3, [pc, #248]	@ (8007f18 <UART_SetConfig+0x364>)
 8007e20:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007e22:	e014      	b.n	8007e4e <UART_SetConfig+0x29a>
          pclk = (uint32_t) HSI_VALUE;
 8007e24:	4b3d      	ldr	r3, [pc, #244]	@ (8007f1c <UART_SetConfig+0x368>)
 8007e26:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007e28:	e011      	b.n	8007e4e <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007e2a:	f7ff fb97 	bl	800755c <HAL_RCC_GetSysClockFreq>
 8007e2e:	0003      	movs	r3, r0
 8007e30:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007e32:	e00c      	b.n	8007e4e <UART_SetConfig+0x29a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007e34:	2380      	movs	r3, #128	@ 0x80
 8007e36:	021b      	lsls	r3, r3, #8
 8007e38:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007e3a:	e008      	b.n	8007e4e <UART_SetConfig+0x29a>
      default:
        pclk = 0U;
 8007e3c:	2300      	movs	r3, #0
 8007e3e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8007e40:	231a      	movs	r3, #26
 8007e42:	2218      	movs	r2, #24
 8007e44:	189b      	adds	r3, r3, r2
 8007e46:	19db      	adds	r3, r3, r7
 8007e48:	2201      	movs	r2, #1
 8007e4a:	701a      	strb	r2, [r3, #0]
        break;
 8007e4c:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007e4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	d100      	bne.n	8007e56 <UART_SetConfig+0x2a2>
 8007e54:	e133      	b.n	80080be <UART_SetConfig+0x50a>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007e56:	69fb      	ldr	r3, [r7, #28]
 8007e58:	685a      	ldr	r2, [r3, #4]
 8007e5a:	0013      	movs	r3, r2
 8007e5c:	005b      	lsls	r3, r3, #1
 8007e5e:	189b      	adds	r3, r3, r2
 8007e60:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007e62:	429a      	cmp	r2, r3
 8007e64:	d305      	bcc.n	8007e72 <UART_SetConfig+0x2be>
          (pclk > (4096U * huart->Init.BaudRate)))
 8007e66:	69fb      	ldr	r3, [r7, #28]
 8007e68:	685b      	ldr	r3, [r3, #4]
 8007e6a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8007e6c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007e6e:	429a      	cmp	r2, r3
 8007e70:	d906      	bls.n	8007e80 <UART_SetConfig+0x2cc>
      {
        ret = HAL_ERROR;
 8007e72:	231a      	movs	r3, #26
 8007e74:	2218      	movs	r2, #24
 8007e76:	189b      	adds	r3, r3, r2
 8007e78:	19db      	adds	r3, r3, r7
 8007e7a:	2201      	movs	r2, #1
 8007e7c:	701a      	strb	r2, [r3, #0]
 8007e7e:	e11e      	b.n	80080be <UART_SetConfig+0x50a>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8007e80:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007e82:	613b      	str	r3, [r7, #16]
 8007e84:	2300      	movs	r3, #0
 8007e86:	617b      	str	r3, [r7, #20]
 8007e88:	6939      	ldr	r1, [r7, #16]
 8007e8a:	697a      	ldr	r2, [r7, #20]
 8007e8c:	000b      	movs	r3, r1
 8007e8e:	0e1b      	lsrs	r3, r3, #24
 8007e90:	0010      	movs	r0, r2
 8007e92:	0205      	lsls	r5, r0, #8
 8007e94:	431d      	orrs	r5, r3
 8007e96:	000b      	movs	r3, r1
 8007e98:	021c      	lsls	r4, r3, #8
 8007e9a:	69fb      	ldr	r3, [r7, #28]
 8007e9c:	685b      	ldr	r3, [r3, #4]
 8007e9e:	085b      	lsrs	r3, r3, #1
 8007ea0:	60bb      	str	r3, [r7, #8]
 8007ea2:	2300      	movs	r3, #0
 8007ea4:	60fb      	str	r3, [r7, #12]
 8007ea6:	68b8      	ldr	r0, [r7, #8]
 8007ea8:	68f9      	ldr	r1, [r7, #12]
 8007eaa:	1900      	adds	r0, r0, r4
 8007eac:	4169      	adcs	r1, r5
 8007eae:	69fb      	ldr	r3, [r7, #28]
 8007eb0:	685b      	ldr	r3, [r3, #4]
 8007eb2:	603b      	str	r3, [r7, #0]
 8007eb4:	2300      	movs	r3, #0
 8007eb6:	607b      	str	r3, [r7, #4]
 8007eb8:	683a      	ldr	r2, [r7, #0]
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	f7f8 faf4 	bl	80004a8 <__aeabi_uldivmod>
 8007ec0:	0002      	movs	r2, r0
 8007ec2:	000b      	movs	r3, r1
 8007ec4:	0013      	movs	r3, r2
 8007ec6:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007ec8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007eca:	23c0      	movs	r3, #192	@ 0xc0
 8007ecc:	009b      	lsls	r3, r3, #2
 8007ece:	429a      	cmp	r2, r3
 8007ed0:	d309      	bcc.n	8007ee6 <UART_SetConfig+0x332>
 8007ed2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007ed4:	2380      	movs	r3, #128	@ 0x80
 8007ed6:	035b      	lsls	r3, r3, #13
 8007ed8:	429a      	cmp	r2, r3
 8007eda:	d204      	bcs.n	8007ee6 <UART_SetConfig+0x332>
        {
          huart->Instance->BRR = usartdiv;
 8007edc:	69fb      	ldr	r3, [r7, #28]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007ee2:	60da      	str	r2, [r3, #12]
 8007ee4:	e0eb      	b.n	80080be <UART_SetConfig+0x50a>
        }
        else
        {
          ret = HAL_ERROR;
 8007ee6:	231a      	movs	r3, #26
 8007ee8:	2218      	movs	r2, #24
 8007eea:	189b      	adds	r3, r3, r2
 8007eec:	19db      	adds	r3, r3, r7
 8007eee:	2201      	movs	r2, #1
 8007ef0:	701a      	strb	r2, [r3, #0]
 8007ef2:	e0e4      	b.n	80080be <UART_SetConfig+0x50a>
 8007ef4:	efff69f3 	.word	0xefff69f3
 8007ef8:	ffffcfff 	.word	0xffffcfff
 8007efc:	40004800 	.word	0x40004800
 8007f00:	fffff4ff 	.word	0xfffff4ff
 8007f04:	40013800 	.word	0x40013800
 8007f08:	40021000 	.word	0x40021000
 8007f0c:	40004400 	.word	0x40004400
 8007f10:	40004c00 	.word	0x40004c00
 8007f14:	40005000 	.word	0x40005000
 8007f18:	003d0900 	.word	0x003d0900
 8007f1c:	00f42400 	.word	0x00f42400
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007f20:	69fb      	ldr	r3, [r7, #28]
 8007f22:	69da      	ldr	r2, [r3, #28]
 8007f24:	2380      	movs	r3, #128	@ 0x80
 8007f26:	021b      	lsls	r3, r3, #8
 8007f28:	429a      	cmp	r2, r3
 8007f2a:	d000      	beq.n	8007f2e <UART_SetConfig+0x37a>
 8007f2c:	e070      	b.n	8008010 <UART_SetConfig+0x45c>
  {
    switch (clocksource)
 8007f2e:	231b      	movs	r3, #27
 8007f30:	2218      	movs	r2, #24
 8007f32:	189b      	adds	r3, r3, r2
 8007f34:	19db      	adds	r3, r3, r7
 8007f36:	781b      	ldrb	r3, [r3, #0]
 8007f38:	2b08      	cmp	r3, #8
 8007f3a:	d822      	bhi.n	8007f82 <UART_SetConfig+0x3ce>
 8007f3c:	009a      	lsls	r2, r3, #2
 8007f3e:	4b67      	ldr	r3, [pc, #412]	@ (80080dc <UART_SetConfig+0x528>)
 8007f40:	18d3      	adds	r3, r2, r3
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007f46:	f7ff fbb9 	bl	80076bc <HAL_RCC_GetPCLK1Freq>
 8007f4a:	0003      	movs	r3, r0
 8007f4c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007f4e:	e021      	b.n	8007f94 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007f50:	f7ff fbca 	bl	80076e8 <HAL_RCC_GetPCLK2Freq>
 8007f54:	0003      	movs	r3, r0
 8007f56:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007f58:	e01c      	b.n	8007f94 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007f5a:	4b61      	ldr	r3, [pc, #388]	@ (80080e0 <UART_SetConfig+0x52c>)
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	2210      	movs	r2, #16
 8007f60:	4013      	ands	r3, r2
 8007f62:	d002      	beq.n	8007f6a <UART_SetConfig+0x3b6>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8007f64:	4b5f      	ldr	r3, [pc, #380]	@ (80080e4 <UART_SetConfig+0x530>)
 8007f66:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8007f68:	e014      	b.n	8007f94 <UART_SetConfig+0x3e0>
          pclk = (uint32_t) HSI_VALUE;
 8007f6a:	4b5f      	ldr	r3, [pc, #380]	@ (80080e8 <UART_SetConfig+0x534>)
 8007f6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007f6e:	e011      	b.n	8007f94 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007f70:	f7ff faf4 	bl	800755c <HAL_RCC_GetSysClockFreq>
 8007f74:	0003      	movs	r3, r0
 8007f76:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007f78:	e00c      	b.n	8007f94 <UART_SetConfig+0x3e0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007f7a:	2380      	movs	r3, #128	@ 0x80
 8007f7c:	021b      	lsls	r3, r3, #8
 8007f7e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8007f80:	e008      	b.n	8007f94 <UART_SetConfig+0x3e0>
      default:
        pclk = 0U;
 8007f82:	2300      	movs	r3, #0
 8007f84:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8007f86:	231a      	movs	r3, #26
 8007f88:	2218      	movs	r2, #24
 8007f8a:	189b      	adds	r3, r3, r2
 8007f8c:	19db      	adds	r3, r3, r7
 8007f8e:	2201      	movs	r2, #1
 8007f90:	701a      	strb	r2, [r3, #0]
        break;
 8007f92:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007f94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d100      	bne.n	8007f9c <UART_SetConfig+0x3e8>
 8007f9a:	e090      	b.n	80080be <UART_SetConfig+0x50a>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8007f9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007f9e:	005a      	lsls	r2, r3, #1
 8007fa0:	69fb      	ldr	r3, [r7, #28]
 8007fa2:	685b      	ldr	r3, [r3, #4]
 8007fa4:	085b      	lsrs	r3, r3, #1
 8007fa6:	18d2      	adds	r2, r2, r3
 8007fa8:	69fb      	ldr	r3, [r7, #28]
 8007faa:	685b      	ldr	r3, [r3, #4]
 8007fac:	0019      	movs	r1, r3
 8007fae:	0010      	movs	r0, r2
 8007fb0:	f7f8 f8c6 	bl	8000140 <__udivsi3>
 8007fb4:	0003      	movs	r3, r0
 8007fb6:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007fb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fba:	2b0f      	cmp	r3, #15
 8007fbc:	d921      	bls.n	8008002 <UART_SetConfig+0x44e>
 8007fbe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8007fc0:	2380      	movs	r3, #128	@ 0x80
 8007fc2:	025b      	lsls	r3, r3, #9
 8007fc4:	429a      	cmp	r2, r3
 8007fc6:	d21c      	bcs.n	8008002 <UART_SetConfig+0x44e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007fc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fca:	b29a      	uxth	r2, r3
 8007fcc:	200e      	movs	r0, #14
 8007fce:	2418      	movs	r4, #24
 8007fd0:	1903      	adds	r3, r0, r4
 8007fd2:	19db      	adds	r3, r3, r7
 8007fd4:	210f      	movs	r1, #15
 8007fd6:	438a      	bics	r2, r1
 8007fd8:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007fda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fdc:	085b      	lsrs	r3, r3, #1
 8007fde:	b29b      	uxth	r3, r3
 8007fe0:	2207      	movs	r2, #7
 8007fe2:	4013      	ands	r3, r2
 8007fe4:	b299      	uxth	r1, r3
 8007fe6:	1903      	adds	r3, r0, r4
 8007fe8:	19db      	adds	r3, r3, r7
 8007fea:	1902      	adds	r2, r0, r4
 8007fec:	19d2      	adds	r2, r2, r7
 8007fee:	8812      	ldrh	r2, [r2, #0]
 8007ff0:	430a      	orrs	r2, r1
 8007ff2:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8007ff4:	69fb      	ldr	r3, [r7, #28]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	1902      	adds	r2, r0, r4
 8007ffa:	19d2      	adds	r2, r2, r7
 8007ffc:	8812      	ldrh	r2, [r2, #0]
 8007ffe:	60da      	str	r2, [r3, #12]
 8008000:	e05d      	b.n	80080be <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 8008002:	231a      	movs	r3, #26
 8008004:	2218      	movs	r2, #24
 8008006:	189b      	adds	r3, r3, r2
 8008008:	19db      	adds	r3, r3, r7
 800800a:	2201      	movs	r2, #1
 800800c:	701a      	strb	r2, [r3, #0]
 800800e:	e056      	b.n	80080be <UART_SetConfig+0x50a>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008010:	231b      	movs	r3, #27
 8008012:	2218      	movs	r2, #24
 8008014:	189b      	adds	r3, r3, r2
 8008016:	19db      	adds	r3, r3, r7
 8008018:	781b      	ldrb	r3, [r3, #0]
 800801a:	2b08      	cmp	r3, #8
 800801c:	d822      	bhi.n	8008064 <UART_SetConfig+0x4b0>
 800801e:	009a      	lsls	r2, r3, #2
 8008020:	4b32      	ldr	r3, [pc, #200]	@ (80080ec <UART_SetConfig+0x538>)
 8008022:	18d3      	adds	r3, r2, r3
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008028:	f7ff fb48 	bl	80076bc <HAL_RCC_GetPCLK1Freq>
 800802c:	0003      	movs	r3, r0
 800802e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008030:	e021      	b.n	8008076 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008032:	f7ff fb59 	bl	80076e8 <HAL_RCC_GetPCLK2Freq>
 8008036:	0003      	movs	r3, r0
 8008038:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800803a:	e01c      	b.n	8008076 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800803c:	4b28      	ldr	r3, [pc, #160]	@ (80080e0 <UART_SetConfig+0x52c>)
 800803e:	681b      	ldr	r3, [r3, #0]
 8008040:	2210      	movs	r2, #16
 8008042:	4013      	ands	r3, r2
 8008044:	d002      	beq.n	800804c <UART_SetConfig+0x498>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8008046:	4b27      	ldr	r3, [pc, #156]	@ (80080e4 <UART_SetConfig+0x530>)
 8008048:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800804a:	e014      	b.n	8008076 <UART_SetConfig+0x4c2>
          pclk = (uint32_t) HSI_VALUE;
 800804c:	4b26      	ldr	r3, [pc, #152]	@ (80080e8 <UART_SetConfig+0x534>)
 800804e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008050:	e011      	b.n	8008076 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008052:	f7ff fa83 	bl	800755c <HAL_RCC_GetSysClockFreq>
 8008056:	0003      	movs	r3, r0
 8008058:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800805a:	e00c      	b.n	8008076 <UART_SetConfig+0x4c2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800805c:	2380      	movs	r3, #128	@ 0x80
 800805e:	021b      	lsls	r3, r3, #8
 8008060:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8008062:	e008      	b.n	8008076 <UART_SetConfig+0x4c2>
      default:
        pclk = 0U;
 8008064:	2300      	movs	r3, #0
 8008066:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8008068:	231a      	movs	r3, #26
 800806a:	2218      	movs	r2, #24
 800806c:	189b      	adds	r3, r3, r2
 800806e:	19db      	adds	r3, r3, r7
 8008070:	2201      	movs	r2, #1
 8008072:	701a      	strb	r2, [r3, #0]
        break;
 8008074:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 8008076:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008078:	2b00      	cmp	r3, #0
 800807a:	d020      	beq.n	80080be <UART_SetConfig+0x50a>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 800807c:	69fb      	ldr	r3, [r7, #28]
 800807e:	685b      	ldr	r3, [r3, #4]
 8008080:	085a      	lsrs	r2, r3, #1
 8008082:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008084:	18d2      	adds	r2, r2, r3
 8008086:	69fb      	ldr	r3, [r7, #28]
 8008088:	685b      	ldr	r3, [r3, #4]
 800808a:	0019      	movs	r1, r3
 800808c:	0010      	movs	r0, r2
 800808e:	f7f8 f857 	bl	8000140 <__udivsi3>
 8008092:	0003      	movs	r3, r0
 8008094:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008096:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008098:	2b0f      	cmp	r3, #15
 800809a:	d90a      	bls.n	80080b2 <UART_SetConfig+0x4fe>
 800809c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800809e:	2380      	movs	r3, #128	@ 0x80
 80080a0:	025b      	lsls	r3, r3, #9
 80080a2:	429a      	cmp	r2, r3
 80080a4:	d205      	bcs.n	80080b2 <UART_SetConfig+0x4fe>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80080a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080a8:	b29a      	uxth	r2, r3
 80080aa:	69fb      	ldr	r3, [r7, #28]
 80080ac:	681b      	ldr	r3, [r3, #0]
 80080ae:	60da      	str	r2, [r3, #12]
 80080b0:	e005      	b.n	80080be <UART_SetConfig+0x50a>
      }
      else
      {
        ret = HAL_ERROR;
 80080b2:	231a      	movs	r3, #26
 80080b4:	2218      	movs	r2, #24
 80080b6:	189b      	adds	r3, r3, r2
 80080b8:	19db      	adds	r3, r3, r7
 80080ba:	2201      	movs	r2, #1
 80080bc:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80080be:	69fb      	ldr	r3, [r7, #28]
 80080c0:	2200      	movs	r2, #0
 80080c2:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 80080c4:	69fb      	ldr	r3, [r7, #28]
 80080c6:	2200      	movs	r2, #0
 80080c8:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 80080ca:	231a      	movs	r3, #26
 80080cc:	2218      	movs	r2, #24
 80080ce:	189b      	adds	r3, r3, r2
 80080d0:	19db      	adds	r3, r3, r7
 80080d2:	781b      	ldrb	r3, [r3, #0]
}
 80080d4:	0018      	movs	r0, r3
 80080d6:	46bd      	mov	sp, r7
 80080d8:	b00e      	add	sp, #56	@ 0x38
 80080da:	bdb0      	pop	{r4, r5, r7, pc}
 80080dc:	0800b61c 	.word	0x0800b61c
 80080e0:	40021000 	.word	0x40021000
 80080e4:	003d0900 	.word	0x003d0900
 80080e8:	00f42400 	.word	0x00f42400
 80080ec:	0800b640 	.word	0x0800b640

080080f0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80080f0:	b580      	push	{r7, lr}
 80080f2:	b082      	sub	sp, #8
 80080f4:	af00      	add	r7, sp, #0
 80080f6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80080f8:	687b      	ldr	r3, [r7, #4]
 80080fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80080fc:	2201      	movs	r2, #1
 80080fe:	4013      	ands	r3, r2
 8008100:	d00b      	beq.n	800811a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	685b      	ldr	r3, [r3, #4]
 8008108:	4a4a      	ldr	r2, [pc, #296]	@ (8008234 <UART_AdvFeatureConfig+0x144>)
 800810a:	4013      	ands	r3, r2
 800810c:	0019      	movs	r1, r3
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008112:	687b      	ldr	r3, [r7, #4]
 8008114:	681b      	ldr	r3, [r3, #0]
 8008116:	430a      	orrs	r2, r1
 8008118:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800811e:	2202      	movs	r2, #2
 8008120:	4013      	ands	r3, r2
 8008122:	d00b      	beq.n	800813c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	685b      	ldr	r3, [r3, #4]
 800812a:	4a43      	ldr	r2, [pc, #268]	@ (8008238 <UART_AdvFeatureConfig+0x148>)
 800812c:	4013      	ands	r3, r2
 800812e:	0019      	movs	r1, r3
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	430a      	orrs	r2, r1
 800813a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008140:	2204      	movs	r2, #4
 8008142:	4013      	ands	r3, r2
 8008144:	d00b      	beq.n	800815e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	685b      	ldr	r3, [r3, #4]
 800814c:	4a3b      	ldr	r2, [pc, #236]	@ (800823c <UART_AdvFeatureConfig+0x14c>)
 800814e:	4013      	ands	r3, r2
 8008150:	0019      	movs	r1, r3
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008156:	687b      	ldr	r3, [r7, #4]
 8008158:	681b      	ldr	r3, [r3, #0]
 800815a:	430a      	orrs	r2, r1
 800815c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008162:	2208      	movs	r2, #8
 8008164:	4013      	ands	r3, r2
 8008166:	d00b      	beq.n	8008180 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	685b      	ldr	r3, [r3, #4]
 800816e:	4a34      	ldr	r2, [pc, #208]	@ (8008240 <UART_AdvFeatureConfig+0x150>)
 8008170:	4013      	ands	r3, r2
 8008172:	0019      	movs	r1, r3
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	681b      	ldr	r3, [r3, #0]
 800817c:	430a      	orrs	r2, r1
 800817e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008184:	2210      	movs	r2, #16
 8008186:	4013      	ands	r3, r2
 8008188:	d00b      	beq.n	80081a2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	689b      	ldr	r3, [r3, #8]
 8008190:	4a2c      	ldr	r2, [pc, #176]	@ (8008244 <UART_AdvFeatureConfig+0x154>)
 8008192:	4013      	ands	r3, r2
 8008194:	0019      	movs	r1, r3
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	430a      	orrs	r2, r1
 80081a0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081a6:	2220      	movs	r2, #32
 80081a8:	4013      	ands	r3, r2
 80081aa:	d00b      	beq.n	80081c4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	681b      	ldr	r3, [r3, #0]
 80081b0:	689b      	ldr	r3, [r3, #8]
 80081b2:	4a25      	ldr	r2, [pc, #148]	@ (8008248 <UART_AdvFeatureConfig+0x158>)
 80081b4:	4013      	ands	r3, r2
 80081b6:	0019      	movs	r1, r3
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	430a      	orrs	r2, r1
 80081c2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80081c8:	2240      	movs	r2, #64	@ 0x40
 80081ca:	4013      	ands	r3, r2
 80081cc:	d01d      	beq.n	800820a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	685b      	ldr	r3, [r3, #4]
 80081d4:	4a1d      	ldr	r2, [pc, #116]	@ (800824c <UART_AdvFeatureConfig+0x15c>)
 80081d6:	4013      	ands	r3, r2
 80081d8:	0019      	movs	r1, r3
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80081de:	687b      	ldr	r3, [r7, #4]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	430a      	orrs	r2, r1
 80081e4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80081ea:	2380      	movs	r3, #128	@ 0x80
 80081ec:	035b      	lsls	r3, r3, #13
 80081ee:	429a      	cmp	r2, r3
 80081f0:	d10b      	bne.n	800820a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80081f2:	687b      	ldr	r3, [r7, #4]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	685b      	ldr	r3, [r3, #4]
 80081f8:	4a15      	ldr	r2, [pc, #84]	@ (8008250 <UART_AdvFeatureConfig+0x160>)
 80081fa:	4013      	ands	r3, r2
 80081fc:	0019      	movs	r1, r3
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	430a      	orrs	r2, r1
 8008208:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800820e:	2280      	movs	r2, #128	@ 0x80
 8008210:	4013      	ands	r3, r2
 8008212:	d00b      	beq.n	800822c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	685b      	ldr	r3, [r3, #4]
 800821a:	4a0e      	ldr	r2, [pc, #56]	@ (8008254 <UART_AdvFeatureConfig+0x164>)
 800821c:	4013      	ands	r3, r2
 800821e:	0019      	movs	r1, r3
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8008224:	687b      	ldr	r3, [r7, #4]
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	430a      	orrs	r2, r1
 800822a:	605a      	str	r2, [r3, #4]
  }
}
 800822c:	46c0      	nop			@ (mov r8, r8)
 800822e:	46bd      	mov	sp, r7
 8008230:	b002      	add	sp, #8
 8008232:	bd80      	pop	{r7, pc}
 8008234:	fffdffff 	.word	0xfffdffff
 8008238:	fffeffff 	.word	0xfffeffff
 800823c:	fffbffff 	.word	0xfffbffff
 8008240:	ffff7fff 	.word	0xffff7fff
 8008244:	ffffefff 	.word	0xffffefff
 8008248:	ffffdfff 	.word	0xffffdfff
 800824c:	ffefffff 	.word	0xffefffff
 8008250:	ff9fffff 	.word	0xff9fffff
 8008254:	fff7ffff 	.word	0xfff7ffff

08008258 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008258:	b580      	push	{r7, lr}
 800825a:	b092      	sub	sp, #72	@ 0x48
 800825c:	af02      	add	r7, sp, #8
 800825e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008260:	687b      	ldr	r3, [r7, #4]
 8008262:	2284      	movs	r2, #132	@ 0x84
 8008264:	2100      	movs	r1, #0
 8008266:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008268:	f7fb febc 	bl	8003fe4 <HAL_GetTick>
 800826c:	0003      	movs	r3, r0
 800826e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	681b      	ldr	r3, [r3, #0]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	2208      	movs	r2, #8
 8008278:	4013      	ands	r3, r2
 800827a:	2b08      	cmp	r3, #8
 800827c:	d12c      	bne.n	80082d8 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800827e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008280:	2280      	movs	r2, #128	@ 0x80
 8008282:	0391      	lsls	r1, r2, #14
 8008284:	6878      	ldr	r0, [r7, #4]
 8008286:	4a46      	ldr	r2, [pc, #280]	@ (80083a0 <UART_CheckIdleState+0x148>)
 8008288:	9200      	str	r2, [sp, #0]
 800828a:	2200      	movs	r2, #0
 800828c:	f000 f88c 	bl	80083a8 <UART_WaitOnFlagUntilTimeout>
 8008290:	1e03      	subs	r3, r0, #0
 8008292:	d021      	beq.n	80082d8 <UART_CheckIdleState+0x80>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008294:	f3ef 8310 	mrs	r3, PRIMASK
 8008298:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 800829a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 800829c:	63bb      	str	r3, [r7, #56]	@ 0x38
 800829e:	2301      	movs	r3, #1
 80082a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80082a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80082a4:	f383 8810 	msr	PRIMASK, r3
}
 80082a8:	46c0      	nop			@ (mov r8, r8)
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	681a      	ldr	r2, [r3, #0]
 80082b0:	687b      	ldr	r3, [r7, #4]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	2180      	movs	r1, #128	@ 0x80
 80082b6:	438a      	bics	r2, r1
 80082b8:	601a      	str	r2, [r3, #0]
 80082ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80082be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80082c0:	f383 8810 	msr	PRIMASK, r3
}
 80082c4:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 80082c6:	687b      	ldr	r3, [r7, #4]
 80082c8:	2220      	movs	r2, #32
 80082ca:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2278      	movs	r2, #120	@ 0x78
 80082d0:	2100      	movs	r1, #0
 80082d2:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80082d4:	2303      	movs	r3, #3
 80082d6:	e05f      	b.n	8008398 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80082d8:	687b      	ldr	r3, [r7, #4]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	2204      	movs	r2, #4
 80082e0:	4013      	ands	r3, r2
 80082e2:	2b04      	cmp	r3, #4
 80082e4:	d146      	bne.n	8008374 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80082e6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80082e8:	2280      	movs	r2, #128	@ 0x80
 80082ea:	03d1      	lsls	r1, r2, #15
 80082ec:	6878      	ldr	r0, [r7, #4]
 80082ee:	4a2c      	ldr	r2, [pc, #176]	@ (80083a0 <UART_CheckIdleState+0x148>)
 80082f0:	9200      	str	r2, [sp, #0]
 80082f2:	2200      	movs	r2, #0
 80082f4:	f000 f858 	bl	80083a8 <UART_WaitOnFlagUntilTimeout>
 80082f8:	1e03      	subs	r3, r0, #0
 80082fa:	d03b      	beq.n	8008374 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80082fc:	f3ef 8310 	mrs	r3, PRIMASK
 8008300:	60fb      	str	r3, [r7, #12]
  return(result);
 8008302:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008304:	637b      	str	r3, [r7, #52]	@ 0x34
 8008306:	2301      	movs	r3, #1
 8008308:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800830a:	693b      	ldr	r3, [r7, #16]
 800830c:	f383 8810 	msr	PRIMASK, r3
}
 8008310:	46c0      	nop			@ (mov r8, r8)
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	681b      	ldr	r3, [r3, #0]
 8008316:	681a      	ldr	r2, [r3, #0]
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	4921      	ldr	r1, [pc, #132]	@ (80083a4 <UART_CheckIdleState+0x14c>)
 800831e:	400a      	ands	r2, r1
 8008320:	601a      	str	r2, [r3, #0]
 8008322:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008324:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008326:	697b      	ldr	r3, [r7, #20]
 8008328:	f383 8810 	msr	PRIMASK, r3
}
 800832c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800832e:	f3ef 8310 	mrs	r3, PRIMASK
 8008332:	61bb      	str	r3, [r7, #24]
  return(result);
 8008334:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008336:	633b      	str	r3, [r7, #48]	@ 0x30
 8008338:	2301      	movs	r3, #1
 800833a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800833c:	69fb      	ldr	r3, [r7, #28]
 800833e:	f383 8810 	msr	PRIMASK, r3
}
 8008342:	46c0      	nop			@ (mov r8, r8)
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	689a      	ldr	r2, [r3, #8]
 800834a:	687b      	ldr	r3, [r7, #4]
 800834c:	681b      	ldr	r3, [r3, #0]
 800834e:	2101      	movs	r1, #1
 8008350:	438a      	bics	r2, r1
 8008352:	609a      	str	r2, [r3, #8]
 8008354:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008356:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008358:	6a3b      	ldr	r3, [r7, #32]
 800835a:	f383 8810 	msr	PRIMASK, r3
}
 800835e:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	2280      	movs	r2, #128	@ 0x80
 8008364:	2120      	movs	r1, #32
 8008366:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	2278      	movs	r2, #120	@ 0x78
 800836c:	2100      	movs	r1, #0
 800836e:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008370:	2303      	movs	r3, #3
 8008372:	e011      	b.n	8008398 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	2220      	movs	r2, #32
 8008378:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	2280      	movs	r2, #128	@ 0x80
 800837e:	2120      	movs	r1, #32
 8008380:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	2200      	movs	r2, #0
 8008386:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	2200      	movs	r2, #0
 800838c:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	2278      	movs	r2, #120	@ 0x78
 8008392:	2100      	movs	r1, #0
 8008394:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8008396:	2300      	movs	r3, #0
}
 8008398:	0018      	movs	r0, r3
 800839a:	46bd      	mov	sp, r7
 800839c:	b010      	add	sp, #64	@ 0x40
 800839e:	bd80      	pop	{r7, pc}
 80083a0:	01ffffff 	.word	0x01ffffff
 80083a4:	fffffedf 	.word	0xfffffedf

080083a8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80083a8:	b580      	push	{r7, lr}
 80083aa:	b084      	sub	sp, #16
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	60f8      	str	r0, [r7, #12]
 80083b0:	60b9      	str	r1, [r7, #8]
 80083b2:	603b      	str	r3, [r7, #0]
 80083b4:	1dfb      	adds	r3, r7, #7
 80083b6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80083b8:	e04b      	b.n	8008452 <UART_WaitOnFlagUntilTimeout+0xaa>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80083ba:	69bb      	ldr	r3, [r7, #24]
 80083bc:	3301      	adds	r3, #1
 80083be:	d048      	beq.n	8008452 <UART_WaitOnFlagUntilTimeout+0xaa>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80083c0:	f7fb fe10 	bl	8003fe4 <HAL_GetTick>
 80083c4:	0002      	movs	r2, r0
 80083c6:	683b      	ldr	r3, [r7, #0]
 80083c8:	1ad3      	subs	r3, r2, r3
 80083ca:	69ba      	ldr	r2, [r7, #24]
 80083cc:	429a      	cmp	r2, r3
 80083ce:	d302      	bcc.n	80083d6 <UART_WaitOnFlagUntilTimeout+0x2e>
 80083d0:	69bb      	ldr	r3, [r7, #24]
 80083d2:	2b00      	cmp	r3, #0
 80083d4:	d101      	bne.n	80083da <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 80083d6:	2303      	movs	r3, #3
 80083d8:	e04b      	b.n	8008472 <UART_WaitOnFlagUntilTimeout+0xca>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	681b      	ldr	r3, [r3, #0]
 80083e0:	2204      	movs	r2, #4
 80083e2:	4013      	ands	r3, r2
 80083e4:	d035      	beq.n	8008452 <UART_WaitOnFlagUntilTimeout+0xaa>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80083e6:	68fb      	ldr	r3, [r7, #12]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	69db      	ldr	r3, [r3, #28]
 80083ec:	2208      	movs	r2, #8
 80083ee:	4013      	ands	r3, r2
 80083f0:	2b08      	cmp	r3, #8
 80083f2:	d111      	bne.n	8008418 <UART_WaitOnFlagUntilTimeout+0x70>
        {
           /* Clear Overrun Error flag*/
           __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	2208      	movs	r2, #8
 80083fa:	621a      	str	r2, [r3, #32]

           /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts if ongoing */
           UART_EndRxTransfer(huart);
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	0018      	movs	r0, r3
 8008400:	f000 f83c 	bl	800847c <UART_EndRxTransfer>

           huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008404:	68fb      	ldr	r3, [r7, #12]
 8008406:	2284      	movs	r2, #132	@ 0x84
 8008408:	2108      	movs	r1, #8
 800840a:	5099      	str	r1, [r3, r2]

           /* Process Unlocked */
           __HAL_UNLOCK(huart);
 800840c:	68fb      	ldr	r3, [r7, #12]
 800840e:	2278      	movs	r2, #120	@ 0x78
 8008410:	2100      	movs	r1, #0
 8008412:	5499      	strb	r1, [r3, r2]

           return HAL_ERROR;
 8008414:	2301      	movs	r3, #1
 8008416:	e02c      	b.n	8008472 <UART_WaitOnFlagUntilTimeout+0xca>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008418:	68fb      	ldr	r3, [r7, #12]
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	69da      	ldr	r2, [r3, #28]
 800841e:	2380      	movs	r3, #128	@ 0x80
 8008420:	011b      	lsls	r3, r3, #4
 8008422:	401a      	ands	r2, r3
 8008424:	2380      	movs	r3, #128	@ 0x80
 8008426:	011b      	lsls	r3, r3, #4
 8008428:	429a      	cmp	r2, r3
 800842a:	d112      	bne.n	8008452 <UART_WaitOnFlagUntilTimeout+0xaa>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	681b      	ldr	r3, [r3, #0]
 8008430:	2280      	movs	r2, #128	@ 0x80
 8008432:	0112      	lsls	r2, r2, #4
 8008434:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	0018      	movs	r0, r3
 800843a:	f000 f81f 	bl	800847c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800843e:	68fb      	ldr	r3, [r7, #12]
 8008440:	2284      	movs	r2, #132	@ 0x84
 8008442:	2120      	movs	r1, #32
 8008444:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008446:	68fb      	ldr	r3, [r7, #12]
 8008448:	2278      	movs	r2, #120	@ 0x78
 800844a:	2100      	movs	r1, #0
 800844c:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800844e:	2303      	movs	r3, #3
 8008450:	e00f      	b.n	8008472 <UART_WaitOnFlagUntilTimeout+0xca>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	681b      	ldr	r3, [r3, #0]
 8008456:	69db      	ldr	r3, [r3, #28]
 8008458:	68ba      	ldr	r2, [r7, #8]
 800845a:	4013      	ands	r3, r2
 800845c:	68ba      	ldr	r2, [r7, #8]
 800845e:	1ad3      	subs	r3, r2, r3
 8008460:	425a      	negs	r2, r3
 8008462:	4153      	adcs	r3, r2
 8008464:	b2db      	uxtb	r3, r3
 8008466:	001a      	movs	r2, r3
 8008468:	1dfb      	adds	r3, r7, #7
 800846a:	781b      	ldrb	r3, [r3, #0]
 800846c:	429a      	cmp	r2, r3
 800846e:	d0a4      	beq.n	80083ba <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008470:	2300      	movs	r3, #0
}
 8008472:	0018      	movs	r0, r3
 8008474:	46bd      	mov	sp, r7
 8008476:	b004      	add	sp, #16
 8008478:	bd80      	pop	{r7, pc}
	...

0800847c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800847c:	b580      	push	{r7, lr}
 800847e:	b08e      	sub	sp, #56	@ 0x38
 8008480:	af00      	add	r7, sp, #0
 8008482:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008484:	f3ef 8310 	mrs	r3, PRIMASK
 8008488:	617b      	str	r3, [r7, #20]
  return(result);
 800848a:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800848c:	637b      	str	r3, [r7, #52]	@ 0x34
 800848e:	2301      	movs	r3, #1
 8008490:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8008492:	69bb      	ldr	r3, [r7, #24]
 8008494:	f383 8810 	msr	PRIMASK, r3
}
 8008498:	46c0      	nop			@ (mov r8, r8)
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	681a      	ldr	r2, [r3, #0]
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	4926      	ldr	r1, [pc, #152]	@ (8008540 <UART_EndRxTransfer+0xc4>)
 80084a6:	400a      	ands	r2, r1
 80084a8:	601a      	str	r2, [r3, #0]
 80084aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084ac:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80084ae:	69fb      	ldr	r3, [r7, #28]
 80084b0:	f383 8810 	msr	PRIMASK, r3
}
 80084b4:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80084b6:	f3ef 8310 	mrs	r3, PRIMASK
 80084ba:	623b      	str	r3, [r7, #32]
  return(result);
 80084bc:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80084be:	633b      	str	r3, [r7, #48]	@ 0x30
 80084c0:	2301      	movs	r3, #1
 80084c2:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80084c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80084c6:	f383 8810 	msr	PRIMASK, r3
}
 80084ca:	46c0      	nop			@ (mov r8, r8)
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	681b      	ldr	r3, [r3, #0]
 80084d0:	689a      	ldr	r2, [r3, #8]
 80084d2:	687b      	ldr	r3, [r7, #4]
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	2101      	movs	r1, #1
 80084d8:	438a      	bics	r2, r1
 80084da:	609a      	str	r2, [r3, #8]
 80084dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084de:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80084e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80084e2:	f383 8810 	msr	PRIMASK, r3
}
 80084e6:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80084ec:	2b01      	cmp	r3, #1
 80084ee:	d118      	bne.n	8008522 <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80084f0:	f3ef 8310 	mrs	r3, PRIMASK
 80084f4:	60bb      	str	r3, [r7, #8]
  return(result);
 80084f6:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80084f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80084fa:	2301      	movs	r3, #1
 80084fc:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	f383 8810 	msr	PRIMASK, r3
}
 8008504:	46c0      	nop			@ (mov r8, r8)
 8008506:	687b      	ldr	r3, [r7, #4]
 8008508:	681b      	ldr	r3, [r3, #0]
 800850a:	681a      	ldr	r2, [r3, #0]
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	681b      	ldr	r3, [r3, #0]
 8008510:	2110      	movs	r1, #16
 8008512:	438a      	bics	r2, r1
 8008514:	601a      	str	r2, [r3, #0]
 8008516:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008518:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800851a:	693b      	ldr	r3, [r7, #16]
 800851c:	f383 8810 	msr	PRIMASK, r3
}
 8008520:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	2280      	movs	r2, #128	@ 0x80
 8008526:	2120      	movs	r1, #32
 8008528:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	2200      	movs	r2, #0
 800852e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	2200      	movs	r2, #0
 8008534:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008536:	46c0      	nop			@ (mov r8, r8)
 8008538:	46bd      	mov	sp, r7
 800853a:	b00e      	add	sp, #56	@ 0x38
 800853c:	bd80      	pop	{r7, pc}
 800853e:	46c0      	nop			@ (mov r8, r8)
 8008540:	fffffedf 	.word	0xfffffedf

08008544 <__cvt>:
 8008544:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008546:	001f      	movs	r7, r3
 8008548:	2300      	movs	r3, #0
 800854a:	0016      	movs	r6, r2
 800854c:	b08b      	sub	sp, #44	@ 0x2c
 800854e:	429f      	cmp	r7, r3
 8008550:	da04      	bge.n	800855c <__cvt+0x18>
 8008552:	2180      	movs	r1, #128	@ 0x80
 8008554:	0609      	lsls	r1, r1, #24
 8008556:	187b      	adds	r3, r7, r1
 8008558:	001f      	movs	r7, r3
 800855a:	232d      	movs	r3, #45	@ 0x2d
 800855c:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800855e:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8008560:	7013      	strb	r3, [r2, #0]
 8008562:	2320      	movs	r3, #32
 8008564:	2203      	movs	r2, #3
 8008566:	439d      	bics	r5, r3
 8008568:	2d46      	cmp	r5, #70	@ 0x46
 800856a:	d007      	beq.n	800857c <__cvt+0x38>
 800856c:	002b      	movs	r3, r5
 800856e:	3b45      	subs	r3, #69	@ 0x45
 8008570:	4259      	negs	r1, r3
 8008572:	414b      	adcs	r3, r1
 8008574:	9910      	ldr	r1, [sp, #64]	@ 0x40
 8008576:	3a01      	subs	r2, #1
 8008578:	18cb      	adds	r3, r1, r3
 800857a:	9310      	str	r3, [sp, #64]	@ 0x40
 800857c:	ab09      	add	r3, sp, #36	@ 0x24
 800857e:	9304      	str	r3, [sp, #16]
 8008580:	ab08      	add	r3, sp, #32
 8008582:	9303      	str	r3, [sp, #12]
 8008584:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008586:	9200      	str	r2, [sp, #0]
 8008588:	9302      	str	r3, [sp, #8]
 800858a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800858c:	0032      	movs	r2, r6
 800858e:	9301      	str	r3, [sp, #4]
 8008590:	003b      	movs	r3, r7
 8008592:	f000 fed1 	bl	8009338 <_dtoa_r>
 8008596:	0004      	movs	r4, r0
 8008598:	2d47      	cmp	r5, #71	@ 0x47
 800859a:	d11b      	bne.n	80085d4 <__cvt+0x90>
 800859c:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800859e:	07db      	lsls	r3, r3, #31
 80085a0:	d511      	bpl.n	80085c6 <__cvt+0x82>
 80085a2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80085a4:	18c3      	adds	r3, r0, r3
 80085a6:	9307      	str	r3, [sp, #28]
 80085a8:	2200      	movs	r2, #0
 80085aa:	2300      	movs	r3, #0
 80085ac:	0030      	movs	r0, r6
 80085ae:	0039      	movs	r1, r7
 80085b0:	f7f7 ff4c 	bl	800044c <__aeabi_dcmpeq>
 80085b4:	2800      	cmp	r0, #0
 80085b6:	d001      	beq.n	80085bc <__cvt+0x78>
 80085b8:	9b07      	ldr	r3, [sp, #28]
 80085ba:	9309      	str	r3, [sp, #36]	@ 0x24
 80085bc:	2230      	movs	r2, #48	@ 0x30
 80085be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085c0:	9907      	ldr	r1, [sp, #28]
 80085c2:	428b      	cmp	r3, r1
 80085c4:	d320      	bcc.n	8008608 <__cvt+0xc4>
 80085c6:	0020      	movs	r0, r4
 80085c8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80085ca:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80085cc:	1b1b      	subs	r3, r3, r4
 80085ce:	6013      	str	r3, [r2, #0]
 80085d0:	b00b      	add	sp, #44	@ 0x2c
 80085d2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80085d4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80085d6:	18c3      	adds	r3, r0, r3
 80085d8:	9307      	str	r3, [sp, #28]
 80085da:	2d46      	cmp	r5, #70	@ 0x46
 80085dc:	d1e4      	bne.n	80085a8 <__cvt+0x64>
 80085de:	7803      	ldrb	r3, [r0, #0]
 80085e0:	2b30      	cmp	r3, #48	@ 0x30
 80085e2:	d10c      	bne.n	80085fe <__cvt+0xba>
 80085e4:	2200      	movs	r2, #0
 80085e6:	2300      	movs	r3, #0
 80085e8:	0030      	movs	r0, r6
 80085ea:	0039      	movs	r1, r7
 80085ec:	f7f7 ff2e 	bl	800044c <__aeabi_dcmpeq>
 80085f0:	2800      	cmp	r0, #0
 80085f2:	d104      	bne.n	80085fe <__cvt+0xba>
 80085f4:	2301      	movs	r3, #1
 80085f6:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 80085f8:	1a9b      	subs	r3, r3, r2
 80085fa:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80085fc:	6013      	str	r3, [r2, #0]
 80085fe:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008600:	9a07      	ldr	r2, [sp, #28]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	18d3      	adds	r3, r2, r3
 8008606:	e7ce      	b.n	80085a6 <__cvt+0x62>
 8008608:	1c59      	adds	r1, r3, #1
 800860a:	9109      	str	r1, [sp, #36]	@ 0x24
 800860c:	701a      	strb	r2, [r3, #0]
 800860e:	e7d6      	b.n	80085be <__cvt+0x7a>

08008610 <__exponent>:
 8008610:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008612:	232b      	movs	r3, #43	@ 0x2b
 8008614:	0005      	movs	r5, r0
 8008616:	000c      	movs	r4, r1
 8008618:	b085      	sub	sp, #20
 800861a:	7002      	strb	r2, [r0, #0]
 800861c:	2900      	cmp	r1, #0
 800861e:	da01      	bge.n	8008624 <__exponent+0x14>
 8008620:	424c      	negs	r4, r1
 8008622:	3302      	adds	r3, #2
 8008624:	706b      	strb	r3, [r5, #1]
 8008626:	2c09      	cmp	r4, #9
 8008628:	dd2c      	ble.n	8008684 <__exponent+0x74>
 800862a:	ab02      	add	r3, sp, #8
 800862c:	1dde      	adds	r6, r3, #7
 800862e:	0020      	movs	r0, r4
 8008630:	210a      	movs	r1, #10
 8008632:	f7f7 fef5 	bl	8000420 <__aeabi_idivmod>
 8008636:	0037      	movs	r7, r6
 8008638:	3130      	adds	r1, #48	@ 0x30
 800863a:	3e01      	subs	r6, #1
 800863c:	0020      	movs	r0, r4
 800863e:	7031      	strb	r1, [r6, #0]
 8008640:	210a      	movs	r1, #10
 8008642:	9401      	str	r4, [sp, #4]
 8008644:	f7f7 fe06 	bl	8000254 <__divsi3>
 8008648:	9b01      	ldr	r3, [sp, #4]
 800864a:	0004      	movs	r4, r0
 800864c:	2b63      	cmp	r3, #99	@ 0x63
 800864e:	dcee      	bgt.n	800862e <__exponent+0x1e>
 8008650:	1eba      	subs	r2, r7, #2
 8008652:	1ca8      	adds	r0, r5, #2
 8008654:	0001      	movs	r1, r0
 8008656:	0013      	movs	r3, r2
 8008658:	3430      	adds	r4, #48	@ 0x30
 800865a:	7014      	strb	r4, [r2, #0]
 800865c:	ac02      	add	r4, sp, #8
 800865e:	3407      	adds	r4, #7
 8008660:	429c      	cmp	r4, r3
 8008662:	d80a      	bhi.n	800867a <__exponent+0x6a>
 8008664:	2300      	movs	r3, #0
 8008666:	42a2      	cmp	r2, r4
 8008668:	d803      	bhi.n	8008672 <__exponent+0x62>
 800866a:	3309      	adds	r3, #9
 800866c:	aa02      	add	r2, sp, #8
 800866e:	189b      	adds	r3, r3, r2
 8008670:	1bdb      	subs	r3, r3, r7
 8008672:	18c0      	adds	r0, r0, r3
 8008674:	1b40      	subs	r0, r0, r5
 8008676:	b005      	add	sp, #20
 8008678:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800867a:	781c      	ldrb	r4, [r3, #0]
 800867c:	3301      	adds	r3, #1
 800867e:	700c      	strb	r4, [r1, #0]
 8008680:	3101      	adds	r1, #1
 8008682:	e7eb      	b.n	800865c <__exponent+0x4c>
 8008684:	2330      	movs	r3, #48	@ 0x30
 8008686:	18e4      	adds	r4, r4, r3
 8008688:	70ab      	strb	r3, [r5, #2]
 800868a:	1d28      	adds	r0, r5, #4
 800868c:	70ec      	strb	r4, [r5, #3]
 800868e:	e7f1      	b.n	8008674 <__exponent+0x64>

08008690 <_printf_float>:
 8008690:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008692:	b097      	sub	sp, #92	@ 0x5c
 8008694:	000d      	movs	r5, r1
 8008696:	920a      	str	r2, [sp, #40]	@ 0x28
 8008698:	9c1c      	ldr	r4, [sp, #112]	@ 0x70
 800869a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800869c:	9009      	str	r0, [sp, #36]	@ 0x24
 800869e:	f000 fd33 	bl	8009108 <_localeconv_r>
 80086a2:	6803      	ldr	r3, [r0, #0]
 80086a4:	0018      	movs	r0, r3
 80086a6:	930d      	str	r3, [sp, #52]	@ 0x34
 80086a8:	f7f7 fd2e 	bl	8000108 <strlen>
 80086ac:	2300      	movs	r3, #0
 80086ae:	900f      	str	r0, [sp, #60]	@ 0x3c
 80086b0:	9314      	str	r3, [sp, #80]	@ 0x50
 80086b2:	7e2b      	ldrb	r3, [r5, #24]
 80086b4:	2207      	movs	r2, #7
 80086b6:	930c      	str	r3, [sp, #48]	@ 0x30
 80086b8:	682b      	ldr	r3, [r5, #0]
 80086ba:	930e      	str	r3, [sp, #56]	@ 0x38
 80086bc:	990e      	ldr	r1, [sp, #56]	@ 0x38
 80086be:	6823      	ldr	r3, [r4, #0]
 80086c0:	05c9      	lsls	r1, r1, #23
 80086c2:	d545      	bpl.n	8008750 <_printf_float+0xc0>
 80086c4:	189b      	adds	r3, r3, r2
 80086c6:	4393      	bics	r3, r2
 80086c8:	001a      	movs	r2, r3
 80086ca:	3208      	adds	r2, #8
 80086cc:	6022      	str	r2, [r4, #0]
 80086ce:	2201      	movs	r2, #1
 80086d0:	681e      	ldr	r6, [r3, #0]
 80086d2:	685f      	ldr	r7, [r3, #4]
 80086d4:	007b      	lsls	r3, r7, #1
 80086d6:	085b      	lsrs	r3, r3, #1
 80086d8:	9311      	str	r3, [sp, #68]	@ 0x44
 80086da:	9610      	str	r6, [sp, #64]	@ 0x40
 80086dc:	64ae      	str	r6, [r5, #72]	@ 0x48
 80086de:	64ef      	str	r7, [r5, #76]	@ 0x4c
 80086e0:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80086e2:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80086e4:	4ba7      	ldr	r3, [pc, #668]	@ (8008984 <_printf_float+0x2f4>)
 80086e6:	4252      	negs	r2, r2
 80086e8:	f7f9 ffa8 	bl	800263c <__aeabi_dcmpun>
 80086ec:	2800      	cmp	r0, #0
 80086ee:	d131      	bne.n	8008754 <_printf_float+0xc4>
 80086f0:	9810      	ldr	r0, [sp, #64]	@ 0x40
 80086f2:	9911      	ldr	r1, [sp, #68]	@ 0x44
 80086f4:	2201      	movs	r2, #1
 80086f6:	4ba3      	ldr	r3, [pc, #652]	@ (8008984 <_printf_float+0x2f4>)
 80086f8:	4252      	negs	r2, r2
 80086fa:	f7f7 feb7 	bl	800046c <__aeabi_dcmple>
 80086fe:	2800      	cmp	r0, #0
 8008700:	d128      	bne.n	8008754 <_printf_float+0xc4>
 8008702:	2200      	movs	r2, #0
 8008704:	2300      	movs	r3, #0
 8008706:	0030      	movs	r0, r6
 8008708:	0039      	movs	r1, r7
 800870a:	f7f7 fea5 	bl	8000458 <__aeabi_dcmplt>
 800870e:	2800      	cmp	r0, #0
 8008710:	d003      	beq.n	800871a <_printf_float+0x8a>
 8008712:	002b      	movs	r3, r5
 8008714:	222d      	movs	r2, #45	@ 0x2d
 8008716:	3343      	adds	r3, #67	@ 0x43
 8008718:	701a      	strb	r2, [r3, #0]
 800871a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800871c:	4f9a      	ldr	r7, [pc, #616]	@ (8008988 <_printf_float+0x2f8>)
 800871e:	2b47      	cmp	r3, #71	@ 0x47
 8008720:	d900      	bls.n	8008724 <_printf_float+0x94>
 8008722:	4f9a      	ldr	r7, [pc, #616]	@ (800898c <_printf_float+0x2fc>)
 8008724:	2303      	movs	r3, #3
 8008726:	2400      	movs	r4, #0
 8008728:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800872a:	612b      	str	r3, [r5, #16]
 800872c:	3301      	adds	r3, #1
 800872e:	439a      	bics	r2, r3
 8008730:	602a      	str	r2, [r5, #0]
 8008732:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008734:	0029      	movs	r1, r5
 8008736:	9300      	str	r3, [sp, #0]
 8008738:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800873a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800873c:	aa15      	add	r2, sp, #84	@ 0x54
 800873e:	f000 f9e5 	bl	8008b0c <_printf_common>
 8008742:	3001      	adds	r0, #1
 8008744:	d000      	beq.n	8008748 <_printf_float+0xb8>
 8008746:	e09f      	b.n	8008888 <_printf_float+0x1f8>
 8008748:	2001      	movs	r0, #1
 800874a:	4240      	negs	r0, r0
 800874c:	b017      	add	sp, #92	@ 0x5c
 800874e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008750:	3307      	adds	r3, #7
 8008752:	e7b8      	b.n	80086c6 <_printf_float+0x36>
 8008754:	0032      	movs	r2, r6
 8008756:	003b      	movs	r3, r7
 8008758:	0030      	movs	r0, r6
 800875a:	0039      	movs	r1, r7
 800875c:	f7f9 ff6e 	bl	800263c <__aeabi_dcmpun>
 8008760:	2800      	cmp	r0, #0
 8008762:	d00b      	beq.n	800877c <_printf_float+0xec>
 8008764:	2f00      	cmp	r7, #0
 8008766:	da03      	bge.n	8008770 <_printf_float+0xe0>
 8008768:	002b      	movs	r3, r5
 800876a:	222d      	movs	r2, #45	@ 0x2d
 800876c:	3343      	adds	r3, #67	@ 0x43
 800876e:	701a      	strb	r2, [r3, #0]
 8008770:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008772:	4f87      	ldr	r7, [pc, #540]	@ (8008990 <_printf_float+0x300>)
 8008774:	2b47      	cmp	r3, #71	@ 0x47
 8008776:	d9d5      	bls.n	8008724 <_printf_float+0x94>
 8008778:	4f86      	ldr	r7, [pc, #536]	@ (8008994 <_printf_float+0x304>)
 800877a:	e7d3      	b.n	8008724 <_printf_float+0x94>
 800877c:	2220      	movs	r2, #32
 800877e:	9c0c      	ldr	r4, [sp, #48]	@ 0x30
 8008780:	686b      	ldr	r3, [r5, #4]
 8008782:	4394      	bics	r4, r2
 8008784:	1c5a      	adds	r2, r3, #1
 8008786:	d146      	bne.n	8008816 <_printf_float+0x186>
 8008788:	3307      	adds	r3, #7
 800878a:	606b      	str	r3, [r5, #4]
 800878c:	2380      	movs	r3, #128	@ 0x80
 800878e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8008790:	00db      	lsls	r3, r3, #3
 8008792:	4313      	orrs	r3, r2
 8008794:	2200      	movs	r2, #0
 8008796:	602b      	str	r3, [r5, #0]
 8008798:	9206      	str	r2, [sp, #24]
 800879a:	aa14      	add	r2, sp, #80	@ 0x50
 800879c:	9205      	str	r2, [sp, #20]
 800879e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80087a0:	a90a      	add	r1, sp, #40	@ 0x28
 80087a2:	9204      	str	r2, [sp, #16]
 80087a4:	aa13      	add	r2, sp, #76	@ 0x4c
 80087a6:	9203      	str	r2, [sp, #12]
 80087a8:	2223      	movs	r2, #35	@ 0x23
 80087aa:	1852      	adds	r2, r2, r1
 80087ac:	9202      	str	r2, [sp, #8]
 80087ae:	9301      	str	r3, [sp, #4]
 80087b0:	686b      	ldr	r3, [r5, #4]
 80087b2:	0032      	movs	r2, r6
 80087b4:	9300      	str	r3, [sp, #0]
 80087b6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80087b8:	003b      	movs	r3, r7
 80087ba:	f7ff fec3 	bl	8008544 <__cvt>
 80087be:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 80087c0:	0007      	movs	r7, r0
 80087c2:	2c47      	cmp	r4, #71	@ 0x47
 80087c4:	d12d      	bne.n	8008822 <_printf_float+0x192>
 80087c6:	1cd3      	adds	r3, r2, #3
 80087c8:	db02      	blt.n	80087d0 <_printf_float+0x140>
 80087ca:	686b      	ldr	r3, [r5, #4]
 80087cc:	429a      	cmp	r2, r3
 80087ce:	dd48      	ble.n	8008862 <_printf_float+0x1d2>
 80087d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80087d2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80087d4:	3b02      	subs	r3, #2
 80087d6:	b2db      	uxtb	r3, r3
 80087d8:	930c      	str	r3, [sp, #48]	@ 0x30
 80087da:	0028      	movs	r0, r5
 80087dc:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80087de:	3901      	subs	r1, #1
 80087e0:	3050      	adds	r0, #80	@ 0x50
 80087e2:	9113      	str	r1, [sp, #76]	@ 0x4c
 80087e4:	f7ff ff14 	bl	8008610 <__exponent>
 80087e8:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 80087ea:	0004      	movs	r4, r0
 80087ec:	1813      	adds	r3, r2, r0
 80087ee:	612b      	str	r3, [r5, #16]
 80087f0:	2a01      	cmp	r2, #1
 80087f2:	dc02      	bgt.n	80087fa <_printf_float+0x16a>
 80087f4:	682a      	ldr	r2, [r5, #0]
 80087f6:	07d2      	lsls	r2, r2, #31
 80087f8:	d501      	bpl.n	80087fe <_printf_float+0x16e>
 80087fa:	3301      	adds	r3, #1
 80087fc:	612b      	str	r3, [r5, #16]
 80087fe:	2323      	movs	r3, #35	@ 0x23
 8008800:	aa0a      	add	r2, sp, #40	@ 0x28
 8008802:	189b      	adds	r3, r3, r2
 8008804:	781b      	ldrb	r3, [r3, #0]
 8008806:	2b00      	cmp	r3, #0
 8008808:	d100      	bne.n	800880c <_printf_float+0x17c>
 800880a:	e792      	b.n	8008732 <_printf_float+0xa2>
 800880c:	002b      	movs	r3, r5
 800880e:	222d      	movs	r2, #45	@ 0x2d
 8008810:	3343      	adds	r3, #67	@ 0x43
 8008812:	701a      	strb	r2, [r3, #0]
 8008814:	e78d      	b.n	8008732 <_printf_float+0xa2>
 8008816:	2c47      	cmp	r4, #71	@ 0x47
 8008818:	d1b8      	bne.n	800878c <_printf_float+0xfc>
 800881a:	2b00      	cmp	r3, #0
 800881c:	d1b6      	bne.n	800878c <_printf_float+0xfc>
 800881e:	3301      	adds	r3, #1
 8008820:	e7b3      	b.n	800878a <_printf_float+0xfa>
 8008822:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008824:	0011      	movs	r1, r2
 8008826:	2b65      	cmp	r3, #101	@ 0x65
 8008828:	d9d7      	bls.n	80087da <_printf_float+0x14a>
 800882a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800882c:	2b66      	cmp	r3, #102	@ 0x66
 800882e:	d11a      	bne.n	8008866 <_printf_float+0x1d6>
 8008830:	686b      	ldr	r3, [r5, #4]
 8008832:	2a00      	cmp	r2, #0
 8008834:	dd09      	ble.n	800884a <_printf_float+0x1ba>
 8008836:	612a      	str	r2, [r5, #16]
 8008838:	2b00      	cmp	r3, #0
 800883a:	d102      	bne.n	8008842 <_printf_float+0x1b2>
 800883c:	6829      	ldr	r1, [r5, #0]
 800883e:	07c9      	lsls	r1, r1, #31
 8008840:	d50b      	bpl.n	800885a <_printf_float+0x1ca>
 8008842:	3301      	adds	r3, #1
 8008844:	189b      	adds	r3, r3, r2
 8008846:	612b      	str	r3, [r5, #16]
 8008848:	e007      	b.n	800885a <_printf_float+0x1ca>
 800884a:	2b00      	cmp	r3, #0
 800884c:	d103      	bne.n	8008856 <_printf_float+0x1c6>
 800884e:	2201      	movs	r2, #1
 8008850:	6829      	ldr	r1, [r5, #0]
 8008852:	4211      	tst	r1, r2
 8008854:	d000      	beq.n	8008858 <_printf_float+0x1c8>
 8008856:	1c9a      	adds	r2, r3, #2
 8008858:	612a      	str	r2, [r5, #16]
 800885a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800885c:	2400      	movs	r4, #0
 800885e:	65ab      	str	r3, [r5, #88]	@ 0x58
 8008860:	e7cd      	b.n	80087fe <_printf_float+0x16e>
 8008862:	2367      	movs	r3, #103	@ 0x67
 8008864:	930c      	str	r3, [sp, #48]	@ 0x30
 8008866:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8008868:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800886a:	4299      	cmp	r1, r3
 800886c:	db06      	blt.n	800887c <_printf_float+0x1ec>
 800886e:	682b      	ldr	r3, [r5, #0]
 8008870:	6129      	str	r1, [r5, #16]
 8008872:	07db      	lsls	r3, r3, #31
 8008874:	d5f1      	bpl.n	800885a <_printf_float+0x1ca>
 8008876:	3101      	adds	r1, #1
 8008878:	6129      	str	r1, [r5, #16]
 800887a:	e7ee      	b.n	800885a <_printf_float+0x1ca>
 800887c:	2201      	movs	r2, #1
 800887e:	2900      	cmp	r1, #0
 8008880:	dce0      	bgt.n	8008844 <_printf_float+0x1b4>
 8008882:	1892      	adds	r2, r2, r2
 8008884:	1a52      	subs	r2, r2, r1
 8008886:	e7dd      	b.n	8008844 <_printf_float+0x1b4>
 8008888:	682a      	ldr	r2, [r5, #0]
 800888a:	0553      	lsls	r3, r2, #21
 800888c:	d408      	bmi.n	80088a0 <_printf_float+0x210>
 800888e:	692b      	ldr	r3, [r5, #16]
 8008890:	003a      	movs	r2, r7
 8008892:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008894:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008896:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8008898:	47a0      	blx	r4
 800889a:	3001      	adds	r0, #1
 800889c:	d129      	bne.n	80088f2 <_printf_float+0x262>
 800889e:	e753      	b.n	8008748 <_printf_float+0xb8>
 80088a0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80088a2:	2b65      	cmp	r3, #101	@ 0x65
 80088a4:	d800      	bhi.n	80088a8 <_printf_float+0x218>
 80088a6:	e0da      	b.n	8008a5e <_printf_float+0x3ce>
 80088a8:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 80088aa:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 80088ac:	2200      	movs	r2, #0
 80088ae:	2300      	movs	r3, #0
 80088b0:	f7f7 fdcc 	bl	800044c <__aeabi_dcmpeq>
 80088b4:	2800      	cmp	r0, #0
 80088b6:	d033      	beq.n	8008920 <_printf_float+0x290>
 80088b8:	2301      	movs	r3, #1
 80088ba:	4a37      	ldr	r2, [pc, #220]	@ (8008998 <_printf_float+0x308>)
 80088bc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80088be:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80088c0:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80088c2:	47a0      	blx	r4
 80088c4:	3001      	adds	r0, #1
 80088c6:	d100      	bne.n	80088ca <_printf_float+0x23a>
 80088c8:	e73e      	b.n	8008748 <_printf_float+0xb8>
 80088ca:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 80088cc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80088ce:	42b3      	cmp	r3, r6
 80088d0:	db02      	blt.n	80088d8 <_printf_float+0x248>
 80088d2:	682b      	ldr	r3, [r5, #0]
 80088d4:	07db      	lsls	r3, r3, #31
 80088d6:	d50c      	bpl.n	80088f2 <_printf_float+0x262>
 80088d8:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 80088da:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80088dc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80088de:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80088e0:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80088e2:	47a0      	blx	r4
 80088e4:	2400      	movs	r4, #0
 80088e6:	3001      	adds	r0, #1
 80088e8:	d100      	bne.n	80088ec <_printf_float+0x25c>
 80088ea:	e72d      	b.n	8008748 <_printf_float+0xb8>
 80088ec:	1e73      	subs	r3, r6, #1
 80088ee:	42a3      	cmp	r3, r4
 80088f0:	dc0a      	bgt.n	8008908 <_printf_float+0x278>
 80088f2:	682b      	ldr	r3, [r5, #0]
 80088f4:	079b      	lsls	r3, r3, #30
 80088f6:	d500      	bpl.n	80088fa <_printf_float+0x26a>
 80088f8:	e105      	b.n	8008b06 <_printf_float+0x476>
 80088fa:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80088fc:	68e8      	ldr	r0, [r5, #12]
 80088fe:	4298      	cmp	r0, r3
 8008900:	db00      	blt.n	8008904 <_printf_float+0x274>
 8008902:	e723      	b.n	800874c <_printf_float+0xbc>
 8008904:	0018      	movs	r0, r3
 8008906:	e721      	b.n	800874c <_printf_float+0xbc>
 8008908:	002a      	movs	r2, r5
 800890a:	2301      	movs	r3, #1
 800890c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800890e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008910:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8008912:	321a      	adds	r2, #26
 8008914:	47b8      	blx	r7
 8008916:	3001      	adds	r0, #1
 8008918:	d100      	bne.n	800891c <_printf_float+0x28c>
 800891a:	e715      	b.n	8008748 <_printf_float+0xb8>
 800891c:	3401      	adds	r4, #1
 800891e:	e7e5      	b.n	80088ec <_printf_float+0x25c>
 8008920:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8008922:	2b00      	cmp	r3, #0
 8008924:	dc3a      	bgt.n	800899c <_printf_float+0x30c>
 8008926:	2301      	movs	r3, #1
 8008928:	4a1b      	ldr	r2, [pc, #108]	@ (8008998 <_printf_float+0x308>)
 800892a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800892c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800892e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8008930:	47a0      	blx	r4
 8008932:	3001      	adds	r0, #1
 8008934:	d100      	bne.n	8008938 <_printf_float+0x2a8>
 8008936:	e707      	b.n	8008748 <_printf_float+0xb8>
 8008938:	9e14      	ldr	r6, [sp, #80]	@ 0x50
 800893a:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800893c:	4333      	orrs	r3, r6
 800893e:	d102      	bne.n	8008946 <_printf_float+0x2b6>
 8008940:	682b      	ldr	r3, [r5, #0]
 8008942:	07db      	lsls	r3, r3, #31
 8008944:	d5d5      	bpl.n	80088f2 <_printf_float+0x262>
 8008946:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008948:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800894a:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800894c:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800894e:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8008950:	47a0      	blx	r4
 8008952:	2300      	movs	r3, #0
 8008954:	3001      	adds	r0, #1
 8008956:	d100      	bne.n	800895a <_printf_float+0x2ca>
 8008958:	e6f6      	b.n	8008748 <_printf_float+0xb8>
 800895a:	930c      	str	r3, [sp, #48]	@ 0x30
 800895c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800895e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008960:	425b      	negs	r3, r3
 8008962:	4293      	cmp	r3, r2
 8008964:	dc01      	bgt.n	800896a <_printf_float+0x2da>
 8008966:	0033      	movs	r3, r6
 8008968:	e792      	b.n	8008890 <_printf_float+0x200>
 800896a:	002a      	movs	r2, r5
 800896c:	2301      	movs	r3, #1
 800896e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008970:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008972:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8008974:	321a      	adds	r2, #26
 8008976:	47a0      	blx	r4
 8008978:	3001      	adds	r0, #1
 800897a:	d100      	bne.n	800897e <_printf_float+0x2ee>
 800897c:	e6e4      	b.n	8008748 <_printf_float+0xb8>
 800897e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008980:	3301      	adds	r3, #1
 8008982:	e7ea      	b.n	800895a <_printf_float+0x2ca>
 8008984:	7fefffff 	.word	0x7fefffff
 8008988:	0800b664 	.word	0x0800b664
 800898c:	0800b668 	.word	0x0800b668
 8008990:	0800b66c 	.word	0x0800b66c
 8008994:	0800b670 	.word	0x0800b670
 8008998:	0800b674 	.word	0x0800b674
 800899c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800899e:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 80089a0:	930c      	str	r3, [sp, #48]	@ 0x30
 80089a2:	429e      	cmp	r6, r3
 80089a4:	dd00      	ble.n	80089a8 <_printf_float+0x318>
 80089a6:	001e      	movs	r6, r3
 80089a8:	2e00      	cmp	r6, #0
 80089aa:	dc31      	bgt.n	8008a10 <_printf_float+0x380>
 80089ac:	43f3      	mvns	r3, r6
 80089ae:	2400      	movs	r4, #0
 80089b0:	17db      	asrs	r3, r3, #31
 80089b2:	4033      	ands	r3, r6
 80089b4:	930e      	str	r3, [sp, #56]	@ 0x38
 80089b6:	6dae      	ldr	r6, [r5, #88]	@ 0x58
 80089b8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80089ba:	1af3      	subs	r3, r6, r3
 80089bc:	42a3      	cmp	r3, r4
 80089be:	dc30      	bgt.n	8008a22 <_printf_float+0x392>
 80089c0:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80089c2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80089c4:	429a      	cmp	r2, r3
 80089c6:	dc38      	bgt.n	8008a3a <_printf_float+0x3aa>
 80089c8:	682b      	ldr	r3, [r5, #0]
 80089ca:	07db      	lsls	r3, r3, #31
 80089cc:	d435      	bmi.n	8008a3a <_printf_float+0x3aa>
 80089ce:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 80089d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80089d2:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80089d4:	1b9b      	subs	r3, r3, r6
 80089d6:	1b14      	subs	r4, r2, r4
 80089d8:	429c      	cmp	r4, r3
 80089da:	dd00      	ble.n	80089de <_printf_float+0x34e>
 80089dc:	001c      	movs	r4, r3
 80089de:	2c00      	cmp	r4, #0
 80089e0:	dc34      	bgt.n	8008a4c <_printf_float+0x3bc>
 80089e2:	43e3      	mvns	r3, r4
 80089e4:	2600      	movs	r6, #0
 80089e6:	17db      	asrs	r3, r3, #31
 80089e8:	401c      	ands	r4, r3
 80089ea:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 80089ec:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 80089ee:	1ad3      	subs	r3, r2, r3
 80089f0:	1b1b      	subs	r3, r3, r4
 80089f2:	42b3      	cmp	r3, r6
 80089f4:	dc00      	bgt.n	80089f8 <_printf_float+0x368>
 80089f6:	e77c      	b.n	80088f2 <_printf_float+0x262>
 80089f8:	002a      	movs	r2, r5
 80089fa:	2301      	movs	r3, #1
 80089fc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80089fe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008a00:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8008a02:	321a      	adds	r2, #26
 8008a04:	47b8      	blx	r7
 8008a06:	3001      	adds	r0, #1
 8008a08:	d100      	bne.n	8008a0c <_printf_float+0x37c>
 8008a0a:	e69d      	b.n	8008748 <_printf_float+0xb8>
 8008a0c:	3601      	adds	r6, #1
 8008a0e:	e7ec      	b.n	80089ea <_printf_float+0x35a>
 8008a10:	0033      	movs	r3, r6
 8008a12:	003a      	movs	r2, r7
 8008a14:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008a16:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008a18:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8008a1a:	47a0      	blx	r4
 8008a1c:	3001      	adds	r0, #1
 8008a1e:	d1c5      	bne.n	80089ac <_printf_float+0x31c>
 8008a20:	e692      	b.n	8008748 <_printf_float+0xb8>
 8008a22:	002a      	movs	r2, r5
 8008a24:	2301      	movs	r3, #1
 8008a26:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008a28:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008a2a:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8008a2c:	321a      	adds	r2, #26
 8008a2e:	47b0      	blx	r6
 8008a30:	3001      	adds	r0, #1
 8008a32:	d100      	bne.n	8008a36 <_printf_float+0x3a6>
 8008a34:	e688      	b.n	8008748 <_printf_float+0xb8>
 8008a36:	3401      	adds	r4, #1
 8008a38:	e7bd      	b.n	80089b6 <_printf_float+0x326>
 8008a3a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008a3c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008a3e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008a40:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008a42:	9c0b      	ldr	r4, [sp, #44]	@ 0x2c
 8008a44:	47a0      	blx	r4
 8008a46:	3001      	adds	r0, #1
 8008a48:	d1c1      	bne.n	80089ce <_printf_float+0x33e>
 8008a4a:	e67d      	b.n	8008748 <_printf_float+0xb8>
 8008a4c:	19ba      	adds	r2, r7, r6
 8008a4e:	0023      	movs	r3, r4
 8008a50:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008a52:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008a54:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8008a56:	47b0      	blx	r6
 8008a58:	3001      	adds	r0, #1
 8008a5a:	d1c2      	bne.n	80089e2 <_printf_float+0x352>
 8008a5c:	e674      	b.n	8008748 <_printf_float+0xb8>
 8008a5e:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008a60:	930c      	str	r3, [sp, #48]	@ 0x30
 8008a62:	2b01      	cmp	r3, #1
 8008a64:	dc02      	bgt.n	8008a6c <_printf_float+0x3dc>
 8008a66:	2301      	movs	r3, #1
 8008a68:	421a      	tst	r2, r3
 8008a6a:	d039      	beq.n	8008ae0 <_printf_float+0x450>
 8008a6c:	2301      	movs	r3, #1
 8008a6e:	003a      	movs	r2, r7
 8008a70:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008a72:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008a74:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8008a76:	47b0      	blx	r6
 8008a78:	3001      	adds	r0, #1
 8008a7a:	d100      	bne.n	8008a7e <_printf_float+0x3ee>
 8008a7c:	e664      	b.n	8008748 <_printf_float+0xb8>
 8008a7e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8008a80:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008a82:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008a84:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008a86:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8008a88:	47b0      	blx	r6
 8008a8a:	3001      	adds	r0, #1
 8008a8c:	d100      	bne.n	8008a90 <_printf_float+0x400>
 8008a8e:	e65b      	b.n	8008748 <_printf_float+0xb8>
 8008a90:	6ca8      	ldr	r0, [r5, #72]	@ 0x48
 8008a92:	6ce9      	ldr	r1, [r5, #76]	@ 0x4c
 8008a94:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008a96:	2200      	movs	r2, #0
 8008a98:	3b01      	subs	r3, #1
 8008a9a:	930c      	str	r3, [sp, #48]	@ 0x30
 8008a9c:	2300      	movs	r3, #0
 8008a9e:	f7f7 fcd5 	bl	800044c <__aeabi_dcmpeq>
 8008aa2:	2800      	cmp	r0, #0
 8008aa4:	d11a      	bne.n	8008adc <_printf_float+0x44c>
 8008aa6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008aa8:	1c7a      	adds	r2, r7, #1
 8008aaa:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008aac:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008aae:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8008ab0:	47b0      	blx	r6
 8008ab2:	3001      	adds	r0, #1
 8008ab4:	d10e      	bne.n	8008ad4 <_printf_float+0x444>
 8008ab6:	e647      	b.n	8008748 <_printf_float+0xb8>
 8008ab8:	002a      	movs	r2, r5
 8008aba:	2301      	movs	r3, #1
 8008abc:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008abe:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008ac0:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8008ac2:	321a      	adds	r2, #26
 8008ac4:	47b8      	blx	r7
 8008ac6:	3001      	adds	r0, #1
 8008ac8:	d100      	bne.n	8008acc <_printf_float+0x43c>
 8008aca:	e63d      	b.n	8008748 <_printf_float+0xb8>
 8008acc:	3601      	adds	r6, #1
 8008ace:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008ad0:	429e      	cmp	r6, r3
 8008ad2:	dbf1      	blt.n	8008ab8 <_printf_float+0x428>
 8008ad4:	002a      	movs	r2, r5
 8008ad6:	0023      	movs	r3, r4
 8008ad8:	3250      	adds	r2, #80	@ 0x50
 8008ada:	e6da      	b.n	8008892 <_printf_float+0x202>
 8008adc:	2600      	movs	r6, #0
 8008ade:	e7f6      	b.n	8008ace <_printf_float+0x43e>
 8008ae0:	003a      	movs	r2, r7
 8008ae2:	e7e2      	b.n	8008aaa <_printf_float+0x41a>
 8008ae4:	002a      	movs	r2, r5
 8008ae6:	2301      	movs	r3, #1
 8008ae8:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8008aea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008aec:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8008aee:	3219      	adds	r2, #25
 8008af0:	47b0      	blx	r6
 8008af2:	3001      	adds	r0, #1
 8008af4:	d100      	bne.n	8008af8 <_printf_float+0x468>
 8008af6:	e627      	b.n	8008748 <_printf_float+0xb8>
 8008af8:	3401      	adds	r4, #1
 8008afa:	68eb      	ldr	r3, [r5, #12]
 8008afc:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 8008afe:	1a9b      	subs	r3, r3, r2
 8008b00:	42a3      	cmp	r3, r4
 8008b02:	dcef      	bgt.n	8008ae4 <_printf_float+0x454>
 8008b04:	e6f9      	b.n	80088fa <_printf_float+0x26a>
 8008b06:	2400      	movs	r4, #0
 8008b08:	e7f7      	b.n	8008afa <_printf_float+0x46a>
 8008b0a:	46c0      	nop			@ (mov r8, r8)

08008b0c <_printf_common>:
 8008b0c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008b0e:	0016      	movs	r6, r2
 8008b10:	9301      	str	r3, [sp, #4]
 8008b12:	688a      	ldr	r2, [r1, #8]
 8008b14:	690b      	ldr	r3, [r1, #16]
 8008b16:	000c      	movs	r4, r1
 8008b18:	9000      	str	r0, [sp, #0]
 8008b1a:	4293      	cmp	r3, r2
 8008b1c:	da00      	bge.n	8008b20 <_printf_common+0x14>
 8008b1e:	0013      	movs	r3, r2
 8008b20:	0022      	movs	r2, r4
 8008b22:	6033      	str	r3, [r6, #0]
 8008b24:	3243      	adds	r2, #67	@ 0x43
 8008b26:	7812      	ldrb	r2, [r2, #0]
 8008b28:	2a00      	cmp	r2, #0
 8008b2a:	d001      	beq.n	8008b30 <_printf_common+0x24>
 8008b2c:	3301      	adds	r3, #1
 8008b2e:	6033      	str	r3, [r6, #0]
 8008b30:	6823      	ldr	r3, [r4, #0]
 8008b32:	069b      	lsls	r3, r3, #26
 8008b34:	d502      	bpl.n	8008b3c <_printf_common+0x30>
 8008b36:	6833      	ldr	r3, [r6, #0]
 8008b38:	3302      	adds	r3, #2
 8008b3a:	6033      	str	r3, [r6, #0]
 8008b3c:	6822      	ldr	r2, [r4, #0]
 8008b3e:	2306      	movs	r3, #6
 8008b40:	0015      	movs	r5, r2
 8008b42:	401d      	ands	r5, r3
 8008b44:	421a      	tst	r2, r3
 8008b46:	d027      	beq.n	8008b98 <_printf_common+0x8c>
 8008b48:	0023      	movs	r3, r4
 8008b4a:	3343      	adds	r3, #67	@ 0x43
 8008b4c:	781b      	ldrb	r3, [r3, #0]
 8008b4e:	1e5a      	subs	r2, r3, #1
 8008b50:	4193      	sbcs	r3, r2
 8008b52:	6822      	ldr	r2, [r4, #0]
 8008b54:	0692      	lsls	r2, r2, #26
 8008b56:	d430      	bmi.n	8008bba <_printf_common+0xae>
 8008b58:	0022      	movs	r2, r4
 8008b5a:	9901      	ldr	r1, [sp, #4]
 8008b5c:	9800      	ldr	r0, [sp, #0]
 8008b5e:	9d08      	ldr	r5, [sp, #32]
 8008b60:	3243      	adds	r2, #67	@ 0x43
 8008b62:	47a8      	blx	r5
 8008b64:	3001      	adds	r0, #1
 8008b66:	d025      	beq.n	8008bb4 <_printf_common+0xa8>
 8008b68:	2206      	movs	r2, #6
 8008b6a:	6823      	ldr	r3, [r4, #0]
 8008b6c:	2500      	movs	r5, #0
 8008b6e:	4013      	ands	r3, r2
 8008b70:	2b04      	cmp	r3, #4
 8008b72:	d105      	bne.n	8008b80 <_printf_common+0x74>
 8008b74:	6833      	ldr	r3, [r6, #0]
 8008b76:	68e5      	ldr	r5, [r4, #12]
 8008b78:	1aed      	subs	r5, r5, r3
 8008b7a:	43eb      	mvns	r3, r5
 8008b7c:	17db      	asrs	r3, r3, #31
 8008b7e:	401d      	ands	r5, r3
 8008b80:	68a3      	ldr	r3, [r4, #8]
 8008b82:	6922      	ldr	r2, [r4, #16]
 8008b84:	4293      	cmp	r3, r2
 8008b86:	dd01      	ble.n	8008b8c <_printf_common+0x80>
 8008b88:	1a9b      	subs	r3, r3, r2
 8008b8a:	18ed      	adds	r5, r5, r3
 8008b8c:	2600      	movs	r6, #0
 8008b8e:	42b5      	cmp	r5, r6
 8008b90:	d120      	bne.n	8008bd4 <_printf_common+0xc8>
 8008b92:	2000      	movs	r0, #0
 8008b94:	e010      	b.n	8008bb8 <_printf_common+0xac>
 8008b96:	3501      	adds	r5, #1
 8008b98:	68e3      	ldr	r3, [r4, #12]
 8008b9a:	6832      	ldr	r2, [r6, #0]
 8008b9c:	1a9b      	subs	r3, r3, r2
 8008b9e:	42ab      	cmp	r3, r5
 8008ba0:	ddd2      	ble.n	8008b48 <_printf_common+0x3c>
 8008ba2:	0022      	movs	r2, r4
 8008ba4:	2301      	movs	r3, #1
 8008ba6:	9901      	ldr	r1, [sp, #4]
 8008ba8:	9800      	ldr	r0, [sp, #0]
 8008baa:	9f08      	ldr	r7, [sp, #32]
 8008bac:	3219      	adds	r2, #25
 8008bae:	47b8      	blx	r7
 8008bb0:	3001      	adds	r0, #1
 8008bb2:	d1f0      	bne.n	8008b96 <_printf_common+0x8a>
 8008bb4:	2001      	movs	r0, #1
 8008bb6:	4240      	negs	r0, r0
 8008bb8:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008bba:	2030      	movs	r0, #48	@ 0x30
 8008bbc:	18e1      	adds	r1, r4, r3
 8008bbe:	3143      	adds	r1, #67	@ 0x43
 8008bc0:	7008      	strb	r0, [r1, #0]
 8008bc2:	0021      	movs	r1, r4
 8008bc4:	1c5a      	adds	r2, r3, #1
 8008bc6:	3145      	adds	r1, #69	@ 0x45
 8008bc8:	7809      	ldrb	r1, [r1, #0]
 8008bca:	18a2      	adds	r2, r4, r2
 8008bcc:	3243      	adds	r2, #67	@ 0x43
 8008bce:	3302      	adds	r3, #2
 8008bd0:	7011      	strb	r1, [r2, #0]
 8008bd2:	e7c1      	b.n	8008b58 <_printf_common+0x4c>
 8008bd4:	0022      	movs	r2, r4
 8008bd6:	2301      	movs	r3, #1
 8008bd8:	9901      	ldr	r1, [sp, #4]
 8008bda:	9800      	ldr	r0, [sp, #0]
 8008bdc:	9f08      	ldr	r7, [sp, #32]
 8008bde:	321a      	adds	r2, #26
 8008be0:	47b8      	blx	r7
 8008be2:	3001      	adds	r0, #1
 8008be4:	d0e6      	beq.n	8008bb4 <_printf_common+0xa8>
 8008be6:	3601      	adds	r6, #1
 8008be8:	e7d1      	b.n	8008b8e <_printf_common+0x82>
	...

08008bec <_printf_i>:
 8008bec:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008bee:	b08b      	sub	sp, #44	@ 0x2c
 8008bf0:	9206      	str	r2, [sp, #24]
 8008bf2:	000a      	movs	r2, r1
 8008bf4:	3243      	adds	r2, #67	@ 0x43
 8008bf6:	9307      	str	r3, [sp, #28]
 8008bf8:	9005      	str	r0, [sp, #20]
 8008bfa:	9203      	str	r2, [sp, #12]
 8008bfc:	7e0a      	ldrb	r2, [r1, #24]
 8008bfe:	000c      	movs	r4, r1
 8008c00:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008c02:	2a78      	cmp	r2, #120	@ 0x78
 8008c04:	d809      	bhi.n	8008c1a <_printf_i+0x2e>
 8008c06:	2a62      	cmp	r2, #98	@ 0x62
 8008c08:	d80b      	bhi.n	8008c22 <_printf_i+0x36>
 8008c0a:	2a00      	cmp	r2, #0
 8008c0c:	d100      	bne.n	8008c10 <_printf_i+0x24>
 8008c0e:	e0bc      	b.n	8008d8a <_printf_i+0x19e>
 8008c10:	497b      	ldr	r1, [pc, #492]	@ (8008e00 <_printf_i+0x214>)
 8008c12:	9104      	str	r1, [sp, #16]
 8008c14:	2a58      	cmp	r2, #88	@ 0x58
 8008c16:	d100      	bne.n	8008c1a <_printf_i+0x2e>
 8008c18:	e090      	b.n	8008d3c <_printf_i+0x150>
 8008c1a:	0025      	movs	r5, r4
 8008c1c:	3542      	adds	r5, #66	@ 0x42
 8008c1e:	702a      	strb	r2, [r5, #0]
 8008c20:	e022      	b.n	8008c68 <_printf_i+0x7c>
 8008c22:	0010      	movs	r0, r2
 8008c24:	3863      	subs	r0, #99	@ 0x63
 8008c26:	2815      	cmp	r0, #21
 8008c28:	d8f7      	bhi.n	8008c1a <_printf_i+0x2e>
 8008c2a:	f7f7 fa7f 	bl	800012c <__gnu_thumb1_case_shi>
 8008c2e:	0016      	.short	0x0016
 8008c30:	fff6001f 	.word	0xfff6001f
 8008c34:	fff6fff6 	.word	0xfff6fff6
 8008c38:	001ffff6 	.word	0x001ffff6
 8008c3c:	fff6fff6 	.word	0xfff6fff6
 8008c40:	fff6fff6 	.word	0xfff6fff6
 8008c44:	003600a1 	.word	0x003600a1
 8008c48:	fff60080 	.word	0xfff60080
 8008c4c:	00b2fff6 	.word	0x00b2fff6
 8008c50:	0036fff6 	.word	0x0036fff6
 8008c54:	fff6fff6 	.word	0xfff6fff6
 8008c58:	0084      	.short	0x0084
 8008c5a:	0025      	movs	r5, r4
 8008c5c:	681a      	ldr	r2, [r3, #0]
 8008c5e:	3542      	adds	r5, #66	@ 0x42
 8008c60:	1d11      	adds	r1, r2, #4
 8008c62:	6019      	str	r1, [r3, #0]
 8008c64:	6813      	ldr	r3, [r2, #0]
 8008c66:	702b      	strb	r3, [r5, #0]
 8008c68:	2301      	movs	r3, #1
 8008c6a:	e0a0      	b.n	8008dae <_printf_i+0x1c2>
 8008c6c:	6818      	ldr	r0, [r3, #0]
 8008c6e:	6809      	ldr	r1, [r1, #0]
 8008c70:	1d02      	adds	r2, r0, #4
 8008c72:	060d      	lsls	r5, r1, #24
 8008c74:	d50b      	bpl.n	8008c8e <_printf_i+0xa2>
 8008c76:	6806      	ldr	r6, [r0, #0]
 8008c78:	601a      	str	r2, [r3, #0]
 8008c7a:	2e00      	cmp	r6, #0
 8008c7c:	da03      	bge.n	8008c86 <_printf_i+0x9a>
 8008c7e:	232d      	movs	r3, #45	@ 0x2d
 8008c80:	9a03      	ldr	r2, [sp, #12]
 8008c82:	4276      	negs	r6, r6
 8008c84:	7013      	strb	r3, [r2, #0]
 8008c86:	4b5e      	ldr	r3, [pc, #376]	@ (8008e00 <_printf_i+0x214>)
 8008c88:	270a      	movs	r7, #10
 8008c8a:	9304      	str	r3, [sp, #16]
 8008c8c:	e018      	b.n	8008cc0 <_printf_i+0xd4>
 8008c8e:	6806      	ldr	r6, [r0, #0]
 8008c90:	601a      	str	r2, [r3, #0]
 8008c92:	0649      	lsls	r1, r1, #25
 8008c94:	d5f1      	bpl.n	8008c7a <_printf_i+0x8e>
 8008c96:	b236      	sxth	r6, r6
 8008c98:	e7ef      	b.n	8008c7a <_printf_i+0x8e>
 8008c9a:	6808      	ldr	r0, [r1, #0]
 8008c9c:	6819      	ldr	r1, [r3, #0]
 8008c9e:	c940      	ldmia	r1!, {r6}
 8008ca0:	0605      	lsls	r5, r0, #24
 8008ca2:	d402      	bmi.n	8008caa <_printf_i+0xbe>
 8008ca4:	0640      	lsls	r0, r0, #25
 8008ca6:	d500      	bpl.n	8008caa <_printf_i+0xbe>
 8008ca8:	b2b6      	uxth	r6, r6
 8008caa:	6019      	str	r1, [r3, #0]
 8008cac:	4b54      	ldr	r3, [pc, #336]	@ (8008e00 <_printf_i+0x214>)
 8008cae:	270a      	movs	r7, #10
 8008cb0:	9304      	str	r3, [sp, #16]
 8008cb2:	2a6f      	cmp	r2, #111	@ 0x6f
 8008cb4:	d100      	bne.n	8008cb8 <_printf_i+0xcc>
 8008cb6:	3f02      	subs	r7, #2
 8008cb8:	0023      	movs	r3, r4
 8008cba:	2200      	movs	r2, #0
 8008cbc:	3343      	adds	r3, #67	@ 0x43
 8008cbe:	701a      	strb	r2, [r3, #0]
 8008cc0:	6863      	ldr	r3, [r4, #4]
 8008cc2:	60a3      	str	r3, [r4, #8]
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	db03      	blt.n	8008cd0 <_printf_i+0xe4>
 8008cc8:	2104      	movs	r1, #4
 8008cca:	6822      	ldr	r2, [r4, #0]
 8008ccc:	438a      	bics	r2, r1
 8008cce:	6022      	str	r2, [r4, #0]
 8008cd0:	2e00      	cmp	r6, #0
 8008cd2:	d102      	bne.n	8008cda <_printf_i+0xee>
 8008cd4:	9d03      	ldr	r5, [sp, #12]
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d00c      	beq.n	8008cf4 <_printf_i+0x108>
 8008cda:	9d03      	ldr	r5, [sp, #12]
 8008cdc:	0030      	movs	r0, r6
 8008cde:	0039      	movs	r1, r7
 8008ce0:	f7f7 fab4 	bl	800024c <__aeabi_uidivmod>
 8008ce4:	9b04      	ldr	r3, [sp, #16]
 8008ce6:	3d01      	subs	r5, #1
 8008ce8:	5c5b      	ldrb	r3, [r3, r1]
 8008cea:	702b      	strb	r3, [r5, #0]
 8008cec:	0033      	movs	r3, r6
 8008cee:	0006      	movs	r6, r0
 8008cf0:	429f      	cmp	r7, r3
 8008cf2:	d9f3      	bls.n	8008cdc <_printf_i+0xf0>
 8008cf4:	2f08      	cmp	r7, #8
 8008cf6:	d109      	bne.n	8008d0c <_printf_i+0x120>
 8008cf8:	6823      	ldr	r3, [r4, #0]
 8008cfa:	07db      	lsls	r3, r3, #31
 8008cfc:	d506      	bpl.n	8008d0c <_printf_i+0x120>
 8008cfe:	6862      	ldr	r2, [r4, #4]
 8008d00:	6923      	ldr	r3, [r4, #16]
 8008d02:	429a      	cmp	r2, r3
 8008d04:	dc02      	bgt.n	8008d0c <_printf_i+0x120>
 8008d06:	2330      	movs	r3, #48	@ 0x30
 8008d08:	3d01      	subs	r5, #1
 8008d0a:	702b      	strb	r3, [r5, #0]
 8008d0c:	9b03      	ldr	r3, [sp, #12]
 8008d0e:	1b5b      	subs	r3, r3, r5
 8008d10:	6123      	str	r3, [r4, #16]
 8008d12:	9b07      	ldr	r3, [sp, #28]
 8008d14:	0021      	movs	r1, r4
 8008d16:	9300      	str	r3, [sp, #0]
 8008d18:	9805      	ldr	r0, [sp, #20]
 8008d1a:	9b06      	ldr	r3, [sp, #24]
 8008d1c:	aa09      	add	r2, sp, #36	@ 0x24
 8008d1e:	f7ff fef5 	bl	8008b0c <_printf_common>
 8008d22:	3001      	adds	r0, #1
 8008d24:	d148      	bne.n	8008db8 <_printf_i+0x1cc>
 8008d26:	2001      	movs	r0, #1
 8008d28:	4240      	negs	r0, r0
 8008d2a:	b00b      	add	sp, #44	@ 0x2c
 8008d2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d2e:	2220      	movs	r2, #32
 8008d30:	6809      	ldr	r1, [r1, #0]
 8008d32:	430a      	orrs	r2, r1
 8008d34:	6022      	str	r2, [r4, #0]
 8008d36:	2278      	movs	r2, #120	@ 0x78
 8008d38:	4932      	ldr	r1, [pc, #200]	@ (8008e04 <_printf_i+0x218>)
 8008d3a:	9104      	str	r1, [sp, #16]
 8008d3c:	0021      	movs	r1, r4
 8008d3e:	3145      	adds	r1, #69	@ 0x45
 8008d40:	700a      	strb	r2, [r1, #0]
 8008d42:	6819      	ldr	r1, [r3, #0]
 8008d44:	6822      	ldr	r2, [r4, #0]
 8008d46:	c940      	ldmia	r1!, {r6}
 8008d48:	0610      	lsls	r0, r2, #24
 8008d4a:	d402      	bmi.n	8008d52 <_printf_i+0x166>
 8008d4c:	0650      	lsls	r0, r2, #25
 8008d4e:	d500      	bpl.n	8008d52 <_printf_i+0x166>
 8008d50:	b2b6      	uxth	r6, r6
 8008d52:	6019      	str	r1, [r3, #0]
 8008d54:	07d3      	lsls	r3, r2, #31
 8008d56:	d502      	bpl.n	8008d5e <_printf_i+0x172>
 8008d58:	2320      	movs	r3, #32
 8008d5a:	4313      	orrs	r3, r2
 8008d5c:	6023      	str	r3, [r4, #0]
 8008d5e:	2e00      	cmp	r6, #0
 8008d60:	d001      	beq.n	8008d66 <_printf_i+0x17a>
 8008d62:	2710      	movs	r7, #16
 8008d64:	e7a8      	b.n	8008cb8 <_printf_i+0xcc>
 8008d66:	2220      	movs	r2, #32
 8008d68:	6823      	ldr	r3, [r4, #0]
 8008d6a:	4393      	bics	r3, r2
 8008d6c:	6023      	str	r3, [r4, #0]
 8008d6e:	e7f8      	b.n	8008d62 <_printf_i+0x176>
 8008d70:	681a      	ldr	r2, [r3, #0]
 8008d72:	680d      	ldr	r5, [r1, #0]
 8008d74:	1d10      	adds	r0, r2, #4
 8008d76:	6949      	ldr	r1, [r1, #20]
 8008d78:	6018      	str	r0, [r3, #0]
 8008d7a:	6813      	ldr	r3, [r2, #0]
 8008d7c:	062e      	lsls	r6, r5, #24
 8008d7e:	d501      	bpl.n	8008d84 <_printf_i+0x198>
 8008d80:	6019      	str	r1, [r3, #0]
 8008d82:	e002      	b.n	8008d8a <_printf_i+0x19e>
 8008d84:	066d      	lsls	r5, r5, #25
 8008d86:	d5fb      	bpl.n	8008d80 <_printf_i+0x194>
 8008d88:	8019      	strh	r1, [r3, #0]
 8008d8a:	2300      	movs	r3, #0
 8008d8c:	9d03      	ldr	r5, [sp, #12]
 8008d8e:	6123      	str	r3, [r4, #16]
 8008d90:	e7bf      	b.n	8008d12 <_printf_i+0x126>
 8008d92:	681a      	ldr	r2, [r3, #0]
 8008d94:	1d11      	adds	r1, r2, #4
 8008d96:	6019      	str	r1, [r3, #0]
 8008d98:	6815      	ldr	r5, [r2, #0]
 8008d9a:	2100      	movs	r1, #0
 8008d9c:	0028      	movs	r0, r5
 8008d9e:	6862      	ldr	r2, [r4, #4]
 8008da0:	f000 fa31 	bl	8009206 <memchr>
 8008da4:	2800      	cmp	r0, #0
 8008da6:	d001      	beq.n	8008dac <_printf_i+0x1c0>
 8008da8:	1b40      	subs	r0, r0, r5
 8008daa:	6060      	str	r0, [r4, #4]
 8008dac:	6863      	ldr	r3, [r4, #4]
 8008dae:	6123      	str	r3, [r4, #16]
 8008db0:	2300      	movs	r3, #0
 8008db2:	9a03      	ldr	r2, [sp, #12]
 8008db4:	7013      	strb	r3, [r2, #0]
 8008db6:	e7ac      	b.n	8008d12 <_printf_i+0x126>
 8008db8:	002a      	movs	r2, r5
 8008dba:	6923      	ldr	r3, [r4, #16]
 8008dbc:	9906      	ldr	r1, [sp, #24]
 8008dbe:	9805      	ldr	r0, [sp, #20]
 8008dc0:	9d07      	ldr	r5, [sp, #28]
 8008dc2:	47a8      	blx	r5
 8008dc4:	3001      	adds	r0, #1
 8008dc6:	d0ae      	beq.n	8008d26 <_printf_i+0x13a>
 8008dc8:	6823      	ldr	r3, [r4, #0]
 8008dca:	079b      	lsls	r3, r3, #30
 8008dcc:	d415      	bmi.n	8008dfa <_printf_i+0x20e>
 8008dce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008dd0:	68e0      	ldr	r0, [r4, #12]
 8008dd2:	4298      	cmp	r0, r3
 8008dd4:	daa9      	bge.n	8008d2a <_printf_i+0x13e>
 8008dd6:	0018      	movs	r0, r3
 8008dd8:	e7a7      	b.n	8008d2a <_printf_i+0x13e>
 8008dda:	0022      	movs	r2, r4
 8008ddc:	2301      	movs	r3, #1
 8008dde:	9906      	ldr	r1, [sp, #24]
 8008de0:	9805      	ldr	r0, [sp, #20]
 8008de2:	9e07      	ldr	r6, [sp, #28]
 8008de4:	3219      	adds	r2, #25
 8008de6:	47b0      	blx	r6
 8008de8:	3001      	adds	r0, #1
 8008dea:	d09c      	beq.n	8008d26 <_printf_i+0x13a>
 8008dec:	3501      	adds	r5, #1
 8008dee:	68e3      	ldr	r3, [r4, #12]
 8008df0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008df2:	1a9b      	subs	r3, r3, r2
 8008df4:	42ab      	cmp	r3, r5
 8008df6:	dcf0      	bgt.n	8008dda <_printf_i+0x1ee>
 8008df8:	e7e9      	b.n	8008dce <_printf_i+0x1e2>
 8008dfa:	2500      	movs	r5, #0
 8008dfc:	e7f7      	b.n	8008dee <_printf_i+0x202>
 8008dfe:	46c0      	nop			@ (mov r8, r8)
 8008e00:	0800b676 	.word	0x0800b676
 8008e04:	0800b687 	.word	0x0800b687

08008e08 <std>:
 8008e08:	2300      	movs	r3, #0
 8008e0a:	b510      	push	{r4, lr}
 8008e0c:	0004      	movs	r4, r0
 8008e0e:	6003      	str	r3, [r0, #0]
 8008e10:	6043      	str	r3, [r0, #4]
 8008e12:	6083      	str	r3, [r0, #8]
 8008e14:	8181      	strh	r1, [r0, #12]
 8008e16:	6643      	str	r3, [r0, #100]	@ 0x64
 8008e18:	81c2      	strh	r2, [r0, #14]
 8008e1a:	6103      	str	r3, [r0, #16]
 8008e1c:	6143      	str	r3, [r0, #20]
 8008e1e:	6183      	str	r3, [r0, #24]
 8008e20:	0019      	movs	r1, r3
 8008e22:	2208      	movs	r2, #8
 8008e24:	305c      	adds	r0, #92	@ 0x5c
 8008e26:	f000 f967 	bl	80090f8 <memset>
 8008e2a:	4b0b      	ldr	r3, [pc, #44]	@ (8008e58 <std+0x50>)
 8008e2c:	6224      	str	r4, [r4, #32]
 8008e2e:	6263      	str	r3, [r4, #36]	@ 0x24
 8008e30:	4b0a      	ldr	r3, [pc, #40]	@ (8008e5c <std+0x54>)
 8008e32:	62a3      	str	r3, [r4, #40]	@ 0x28
 8008e34:	4b0a      	ldr	r3, [pc, #40]	@ (8008e60 <std+0x58>)
 8008e36:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8008e38:	4b0a      	ldr	r3, [pc, #40]	@ (8008e64 <std+0x5c>)
 8008e3a:	6323      	str	r3, [r4, #48]	@ 0x30
 8008e3c:	4b0a      	ldr	r3, [pc, #40]	@ (8008e68 <std+0x60>)
 8008e3e:	429c      	cmp	r4, r3
 8008e40:	d005      	beq.n	8008e4e <std+0x46>
 8008e42:	4b0a      	ldr	r3, [pc, #40]	@ (8008e6c <std+0x64>)
 8008e44:	429c      	cmp	r4, r3
 8008e46:	d002      	beq.n	8008e4e <std+0x46>
 8008e48:	4b09      	ldr	r3, [pc, #36]	@ (8008e70 <std+0x68>)
 8008e4a:	429c      	cmp	r4, r3
 8008e4c:	d103      	bne.n	8008e56 <std+0x4e>
 8008e4e:	0020      	movs	r0, r4
 8008e50:	3058      	adds	r0, #88	@ 0x58
 8008e52:	f000 f9d5 	bl	8009200 <__retarget_lock_init_recursive>
 8008e56:	bd10      	pop	{r4, pc}
 8008e58:	08008ff1 	.word	0x08008ff1
 8008e5c:	08009019 	.word	0x08009019
 8008e60:	08009051 	.word	0x08009051
 8008e64:	0800907d 	.word	0x0800907d
 8008e68:	200004a4 	.word	0x200004a4
 8008e6c:	2000050c 	.word	0x2000050c
 8008e70:	20000574 	.word	0x20000574

08008e74 <stdio_exit_handler>:
 8008e74:	b510      	push	{r4, lr}
 8008e76:	4a03      	ldr	r2, [pc, #12]	@ (8008e84 <stdio_exit_handler+0x10>)
 8008e78:	4903      	ldr	r1, [pc, #12]	@ (8008e88 <stdio_exit_handler+0x14>)
 8008e7a:	4804      	ldr	r0, [pc, #16]	@ (8008e8c <stdio_exit_handler+0x18>)
 8008e7c:	f000 f86c 	bl	8008f58 <_fwalk_sglue>
 8008e80:	bd10      	pop	{r4, pc}
 8008e82:	46c0      	nop			@ (mov r8, r8)
 8008e84:	20000018 	.word	0x20000018
 8008e88:	0800aec5 	.word	0x0800aec5
 8008e8c:	20000028 	.word	0x20000028

08008e90 <cleanup_stdio>:
 8008e90:	6841      	ldr	r1, [r0, #4]
 8008e92:	4b0b      	ldr	r3, [pc, #44]	@ (8008ec0 <cleanup_stdio+0x30>)
 8008e94:	b510      	push	{r4, lr}
 8008e96:	0004      	movs	r4, r0
 8008e98:	4299      	cmp	r1, r3
 8008e9a:	d001      	beq.n	8008ea0 <cleanup_stdio+0x10>
 8008e9c:	f002 f812 	bl	800aec4 <_fflush_r>
 8008ea0:	68a1      	ldr	r1, [r4, #8]
 8008ea2:	4b08      	ldr	r3, [pc, #32]	@ (8008ec4 <cleanup_stdio+0x34>)
 8008ea4:	4299      	cmp	r1, r3
 8008ea6:	d002      	beq.n	8008eae <cleanup_stdio+0x1e>
 8008ea8:	0020      	movs	r0, r4
 8008eaa:	f002 f80b 	bl	800aec4 <_fflush_r>
 8008eae:	68e1      	ldr	r1, [r4, #12]
 8008eb0:	4b05      	ldr	r3, [pc, #20]	@ (8008ec8 <cleanup_stdio+0x38>)
 8008eb2:	4299      	cmp	r1, r3
 8008eb4:	d002      	beq.n	8008ebc <cleanup_stdio+0x2c>
 8008eb6:	0020      	movs	r0, r4
 8008eb8:	f002 f804 	bl	800aec4 <_fflush_r>
 8008ebc:	bd10      	pop	{r4, pc}
 8008ebe:	46c0      	nop			@ (mov r8, r8)
 8008ec0:	200004a4 	.word	0x200004a4
 8008ec4:	2000050c 	.word	0x2000050c
 8008ec8:	20000574 	.word	0x20000574

08008ecc <global_stdio_init.part.0>:
 8008ecc:	b510      	push	{r4, lr}
 8008ece:	4b09      	ldr	r3, [pc, #36]	@ (8008ef4 <global_stdio_init.part.0+0x28>)
 8008ed0:	4a09      	ldr	r2, [pc, #36]	@ (8008ef8 <global_stdio_init.part.0+0x2c>)
 8008ed2:	2104      	movs	r1, #4
 8008ed4:	601a      	str	r2, [r3, #0]
 8008ed6:	4809      	ldr	r0, [pc, #36]	@ (8008efc <global_stdio_init.part.0+0x30>)
 8008ed8:	2200      	movs	r2, #0
 8008eda:	f7ff ff95 	bl	8008e08 <std>
 8008ede:	2201      	movs	r2, #1
 8008ee0:	2109      	movs	r1, #9
 8008ee2:	4807      	ldr	r0, [pc, #28]	@ (8008f00 <global_stdio_init.part.0+0x34>)
 8008ee4:	f7ff ff90 	bl	8008e08 <std>
 8008ee8:	2202      	movs	r2, #2
 8008eea:	2112      	movs	r1, #18
 8008eec:	4805      	ldr	r0, [pc, #20]	@ (8008f04 <global_stdio_init.part.0+0x38>)
 8008eee:	f7ff ff8b 	bl	8008e08 <std>
 8008ef2:	bd10      	pop	{r4, pc}
 8008ef4:	200005dc 	.word	0x200005dc
 8008ef8:	08008e75 	.word	0x08008e75
 8008efc:	200004a4 	.word	0x200004a4
 8008f00:	2000050c 	.word	0x2000050c
 8008f04:	20000574 	.word	0x20000574

08008f08 <__sfp_lock_acquire>:
 8008f08:	b510      	push	{r4, lr}
 8008f0a:	4802      	ldr	r0, [pc, #8]	@ (8008f14 <__sfp_lock_acquire+0xc>)
 8008f0c:	f000 f979 	bl	8009202 <__retarget_lock_acquire_recursive>
 8008f10:	bd10      	pop	{r4, pc}
 8008f12:	46c0      	nop			@ (mov r8, r8)
 8008f14:	200005e5 	.word	0x200005e5

08008f18 <__sfp_lock_release>:
 8008f18:	b510      	push	{r4, lr}
 8008f1a:	4802      	ldr	r0, [pc, #8]	@ (8008f24 <__sfp_lock_release+0xc>)
 8008f1c:	f000 f972 	bl	8009204 <__retarget_lock_release_recursive>
 8008f20:	bd10      	pop	{r4, pc}
 8008f22:	46c0      	nop			@ (mov r8, r8)
 8008f24:	200005e5 	.word	0x200005e5

08008f28 <__sinit>:
 8008f28:	b510      	push	{r4, lr}
 8008f2a:	0004      	movs	r4, r0
 8008f2c:	f7ff ffec 	bl	8008f08 <__sfp_lock_acquire>
 8008f30:	6a23      	ldr	r3, [r4, #32]
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d002      	beq.n	8008f3c <__sinit+0x14>
 8008f36:	f7ff ffef 	bl	8008f18 <__sfp_lock_release>
 8008f3a:	bd10      	pop	{r4, pc}
 8008f3c:	4b04      	ldr	r3, [pc, #16]	@ (8008f50 <__sinit+0x28>)
 8008f3e:	6223      	str	r3, [r4, #32]
 8008f40:	4b04      	ldr	r3, [pc, #16]	@ (8008f54 <__sinit+0x2c>)
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	2b00      	cmp	r3, #0
 8008f46:	d1f6      	bne.n	8008f36 <__sinit+0xe>
 8008f48:	f7ff ffc0 	bl	8008ecc <global_stdio_init.part.0>
 8008f4c:	e7f3      	b.n	8008f36 <__sinit+0xe>
 8008f4e:	46c0      	nop			@ (mov r8, r8)
 8008f50:	08008e91 	.word	0x08008e91
 8008f54:	200005dc 	.word	0x200005dc

08008f58 <_fwalk_sglue>:
 8008f58:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008f5a:	0014      	movs	r4, r2
 8008f5c:	2600      	movs	r6, #0
 8008f5e:	9000      	str	r0, [sp, #0]
 8008f60:	9101      	str	r1, [sp, #4]
 8008f62:	68a5      	ldr	r5, [r4, #8]
 8008f64:	6867      	ldr	r7, [r4, #4]
 8008f66:	3f01      	subs	r7, #1
 8008f68:	d504      	bpl.n	8008f74 <_fwalk_sglue+0x1c>
 8008f6a:	6824      	ldr	r4, [r4, #0]
 8008f6c:	2c00      	cmp	r4, #0
 8008f6e:	d1f8      	bne.n	8008f62 <_fwalk_sglue+0xa>
 8008f70:	0030      	movs	r0, r6
 8008f72:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8008f74:	89ab      	ldrh	r3, [r5, #12]
 8008f76:	2b01      	cmp	r3, #1
 8008f78:	d908      	bls.n	8008f8c <_fwalk_sglue+0x34>
 8008f7a:	220e      	movs	r2, #14
 8008f7c:	5eab      	ldrsh	r3, [r5, r2]
 8008f7e:	3301      	adds	r3, #1
 8008f80:	d004      	beq.n	8008f8c <_fwalk_sglue+0x34>
 8008f82:	0029      	movs	r1, r5
 8008f84:	9800      	ldr	r0, [sp, #0]
 8008f86:	9b01      	ldr	r3, [sp, #4]
 8008f88:	4798      	blx	r3
 8008f8a:	4306      	orrs	r6, r0
 8008f8c:	3568      	adds	r5, #104	@ 0x68
 8008f8e:	e7ea      	b.n	8008f66 <_fwalk_sglue+0xe>

08008f90 <iprintf>:
 8008f90:	b40f      	push	{r0, r1, r2, r3}
 8008f92:	b507      	push	{r0, r1, r2, lr}
 8008f94:	4905      	ldr	r1, [pc, #20]	@ (8008fac <iprintf+0x1c>)
 8008f96:	ab04      	add	r3, sp, #16
 8008f98:	6808      	ldr	r0, [r1, #0]
 8008f9a:	cb04      	ldmia	r3!, {r2}
 8008f9c:	6881      	ldr	r1, [r0, #8]
 8008f9e:	9301      	str	r3, [sp, #4]
 8008fa0:	f001 fdee 	bl	800ab80 <_vfiprintf_r>
 8008fa4:	b003      	add	sp, #12
 8008fa6:	bc08      	pop	{r3}
 8008fa8:	b004      	add	sp, #16
 8008faa:	4718      	bx	r3
 8008fac:	20000024 	.word	0x20000024

08008fb0 <siprintf>:
 8008fb0:	b40e      	push	{r1, r2, r3}
 8008fb2:	b500      	push	{lr}
 8008fb4:	490b      	ldr	r1, [pc, #44]	@ (8008fe4 <siprintf+0x34>)
 8008fb6:	b09c      	sub	sp, #112	@ 0x70
 8008fb8:	ab1d      	add	r3, sp, #116	@ 0x74
 8008fba:	9002      	str	r0, [sp, #8]
 8008fbc:	9006      	str	r0, [sp, #24]
 8008fbe:	9107      	str	r1, [sp, #28]
 8008fc0:	9104      	str	r1, [sp, #16]
 8008fc2:	4809      	ldr	r0, [pc, #36]	@ (8008fe8 <siprintf+0x38>)
 8008fc4:	4909      	ldr	r1, [pc, #36]	@ (8008fec <siprintf+0x3c>)
 8008fc6:	cb04      	ldmia	r3!, {r2}
 8008fc8:	9105      	str	r1, [sp, #20]
 8008fca:	6800      	ldr	r0, [r0, #0]
 8008fcc:	a902      	add	r1, sp, #8
 8008fce:	9301      	str	r3, [sp, #4]
 8008fd0:	f001 fcb0 	bl	800a934 <_svfiprintf_r>
 8008fd4:	2200      	movs	r2, #0
 8008fd6:	9b02      	ldr	r3, [sp, #8]
 8008fd8:	701a      	strb	r2, [r3, #0]
 8008fda:	b01c      	add	sp, #112	@ 0x70
 8008fdc:	bc08      	pop	{r3}
 8008fde:	b003      	add	sp, #12
 8008fe0:	4718      	bx	r3
 8008fe2:	46c0      	nop			@ (mov r8, r8)
 8008fe4:	7fffffff 	.word	0x7fffffff
 8008fe8:	20000024 	.word	0x20000024
 8008fec:	ffff0208 	.word	0xffff0208

08008ff0 <__sread>:
 8008ff0:	b570      	push	{r4, r5, r6, lr}
 8008ff2:	000c      	movs	r4, r1
 8008ff4:	250e      	movs	r5, #14
 8008ff6:	5f49      	ldrsh	r1, [r1, r5]
 8008ff8:	f000 f8b0 	bl	800915c <_read_r>
 8008ffc:	2800      	cmp	r0, #0
 8008ffe:	db03      	blt.n	8009008 <__sread+0x18>
 8009000:	6d63      	ldr	r3, [r4, #84]	@ 0x54
 8009002:	181b      	adds	r3, r3, r0
 8009004:	6563      	str	r3, [r4, #84]	@ 0x54
 8009006:	bd70      	pop	{r4, r5, r6, pc}
 8009008:	89a3      	ldrh	r3, [r4, #12]
 800900a:	4a02      	ldr	r2, [pc, #8]	@ (8009014 <__sread+0x24>)
 800900c:	4013      	ands	r3, r2
 800900e:	81a3      	strh	r3, [r4, #12]
 8009010:	e7f9      	b.n	8009006 <__sread+0x16>
 8009012:	46c0      	nop			@ (mov r8, r8)
 8009014:	ffffefff 	.word	0xffffefff

08009018 <__swrite>:
 8009018:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800901a:	001f      	movs	r7, r3
 800901c:	898b      	ldrh	r3, [r1, #12]
 800901e:	0005      	movs	r5, r0
 8009020:	000c      	movs	r4, r1
 8009022:	0016      	movs	r6, r2
 8009024:	05db      	lsls	r3, r3, #23
 8009026:	d505      	bpl.n	8009034 <__swrite+0x1c>
 8009028:	230e      	movs	r3, #14
 800902a:	5ec9      	ldrsh	r1, [r1, r3]
 800902c:	2200      	movs	r2, #0
 800902e:	2302      	movs	r3, #2
 8009030:	f000 f880 	bl	8009134 <_lseek_r>
 8009034:	89a3      	ldrh	r3, [r4, #12]
 8009036:	4a05      	ldr	r2, [pc, #20]	@ (800904c <__swrite+0x34>)
 8009038:	0028      	movs	r0, r5
 800903a:	4013      	ands	r3, r2
 800903c:	81a3      	strh	r3, [r4, #12]
 800903e:	0032      	movs	r2, r6
 8009040:	230e      	movs	r3, #14
 8009042:	5ee1      	ldrsh	r1, [r4, r3]
 8009044:	003b      	movs	r3, r7
 8009046:	f000 f89d 	bl	8009184 <_write_r>
 800904a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800904c:	ffffefff 	.word	0xffffefff

08009050 <__sseek>:
 8009050:	b570      	push	{r4, r5, r6, lr}
 8009052:	000c      	movs	r4, r1
 8009054:	250e      	movs	r5, #14
 8009056:	5f49      	ldrsh	r1, [r1, r5]
 8009058:	f000 f86c 	bl	8009134 <_lseek_r>
 800905c:	89a3      	ldrh	r3, [r4, #12]
 800905e:	1c42      	adds	r2, r0, #1
 8009060:	d103      	bne.n	800906a <__sseek+0x1a>
 8009062:	4a05      	ldr	r2, [pc, #20]	@ (8009078 <__sseek+0x28>)
 8009064:	4013      	ands	r3, r2
 8009066:	81a3      	strh	r3, [r4, #12]
 8009068:	bd70      	pop	{r4, r5, r6, pc}
 800906a:	2280      	movs	r2, #128	@ 0x80
 800906c:	0152      	lsls	r2, r2, #5
 800906e:	4313      	orrs	r3, r2
 8009070:	81a3      	strh	r3, [r4, #12]
 8009072:	6560      	str	r0, [r4, #84]	@ 0x54
 8009074:	e7f8      	b.n	8009068 <__sseek+0x18>
 8009076:	46c0      	nop			@ (mov r8, r8)
 8009078:	ffffefff 	.word	0xffffefff

0800907c <__sclose>:
 800907c:	b510      	push	{r4, lr}
 800907e:	230e      	movs	r3, #14
 8009080:	5ec9      	ldrsh	r1, [r1, r3]
 8009082:	f000 f845 	bl	8009110 <_close_r>
 8009086:	bd10      	pop	{r4, pc}

08009088 <_vsniprintf_r>:
 8009088:	b530      	push	{r4, r5, lr}
 800908a:	0014      	movs	r4, r2
 800908c:	0005      	movs	r5, r0
 800908e:	001a      	movs	r2, r3
 8009090:	b09b      	sub	sp, #108	@ 0x6c
 8009092:	2c00      	cmp	r4, #0
 8009094:	da05      	bge.n	80090a2 <_vsniprintf_r+0x1a>
 8009096:	238b      	movs	r3, #139	@ 0x8b
 8009098:	6003      	str	r3, [r0, #0]
 800909a:	2001      	movs	r0, #1
 800909c:	4240      	negs	r0, r0
 800909e:	b01b      	add	sp, #108	@ 0x6c
 80090a0:	bd30      	pop	{r4, r5, pc}
 80090a2:	2382      	movs	r3, #130	@ 0x82
 80090a4:	4668      	mov	r0, sp
 80090a6:	009b      	lsls	r3, r3, #2
 80090a8:	8183      	strh	r3, [r0, #12]
 80090aa:	2300      	movs	r3, #0
 80090ac:	9100      	str	r1, [sp, #0]
 80090ae:	9104      	str	r1, [sp, #16]
 80090b0:	429c      	cmp	r4, r3
 80090b2:	d000      	beq.n	80090b6 <_vsniprintf_r+0x2e>
 80090b4:	1e63      	subs	r3, r4, #1
 80090b6:	9302      	str	r3, [sp, #8]
 80090b8:	9305      	str	r3, [sp, #20]
 80090ba:	2301      	movs	r3, #1
 80090bc:	4669      	mov	r1, sp
 80090be:	425b      	negs	r3, r3
 80090c0:	81cb      	strh	r3, [r1, #14]
 80090c2:	0028      	movs	r0, r5
 80090c4:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 80090c6:	f001 fc35 	bl	800a934 <_svfiprintf_r>
 80090ca:	1c43      	adds	r3, r0, #1
 80090cc:	da01      	bge.n	80090d2 <_vsniprintf_r+0x4a>
 80090ce:	238b      	movs	r3, #139	@ 0x8b
 80090d0:	602b      	str	r3, [r5, #0]
 80090d2:	2c00      	cmp	r4, #0
 80090d4:	d0e3      	beq.n	800909e <_vsniprintf_r+0x16>
 80090d6:	2200      	movs	r2, #0
 80090d8:	9b00      	ldr	r3, [sp, #0]
 80090da:	701a      	strb	r2, [r3, #0]
 80090dc:	e7df      	b.n	800909e <_vsniprintf_r+0x16>
	...

080090e0 <vsniprintf>:
 80090e0:	b513      	push	{r0, r1, r4, lr}
 80090e2:	4c04      	ldr	r4, [pc, #16]	@ (80090f4 <vsniprintf+0x14>)
 80090e4:	9300      	str	r3, [sp, #0]
 80090e6:	0013      	movs	r3, r2
 80090e8:	000a      	movs	r2, r1
 80090ea:	0001      	movs	r1, r0
 80090ec:	6820      	ldr	r0, [r4, #0]
 80090ee:	f7ff ffcb 	bl	8009088 <_vsniprintf_r>
 80090f2:	bd16      	pop	{r1, r2, r4, pc}
 80090f4:	20000024 	.word	0x20000024

080090f8 <memset>:
 80090f8:	0003      	movs	r3, r0
 80090fa:	1882      	adds	r2, r0, r2
 80090fc:	4293      	cmp	r3, r2
 80090fe:	d100      	bne.n	8009102 <memset+0xa>
 8009100:	4770      	bx	lr
 8009102:	7019      	strb	r1, [r3, #0]
 8009104:	3301      	adds	r3, #1
 8009106:	e7f9      	b.n	80090fc <memset+0x4>

08009108 <_localeconv_r>:
 8009108:	4800      	ldr	r0, [pc, #0]	@ (800910c <_localeconv_r+0x4>)
 800910a:	4770      	bx	lr
 800910c:	20000164 	.word	0x20000164

08009110 <_close_r>:
 8009110:	2300      	movs	r3, #0
 8009112:	b570      	push	{r4, r5, r6, lr}
 8009114:	4d06      	ldr	r5, [pc, #24]	@ (8009130 <_close_r+0x20>)
 8009116:	0004      	movs	r4, r0
 8009118:	0008      	movs	r0, r1
 800911a:	602b      	str	r3, [r5, #0]
 800911c:	f7fa f9ce 	bl	80034bc <_close>
 8009120:	1c43      	adds	r3, r0, #1
 8009122:	d103      	bne.n	800912c <_close_r+0x1c>
 8009124:	682b      	ldr	r3, [r5, #0]
 8009126:	2b00      	cmp	r3, #0
 8009128:	d000      	beq.n	800912c <_close_r+0x1c>
 800912a:	6023      	str	r3, [r4, #0]
 800912c:	bd70      	pop	{r4, r5, r6, pc}
 800912e:	46c0      	nop			@ (mov r8, r8)
 8009130:	200005e0 	.word	0x200005e0

08009134 <_lseek_r>:
 8009134:	b570      	push	{r4, r5, r6, lr}
 8009136:	0004      	movs	r4, r0
 8009138:	0008      	movs	r0, r1
 800913a:	0011      	movs	r1, r2
 800913c:	001a      	movs	r2, r3
 800913e:	2300      	movs	r3, #0
 8009140:	4d05      	ldr	r5, [pc, #20]	@ (8009158 <_lseek_r+0x24>)
 8009142:	602b      	str	r3, [r5, #0]
 8009144:	f7fa f9db 	bl	80034fe <_lseek>
 8009148:	1c43      	adds	r3, r0, #1
 800914a:	d103      	bne.n	8009154 <_lseek_r+0x20>
 800914c:	682b      	ldr	r3, [r5, #0]
 800914e:	2b00      	cmp	r3, #0
 8009150:	d000      	beq.n	8009154 <_lseek_r+0x20>
 8009152:	6023      	str	r3, [r4, #0]
 8009154:	bd70      	pop	{r4, r5, r6, pc}
 8009156:	46c0      	nop			@ (mov r8, r8)
 8009158:	200005e0 	.word	0x200005e0

0800915c <_read_r>:
 800915c:	b570      	push	{r4, r5, r6, lr}
 800915e:	0004      	movs	r4, r0
 8009160:	0008      	movs	r0, r1
 8009162:	0011      	movs	r1, r2
 8009164:	001a      	movs	r2, r3
 8009166:	2300      	movs	r3, #0
 8009168:	4d05      	ldr	r5, [pc, #20]	@ (8009180 <_read_r+0x24>)
 800916a:	602b      	str	r3, [r5, #0]
 800916c:	f7fa f989 	bl	8003482 <_read>
 8009170:	1c43      	adds	r3, r0, #1
 8009172:	d103      	bne.n	800917c <_read_r+0x20>
 8009174:	682b      	ldr	r3, [r5, #0]
 8009176:	2b00      	cmp	r3, #0
 8009178:	d000      	beq.n	800917c <_read_r+0x20>
 800917a:	6023      	str	r3, [r4, #0]
 800917c:	bd70      	pop	{r4, r5, r6, pc}
 800917e:	46c0      	nop			@ (mov r8, r8)
 8009180:	200005e0 	.word	0x200005e0

08009184 <_write_r>:
 8009184:	b570      	push	{r4, r5, r6, lr}
 8009186:	0004      	movs	r4, r0
 8009188:	0008      	movs	r0, r1
 800918a:	0011      	movs	r1, r2
 800918c:	001a      	movs	r2, r3
 800918e:	2300      	movs	r3, #0
 8009190:	4d05      	ldr	r5, [pc, #20]	@ (80091a8 <_write_r+0x24>)
 8009192:	602b      	str	r3, [r5, #0]
 8009194:	f7fa fbb4 	bl	8003900 <_write>
 8009198:	1c43      	adds	r3, r0, #1
 800919a:	d103      	bne.n	80091a4 <_write_r+0x20>
 800919c:	682b      	ldr	r3, [r5, #0]
 800919e:	2b00      	cmp	r3, #0
 80091a0:	d000      	beq.n	80091a4 <_write_r+0x20>
 80091a2:	6023      	str	r3, [r4, #0]
 80091a4:	bd70      	pop	{r4, r5, r6, pc}
 80091a6:	46c0      	nop			@ (mov r8, r8)
 80091a8:	200005e0 	.word	0x200005e0

080091ac <__errno>:
 80091ac:	4b01      	ldr	r3, [pc, #4]	@ (80091b4 <__errno+0x8>)
 80091ae:	6818      	ldr	r0, [r3, #0]
 80091b0:	4770      	bx	lr
 80091b2:	46c0      	nop			@ (mov r8, r8)
 80091b4:	20000024 	.word	0x20000024

080091b8 <__libc_init_array>:
 80091b8:	b570      	push	{r4, r5, r6, lr}
 80091ba:	2600      	movs	r6, #0
 80091bc:	4c0c      	ldr	r4, [pc, #48]	@ (80091f0 <__libc_init_array+0x38>)
 80091be:	4d0d      	ldr	r5, [pc, #52]	@ (80091f4 <__libc_init_array+0x3c>)
 80091c0:	1b64      	subs	r4, r4, r5
 80091c2:	10a4      	asrs	r4, r4, #2
 80091c4:	42a6      	cmp	r6, r4
 80091c6:	d109      	bne.n	80091dc <__libc_init_array+0x24>
 80091c8:	2600      	movs	r6, #0
 80091ca:	f002 f909 	bl	800b3e0 <_init>
 80091ce:	4c0a      	ldr	r4, [pc, #40]	@ (80091f8 <__libc_init_array+0x40>)
 80091d0:	4d0a      	ldr	r5, [pc, #40]	@ (80091fc <__libc_init_array+0x44>)
 80091d2:	1b64      	subs	r4, r4, r5
 80091d4:	10a4      	asrs	r4, r4, #2
 80091d6:	42a6      	cmp	r6, r4
 80091d8:	d105      	bne.n	80091e6 <__libc_init_array+0x2e>
 80091da:	bd70      	pop	{r4, r5, r6, pc}
 80091dc:	00b3      	lsls	r3, r6, #2
 80091de:	58eb      	ldr	r3, [r5, r3]
 80091e0:	4798      	blx	r3
 80091e2:	3601      	adds	r6, #1
 80091e4:	e7ee      	b.n	80091c4 <__libc_init_array+0xc>
 80091e6:	00b3      	lsls	r3, r6, #2
 80091e8:	58eb      	ldr	r3, [r5, r3]
 80091ea:	4798      	blx	r3
 80091ec:	3601      	adds	r6, #1
 80091ee:	e7f2      	b.n	80091d6 <__libc_init_array+0x1e>
 80091f0:	0800b9e0 	.word	0x0800b9e0
 80091f4:	0800b9e0 	.word	0x0800b9e0
 80091f8:	0800b9e4 	.word	0x0800b9e4
 80091fc:	0800b9e0 	.word	0x0800b9e0

08009200 <__retarget_lock_init_recursive>:
 8009200:	4770      	bx	lr

08009202 <__retarget_lock_acquire_recursive>:
 8009202:	4770      	bx	lr

08009204 <__retarget_lock_release_recursive>:
 8009204:	4770      	bx	lr

08009206 <memchr>:
 8009206:	b2c9      	uxtb	r1, r1
 8009208:	1882      	adds	r2, r0, r2
 800920a:	4290      	cmp	r0, r2
 800920c:	d101      	bne.n	8009212 <memchr+0xc>
 800920e:	2000      	movs	r0, #0
 8009210:	4770      	bx	lr
 8009212:	7803      	ldrb	r3, [r0, #0]
 8009214:	428b      	cmp	r3, r1
 8009216:	d0fb      	beq.n	8009210 <memchr+0xa>
 8009218:	3001      	adds	r0, #1
 800921a:	e7f6      	b.n	800920a <memchr+0x4>

0800921c <quorem>:
 800921c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800921e:	6902      	ldr	r2, [r0, #16]
 8009220:	690f      	ldr	r7, [r1, #16]
 8009222:	b087      	sub	sp, #28
 8009224:	0006      	movs	r6, r0
 8009226:	000b      	movs	r3, r1
 8009228:	2000      	movs	r0, #0
 800922a:	9102      	str	r1, [sp, #8]
 800922c:	42ba      	cmp	r2, r7
 800922e:	db6d      	blt.n	800930c <quorem+0xf0>
 8009230:	3f01      	subs	r7, #1
 8009232:	00bc      	lsls	r4, r7, #2
 8009234:	3314      	adds	r3, #20
 8009236:	9305      	str	r3, [sp, #20]
 8009238:	191b      	adds	r3, r3, r4
 800923a:	9303      	str	r3, [sp, #12]
 800923c:	0033      	movs	r3, r6
 800923e:	3314      	adds	r3, #20
 8009240:	191c      	adds	r4, r3, r4
 8009242:	9301      	str	r3, [sp, #4]
 8009244:	6823      	ldr	r3, [r4, #0]
 8009246:	9304      	str	r3, [sp, #16]
 8009248:	9b03      	ldr	r3, [sp, #12]
 800924a:	9804      	ldr	r0, [sp, #16]
 800924c:	681d      	ldr	r5, [r3, #0]
 800924e:	3501      	adds	r5, #1
 8009250:	0029      	movs	r1, r5
 8009252:	f7f6 ff75 	bl	8000140 <__udivsi3>
 8009256:	9b04      	ldr	r3, [sp, #16]
 8009258:	9000      	str	r0, [sp, #0]
 800925a:	42ab      	cmp	r3, r5
 800925c:	d32b      	bcc.n	80092b6 <quorem+0x9a>
 800925e:	9b05      	ldr	r3, [sp, #20]
 8009260:	9d01      	ldr	r5, [sp, #4]
 8009262:	469c      	mov	ip, r3
 8009264:	2300      	movs	r3, #0
 8009266:	9305      	str	r3, [sp, #20]
 8009268:	9304      	str	r3, [sp, #16]
 800926a:	4662      	mov	r2, ip
 800926c:	ca08      	ldmia	r2!, {r3}
 800926e:	6828      	ldr	r0, [r5, #0]
 8009270:	4694      	mov	ip, r2
 8009272:	9a00      	ldr	r2, [sp, #0]
 8009274:	b299      	uxth	r1, r3
 8009276:	4351      	muls	r1, r2
 8009278:	9a05      	ldr	r2, [sp, #20]
 800927a:	0c1b      	lsrs	r3, r3, #16
 800927c:	1889      	adds	r1, r1, r2
 800927e:	9a00      	ldr	r2, [sp, #0]
 8009280:	4353      	muls	r3, r2
 8009282:	0c0a      	lsrs	r2, r1, #16
 8009284:	189b      	adds	r3, r3, r2
 8009286:	0c1a      	lsrs	r2, r3, #16
 8009288:	b289      	uxth	r1, r1
 800928a:	9205      	str	r2, [sp, #20]
 800928c:	b282      	uxth	r2, r0
 800928e:	1a52      	subs	r2, r2, r1
 8009290:	9904      	ldr	r1, [sp, #16]
 8009292:	0c00      	lsrs	r0, r0, #16
 8009294:	1852      	adds	r2, r2, r1
 8009296:	b29b      	uxth	r3, r3
 8009298:	1411      	asrs	r1, r2, #16
 800929a:	1ac3      	subs	r3, r0, r3
 800929c:	185b      	adds	r3, r3, r1
 800929e:	1419      	asrs	r1, r3, #16
 80092a0:	b292      	uxth	r2, r2
 80092a2:	041b      	lsls	r3, r3, #16
 80092a4:	431a      	orrs	r2, r3
 80092a6:	9b03      	ldr	r3, [sp, #12]
 80092a8:	9104      	str	r1, [sp, #16]
 80092aa:	c504      	stmia	r5!, {r2}
 80092ac:	4563      	cmp	r3, ip
 80092ae:	d2dc      	bcs.n	800926a <quorem+0x4e>
 80092b0:	6823      	ldr	r3, [r4, #0]
 80092b2:	2b00      	cmp	r3, #0
 80092b4:	d030      	beq.n	8009318 <quorem+0xfc>
 80092b6:	0030      	movs	r0, r6
 80092b8:	9902      	ldr	r1, [sp, #8]
 80092ba:	f001 f9c5 	bl	800a648 <__mcmp>
 80092be:	2800      	cmp	r0, #0
 80092c0:	db23      	blt.n	800930a <quorem+0xee>
 80092c2:	0034      	movs	r4, r6
 80092c4:	2500      	movs	r5, #0
 80092c6:	9902      	ldr	r1, [sp, #8]
 80092c8:	3414      	adds	r4, #20
 80092ca:	3114      	adds	r1, #20
 80092cc:	6823      	ldr	r3, [r4, #0]
 80092ce:	c901      	ldmia	r1!, {r0}
 80092d0:	9302      	str	r3, [sp, #8]
 80092d2:	466b      	mov	r3, sp
 80092d4:	891b      	ldrh	r3, [r3, #8]
 80092d6:	b282      	uxth	r2, r0
 80092d8:	1a9a      	subs	r2, r3, r2
 80092da:	9b02      	ldr	r3, [sp, #8]
 80092dc:	1952      	adds	r2, r2, r5
 80092de:	0c00      	lsrs	r0, r0, #16
 80092e0:	0c1b      	lsrs	r3, r3, #16
 80092e2:	1a1b      	subs	r3, r3, r0
 80092e4:	1410      	asrs	r0, r2, #16
 80092e6:	181b      	adds	r3, r3, r0
 80092e8:	141d      	asrs	r5, r3, #16
 80092ea:	b292      	uxth	r2, r2
 80092ec:	041b      	lsls	r3, r3, #16
 80092ee:	431a      	orrs	r2, r3
 80092f0:	9b03      	ldr	r3, [sp, #12]
 80092f2:	c404      	stmia	r4!, {r2}
 80092f4:	428b      	cmp	r3, r1
 80092f6:	d2e9      	bcs.n	80092cc <quorem+0xb0>
 80092f8:	9a01      	ldr	r2, [sp, #4]
 80092fa:	00bb      	lsls	r3, r7, #2
 80092fc:	18d3      	adds	r3, r2, r3
 80092fe:	681a      	ldr	r2, [r3, #0]
 8009300:	2a00      	cmp	r2, #0
 8009302:	d013      	beq.n	800932c <quorem+0x110>
 8009304:	9b00      	ldr	r3, [sp, #0]
 8009306:	3301      	adds	r3, #1
 8009308:	9300      	str	r3, [sp, #0]
 800930a:	9800      	ldr	r0, [sp, #0]
 800930c:	b007      	add	sp, #28
 800930e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009310:	6823      	ldr	r3, [r4, #0]
 8009312:	2b00      	cmp	r3, #0
 8009314:	d104      	bne.n	8009320 <quorem+0x104>
 8009316:	3f01      	subs	r7, #1
 8009318:	9b01      	ldr	r3, [sp, #4]
 800931a:	3c04      	subs	r4, #4
 800931c:	42a3      	cmp	r3, r4
 800931e:	d3f7      	bcc.n	8009310 <quorem+0xf4>
 8009320:	6137      	str	r7, [r6, #16]
 8009322:	e7c8      	b.n	80092b6 <quorem+0x9a>
 8009324:	681a      	ldr	r2, [r3, #0]
 8009326:	2a00      	cmp	r2, #0
 8009328:	d104      	bne.n	8009334 <quorem+0x118>
 800932a:	3f01      	subs	r7, #1
 800932c:	9a01      	ldr	r2, [sp, #4]
 800932e:	3b04      	subs	r3, #4
 8009330:	429a      	cmp	r2, r3
 8009332:	d3f7      	bcc.n	8009324 <quorem+0x108>
 8009334:	6137      	str	r7, [r6, #16]
 8009336:	e7e5      	b.n	8009304 <quorem+0xe8>

08009338 <_dtoa_r>:
 8009338:	b5f0      	push	{r4, r5, r6, r7, lr}
 800933a:	0014      	movs	r4, r2
 800933c:	001d      	movs	r5, r3
 800933e:	69c6      	ldr	r6, [r0, #28]
 8009340:	b09d      	sub	sp, #116	@ 0x74
 8009342:	940a      	str	r4, [sp, #40]	@ 0x28
 8009344:	950b      	str	r5, [sp, #44]	@ 0x2c
 8009346:	9f25      	ldr	r7, [sp, #148]	@ 0x94
 8009348:	9003      	str	r0, [sp, #12]
 800934a:	2e00      	cmp	r6, #0
 800934c:	d10f      	bne.n	800936e <_dtoa_r+0x36>
 800934e:	2010      	movs	r0, #16
 8009350:	f000 fe30 	bl	8009fb4 <malloc>
 8009354:	9b03      	ldr	r3, [sp, #12]
 8009356:	1e02      	subs	r2, r0, #0
 8009358:	61d8      	str	r0, [r3, #28]
 800935a:	d104      	bne.n	8009366 <_dtoa_r+0x2e>
 800935c:	21ef      	movs	r1, #239	@ 0xef
 800935e:	4bc7      	ldr	r3, [pc, #796]	@ (800967c <_dtoa_r+0x344>)
 8009360:	48c7      	ldr	r0, [pc, #796]	@ (8009680 <_dtoa_r+0x348>)
 8009362:	f001 feab 	bl	800b0bc <__assert_func>
 8009366:	6046      	str	r6, [r0, #4]
 8009368:	6086      	str	r6, [r0, #8]
 800936a:	6006      	str	r6, [r0, #0]
 800936c:	60c6      	str	r6, [r0, #12]
 800936e:	9b03      	ldr	r3, [sp, #12]
 8009370:	69db      	ldr	r3, [r3, #28]
 8009372:	6819      	ldr	r1, [r3, #0]
 8009374:	2900      	cmp	r1, #0
 8009376:	d00b      	beq.n	8009390 <_dtoa_r+0x58>
 8009378:	685a      	ldr	r2, [r3, #4]
 800937a:	2301      	movs	r3, #1
 800937c:	4093      	lsls	r3, r2
 800937e:	604a      	str	r2, [r1, #4]
 8009380:	608b      	str	r3, [r1, #8]
 8009382:	9803      	ldr	r0, [sp, #12]
 8009384:	f000 ff16 	bl	800a1b4 <_Bfree>
 8009388:	2200      	movs	r2, #0
 800938a:	9b03      	ldr	r3, [sp, #12]
 800938c:	69db      	ldr	r3, [r3, #28]
 800938e:	601a      	str	r2, [r3, #0]
 8009390:	2d00      	cmp	r5, #0
 8009392:	da1e      	bge.n	80093d2 <_dtoa_r+0x9a>
 8009394:	2301      	movs	r3, #1
 8009396:	603b      	str	r3, [r7, #0]
 8009398:	006b      	lsls	r3, r5, #1
 800939a:	085b      	lsrs	r3, r3, #1
 800939c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800939e:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80093a0:	4bb8      	ldr	r3, [pc, #736]	@ (8009684 <_dtoa_r+0x34c>)
 80093a2:	4ab8      	ldr	r2, [pc, #736]	@ (8009684 <_dtoa_r+0x34c>)
 80093a4:	403b      	ands	r3, r7
 80093a6:	4293      	cmp	r3, r2
 80093a8:	d116      	bne.n	80093d8 <_dtoa_r+0xa0>
 80093aa:	4bb7      	ldr	r3, [pc, #732]	@ (8009688 <_dtoa_r+0x350>)
 80093ac:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80093ae:	6013      	str	r3, [r2, #0]
 80093b0:	033b      	lsls	r3, r7, #12
 80093b2:	0b1b      	lsrs	r3, r3, #12
 80093b4:	4323      	orrs	r3, r4
 80093b6:	d101      	bne.n	80093bc <_dtoa_r+0x84>
 80093b8:	f000 fd83 	bl	8009ec2 <_dtoa_r+0xb8a>
 80093bc:	4bb3      	ldr	r3, [pc, #716]	@ (800968c <_dtoa_r+0x354>)
 80093be:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80093c0:	9308      	str	r3, [sp, #32]
 80093c2:	2a00      	cmp	r2, #0
 80093c4:	d002      	beq.n	80093cc <_dtoa_r+0x94>
 80093c6:	4bb2      	ldr	r3, [pc, #712]	@ (8009690 <_dtoa_r+0x358>)
 80093c8:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 80093ca:	6013      	str	r3, [r2, #0]
 80093cc:	9808      	ldr	r0, [sp, #32]
 80093ce:	b01d      	add	sp, #116	@ 0x74
 80093d0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80093d2:	2300      	movs	r3, #0
 80093d4:	603b      	str	r3, [r7, #0]
 80093d6:	e7e2      	b.n	800939e <_dtoa_r+0x66>
 80093d8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80093da:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80093dc:	9212      	str	r2, [sp, #72]	@ 0x48
 80093de:	9313      	str	r3, [sp, #76]	@ 0x4c
 80093e0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80093e2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80093e4:	2200      	movs	r2, #0
 80093e6:	2300      	movs	r3, #0
 80093e8:	f7f7 f830 	bl	800044c <__aeabi_dcmpeq>
 80093ec:	1e06      	subs	r6, r0, #0
 80093ee:	d00b      	beq.n	8009408 <_dtoa_r+0xd0>
 80093f0:	2301      	movs	r3, #1
 80093f2:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 80093f4:	6013      	str	r3, [r2, #0]
 80093f6:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d002      	beq.n	8009402 <_dtoa_r+0xca>
 80093fc:	4ba5      	ldr	r3, [pc, #660]	@ (8009694 <_dtoa_r+0x35c>)
 80093fe:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8009400:	6013      	str	r3, [r2, #0]
 8009402:	4ba5      	ldr	r3, [pc, #660]	@ (8009698 <_dtoa_r+0x360>)
 8009404:	9308      	str	r3, [sp, #32]
 8009406:	e7e1      	b.n	80093cc <_dtoa_r+0x94>
 8009408:	ab1a      	add	r3, sp, #104	@ 0x68
 800940a:	9301      	str	r3, [sp, #4]
 800940c:	ab1b      	add	r3, sp, #108	@ 0x6c
 800940e:	9300      	str	r3, [sp, #0]
 8009410:	9803      	ldr	r0, [sp, #12]
 8009412:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8009414:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009416:	f001 f9cd 	bl	800a7b4 <__d2b>
 800941a:	007a      	lsls	r2, r7, #1
 800941c:	9005      	str	r0, [sp, #20]
 800941e:	0d52      	lsrs	r2, r2, #21
 8009420:	d100      	bne.n	8009424 <_dtoa_r+0xec>
 8009422:	e07b      	b.n	800951c <_dtoa_r+0x1e4>
 8009424:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8009426:	9618      	str	r6, [sp, #96]	@ 0x60
 8009428:	0319      	lsls	r1, r3, #12
 800942a:	4b9c      	ldr	r3, [pc, #624]	@ (800969c <_dtoa_r+0x364>)
 800942c:	0b09      	lsrs	r1, r1, #12
 800942e:	430b      	orrs	r3, r1
 8009430:	499b      	ldr	r1, [pc, #620]	@ (80096a0 <_dtoa_r+0x368>)
 8009432:	1857      	adds	r7, r2, r1
 8009434:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8009436:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8009438:	0019      	movs	r1, r3
 800943a:	2200      	movs	r2, #0
 800943c:	4b99      	ldr	r3, [pc, #612]	@ (80096a4 <_dtoa_r+0x36c>)
 800943e:	f7f8 fd61 	bl	8001f04 <__aeabi_dsub>
 8009442:	4a99      	ldr	r2, [pc, #612]	@ (80096a8 <_dtoa_r+0x370>)
 8009444:	4b99      	ldr	r3, [pc, #612]	@ (80096ac <_dtoa_r+0x374>)
 8009446:	f7f8 fa95 	bl	8001974 <__aeabi_dmul>
 800944a:	4a99      	ldr	r2, [pc, #612]	@ (80096b0 <_dtoa_r+0x378>)
 800944c:	4b99      	ldr	r3, [pc, #612]	@ (80096b4 <_dtoa_r+0x37c>)
 800944e:	f7f7 fae9 	bl	8000a24 <__aeabi_dadd>
 8009452:	0004      	movs	r4, r0
 8009454:	0038      	movs	r0, r7
 8009456:	000d      	movs	r5, r1
 8009458:	f7f9 f94e 	bl	80026f8 <__aeabi_i2d>
 800945c:	4a96      	ldr	r2, [pc, #600]	@ (80096b8 <_dtoa_r+0x380>)
 800945e:	4b97      	ldr	r3, [pc, #604]	@ (80096bc <_dtoa_r+0x384>)
 8009460:	f7f8 fa88 	bl	8001974 <__aeabi_dmul>
 8009464:	0002      	movs	r2, r0
 8009466:	000b      	movs	r3, r1
 8009468:	0020      	movs	r0, r4
 800946a:	0029      	movs	r1, r5
 800946c:	f7f7 fada 	bl	8000a24 <__aeabi_dadd>
 8009470:	0004      	movs	r4, r0
 8009472:	000d      	movs	r5, r1
 8009474:	f7f9 f904 	bl	8002680 <__aeabi_d2iz>
 8009478:	2200      	movs	r2, #0
 800947a:	9004      	str	r0, [sp, #16]
 800947c:	2300      	movs	r3, #0
 800947e:	0020      	movs	r0, r4
 8009480:	0029      	movs	r1, r5
 8009482:	f7f6 ffe9 	bl	8000458 <__aeabi_dcmplt>
 8009486:	2800      	cmp	r0, #0
 8009488:	d00b      	beq.n	80094a2 <_dtoa_r+0x16a>
 800948a:	9804      	ldr	r0, [sp, #16]
 800948c:	f7f9 f934 	bl	80026f8 <__aeabi_i2d>
 8009490:	002b      	movs	r3, r5
 8009492:	0022      	movs	r2, r4
 8009494:	f7f6 ffda 	bl	800044c <__aeabi_dcmpeq>
 8009498:	4243      	negs	r3, r0
 800949a:	4158      	adcs	r0, r3
 800949c:	9b04      	ldr	r3, [sp, #16]
 800949e:	1a1b      	subs	r3, r3, r0
 80094a0:	9304      	str	r3, [sp, #16]
 80094a2:	2301      	movs	r3, #1
 80094a4:	9315      	str	r3, [sp, #84]	@ 0x54
 80094a6:	9b04      	ldr	r3, [sp, #16]
 80094a8:	2b16      	cmp	r3, #22
 80094aa:	d810      	bhi.n	80094ce <_dtoa_r+0x196>
 80094ac:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80094ae:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80094b0:	9a04      	ldr	r2, [sp, #16]
 80094b2:	4b83      	ldr	r3, [pc, #524]	@ (80096c0 <_dtoa_r+0x388>)
 80094b4:	00d2      	lsls	r2, r2, #3
 80094b6:	189b      	adds	r3, r3, r2
 80094b8:	681a      	ldr	r2, [r3, #0]
 80094ba:	685b      	ldr	r3, [r3, #4]
 80094bc:	f7f6 ffcc 	bl	8000458 <__aeabi_dcmplt>
 80094c0:	2800      	cmp	r0, #0
 80094c2:	d047      	beq.n	8009554 <_dtoa_r+0x21c>
 80094c4:	9b04      	ldr	r3, [sp, #16]
 80094c6:	3b01      	subs	r3, #1
 80094c8:	9304      	str	r3, [sp, #16]
 80094ca:	2300      	movs	r3, #0
 80094cc:	9315      	str	r3, [sp, #84]	@ 0x54
 80094ce:	2200      	movs	r2, #0
 80094d0:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 80094d2:	9206      	str	r2, [sp, #24]
 80094d4:	1bdb      	subs	r3, r3, r7
 80094d6:	1e5a      	subs	r2, r3, #1
 80094d8:	d53e      	bpl.n	8009558 <_dtoa_r+0x220>
 80094da:	2201      	movs	r2, #1
 80094dc:	1ad3      	subs	r3, r2, r3
 80094de:	9306      	str	r3, [sp, #24]
 80094e0:	2300      	movs	r3, #0
 80094e2:	930d      	str	r3, [sp, #52]	@ 0x34
 80094e4:	9b04      	ldr	r3, [sp, #16]
 80094e6:	2b00      	cmp	r3, #0
 80094e8:	db38      	blt.n	800955c <_dtoa_r+0x224>
 80094ea:	9a04      	ldr	r2, [sp, #16]
 80094ec:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80094ee:	4694      	mov	ip, r2
 80094f0:	4463      	add	r3, ip
 80094f2:	930d      	str	r3, [sp, #52]	@ 0x34
 80094f4:	2300      	movs	r3, #0
 80094f6:	9214      	str	r2, [sp, #80]	@ 0x50
 80094f8:	930f      	str	r3, [sp, #60]	@ 0x3c
 80094fa:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80094fc:	2401      	movs	r4, #1
 80094fe:	2b09      	cmp	r3, #9
 8009500:	d867      	bhi.n	80095d2 <_dtoa_r+0x29a>
 8009502:	2b05      	cmp	r3, #5
 8009504:	dd02      	ble.n	800950c <_dtoa_r+0x1d4>
 8009506:	2400      	movs	r4, #0
 8009508:	3b04      	subs	r3, #4
 800950a:	9322      	str	r3, [sp, #136]	@ 0x88
 800950c:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 800950e:	1e98      	subs	r0, r3, #2
 8009510:	2803      	cmp	r0, #3
 8009512:	d867      	bhi.n	80095e4 <_dtoa_r+0x2ac>
 8009514:	f7f6 fe00 	bl	8000118 <__gnu_thumb1_case_uqi>
 8009518:	5b383a2b 	.word	0x5b383a2b
 800951c:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800951e:	9e1a      	ldr	r6, [sp, #104]	@ 0x68
 8009520:	18f6      	adds	r6, r6, r3
 8009522:	4b68      	ldr	r3, [pc, #416]	@ (80096c4 <_dtoa_r+0x38c>)
 8009524:	18f2      	adds	r2, r6, r3
 8009526:	2a20      	cmp	r2, #32
 8009528:	dd0f      	ble.n	800954a <_dtoa_r+0x212>
 800952a:	2340      	movs	r3, #64	@ 0x40
 800952c:	1a9b      	subs	r3, r3, r2
 800952e:	409f      	lsls	r7, r3
 8009530:	4b65      	ldr	r3, [pc, #404]	@ (80096c8 <_dtoa_r+0x390>)
 8009532:	0038      	movs	r0, r7
 8009534:	18f3      	adds	r3, r6, r3
 8009536:	40dc      	lsrs	r4, r3
 8009538:	4320      	orrs	r0, r4
 800953a:	f7f9 f90b 	bl	8002754 <__aeabi_ui2d>
 800953e:	2201      	movs	r2, #1
 8009540:	4b62      	ldr	r3, [pc, #392]	@ (80096cc <_dtoa_r+0x394>)
 8009542:	1e77      	subs	r7, r6, #1
 8009544:	18cb      	adds	r3, r1, r3
 8009546:	9218      	str	r2, [sp, #96]	@ 0x60
 8009548:	e776      	b.n	8009438 <_dtoa_r+0x100>
 800954a:	2320      	movs	r3, #32
 800954c:	0020      	movs	r0, r4
 800954e:	1a9b      	subs	r3, r3, r2
 8009550:	4098      	lsls	r0, r3
 8009552:	e7f2      	b.n	800953a <_dtoa_r+0x202>
 8009554:	9015      	str	r0, [sp, #84]	@ 0x54
 8009556:	e7ba      	b.n	80094ce <_dtoa_r+0x196>
 8009558:	920d      	str	r2, [sp, #52]	@ 0x34
 800955a:	e7c3      	b.n	80094e4 <_dtoa_r+0x1ac>
 800955c:	9b06      	ldr	r3, [sp, #24]
 800955e:	9a04      	ldr	r2, [sp, #16]
 8009560:	1a9b      	subs	r3, r3, r2
 8009562:	9306      	str	r3, [sp, #24]
 8009564:	4253      	negs	r3, r2
 8009566:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009568:	2300      	movs	r3, #0
 800956a:	9314      	str	r3, [sp, #80]	@ 0x50
 800956c:	e7c5      	b.n	80094fa <_dtoa_r+0x1c2>
 800956e:	2300      	movs	r3, #0
 8009570:	9310      	str	r3, [sp, #64]	@ 0x40
 8009572:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009574:	930e      	str	r3, [sp, #56]	@ 0x38
 8009576:	9309      	str	r3, [sp, #36]	@ 0x24
 8009578:	2b00      	cmp	r3, #0
 800957a:	dc13      	bgt.n	80095a4 <_dtoa_r+0x26c>
 800957c:	2301      	movs	r3, #1
 800957e:	001a      	movs	r2, r3
 8009580:	930e      	str	r3, [sp, #56]	@ 0x38
 8009582:	9309      	str	r3, [sp, #36]	@ 0x24
 8009584:	9223      	str	r2, [sp, #140]	@ 0x8c
 8009586:	e00d      	b.n	80095a4 <_dtoa_r+0x26c>
 8009588:	2301      	movs	r3, #1
 800958a:	e7f1      	b.n	8009570 <_dtoa_r+0x238>
 800958c:	2300      	movs	r3, #0
 800958e:	9a23      	ldr	r2, [sp, #140]	@ 0x8c
 8009590:	9310      	str	r3, [sp, #64]	@ 0x40
 8009592:	4694      	mov	ip, r2
 8009594:	9b04      	ldr	r3, [sp, #16]
 8009596:	4463      	add	r3, ip
 8009598:	930e      	str	r3, [sp, #56]	@ 0x38
 800959a:	3301      	adds	r3, #1
 800959c:	9309      	str	r3, [sp, #36]	@ 0x24
 800959e:	2b00      	cmp	r3, #0
 80095a0:	dc00      	bgt.n	80095a4 <_dtoa_r+0x26c>
 80095a2:	2301      	movs	r3, #1
 80095a4:	9a03      	ldr	r2, [sp, #12]
 80095a6:	2100      	movs	r1, #0
 80095a8:	69d0      	ldr	r0, [r2, #28]
 80095aa:	2204      	movs	r2, #4
 80095ac:	0015      	movs	r5, r2
 80095ae:	3514      	adds	r5, #20
 80095b0:	429d      	cmp	r5, r3
 80095b2:	d91b      	bls.n	80095ec <_dtoa_r+0x2b4>
 80095b4:	6041      	str	r1, [r0, #4]
 80095b6:	9803      	ldr	r0, [sp, #12]
 80095b8:	f000 fdb8 	bl	800a12c <_Balloc>
 80095bc:	9008      	str	r0, [sp, #32]
 80095be:	2800      	cmp	r0, #0
 80095c0:	d117      	bne.n	80095f2 <_dtoa_r+0x2ba>
 80095c2:	21b0      	movs	r1, #176	@ 0xb0
 80095c4:	4b42      	ldr	r3, [pc, #264]	@ (80096d0 <_dtoa_r+0x398>)
 80095c6:	482e      	ldr	r0, [pc, #184]	@ (8009680 <_dtoa_r+0x348>)
 80095c8:	9a08      	ldr	r2, [sp, #32]
 80095ca:	31ff      	adds	r1, #255	@ 0xff
 80095cc:	e6c9      	b.n	8009362 <_dtoa_r+0x2a>
 80095ce:	2301      	movs	r3, #1
 80095d0:	e7dd      	b.n	800958e <_dtoa_r+0x256>
 80095d2:	2300      	movs	r3, #0
 80095d4:	9410      	str	r4, [sp, #64]	@ 0x40
 80095d6:	9322      	str	r3, [sp, #136]	@ 0x88
 80095d8:	3b01      	subs	r3, #1
 80095da:	930e      	str	r3, [sp, #56]	@ 0x38
 80095dc:	9309      	str	r3, [sp, #36]	@ 0x24
 80095de:	2200      	movs	r2, #0
 80095e0:	3313      	adds	r3, #19
 80095e2:	e7cf      	b.n	8009584 <_dtoa_r+0x24c>
 80095e4:	2301      	movs	r3, #1
 80095e6:	9310      	str	r3, [sp, #64]	@ 0x40
 80095e8:	3b02      	subs	r3, #2
 80095ea:	e7f6      	b.n	80095da <_dtoa_r+0x2a2>
 80095ec:	3101      	adds	r1, #1
 80095ee:	0052      	lsls	r2, r2, #1
 80095f0:	e7dc      	b.n	80095ac <_dtoa_r+0x274>
 80095f2:	9b03      	ldr	r3, [sp, #12]
 80095f4:	9a08      	ldr	r2, [sp, #32]
 80095f6:	69db      	ldr	r3, [r3, #28]
 80095f8:	601a      	str	r2, [r3, #0]
 80095fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80095fc:	2b0e      	cmp	r3, #14
 80095fe:	d900      	bls.n	8009602 <_dtoa_r+0x2ca>
 8009600:	e0d9      	b.n	80097b6 <_dtoa_r+0x47e>
 8009602:	2c00      	cmp	r4, #0
 8009604:	d100      	bne.n	8009608 <_dtoa_r+0x2d0>
 8009606:	e0d6      	b.n	80097b6 <_dtoa_r+0x47e>
 8009608:	9b04      	ldr	r3, [sp, #16]
 800960a:	2b00      	cmp	r3, #0
 800960c:	dd64      	ble.n	80096d8 <_dtoa_r+0x3a0>
 800960e:	210f      	movs	r1, #15
 8009610:	9a04      	ldr	r2, [sp, #16]
 8009612:	4b2b      	ldr	r3, [pc, #172]	@ (80096c0 <_dtoa_r+0x388>)
 8009614:	400a      	ands	r2, r1
 8009616:	00d2      	lsls	r2, r2, #3
 8009618:	189b      	adds	r3, r3, r2
 800961a:	681e      	ldr	r6, [r3, #0]
 800961c:	685f      	ldr	r7, [r3, #4]
 800961e:	9b04      	ldr	r3, [sp, #16]
 8009620:	2402      	movs	r4, #2
 8009622:	111d      	asrs	r5, r3, #4
 8009624:	05db      	lsls	r3, r3, #23
 8009626:	d50a      	bpl.n	800963e <_dtoa_r+0x306>
 8009628:	4b2a      	ldr	r3, [pc, #168]	@ (80096d4 <_dtoa_r+0x39c>)
 800962a:	400d      	ands	r5, r1
 800962c:	6a1a      	ldr	r2, [r3, #32]
 800962e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009630:	9812      	ldr	r0, [sp, #72]	@ 0x48
 8009632:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 8009634:	f7f7 fd5a 	bl	80010ec <__aeabi_ddiv>
 8009638:	900a      	str	r0, [sp, #40]	@ 0x28
 800963a:	910b      	str	r1, [sp, #44]	@ 0x2c
 800963c:	3401      	adds	r4, #1
 800963e:	4b25      	ldr	r3, [pc, #148]	@ (80096d4 <_dtoa_r+0x39c>)
 8009640:	930c      	str	r3, [sp, #48]	@ 0x30
 8009642:	2d00      	cmp	r5, #0
 8009644:	d108      	bne.n	8009658 <_dtoa_r+0x320>
 8009646:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009648:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800964a:	0032      	movs	r2, r6
 800964c:	003b      	movs	r3, r7
 800964e:	f7f7 fd4d 	bl	80010ec <__aeabi_ddiv>
 8009652:	900a      	str	r0, [sp, #40]	@ 0x28
 8009654:	910b      	str	r1, [sp, #44]	@ 0x2c
 8009656:	e05a      	b.n	800970e <_dtoa_r+0x3d6>
 8009658:	2301      	movs	r3, #1
 800965a:	421d      	tst	r5, r3
 800965c:	d009      	beq.n	8009672 <_dtoa_r+0x33a>
 800965e:	18e4      	adds	r4, r4, r3
 8009660:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009662:	0030      	movs	r0, r6
 8009664:	681a      	ldr	r2, [r3, #0]
 8009666:	685b      	ldr	r3, [r3, #4]
 8009668:	0039      	movs	r1, r7
 800966a:	f7f8 f983 	bl	8001974 <__aeabi_dmul>
 800966e:	0006      	movs	r6, r0
 8009670:	000f      	movs	r7, r1
 8009672:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009674:	106d      	asrs	r5, r5, #1
 8009676:	3308      	adds	r3, #8
 8009678:	e7e2      	b.n	8009640 <_dtoa_r+0x308>
 800967a:	46c0      	nop			@ (mov r8, r8)
 800967c:	0800b6a5 	.word	0x0800b6a5
 8009680:	0800b6bc 	.word	0x0800b6bc
 8009684:	7ff00000 	.word	0x7ff00000
 8009688:	0000270f 	.word	0x0000270f
 800968c:	0800b6a1 	.word	0x0800b6a1
 8009690:	0800b6a4 	.word	0x0800b6a4
 8009694:	0800b675 	.word	0x0800b675
 8009698:	0800b674 	.word	0x0800b674
 800969c:	3ff00000 	.word	0x3ff00000
 80096a0:	fffffc01 	.word	0xfffffc01
 80096a4:	3ff80000 	.word	0x3ff80000
 80096a8:	636f4361 	.word	0x636f4361
 80096ac:	3fd287a7 	.word	0x3fd287a7
 80096b0:	8b60c8b3 	.word	0x8b60c8b3
 80096b4:	3fc68a28 	.word	0x3fc68a28
 80096b8:	509f79fb 	.word	0x509f79fb
 80096bc:	3fd34413 	.word	0x3fd34413
 80096c0:	0800b7b8 	.word	0x0800b7b8
 80096c4:	00000432 	.word	0x00000432
 80096c8:	00000412 	.word	0x00000412
 80096cc:	fe100000 	.word	0xfe100000
 80096d0:	0800b714 	.word	0x0800b714
 80096d4:	0800b790 	.word	0x0800b790
 80096d8:	9b04      	ldr	r3, [sp, #16]
 80096da:	2402      	movs	r4, #2
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d016      	beq.n	800970e <_dtoa_r+0x3d6>
 80096e0:	9812      	ldr	r0, [sp, #72]	@ 0x48
 80096e2:	9913      	ldr	r1, [sp, #76]	@ 0x4c
 80096e4:	220f      	movs	r2, #15
 80096e6:	425d      	negs	r5, r3
 80096e8:	402a      	ands	r2, r5
 80096ea:	4bd7      	ldr	r3, [pc, #860]	@ (8009a48 <_dtoa_r+0x710>)
 80096ec:	00d2      	lsls	r2, r2, #3
 80096ee:	189b      	adds	r3, r3, r2
 80096f0:	681a      	ldr	r2, [r3, #0]
 80096f2:	685b      	ldr	r3, [r3, #4]
 80096f4:	f7f8 f93e 	bl	8001974 <__aeabi_dmul>
 80096f8:	2701      	movs	r7, #1
 80096fa:	2300      	movs	r3, #0
 80096fc:	900a      	str	r0, [sp, #40]	@ 0x28
 80096fe:	910b      	str	r1, [sp, #44]	@ 0x2c
 8009700:	4ed2      	ldr	r6, [pc, #840]	@ (8009a4c <_dtoa_r+0x714>)
 8009702:	112d      	asrs	r5, r5, #4
 8009704:	2d00      	cmp	r5, #0
 8009706:	d000      	beq.n	800970a <_dtoa_r+0x3d2>
 8009708:	e0ba      	b.n	8009880 <_dtoa_r+0x548>
 800970a:	2b00      	cmp	r3, #0
 800970c:	d1a1      	bne.n	8009652 <_dtoa_r+0x31a>
 800970e:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 8009710:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 8009712:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009714:	2b00      	cmp	r3, #0
 8009716:	d100      	bne.n	800971a <_dtoa_r+0x3e2>
 8009718:	e0bd      	b.n	8009896 <_dtoa_r+0x55e>
 800971a:	2200      	movs	r2, #0
 800971c:	0030      	movs	r0, r6
 800971e:	0039      	movs	r1, r7
 8009720:	4bcb      	ldr	r3, [pc, #812]	@ (8009a50 <_dtoa_r+0x718>)
 8009722:	f7f6 fe99 	bl	8000458 <__aeabi_dcmplt>
 8009726:	2800      	cmp	r0, #0
 8009728:	d100      	bne.n	800972c <_dtoa_r+0x3f4>
 800972a:	e0b4      	b.n	8009896 <_dtoa_r+0x55e>
 800972c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800972e:	2b00      	cmp	r3, #0
 8009730:	d100      	bne.n	8009734 <_dtoa_r+0x3fc>
 8009732:	e0b0      	b.n	8009896 <_dtoa_r+0x55e>
 8009734:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009736:	2b00      	cmp	r3, #0
 8009738:	dd39      	ble.n	80097ae <_dtoa_r+0x476>
 800973a:	9b04      	ldr	r3, [sp, #16]
 800973c:	2200      	movs	r2, #0
 800973e:	3b01      	subs	r3, #1
 8009740:	930c      	str	r3, [sp, #48]	@ 0x30
 8009742:	0030      	movs	r0, r6
 8009744:	4bc3      	ldr	r3, [pc, #780]	@ (8009a54 <_dtoa_r+0x71c>)
 8009746:	0039      	movs	r1, r7
 8009748:	f7f8 f914 	bl	8001974 <__aeabi_dmul>
 800974c:	900a      	str	r0, [sp, #40]	@ 0x28
 800974e:	910b      	str	r1, [sp, #44]	@ 0x2c
 8009750:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009752:	3401      	adds	r4, #1
 8009754:	0020      	movs	r0, r4
 8009756:	9311      	str	r3, [sp, #68]	@ 0x44
 8009758:	f7f8 ffce 	bl	80026f8 <__aeabi_i2d>
 800975c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800975e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009760:	f7f8 f908 	bl	8001974 <__aeabi_dmul>
 8009764:	4bbc      	ldr	r3, [pc, #752]	@ (8009a58 <_dtoa_r+0x720>)
 8009766:	2200      	movs	r2, #0
 8009768:	f7f7 f95c 	bl	8000a24 <__aeabi_dadd>
 800976c:	4bbb      	ldr	r3, [pc, #748]	@ (8009a5c <_dtoa_r+0x724>)
 800976e:	0006      	movs	r6, r0
 8009770:	18cf      	adds	r7, r1, r3
 8009772:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009774:	2b00      	cmp	r3, #0
 8009776:	d000      	beq.n	800977a <_dtoa_r+0x442>
 8009778:	e091      	b.n	800989e <_dtoa_r+0x566>
 800977a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800977c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800977e:	2200      	movs	r2, #0
 8009780:	4bb7      	ldr	r3, [pc, #732]	@ (8009a60 <_dtoa_r+0x728>)
 8009782:	f7f8 fbbf 	bl	8001f04 <__aeabi_dsub>
 8009786:	0032      	movs	r2, r6
 8009788:	003b      	movs	r3, r7
 800978a:	0004      	movs	r4, r0
 800978c:	000d      	movs	r5, r1
 800978e:	f7f6 fe77 	bl	8000480 <__aeabi_dcmpgt>
 8009792:	2800      	cmp	r0, #0
 8009794:	d000      	beq.n	8009798 <_dtoa_r+0x460>
 8009796:	e29d      	b.n	8009cd4 <_dtoa_r+0x99c>
 8009798:	2180      	movs	r1, #128	@ 0x80
 800979a:	0609      	lsls	r1, r1, #24
 800979c:	187b      	adds	r3, r7, r1
 800979e:	0032      	movs	r2, r6
 80097a0:	0020      	movs	r0, r4
 80097a2:	0029      	movs	r1, r5
 80097a4:	f7f6 fe58 	bl	8000458 <__aeabi_dcmplt>
 80097a8:	2800      	cmp	r0, #0
 80097aa:	d000      	beq.n	80097ae <_dtoa_r+0x476>
 80097ac:	e130      	b.n	8009a10 <_dtoa_r+0x6d8>
 80097ae:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 80097b0:	9c13      	ldr	r4, [sp, #76]	@ 0x4c
 80097b2:	930a      	str	r3, [sp, #40]	@ 0x28
 80097b4:	940b      	str	r4, [sp, #44]	@ 0x2c
 80097b6:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	da00      	bge.n	80097be <_dtoa_r+0x486>
 80097bc:	e177      	b.n	8009aae <_dtoa_r+0x776>
 80097be:	9a04      	ldr	r2, [sp, #16]
 80097c0:	2a0e      	cmp	r2, #14
 80097c2:	dd00      	ble.n	80097c6 <_dtoa_r+0x48e>
 80097c4:	e173      	b.n	8009aae <_dtoa_r+0x776>
 80097c6:	4ba0      	ldr	r3, [pc, #640]	@ (8009a48 <_dtoa_r+0x710>)
 80097c8:	00d2      	lsls	r2, r2, #3
 80097ca:	189b      	adds	r3, r3, r2
 80097cc:	685c      	ldr	r4, [r3, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	9306      	str	r3, [sp, #24]
 80097d2:	9407      	str	r4, [sp, #28]
 80097d4:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	da03      	bge.n	80097e2 <_dtoa_r+0x4aa>
 80097da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097dc:	2b00      	cmp	r3, #0
 80097de:	dc00      	bgt.n	80097e2 <_dtoa_r+0x4aa>
 80097e0:	e106      	b.n	80099f0 <_dtoa_r+0x6b8>
 80097e2:	9e0a      	ldr	r6, [sp, #40]	@ 0x28
 80097e4:	9f0b      	ldr	r7, [sp, #44]	@ 0x2c
 80097e6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80097e8:	9d08      	ldr	r5, [sp, #32]
 80097ea:	3b01      	subs	r3, #1
 80097ec:	195b      	adds	r3, r3, r5
 80097ee:	930a      	str	r3, [sp, #40]	@ 0x28
 80097f0:	9a06      	ldr	r2, [sp, #24]
 80097f2:	9b07      	ldr	r3, [sp, #28]
 80097f4:	0030      	movs	r0, r6
 80097f6:	0039      	movs	r1, r7
 80097f8:	f7f7 fc78 	bl	80010ec <__aeabi_ddiv>
 80097fc:	f7f8 ff40 	bl	8002680 <__aeabi_d2iz>
 8009800:	9009      	str	r0, [sp, #36]	@ 0x24
 8009802:	f7f8 ff79 	bl	80026f8 <__aeabi_i2d>
 8009806:	9a06      	ldr	r2, [sp, #24]
 8009808:	9b07      	ldr	r3, [sp, #28]
 800980a:	f7f8 f8b3 	bl	8001974 <__aeabi_dmul>
 800980e:	0002      	movs	r2, r0
 8009810:	000b      	movs	r3, r1
 8009812:	0030      	movs	r0, r6
 8009814:	0039      	movs	r1, r7
 8009816:	f7f8 fb75 	bl	8001f04 <__aeabi_dsub>
 800981a:	002b      	movs	r3, r5
 800981c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800981e:	3501      	adds	r5, #1
 8009820:	3230      	adds	r2, #48	@ 0x30
 8009822:	701a      	strb	r2, [r3, #0]
 8009824:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009826:	002c      	movs	r4, r5
 8009828:	429a      	cmp	r2, r3
 800982a:	d000      	beq.n	800982e <_dtoa_r+0x4f6>
 800982c:	e131      	b.n	8009a92 <_dtoa_r+0x75a>
 800982e:	0002      	movs	r2, r0
 8009830:	000b      	movs	r3, r1
 8009832:	f7f7 f8f7 	bl	8000a24 <__aeabi_dadd>
 8009836:	9a06      	ldr	r2, [sp, #24]
 8009838:	9b07      	ldr	r3, [sp, #28]
 800983a:	0006      	movs	r6, r0
 800983c:	000f      	movs	r7, r1
 800983e:	f7f6 fe1f 	bl	8000480 <__aeabi_dcmpgt>
 8009842:	2800      	cmp	r0, #0
 8009844:	d000      	beq.n	8009848 <_dtoa_r+0x510>
 8009846:	e10f      	b.n	8009a68 <_dtoa_r+0x730>
 8009848:	9a06      	ldr	r2, [sp, #24]
 800984a:	9b07      	ldr	r3, [sp, #28]
 800984c:	0030      	movs	r0, r6
 800984e:	0039      	movs	r1, r7
 8009850:	f7f6 fdfc 	bl	800044c <__aeabi_dcmpeq>
 8009854:	2800      	cmp	r0, #0
 8009856:	d003      	beq.n	8009860 <_dtoa_r+0x528>
 8009858:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800985a:	07dd      	lsls	r5, r3, #31
 800985c:	d500      	bpl.n	8009860 <_dtoa_r+0x528>
 800985e:	e103      	b.n	8009a68 <_dtoa_r+0x730>
 8009860:	9905      	ldr	r1, [sp, #20]
 8009862:	9803      	ldr	r0, [sp, #12]
 8009864:	f000 fca6 	bl	800a1b4 <_Bfree>
 8009868:	2300      	movs	r3, #0
 800986a:	7023      	strb	r3, [r4, #0]
 800986c:	9b04      	ldr	r3, [sp, #16]
 800986e:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8009870:	3301      	adds	r3, #1
 8009872:	6013      	str	r3, [r2, #0]
 8009874:	9b26      	ldr	r3, [sp, #152]	@ 0x98
 8009876:	2b00      	cmp	r3, #0
 8009878:	d100      	bne.n	800987c <_dtoa_r+0x544>
 800987a:	e5a7      	b.n	80093cc <_dtoa_r+0x94>
 800987c:	601c      	str	r4, [r3, #0]
 800987e:	e5a5      	b.n	80093cc <_dtoa_r+0x94>
 8009880:	423d      	tst	r5, r7
 8009882:	d005      	beq.n	8009890 <_dtoa_r+0x558>
 8009884:	6832      	ldr	r2, [r6, #0]
 8009886:	6873      	ldr	r3, [r6, #4]
 8009888:	f7f8 f874 	bl	8001974 <__aeabi_dmul>
 800988c:	003b      	movs	r3, r7
 800988e:	3401      	adds	r4, #1
 8009890:	106d      	asrs	r5, r5, #1
 8009892:	3608      	adds	r6, #8
 8009894:	e736      	b.n	8009704 <_dtoa_r+0x3cc>
 8009896:	9b04      	ldr	r3, [sp, #16]
 8009898:	930c      	str	r3, [sp, #48]	@ 0x30
 800989a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800989c:	e75a      	b.n	8009754 <_dtoa_r+0x41c>
 800989e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80098a0:	4b69      	ldr	r3, [pc, #420]	@ (8009a48 <_dtoa_r+0x710>)
 80098a2:	3a01      	subs	r2, #1
 80098a4:	00d2      	lsls	r2, r2, #3
 80098a6:	9910      	ldr	r1, [sp, #64]	@ 0x40
 80098a8:	189b      	adds	r3, r3, r2
 80098aa:	681a      	ldr	r2, [r3, #0]
 80098ac:	685b      	ldr	r3, [r3, #4]
 80098ae:	2900      	cmp	r1, #0
 80098b0:	d04c      	beq.n	800994c <_dtoa_r+0x614>
 80098b2:	2000      	movs	r0, #0
 80098b4:	496b      	ldr	r1, [pc, #428]	@ (8009a64 <_dtoa_r+0x72c>)
 80098b6:	f7f7 fc19 	bl	80010ec <__aeabi_ddiv>
 80098ba:	0032      	movs	r2, r6
 80098bc:	003b      	movs	r3, r7
 80098be:	f7f8 fb21 	bl	8001f04 <__aeabi_dsub>
 80098c2:	9a08      	ldr	r2, [sp, #32]
 80098c4:	0006      	movs	r6, r0
 80098c6:	4694      	mov	ip, r2
 80098c8:	000f      	movs	r7, r1
 80098ca:	9b08      	ldr	r3, [sp, #32]
 80098cc:	9316      	str	r3, [sp, #88]	@ 0x58
 80098ce:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 80098d0:	4463      	add	r3, ip
 80098d2:	9311      	str	r3, [sp, #68]	@ 0x44
 80098d4:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80098d6:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80098d8:	f7f8 fed2 	bl	8002680 <__aeabi_d2iz>
 80098dc:	0005      	movs	r5, r0
 80098de:	f7f8 ff0b 	bl	80026f8 <__aeabi_i2d>
 80098e2:	0002      	movs	r2, r0
 80098e4:	000b      	movs	r3, r1
 80098e6:	980a      	ldr	r0, [sp, #40]	@ 0x28
 80098e8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80098ea:	f7f8 fb0b 	bl	8001f04 <__aeabi_dsub>
 80098ee:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 80098f0:	3530      	adds	r5, #48	@ 0x30
 80098f2:	1c5c      	adds	r4, r3, #1
 80098f4:	701d      	strb	r5, [r3, #0]
 80098f6:	0032      	movs	r2, r6
 80098f8:	003b      	movs	r3, r7
 80098fa:	900a      	str	r0, [sp, #40]	@ 0x28
 80098fc:	910b      	str	r1, [sp, #44]	@ 0x2c
 80098fe:	f7f6 fdab 	bl	8000458 <__aeabi_dcmplt>
 8009902:	2800      	cmp	r0, #0
 8009904:	d16a      	bne.n	80099dc <_dtoa_r+0x6a4>
 8009906:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009908:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800990a:	2000      	movs	r0, #0
 800990c:	4950      	ldr	r1, [pc, #320]	@ (8009a50 <_dtoa_r+0x718>)
 800990e:	f7f8 faf9 	bl	8001f04 <__aeabi_dsub>
 8009912:	0032      	movs	r2, r6
 8009914:	003b      	movs	r3, r7
 8009916:	f7f6 fd9f 	bl	8000458 <__aeabi_dcmplt>
 800991a:	2800      	cmp	r0, #0
 800991c:	d000      	beq.n	8009920 <_dtoa_r+0x5e8>
 800991e:	e0a5      	b.n	8009a6c <_dtoa_r+0x734>
 8009920:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8009922:	42a3      	cmp	r3, r4
 8009924:	d100      	bne.n	8009928 <_dtoa_r+0x5f0>
 8009926:	e742      	b.n	80097ae <_dtoa_r+0x476>
 8009928:	2200      	movs	r2, #0
 800992a:	0030      	movs	r0, r6
 800992c:	0039      	movs	r1, r7
 800992e:	4b49      	ldr	r3, [pc, #292]	@ (8009a54 <_dtoa_r+0x71c>)
 8009930:	f7f8 f820 	bl	8001974 <__aeabi_dmul>
 8009934:	2200      	movs	r2, #0
 8009936:	0006      	movs	r6, r0
 8009938:	000f      	movs	r7, r1
 800993a:	980a      	ldr	r0, [sp, #40]	@ 0x28
 800993c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800993e:	4b45      	ldr	r3, [pc, #276]	@ (8009a54 <_dtoa_r+0x71c>)
 8009940:	f7f8 f818 	bl	8001974 <__aeabi_dmul>
 8009944:	9416      	str	r4, [sp, #88]	@ 0x58
 8009946:	900a      	str	r0, [sp, #40]	@ 0x28
 8009948:	910b      	str	r1, [sp, #44]	@ 0x2c
 800994a:	e7c3      	b.n	80098d4 <_dtoa_r+0x59c>
 800994c:	0030      	movs	r0, r6
 800994e:	0039      	movs	r1, r7
 8009950:	f7f8 f810 	bl	8001974 <__aeabi_dmul>
 8009954:	9d08      	ldr	r5, [sp, #32]
 8009956:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8009958:	002b      	movs	r3, r5
 800995a:	4694      	mov	ip, r2
 800995c:	9016      	str	r0, [sp, #88]	@ 0x58
 800995e:	9117      	str	r1, [sp, #92]	@ 0x5c
 8009960:	4463      	add	r3, ip
 8009962:	9319      	str	r3, [sp, #100]	@ 0x64
 8009964:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009966:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009968:	f7f8 fe8a 	bl	8002680 <__aeabi_d2iz>
 800996c:	0004      	movs	r4, r0
 800996e:	f7f8 fec3 	bl	80026f8 <__aeabi_i2d>
 8009972:	000b      	movs	r3, r1
 8009974:	0002      	movs	r2, r0
 8009976:	980a      	ldr	r0, [sp, #40]	@ 0x28
 8009978:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800997a:	f7f8 fac3 	bl	8001f04 <__aeabi_dsub>
 800997e:	3430      	adds	r4, #48	@ 0x30
 8009980:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009982:	702c      	strb	r4, [r5, #0]
 8009984:	3501      	adds	r5, #1
 8009986:	0006      	movs	r6, r0
 8009988:	000f      	movs	r7, r1
 800998a:	42ab      	cmp	r3, r5
 800998c:	d129      	bne.n	80099e2 <_dtoa_r+0x6aa>
 800998e:	9816      	ldr	r0, [sp, #88]	@ 0x58
 8009990:	9917      	ldr	r1, [sp, #92]	@ 0x5c
 8009992:	9b08      	ldr	r3, [sp, #32]
 8009994:	9c11      	ldr	r4, [sp, #68]	@ 0x44
 8009996:	469c      	mov	ip, r3
 8009998:	2200      	movs	r2, #0
 800999a:	4b32      	ldr	r3, [pc, #200]	@ (8009a64 <_dtoa_r+0x72c>)
 800999c:	4464      	add	r4, ip
 800999e:	f7f7 f841 	bl	8000a24 <__aeabi_dadd>
 80099a2:	0002      	movs	r2, r0
 80099a4:	000b      	movs	r3, r1
 80099a6:	0030      	movs	r0, r6
 80099a8:	0039      	movs	r1, r7
 80099aa:	f7f6 fd69 	bl	8000480 <__aeabi_dcmpgt>
 80099ae:	2800      	cmp	r0, #0
 80099b0:	d15c      	bne.n	8009a6c <_dtoa_r+0x734>
 80099b2:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 80099b4:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 80099b6:	2000      	movs	r0, #0
 80099b8:	492a      	ldr	r1, [pc, #168]	@ (8009a64 <_dtoa_r+0x72c>)
 80099ba:	f7f8 faa3 	bl	8001f04 <__aeabi_dsub>
 80099be:	0002      	movs	r2, r0
 80099c0:	000b      	movs	r3, r1
 80099c2:	0030      	movs	r0, r6
 80099c4:	0039      	movs	r1, r7
 80099c6:	f7f6 fd47 	bl	8000458 <__aeabi_dcmplt>
 80099ca:	2800      	cmp	r0, #0
 80099cc:	d100      	bne.n	80099d0 <_dtoa_r+0x698>
 80099ce:	e6ee      	b.n	80097ae <_dtoa_r+0x476>
 80099d0:	0023      	movs	r3, r4
 80099d2:	3c01      	subs	r4, #1
 80099d4:	7822      	ldrb	r2, [r4, #0]
 80099d6:	2a30      	cmp	r2, #48	@ 0x30
 80099d8:	d0fa      	beq.n	80099d0 <_dtoa_r+0x698>
 80099da:	001c      	movs	r4, r3
 80099dc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80099de:	9304      	str	r3, [sp, #16]
 80099e0:	e73e      	b.n	8009860 <_dtoa_r+0x528>
 80099e2:	2200      	movs	r2, #0
 80099e4:	4b1b      	ldr	r3, [pc, #108]	@ (8009a54 <_dtoa_r+0x71c>)
 80099e6:	f7f7 ffc5 	bl	8001974 <__aeabi_dmul>
 80099ea:	900a      	str	r0, [sp, #40]	@ 0x28
 80099ec:	910b      	str	r1, [sp, #44]	@ 0x2c
 80099ee:	e7b9      	b.n	8009964 <_dtoa_r+0x62c>
 80099f0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80099f2:	2b00      	cmp	r3, #0
 80099f4:	d10c      	bne.n	8009a10 <_dtoa_r+0x6d8>
 80099f6:	9806      	ldr	r0, [sp, #24]
 80099f8:	9907      	ldr	r1, [sp, #28]
 80099fa:	2200      	movs	r2, #0
 80099fc:	4b18      	ldr	r3, [pc, #96]	@ (8009a60 <_dtoa_r+0x728>)
 80099fe:	f7f7 ffb9 	bl	8001974 <__aeabi_dmul>
 8009a02:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8009a04:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009a06:	f7f6 fd45 	bl	8000494 <__aeabi_dcmpge>
 8009a0a:	2800      	cmp	r0, #0
 8009a0c:	d100      	bne.n	8009a10 <_dtoa_r+0x6d8>
 8009a0e:	e164      	b.n	8009cda <_dtoa_r+0x9a2>
 8009a10:	2600      	movs	r6, #0
 8009a12:	0037      	movs	r7, r6
 8009a14:	9b23      	ldr	r3, [sp, #140]	@ 0x8c
 8009a16:	9c08      	ldr	r4, [sp, #32]
 8009a18:	43db      	mvns	r3, r3
 8009a1a:	930c      	str	r3, [sp, #48]	@ 0x30
 8009a1c:	2300      	movs	r3, #0
 8009a1e:	9304      	str	r3, [sp, #16]
 8009a20:	0031      	movs	r1, r6
 8009a22:	9803      	ldr	r0, [sp, #12]
 8009a24:	f000 fbc6 	bl	800a1b4 <_Bfree>
 8009a28:	2f00      	cmp	r7, #0
 8009a2a:	d0d7      	beq.n	80099dc <_dtoa_r+0x6a4>
 8009a2c:	9b04      	ldr	r3, [sp, #16]
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d005      	beq.n	8009a3e <_dtoa_r+0x706>
 8009a32:	42bb      	cmp	r3, r7
 8009a34:	d003      	beq.n	8009a3e <_dtoa_r+0x706>
 8009a36:	0019      	movs	r1, r3
 8009a38:	9803      	ldr	r0, [sp, #12]
 8009a3a:	f000 fbbb 	bl	800a1b4 <_Bfree>
 8009a3e:	0039      	movs	r1, r7
 8009a40:	9803      	ldr	r0, [sp, #12]
 8009a42:	f000 fbb7 	bl	800a1b4 <_Bfree>
 8009a46:	e7c9      	b.n	80099dc <_dtoa_r+0x6a4>
 8009a48:	0800b7b8 	.word	0x0800b7b8
 8009a4c:	0800b790 	.word	0x0800b790
 8009a50:	3ff00000 	.word	0x3ff00000
 8009a54:	40240000 	.word	0x40240000
 8009a58:	401c0000 	.word	0x401c0000
 8009a5c:	fcc00000 	.word	0xfcc00000
 8009a60:	40140000 	.word	0x40140000
 8009a64:	3fe00000 	.word	0x3fe00000
 8009a68:	9b04      	ldr	r3, [sp, #16]
 8009a6a:	930c      	str	r3, [sp, #48]	@ 0x30
 8009a6c:	0023      	movs	r3, r4
 8009a6e:	001c      	movs	r4, r3
 8009a70:	3b01      	subs	r3, #1
 8009a72:	781a      	ldrb	r2, [r3, #0]
 8009a74:	2a39      	cmp	r2, #57	@ 0x39
 8009a76:	d108      	bne.n	8009a8a <_dtoa_r+0x752>
 8009a78:	9a08      	ldr	r2, [sp, #32]
 8009a7a:	429a      	cmp	r2, r3
 8009a7c:	d1f7      	bne.n	8009a6e <_dtoa_r+0x736>
 8009a7e:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8009a80:	9908      	ldr	r1, [sp, #32]
 8009a82:	3201      	adds	r2, #1
 8009a84:	920c      	str	r2, [sp, #48]	@ 0x30
 8009a86:	2230      	movs	r2, #48	@ 0x30
 8009a88:	700a      	strb	r2, [r1, #0]
 8009a8a:	781a      	ldrb	r2, [r3, #0]
 8009a8c:	3201      	adds	r2, #1
 8009a8e:	701a      	strb	r2, [r3, #0]
 8009a90:	e7a4      	b.n	80099dc <_dtoa_r+0x6a4>
 8009a92:	2200      	movs	r2, #0
 8009a94:	4bc6      	ldr	r3, [pc, #792]	@ (8009db0 <_dtoa_r+0xa78>)
 8009a96:	f7f7 ff6d 	bl	8001974 <__aeabi_dmul>
 8009a9a:	2200      	movs	r2, #0
 8009a9c:	2300      	movs	r3, #0
 8009a9e:	0006      	movs	r6, r0
 8009aa0:	000f      	movs	r7, r1
 8009aa2:	f7f6 fcd3 	bl	800044c <__aeabi_dcmpeq>
 8009aa6:	2800      	cmp	r0, #0
 8009aa8:	d100      	bne.n	8009aac <_dtoa_r+0x774>
 8009aaa:	e6a1      	b.n	80097f0 <_dtoa_r+0x4b8>
 8009aac:	e6d8      	b.n	8009860 <_dtoa_r+0x528>
 8009aae:	9f10      	ldr	r7, [sp, #64]	@ 0x40
 8009ab0:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8009ab2:	9c06      	ldr	r4, [sp, #24]
 8009ab4:	2f00      	cmp	r7, #0
 8009ab6:	d014      	beq.n	8009ae2 <_dtoa_r+0x7aa>
 8009ab8:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8009aba:	2a01      	cmp	r2, #1
 8009abc:	dd00      	ble.n	8009ac0 <_dtoa_r+0x788>
 8009abe:	e0c8      	b.n	8009c52 <_dtoa_r+0x91a>
 8009ac0:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 8009ac2:	2a00      	cmp	r2, #0
 8009ac4:	d100      	bne.n	8009ac8 <_dtoa_r+0x790>
 8009ac6:	e0be      	b.n	8009c46 <_dtoa_r+0x90e>
 8009ac8:	4aba      	ldr	r2, [pc, #744]	@ (8009db4 <_dtoa_r+0xa7c>)
 8009aca:	189b      	adds	r3, r3, r2
 8009acc:	9a06      	ldr	r2, [sp, #24]
 8009ace:	2101      	movs	r1, #1
 8009ad0:	18d2      	adds	r2, r2, r3
 8009ad2:	9206      	str	r2, [sp, #24]
 8009ad4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009ad6:	9803      	ldr	r0, [sp, #12]
 8009ad8:	18d3      	adds	r3, r2, r3
 8009ada:	930d      	str	r3, [sp, #52]	@ 0x34
 8009adc:	f000 fc22 	bl	800a324 <__i2b>
 8009ae0:	0007      	movs	r7, r0
 8009ae2:	2c00      	cmp	r4, #0
 8009ae4:	d00e      	beq.n	8009b04 <_dtoa_r+0x7cc>
 8009ae6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009ae8:	2b00      	cmp	r3, #0
 8009aea:	dd0b      	ble.n	8009b04 <_dtoa_r+0x7cc>
 8009aec:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009aee:	0023      	movs	r3, r4
 8009af0:	4294      	cmp	r4, r2
 8009af2:	dd00      	ble.n	8009af6 <_dtoa_r+0x7be>
 8009af4:	0013      	movs	r3, r2
 8009af6:	9a06      	ldr	r2, [sp, #24]
 8009af8:	1ae4      	subs	r4, r4, r3
 8009afa:	1ad2      	subs	r2, r2, r3
 8009afc:	9206      	str	r2, [sp, #24]
 8009afe:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009b00:	1ad3      	subs	r3, r2, r3
 8009b02:	930d      	str	r3, [sp, #52]	@ 0x34
 8009b04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d01f      	beq.n	8009b4a <_dtoa_r+0x812>
 8009b0a:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d100      	bne.n	8009b12 <_dtoa_r+0x7da>
 8009b10:	e0b5      	b.n	8009c7e <_dtoa_r+0x946>
 8009b12:	2d00      	cmp	r5, #0
 8009b14:	d010      	beq.n	8009b38 <_dtoa_r+0x800>
 8009b16:	0039      	movs	r1, r7
 8009b18:	002a      	movs	r2, r5
 8009b1a:	9803      	ldr	r0, [sp, #12]
 8009b1c:	f000 fccc 	bl	800a4b8 <__pow5mult>
 8009b20:	9a05      	ldr	r2, [sp, #20]
 8009b22:	0001      	movs	r1, r0
 8009b24:	0007      	movs	r7, r0
 8009b26:	9803      	ldr	r0, [sp, #12]
 8009b28:	f000 fc14 	bl	800a354 <__multiply>
 8009b2c:	0006      	movs	r6, r0
 8009b2e:	9905      	ldr	r1, [sp, #20]
 8009b30:	9803      	ldr	r0, [sp, #12]
 8009b32:	f000 fb3f 	bl	800a1b4 <_Bfree>
 8009b36:	9605      	str	r6, [sp, #20]
 8009b38:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009b3a:	1b5a      	subs	r2, r3, r5
 8009b3c:	42ab      	cmp	r3, r5
 8009b3e:	d004      	beq.n	8009b4a <_dtoa_r+0x812>
 8009b40:	9905      	ldr	r1, [sp, #20]
 8009b42:	9803      	ldr	r0, [sp, #12]
 8009b44:	f000 fcb8 	bl	800a4b8 <__pow5mult>
 8009b48:	9005      	str	r0, [sp, #20]
 8009b4a:	2101      	movs	r1, #1
 8009b4c:	9803      	ldr	r0, [sp, #12]
 8009b4e:	f000 fbe9 	bl	800a324 <__i2b>
 8009b52:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009b54:	0006      	movs	r6, r0
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d100      	bne.n	8009b5c <_dtoa_r+0x824>
 8009b5a:	e1bc      	b.n	8009ed6 <_dtoa_r+0xb9e>
 8009b5c:	001a      	movs	r2, r3
 8009b5e:	0001      	movs	r1, r0
 8009b60:	9803      	ldr	r0, [sp, #12]
 8009b62:	f000 fca9 	bl	800a4b8 <__pow5mult>
 8009b66:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8009b68:	0006      	movs	r6, r0
 8009b6a:	2500      	movs	r5, #0
 8009b6c:	2b01      	cmp	r3, #1
 8009b6e:	dc16      	bgt.n	8009b9e <_dtoa_r+0x866>
 8009b70:	2500      	movs	r5, #0
 8009b72:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009b74:	42ab      	cmp	r3, r5
 8009b76:	d10e      	bne.n	8009b96 <_dtoa_r+0x85e>
 8009b78:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009b7a:	031b      	lsls	r3, r3, #12
 8009b7c:	42ab      	cmp	r3, r5
 8009b7e:	d10a      	bne.n	8009b96 <_dtoa_r+0x85e>
 8009b80:	4b8d      	ldr	r3, [pc, #564]	@ (8009db8 <_dtoa_r+0xa80>)
 8009b82:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 8009b84:	4213      	tst	r3, r2
 8009b86:	d006      	beq.n	8009b96 <_dtoa_r+0x85e>
 8009b88:	9b06      	ldr	r3, [sp, #24]
 8009b8a:	3501      	adds	r5, #1
 8009b8c:	3301      	adds	r3, #1
 8009b8e:	9306      	str	r3, [sp, #24]
 8009b90:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009b92:	3301      	adds	r3, #1
 8009b94:	930d      	str	r3, [sp, #52]	@ 0x34
 8009b96:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8009b98:	2001      	movs	r0, #1
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	d008      	beq.n	8009bb0 <_dtoa_r+0x878>
 8009b9e:	6933      	ldr	r3, [r6, #16]
 8009ba0:	3303      	adds	r3, #3
 8009ba2:	009b      	lsls	r3, r3, #2
 8009ba4:	18f3      	adds	r3, r6, r3
 8009ba6:	6858      	ldr	r0, [r3, #4]
 8009ba8:	f000 fb6c 	bl	800a284 <__hi0bits>
 8009bac:	2320      	movs	r3, #32
 8009bae:	1a18      	subs	r0, r3, r0
 8009bb0:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009bb2:	1818      	adds	r0, r3, r0
 8009bb4:	0002      	movs	r2, r0
 8009bb6:	231f      	movs	r3, #31
 8009bb8:	401a      	ands	r2, r3
 8009bba:	4218      	tst	r0, r3
 8009bbc:	d065      	beq.n	8009c8a <_dtoa_r+0x952>
 8009bbe:	3301      	adds	r3, #1
 8009bc0:	1a9b      	subs	r3, r3, r2
 8009bc2:	2b04      	cmp	r3, #4
 8009bc4:	dd5d      	ble.n	8009c82 <_dtoa_r+0x94a>
 8009bc6:	231c      	movs	r3, #28
 8009bc8:	1a9b      	subs	r3, r3, r2
 8009bca:	9a06      	ldr	r2, [sp, #24]
 8009bcc:	18e4      	adds	r4, r4, r3
 8009bce:	18d2      	adds	r2, r2, r3
 8009bd0:	9206      	str	r2, [sp, #24]
 8009bd2:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8009bd4:	18d3      	adds	r3, r2, r3
 8009bd6:	930d      	str	r3, [sp, #52]	@ 0x34
 8009bd8:	9b06      	ldr	r3, [sp, #24]
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	dd05      	ble.n	8009bea <_dtoa_r+0x8b2>
 8009bde:	001a      	movs	r2, r3
 8009be0:	9905      	ldr	r1, [sp, #20]
 8009be2:	9803      	ldr	r0, [sp, #12]
 8009be4:	f000 fcc4 	bl	800a570 <__lshift>
 8009be8:	9005      	str	r0, [sp, #20]
 8009bea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009bec:	2b00      	cmp	r3, #0
 8009bee:	dd05      	ble.n	8009bfc <_dtoa_r+0x8c4>
 8009bf0:	0031      	movs	r1, r6
 8009bf2:	001a      	movs	r2, r3
 8009bf4:	9803      	ldr	r0, [sp, #12]
 8009bf6:	f000 fcbb 	bl	800a570 <__lshift>
 8009bfa:	0006      	movs	r6, r0
 8009bfc:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8009bfe:	2b00      	cmp	r3, #0
 8009c00:	d045      	beq.n	8009c8e <_dtoa_r+0x956>
 8009c02:	0031      	movs	r1, r6
 8009c04:	9805      	ldr	r0, [sp, #20]
 8009c06:	f000 fd1f 	bl	800a648 <__mcmp>
 8009c0a:	2800      	cmp	r0, #0
 8009c0c:	da3f      	bge.n	8009c8e <_dtoa_r+0x956>
 8009c0e:	9b04      	ldr	r3, [sp, #16]
 8009c10:	220a      	movs	r2, #10
 8009c12:	3b01      	subs	r3, #1
 8009c14:	930c      	str	r3, [sp, #48]	@ 0x30
 8009c16:	9905      	ldr	r1, [sp, #20]
 8009c18:	2300      	movs	r3, #0
 8009c1a:	9803      	ldr	r0, [sp, #12]
 8009c1c:	f000 faee 	bl	800a1fc <__multadd>
 8009c20:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009c22:	9005      	str	r0, [sp, #20]
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d100      	bne.n	8009c2a <_dtoa_r+0x8f2>
 8009c28:	e15c      	b.n	8009ee4 <_dtoa_r+0xbac>
 8009c2a:	2300      	movs	r3, #0
 8009c2c:	0039      	movs	r1, r7
 8009c2e:	220a      	movs	r2, #10
 8009c30:	9803      	ldr	r0, [sp, #12]
 8009c32:	f000 fae3 	bl	800a1fc <__multadd>
 8009c36:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009c38:	0007      	movs	r7, r0
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	dc55      	bgt.n	8009cea <_dtoa_r+0x9b2>
 8009c3e:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8009c40:	2b02      	cmp	r3, #2
 8009c42:	dc2d      	bgt.n	8009ca0 <_dtoa_r+0x968>
 8009c44:	e051      	b.n	8009cea <_dtoa_r+0x9b2>
 8009c46:	2336      	movs	r3, #54	@ 0x36
 8009c48:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009c4a:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 8009c4c:	9c06      	ldr	r4, [sp, #24]
 8009c4e:	1a9b      	subs	r3, r3, r2
 8009c50:	e73c      	b.n	8009acc <_dtoa_r+0x794>
 8009c52:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c54:	1e5d      	subs	r5, r3, #1
 8009c56:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c58:	42ab      	cmp	r3, r5
 8009c5a:	db08      	blt.n	8009c6e <_dtoa_r+0x936>
 8009c5c:	1b5d      	subs	r5, r3, r5
 8009c5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c60:	9c06      	ldr	r4, [sp, #24]
 8009c62:	2b00      	cmp	r3, #0
 8009c64:	db00      	blt.n	8009c68 <_dtoa_r+0x930>
 8009c66:	e731      	b.n	8009acc <_dtoa_r+0x794>
 8009c68:	1ae4      	subs	r4, r4, r3
 8009c6a:	2300      	movs	r3, #0
 8009c6c:	e72e      	b.n	8009acc <_dtoa_r+0x794>
 8009c6e:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009c70:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 8009c72:	1aeb      	subs	r3, r5, r3
 8009c74:	18d3      	adds	r3, r2, r3
 8009c76:	950f      	str	r5, [sp, #60]	@ 0x3c
 8009c78:	9314      	str	r3, [sp, #80]	@ 0x50
 8009c7a:	2500      	movs	r5, #0
 8009c7c:	e7ef      	b.n	8009c5e <_dtoa_r+0x926>
 8009c7e:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8009c80:	e75e      	b.n	8009b40 <_dtoa_r+0x808>
 8009c82:	2b04      	cmp	r3, #4
 8009c84:	d0a8      	beq.n	8009bd8 <_dtoa_r+0x8a0>
 8009c86:	331c      	adds	r3, #28
 8009c88:	e79f      	b.n	8009bca <_dtoa_r+0x892>
 8009c8a:	0013      	movs	r3, r2
 8009c8c:	e7fb      	b.n	8009c86 <_dtoa_r+0x94e>
 8009c8e:	9b04      	ldr	r3, [sp, #16]
 8009c90:	930c      	str	r3, [sp, #48]	@ 0x30
 8009c92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c94:	930e      	str	r3, [sp, #56]	@ 0x38
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	dc23      	bgt.n	8009ce2 <_dtoa_r+0x9aa>
 8009c9a:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8009c9c:	2b02      	cmp	r3, #2
 8009c9e:	dd20      	ble.n	8009ce2 <_dtoa_r+0x9aa>
 8009ca0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d000      	beq.n	8009ca8 <_dtoa_r+0x970>
 8009ca6:	e6b5      	b.n	8009a14 <_dtoa_r+0x6dc>
 8009ca8:	0031      	movs	r1, r6
 8009caa:	2205      	movs	r2, #5
 8009cac:	9803      	ldr	r0, [sp, #12]
 8009cae:	f000 faa5 	bl	800a1fc <__multadd>
 8009cb2:	0006      	movs	r6, r0
 8009cb4:	0001      	movs	r1, r0
 8009cb6:	9805      	ldr	r0, [sp, #20]
 8009cb8:	f000 fcc6 	bl	800a648 <__mcmp>
 8009cbc:	2800      	cmp	r0, #0
 8009cbe:	dc00      	bgt.n	8009cc2 <_dtoa_r+0x98a>
 8009cc0:	e6a8      	b.n	8009a14 <_dtoa_r+0x6dc>
 8009cc2:	9b08      	ldr	r3, [sp, #32]
 8009cc4:	9a08      	ldr	r2, [sp, #32]
 8009cc6:	1c5c      	adds	r4, r3, #1
 8009cc8:	2331      	movs	r3, #49	@ 0x31
 8009cca:	7013      	strb	r3, [r2, #0]
 8009ccc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009cce:	3301      	adds	r3, #1
 8009cd0:	930c      	str	r3, [sp, #48]	@ 0x30
 8009cd2:	e6a3      	b.n	8009a1c <_dtoa_r+0x6e4>
 8009cd4:	9e11      	ldr	r6, [sp, #68]	@ 0x44
 8009cd6:	0037      	movs	r7, r6
 8009cd8:	e7f3      	b.n	8009cc2 <_dtoa_r+0x98a>
 8009cda:	9b04      	ldr	r3, [sp, #16]
 8009cdc:	9e09      	ldr	r6, [sp, #36]	@ 0x24
 8009cde:	930c      	str	r3, [sp, #48]	@ 0x30
 8009ce0:	e7f9      	b.n	8009cd6 <_dtoa_r+0x99e>
 8009ce2:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d100      	bne.n	8009cea <_dtoa_r+0x9b2>
 8009ce8:	e100      	b.n	8009eec <_dtoa_r+0xbb4>
 8009cea:	2c00      	cmp	r4, #0
 8009cec:	dd05      	ble.n	8009cfa <_dtoa_r+0x9c2>
 8009cee:	0039      	movs	r1, r7
 8009cf0:	0022      	movs	r2, r4
 8009cf2:	9803      	ldr	r0, [sp, #12]
 8009cf4:	f000 fc3c 	bl	800a570 <__lshift>
 8009cf8:	0007      	movs	r7, r0
 8009cfa:	0038      	movs	r0, r7
 8009cfc:	2d00      	cmp	r5, #0
 8009cfe:	d018      	beq.n	8009d32 <_dtoa_r+0x9fa>
 8009d00:	6879      	ldr	r1, [r7, #4]
 8009d02:	9803      	ldr	r0, [sp, #12]
 8009d04:	f000 fa12 	bl	800a12c <_Balloc>
 8009d08:	1e04      	subs	r4, r0, #0
 8009d0a:	d105      	bne.n	8009d18 <_dtoa_r+0x9e0>
 8009d0c:	0022      	movs	r2, r4
 8009d0e:	4b2b      	ldr	r3, [pc, #172]	@ (8009dbc <_dtoa_r+0xa84>)
 8009d10:	482b      	ldr	r0, [pc, #172]	@ (8009dc0 <_dtoa_r+0xa88>)
 8009d12:	492c      	ldr	r1, [pc, #176]	@ (8009dc4 <_dtoa_r+0xa8c>)
 8009d14:	f7ff fb25 	bl	8009362 <_dtoa_r+0x2a>
 8009d18:	0039      	movs	r1, r7
 8009d1a:	693a      	ldr	r2, [r7, #16]
 8009d1c:	310c      	adds	r1, #12
 8009d1e:	3202      	adds	r2, #2
 8009d20:	0092      	lsls	r2, r2, #2
 8009d22:	300c      	adds	r0, #12
 8009d24:	f001 f9c0 	bl	800b0a8 <memcpy>
 8009d28:	2201      	movs	r2, #1
 8009d2a:	0021      	movs	r1, r4
 8009d2c:	9803      	ldr	r0, [sp, #12]
 8009d2e:	f000 fc1f 	bl	800a570 <__lshift>
 8009d32:	9b08      	ldr	r3, [sp, #32]
 8009d34:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009d36:	9306      	str	r3, [sp, #24]
 8009d38:	3b01      	subs	r3, #1
 8009d3a:	189b      	adds	r3, r3, r2
 8009d3c:	2201      	movs	r2, #1
 8009d3e:	9704      	str	r7, [sp, #16]
 8009d40:	0007      	movs	r7, r0
 8009d42:	930f      	str	r3, [sp, #60]	@ 0x3c
 8009d44:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d46:	4013      	ands	r3, r2
 8009d48:	930e      	str	r3, [sp, #56]	@ 0x38
 8009d4a:	0031      	movs	r1, r6
 8009d4c:	9805      	ldr	r0, [sp, #20]
 8009d4e:	f7ff fa65 	bl	800921c <quorem>
 8009d52:	9904      	ldr	r1, [sp, #16]
 8009d54:	0005      	movs	r5, r0
 8009d56:	900a      	str	r0, [sp, #40]	@ 0x28
 8009d58:	9805      	ldr	r0, [sp, #20]
 8009d5a:	f000 fc75 	bl	800a648 <__mcmp>
 8009d5e:	003a      	movs	r2, r7
 8009d60:	900d      	str	r0, [sp, #52]	@ 0x34
 8009d62:	0031      	movs	r1, r6
 8009d64:	9803      	ldr	r0, [sp, #12]
 8009d66:	f000 fc8b 	bl	800a680 <__mdiff>
 8009d6a:	2201      	movs	r2, #1
 8009d6c:	68c3      	ldr	r3, [r0, #12]
 8009d6e:	0004      	movs	r4, r0
 8009d70:	3530      	adds	r5, #48	@ 0x30
 8009d72:	9209      	str	r2, [sp, #36]	@ 0x24
 8009d74:	2b00      	cmp	r3, #0
 8009d76:	d104      	bne.n	8009d82 <_dtoa_r+0xa4a>
 8009d78:	0001      	movs	r1, r0
 8009d7a:	9805      	ldr	r0, [sp, #20]
 8009d7c:	f000 fc64 	bl	800a648 <__mcmp>
 8009d80:	9009      	str	r0, [sp, #36]	@ 0x24
 8009d82:	0021      	movs	r1, r4
 8009d84:	9803      	ldr	r0, [sp, #12]
 8009d86:	f000 fa15 	bl	800a1b4 <_Bfree>
 8009d8a:	9b06      	ldr	r3, [sp, #24]
 8009d8c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009d8e:	1c5c      	adds	r4, r3, #1
 8009d90:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8009d92:	4313      	orrs	r3, r2
 8009d94:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009d96:	4313      	orrs	r3, r2
 8009d98:	d116      	bne.n	8009dc8 <_dtoa_r+0xa90>
 8009d9a:	2d39      	cmp	r5, #57	@ 0x39
 8009d9c:	d02f      	beq.n	8009dfe <_dtoa_r+0xac6>
 8009d9e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009da0:	2b00      	cmp	r3, #0
 8009da2:	dd01      	ble.n	8009da8 <_dtoa_r+0xa70>
 8009da4:	9d0a      	ldr	r5, [sp, #40]	@ 0x28
 8009da6:	3531      	adds	r5, #49	@ 0x31
 8009da8:	9b06      	ldr	r3, [sp, #24]
 8009daa:	701d      	strb	r5, [r3, #0]
 8009dac:	e638      	b.n	8009a20 <_dtoa_r+0x6e8>
 8009dae:	46c0      	nop			@ (mov r8, r8)
 8009db0:	40240000 	.word	0x40240000
 8009db4:	00000433 	.word	0x00000433
 8009db8:	7ff00000 	.word	0x7ff00000
 8009dbc:	0800b714 	.word	0x0800b714
 8009dc0:	0800b6bc 	.word	0x0800b6bc
 8009dc4:	000002ef 	.word	0x000002ef
 8009dc8:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8009dca:	2b00      	cmp	r3, #0
 8009dcc:	db04      	blt.n	8009dd8 <_dtoa_r+0xaa0>
 8009dce:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8009dd0:	4313      	orrs	r3, r2
 8009dd2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8009dd4:	4313      	orrs	r3, r2
 8009dd6:	d11e      	bne.n	8009e16 <_dtoa_r+0xade>
 8009dd8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009dda:	2b00      	cmp	r3, #0
 8009ddc:	dde4      	ble.n	8009da8 <_dtoa_r+0xa70>
 8009dde:	9905      	ldr	r1, [sp, #20]
 8009de0:	2201      	movs	r2, #1
 8009de2:	9803      	ldr	r0, [sp, #12]
 8009de4:	f000 fbc4 	bl	800a570 <__lshift>
 8009de8:	0031      	movs	r1, r6
 8009dea:	9005      	str	r0, [sp, #20]
 8009dec:	f000 fc2c 	bl	800a648 <__mcmp>
 8009df0:	2800      	cmp	r0, #0
 8009df2:	dc02      	bgt.n	8009dfa <_dtoa_r+0xac2>
 8009df4:	d1d8      	bne.n	8009da8 <_dtoa_r+0xa70>
 8009df6:	07eb      	lsls	r3, r5, #31
 8009df8:	d5d6      	bpl.n	8009da8 <_dtoa_r+0xa70>
 8009dfa:	2d39      	cmp	r5, #57	@ 0x39
 8009dfc:	d1d2      	bne.n	8009da4 <_dtoa_r+0xa6c>
 8009dfe:	2339      	movs	r3, #57	@ 0x39
 8009e00:	9a06      	ldr	r2, [sp, #24]
 8009e02:	7013      	strb	r3, [r2, #0]
 8009e04:	0023      	movs	r3, r4
 8009e06:	001c      	movs	r4, r3
 8009e08:	3b01      	subs	r3, #1
 8009e0a:	781a      	ldrb	r2, [r3, #0]
 8009e0c:	2a39      	cmp	r2, #57	@ 0x39
 8009e0e:	d04f      	beq.n	8009eb0 <_dtoa_r+0xb78>
 8009e10:	3201      	adds	r2, #1
 8009e12:	701a      	strb	r2, [r3, #0]
 8009e14:	e604      	b.n	8009a20 <_dtoa_r+0x6e8>
 8009e16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	dd03      	ble.n	8009e24 <_dtoa_r+0xaec>
 8009e1c:	2d39      	cmp	r5, #57	@ 0x39
 8009e1e:	d0ee      	beq.n	8009dfe <_dtoa_r+0xac6>
 8009e20:	3501      	adds	r5, #1
 8009e22:	e7c1      	b.n	8009da8 <_dtoa_r+0xa70>
 8009e24:	9b06      	ldr	r3, [sp, #24]
 8009e26:	9a06      	ldr	r2, [sp, #24]
 8009e28:	701d      	strb	r5, [r3, #0]
 8009e2a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8009e2c:	4293      	cmp	r3, r2
 8009e2e:	d02a      	beq.n	8009e86 <_dtoa_r+0xb4e>
 8009e30:	2300      	movs	r3, #0
 8009e32:	220a      	movs	r2, #10
 8009e34:	9905      	ldr	r1, [sp, #20]
 8009e36:	9803      	ldr	r0, [sp, #12]
 8009e38:	f000 f9e0 	bl	800a1fc <__multadd>
 8009e3c:	9b04      	ldr	r3, [sp, #16]
 8009e3e:	9005      	str	r0, [sp, #20]
 8009e40:	42bb      	cmp	r3, r7
 8009e42:	d109      	bne.n	8009e58 <_dtoa_r+0xb20>
 8009e44:	2300      	movs	r3, #0
 8009e46:	220a      	movs	r2, #10
 8009e48:	9904      	ldr	r1, [sp, #16]
 8009e4a:	9803      	ldr	r0, [sp, #12]
 8009e4c:	f000 f9d6 	bl	800a1fc <__multadd>
 8009e50:	9004      	str	r0, [sp, #16]
 8009e52:	0007      	movs	r7, r0
 8009e54:	9406      	str	r4, [sp, #24]
 8009e56:	e778      	b.n	8009d4a <_dtoa_r+0xa12>
 8009e58:	9904      	ldr	r1, [sp, #16]
 8009e5a:	2300      	movs	r3, #0
 8009e5c:	220a      	movs	r2, #10
 8009e5e:	9803      	ldr	r0, [sp, #12]
 8009e60:	f000 f9cc 	bl	800a1fc <__multadd>
 8009e64:	2300      	movs	r3, #0
 8009e66:	9004      	str	r0, [sp, #16]
 8009e68:	220a      	movs	r2, #10
 8009e6a:	0039      	movs	r1, r7
 8009e6c:	9803      	ldr	r0, [sp, #12]
 8009e6e:	f000 f9c5 	bl	800a1fc <__multadd>
 8009e72:	e7ee      	b.n	8009e52 <_dtoa_r+0xb1a>
 8009e74:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009e76:	2401      	movs	r4, #1
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	dd00      	ble.n	8009e7e <_dtoa_r+0xb46>
 8009e7c:	001c      	movs	r4, r3
 8009e7e:	9b08      	ldr	r3, [sp, #32]
 8009e80:	191c      	adds	r4, r3, r4
 8009e82:	2300      	movs	r3, #0
 8009e84:	9304      	str	r3, [sp, #16]
 8009e86:	9905      	ldr	r1, [sp, #20]
 8009e88:	2201      	movs	r2, #1
 8009e8a:	9803      	ldr	r0, [sp, #12]
 8009e8c:	f000 fb70 	bl	800a570 <__lshift>
 8009e90:	0031      	movs	r1, r6
 8009e92:	9005      	str	r0, [sp, #20]
 8009e94:	f000 fbd8 	bl	800a648 <__mcmp>
 8009e98:	2800      	cmp	r0, #0
 8009e9a:	dcb3      	bgt.n	8009e04 <_dtoa_r+0xacc>
 8009e9c:	d101      	bne.n	8009ea2 <_dtoa_r+0xb6a>
 8009e9e:	07ed      	lsls	r5, r5, #31
 8009ea0:	d4b0      	bmi.n	8009e04 <_dtoa_r+0xacc>
 8009ea2:	0023      	movs	r3, r4
 8009ea4:	001c      	movs	r4, r3
 8009ea6:	3b01      	subs	r3, #1
 8009ea8:	781a      	ldrb	r2, [r3, #0]
 8009eaa:	2a30      	cmp	r2, #48	@ 0x30
 8009eac:	d0fa      	beq.n	8009ea4 <_dtoa_r+0xb6c>
 8009eae:	e5b7      	b.n	8009a20 <_dtoa_r+0x6e8>
 8009eb0:	9a08      	ldr	r2, [sp, #32]
 8009eb2:	429a      	cmp	r2, r3
 8009eb4:	d1a7      	bne.n	8009e06 <_dtoa_r+0xace>
 8009eb6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8009eb8:	3301      	adds	r3, #1
 8009eba:	930c      	str	r3, [sp, #48]	@ 0x30
 8009ebc:	2331      	movs	r3, #49	@ 0x31
 8009ebe:	7013      	strb	r3, [r2, #0]
 8009ec0:	e5ae      	b.n	8009a20 <_dtoa_r+0x6e8>
 8009ec2:	4b15      	ldr	r3, [pc, #84]	@ (8009f18 <_dtoa_r+0xbe0>)
 8009ec4:	9a26      	ldr	r2, [sp, #152]	@ 0x98
 8009ec6:	9308      	str	r3, [sp, #32]
 8009ec8:	4b14      	ldr	r3, [pc, #80]	@ (8009f1c <_dtoa_r+0xbe4>)
 8009eca:	2a00      	cmp	r2, #0
 8009ecc:	d001      	beq.n	8009ed2 <_dtoa_r+0xb9a>
 8009ece:	f7ff fa7b 	bl	80093c8 <_dtoa_r+0x90>
 8009ed2:	f7ff fa7b 	bl	80093cc <_dtoa_r+0x94>
 8009ed6:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 8009ed8:	2b01      	cmp	r3, #1
 8009eda:	dc00      	bgt.n	8009ede <_dtoa_r+0xba6>
 8009edc:	e648      	b.n	8009b70 <_dtoa_r+0x838>
 8009ede:	2001      	movs	r0, #1
 8009ee0:	9d14      	ldr	r5, [sp, #80]	@ 0x50
 8009ee2:	e665      	b.n	8009bb0 <_dtoa_r+0x878>
 8009ee4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	dc00      	bgt.n	8009eec <_dtoa_r+0xbb4>
 8009eea:	e6d6      	b.n	8009c9a <_dtoa_r+0x962>
 8009eec:	2400      	movs	r4, #0
 8009eee:	0031      	movs	r1, r6
 8009ef0:	9805      	ldr	r0, [sp, #20]
 8009ef2:	f7ff f993 	bl	800921c <quorem>
 8009ef6:	9b08      	ldr	r3, [sp, #32]
 8009ef8:	3030      	adds	r0, #48	@ 0x30
 8009efa:	5518      	strb	r0, [r3, r4]
 8009efc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8009efe:	3401      	adds	r4, #1
 8009f00:	0005      	movs	r5, r0
 8009f02:	429c      	cmp	r4, r3
 8009f04:	dab6      	bge.n	8009e74 <_dtoa_r+0xb3c>
 8009f06:	2300      	movs	r3, #0
 8009f08:	220a      	movs	r2, #10
 8009f0a:	9905      	ldr	r1, [sp, #20]
 8009f0c:	9803      	ldr	r0, [sp, #12]
 8009f0e:	f000 f975 	bl	800a1fc <__multadd>
 8009f12:	9005      	str	r0, [sp, #20]
 8009f14:	e7eb      	b.n	8009eee <_dtoa_r+0xbb6>
 8009f16:	46c0      	nop			@ (mov r8, r8)
 8009f18:	0800b698 	.word	0x0800b698
 8009f1c:	0800b6a0 	.word	0x0800b6a0

08009f20 <_free_r>:
 8009f20:	b570      	push	{r4, r5, r6, lr}
 8009f22:	0005      	movs	r5, r0
 8009f24:	1e0c      	subs	r4, r1, #0
 8009f26:	d010      	beq.n	8009f4a <_free_r+0x2a>
 8009f28:	3c04      	subs	r4, #4
 8009f2a:	6823      	ldr	r3, [r4, #0]
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	da00      	bge.n	8009f32 <_free_r+0x12>
 8009f30:	18e4      	adds	r4, r4, r3
 8009f32:	0028      	movs	r0, r5
 8009f34:	f000 f8ea 	bl	800a10c <__malloc_lock>
 8009f38:	4a1d      	ldr	r2, [pc, #116]	@ (8009fb0 <_free_r+0x90>)
 8009f3a:	6813      	ldr	r3, [r2, #0]
 8009f3c:	2b00      	cmp	r3, #0
 8009f3e:	d105      	bne.n	8009f4c <_free_r+0x2c>
 8009f40:	6063      	str	r3, [r4, #4]
 8009f42:	6014      	str	r4, [r2, #0]
 8009f44:	0028      	movs	r0, r5
 8009f46:	f000 f8e9 	bl	800a11c <__malloc_unlock>
 8009f4a:	bd70      	pop	{r4, r5, r6, pc}
 8009f4c:	42a3      	cmp	r3, r4
 8009f4e:	d908      	bls.n	8009f62 <_free_r+0x42>
 8009f50:	6820      	ldr	r0, [r4, #0]
 8009f52:	1821      	adds	r1, r4, r0
 8009f54:	428b      	cmp	r3, r1
 8009f56:	d1f3      	bne.n	8009f40 <_free_r+0x20>
 8009f58:	6819      	ldr	r1, [r3, #0]
 8009f5a:	685b      	ldr	r3, [r3, #4]
 8009f5c:	1809      	adds	r1, r1, r0
 8009f5e:	6021      	str	r1, [r4, #0]
 8009f60:	e7ee      	b.n	8009f40 <_free_r+0x20>
 8009f62:	001a      	movs	r2, r3
 8009f64:	685b      	ldr	r3, [r3, #4]
 8009f66:	2b00      	cmp	r3, #0
 8009f68:	d001      	beq.n	8009f6e <_free_r+0x4e>
 8009f6a:	42a3      	cmp	r3, r4
 8009f6c:	d9f9      	bls.n	8009f62 <_free_r+0x42>
 8009f6e:	6811      	ldr	r1, [r2, #0]
 8009f70:	1850      	adds	r0, r2, r1
 8009f72:	42a0      	cmp	r0, r4
 8009f74:	d10b      	bne.n	8009f8e <_free_r+0x6e>
 8009f76:	6820      	ldr	r0, [r4, #0]
 8009f78:	1809      	adds	r1, r1, r0
 8009f7a:	1850      	adds	r0, r2, r1
 8009f7c:	6011      	str	r1, [r2, #0]
 8009f7e:	4283      	cmp	r3, r0
 8009f80:	d1e0      	bne.n	8009f44 <_free_r+0x24>
 8009f82:	6818      	ldr	r0, [r3, #0]
 8009f84:	685b      	ldr	r3, [r3, #4]
 8009f86:	1841      	adds	r1, r0, r1
 8009f88:	6011      	str	r1, [r2, #0]
 8009f8a:	6053      	str	r3, [r2, #4]
 8009f8c:	e7da      	b.n	8009f44 <_free_r+0x24>
 8009f8e:	42a0      	cmp	r0, r4
 8009f90:	d902      	bls.n	8009f98 <_free_r+0x78>
 8009f92:	230c      	movs	r3, #12
 8009f94:	602b      	str	r3, [r5, #0]
 8009f96:	e7d5      	b.n	8009f44 <_free_r+0x24>
 8009f98:	6820      	ldr	r0, [r4, #0]
 8009f9a:	1821      	adds	r1, r4, r0
 8009f9c:	428b      	cmp	r3, r1
 8009f9e:	d103      	bne.n	8009fa8 <_free_r+0x88>
 8009fa0:	6819      	ldr	r1, [r3, #0]
 8009fa2:	685b      	ldr	r3, [r3, #4]
 8009fa4:	1809      	adds	r1, r1, r0
 8009fa6:	6021      	str	r1, [r4, #0]
 8009fa8:	6063      	str	r3, [r4, #4]
 8009faa:	6054      	str	r4, [r2, #4]
 8009fac:	e7ca      	b.n	8009f44 <_free_r+0x24>
 8009fae:	46c0      	nop			@ (mov r8, r8)
 8009fb0:	200005ec 	.word	0x200005ec

08009fb4 <malloc>:
 8009fb4:	b510      	push	{r4, lr}
 8009fb6:	4b03      	ldr	r3, [pc, #12]	@ (8009fc4 <malloc+0x10>)
 8009fb8:	0001      	movs	r1, r0
 8009fba:	6818      	ldr	r0, [r3, #0]
 8009fbc:	f000 f826 	bl	800a00c <_malloc_r>
 8009fc0:	bd10      	pop	{r4, pc}
 8009fc2:	46c0      	nop			@ (mov r8, r8)
 8009fc4:	20000024 	.word	0x20000024

08009fc8 <sbrk_aligned>:
 8009fc8:	b570      	push	{r4, r5, r6, lr}
 8009fca:	4e0f      	ldr	r6, [pc, #60]	@ (800a008 <sbrk_aligned+0x40>)
 8009fcc:	000d      	movs	r5, r1
 8009fce:	6831      	ldr	r1, [r6, #0]
 8009fd0:	0004      	movs	r4, r0
 8009fd2:	2900      	cmp	r1, #0
 8009fd4:	d102      	bne.n	8009fdc <sbrk_aligned+0x14>
 8009fd6:	f001 f855 	bl	800b084 <_sbrk_r>
 8009fda:	6030      	str	r0, [r6, #0]
 8009fdc:	0029      	movs	r1, r5
 8009fde:	0020      	movs	r0, r4
 8009fe0:	f001 f850 	bl	800b084 <_sbrk_r>
 8009fe4:	1c43      	adds	r3, r0, #1
 8009fe6:	d103      	bne.n	8009ff0 <sbrk_aligned+0x28>
 8009fe8:	2501      	movs	r5, #1
 8009fea:	426d      	negs	r5, r5
 8009fec:	0028      	movs	r0, r5
 8009fee:	bd70      	pop	{r4, r5, r6, pc}
 8009ff0:	2303      	movs	r3, #3
 8009ff2:	1cc5      	adds	r5, r0, #3
 8009ff4:	439d      	bics	r5, r3
 8009ff6:	42a8      	cmp	r0, r5
 8009ff8:	d0f8      	beq.n	8009fec <sbrk_aligned+0x24>
 8009ffa:	1a29      	subs	r1, r5, r0
 8009ffc:	0020      	movs	r0, r4
 8009ffe:	f001 f841 	bl	800b084 <_sbrk_r>
 800a002:	3001      	adds	r0, #1
 800a004:	d1f2      	bne.n	8009fec <sbrk_aligned+0x24>
 800a006:	e7ef      	b.n	8009fe8 <sbrk_aligned+0x20>
 800a008:	200005e8 	.word	0x200005e8

0800a00c <_malloc_r>:
 800a00c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a00e:	2203      	movs	r2, #3
 800a010:	1ccb      	adds	r3, r1, #3
 800a012:	4393      	bics	r3, r2
 800a014:	3308      	adds	r3, #8
 800a016:	0005      	movs	r5, r0
 800a018:	001f      	movs	r7, r3
 800a01a:	2b0c      	cmp	r3, #12
 800a01c:	d234      	bcs.n	800a088 <_malloc_r+0x7c>
 800a01e:	270c      	movs	r7, #12
 800a020:	42b9      	cmp	r1, r7
 800a022:	d833      	bhi.n	800a08c <_malloc_r+0x80>
 800a024:	0028      	movs	r0, r5
 800a026:	f000 f871 	bl	800a10c <__malloc_lock>
 800a02a:	4e37      	ldr	r6, [pc, #220]	@ (800a108 <_malloc_r+0xfc>)
 800a02c:	6833      	ldr	r3, [r6, #0]
 800a02e:	001c      	movs	r4, r3
 800a030:	2c00      	cmp	r4, #0
 800a032:	d12f      	bne.n	800a094 <_malloc_r+0x88>
 800a034:	0039      	movs	r1, r7
 800a036:	0028      	movs	r0, r5
 800a038:	f7ff ffc6 	bl	8009fc8 <sbrk_aligned>
 800a03c:	0004      	movs	r4, r0
 800a03e:	1c43      	adds	r3, r0, #1
 800a040:	d15f      	bne.n	800a102 <_malloc_r+0xf6>
 800a042:	6834      	ldr	r4, [r6, #0]
 800a044:	9400      	str	r4, [sp, #0]
 800a046:	9b00      	ldr	r3, [sp, #0]
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d14a      	bne.n	800a0e2 <_malloc_r+0xd6>
 800a04c:	2c00      	cmp	r4, #0
 800a04e:	d052      	beq.n	800a0f6 <_malloc_r+0xea>
 800a050:	6823      	ldr	r3, [r4, #0]
 800a052:	0028      	movs	r0, r5
 800a054:	18e3      	adds	r3, r4, r3
 800a056:	9900      	ldr	r1, [sp, #0]
 800a058:	9301      	str	r3, [sp, #4]
 800a05a:	f001 f813 	bl	800b084 <_sbrk_r>
 800a05e:	9b01      	ldr	r3, [sp, #4]
 800a060:	4283      	cmp	r3, r0
 800a062:	d148      	bne.n	800a0f6 <_malloc_r+0xea>
 800a064:	6823      	ldr	r3, [r4, #0]
 800a066:	0028      	movs	r0, r5
 800a068:	1aff      	subs	r7, r7, r3
 800a06a:	0039      	movs	r1, r7
 800a06c:	f7ff ffac 	bl	8009fc8 <sbrk_aligned>
 800a070:	3001      	adds	r0, #1
 800a072:	d040      	beq.n	800a0f6 <_malloc_r+0xea>
 800a074:	6823      	ldr	r3, [r4, #0]
 800a076:	19db      	adds	r3, r3, r7
 800a078:	6023      	str	r3, [r4, #0]
 800a07a:	6833      	ldr	r3, [r6, #0]
 800a07c:	685a      	ldr	r2, [r3, #4]
 800a07e:	2a00      	cmp	r2, #0
 800a080:	d133      	bne.n	800a0ea <_malloc_r+0xde>
 800a082:	9b00      	ldr	r3, [sp, #0]
 800a084:	6033      	str	r3, [r6, #0]
 800a086:	e019      	b.n	800a0bc <_malloc_r+0xb0>
 800a088:	2b00      	cmp	r3, #0
 800a08a:	dac9      	bge.n	800a020 <_malloc_r+0x14>
 800a08c:	230c      	movs	r3, #12
 800a08e:	602b      	str	r3, [r5, #0]
 800a090:	2000      	movs	r0, #0
 800a092:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a094:	6821      	ldr	r1, [r4, #0]
 800a096:	1bc9      	subs	r1, r1, r7
 800a098:	d420      	bmi.n	800a0dc <_malloc_r+0xd0>
 800a09a:	290b      	cmp	r1, #11
 800a09c:	d90a      	bls.n	800a0b4 <_malloc_r+0xa8>
 800a09e:	19e2      	adds	r2, r4, r7
 800a0a0:	6027      	str	r7, [r4, #0]
 800a0a2:	42a3      	cmp	r3, r4
 800a0a4:	d104      	bne.n	800a0b0 <_malloc_r+0xa4>
 800a0a6:	6032      	str	r2, [r6, #0]
 800a0a8:	6863      	ldr	r3, [r4, #4]
 800a0aa:	6011      	str	r1, [r2, #0]
 800a0ac:	6053      	str	r3, [r2, #4]
 800a0ae:	e005      	b.n	800a0bc <_malloc_r+0xb0>
 800a0b0:	605a      	str	r2, [r3, #4]
 800a0b2:	e7f9      	b.n	800a0a8 <_malloc_r+0x9c>
 800a0b4:	6862      	ldr	r2, [r4, #4]
 800a0b6:	42a3      	cmp	r3, r4
 800a0b8:	d10e      	bne.n	800a0d8 <_malloc_r+0xcc>
 800a0ba:	6032      	str	r2, [r6, #0]
 800a0bc:	0028      	movs	r0, r5
 800a0be:	f000 f82d 	bl	800a11c <__malloc_unlock>
 800a0c2:	0020      	movs	r0, r4
 800a0c4:	2207      	movs	r2, #7
 800a0c6:	300b      	adds	r0, #11
 800a0c8:	1d23      	adds	r3, r4, #4
 800a0ca:	4390      	bics	r0, r2
 800a0cc:	1ac2      	subs	r2, r0, r3
 800a0ce:	4298      	cmp	r0, r3
 800a0d0:	d0df      	beq.n	800a092 <_malloc_r+0x86>
 800a0d2:	1a1b      	subs	r3, r3, r0
 800a0d4:	50a3      	str	r3, [r4, r2]
 800a0d6:	e7dc      	b.n	800a092 <_malloc_r+0x86>
 800a0d8:	605a      	str	r2, [r3, #4]
 800a0da:	e7ef      	b.n	800a0bc <_malloc_r+0xb0>
 800a0dc:	0023      	movs	r3, r4
 800a0de:	6864      	ldr	r4, [r4, #4]
 800a0e0:	e7a6      	b.n	800a030 <_malloc_r+0x24>
 800a0e2:	9c00      	ldr	r4, [sp, #0]
 800a0e4:	6863      	ldr	r3, [r4, #4]
 800a0e6:	9300      	str	r3, [sp, #0]
 800a0e8:	e7ad      	b.n	800a046 <_malloc_r+0x3a>
 800a0ea:	001a      	movs	r2, r3
 800a0ec:	685b      	ldr	r3, [r3, #4]
 800a0ee:	42a3      	cmp	r3, r4
 800a0f0:	d1fb      	bne.n	800a0ea <_malloc_r+0xde>
 800a0f2:	2300      	movs	r3, #0
 800a0f4:	e7da      	b.n	800a0ac <_malloc_r+0xa0>
 800a0f6:	230c      	movs	r3, #12
 800a0f8:	0028      	movs	r0, r5
 800a0fa:	602b      	str	r3, [r5, #0]
 800a0fc:	f000 f80e 	bl	800a11c <__malloc_unlock>
 800a100:	e7c6      	b.n	800a090 <_malloc_r+0x84>
 800a102:	6007      	str	r7, [r0, #0]
 800a104:	e7da      	b.n	800a0bc <_malloc_r+0xb0>
 800a106:	46c0      	nop			@ (mov r8, r8)
 800a108:	200005ec 	.word	0x200005ec

0800a10c <__malloc_lock>:
 800a10c:	b510      	push	{r4, lr}
 800a10e:	4802      	ldr	r0, [pc, #8]	@ (800a118 <__malloc_lock+0xc>)
 800a110:	f7ff f877 	bl	8009202 <__retarget_lock_acquire_recursive>
 800a114:	bd10      	pop	{r4, pc}
 800a116:	46c0      	nop			@ (mov r8, r8)
 800a118:	200005e4 	.word	0x200005e4

0800a11c <__malloc_unlock>:
 800a11c:	b510      	push	{r4, lr}
 800a11e:	4802      	ldr	r0, [pc, #8]	@ (800a128 <__malloc_unlock+0xc>)
 800a120:	f7ff f870 	bl	8009204 <__retarget_lock_release_recursive>
 800a124:	bd10      	pop	{r4, pc}
 800a126:	46c0      	nop			@ (mov r8, r8)
 800a128:	200005e4 	.word	0x200005e4

0800a12c <_Balloc>:
 800a12c:	b570      	push	{r4, r5, r6, lr}
 800a12e:	69c5      	ldr	r5, [r0, #28]
 800a130:	0006      	movs	r6, r0
 800a132:	000c      	movs	r4, r1
 800a134:	2d00      	cmp	r5, #0
 800a136:	d10e      	bne.n	800a156 <_Balloc+0x2a>
 800a138:	2010      	movs	r0, #16
 800a13a:	f7ff ff3b 	bl	8009fb4 <malloc>
 800a13e:	1e02      	subs	r2, r0, #0
 800a140:	61f0      	str	r0, [r6, #28]
 800a142:	d104      	bne.n	800a14e <_Balloc+0x22>
 800a144:	216b      	movs	r1, #107	@ 0x6b
 800a146:	4b19      	ldr	r3, [pc, #100]	@ (800a1ac <_Balloc+0x80>)
 800a148:	4819      	ldr	r0, [pc, #100]	@ (800a1b0 <_Balloc+0x84>)
 800a14a:	f000 ffb7 	bl	800b0bc <__assert_func>
 800a14e:	6045      	str	r5, [r0, #4]
 800a150:	6085      	str	r5, [r0, #8]
 800a152:	6005      	str	r5, [r0, #0]
 800a154:	60c5      	str	r5, [r0, #12]
 800a156:	69f5      	ldr	r5, [r6, #28]
 800a158:	68eb      	ldr	r3, [r5, #12]
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d013      	beq.n	800a186 <_Balloc+0x5a>
 800a15e:	69f3      	ldr	r3, [r6, #28]
 800a160:	00a2      	lsls	r2, r4, #2
 800a162:	68db      	ldr	r3, [r3, #12]
 800a164:	189b      	adds	r3, r3, r2
 800a166:	6818      	ldr	r0, [r3, #0]
 800a168:	2800      	cmp	r0, #0
 800a16a:	d118      	bne.n	800a19e <_Balloc+0x72>
 800a16c:	2101      	movs	r1, #1
 800a16e:	000d      	movs	r5, r1
 800a170:	40a5      	lsls	r5, r4
 800a172:	1d6a      	adds	r2, r5, #5
 800a174:	0030      	movs	r0, r6
 800a176:	0092      	lsls	r2, r2, #2
 800a178:	f000 ffbe 	bl	800b0f8 <_calloc_r>
 800a17c:	2800      	cmp	r0, #0
 800a17e:	d00c      	beq.n	800a19a <_Balloc+0x6e>
 800a180:	6044      	str	r4, [r0, #4]
 800a182:	6085      	str	r5, [r0, #8]
 800a184:	e00d      	b.n	800a1a2 <_Balloc+0x76>
 800a186:	2221      	movs	r2, #33	@ 0x21
 800a188:	2104      	movs	r1, #4
 800a18a:	0030      	movs	r0, r6
 800a18c:	f000 ffb4 	bl	800b0f8 <_calloc_r>
 800a190:	69f3      	ldr	r3, [r6, #28]
 800a192:	60e8      	str	r0, [r5, #12]
 800a194:	68db      	ldr	r3, [r3, #12]
 800a196:	2b00      	cmp	r3, #0
 800a198:	d1e1      	bne.n	800a15e <_Balloc+0x32>
 800a19a:	2000      	movs	r0, #0
 800a19c:	bd70      	pop	{r4, r5, r6, pc}
 800a19e:	6802      	ldr	r2, [r0, #0]
 800a1a0:	601a      	str	r2, [r3, #0]
 800a1a2:	2300      	movs	r3, #0
 800a1a4:	6103      	str	r3, [r0, #16]
 800a1a6:	60c3      	str	r3, [r0, #12]
 800a1a8:	e7f8      	b.n	800a19c <_Balloc+0x70>
 800a1aa:	46c0      	nop			@ (mov r8, r8)
 800a1ac:	0800b6a5 	.word	0x0800b6a5
 800a1b0:	0800b725 	.word	0x0800b725

0800a1b4 <_Bfree>:
 800a1b4:	b570      	push	{r4, r5, r6, lr}
 800a1b6:	69c6      	ldr	r6, [r0, #28]
 800a1b8:	0005      	movs	r5, r0
 800a1ba:	000c      	movs	r4, r1
 800a1bc:	2e00      	cmp	r6, #0
 800a1be:	d10e      	bne.n	800a1de <_Bfree+0x2a>
 800a1c0:	2010      	movs	r0, #16
 800a1c2:	f7ff fef7 	bl	8009fb4 <malloc>
 800a1c6:	1e02      	subs	r2, r0, #0
 800a1c8:	61e8      	str	r0, [r5, #28]
 800a1ca:	d104      	bne.n	800a1d6 <_Bfree+0x22>
 800a1cc:	218f      	movs	r1, #143	@ 0x8f
 800a1ce:	4b09      	ldr	r3, [pc, #36]	@ (800a1f4 <_Bfree+0x40>)
 800a1d0:	4809      	ldr	r0, [pc, #36]	@ (800a1f8 <_Bfree+0x44>)
 800a1d2:	f000 ff73 	bl	800b0bc <__assert_func>
 800a1d6:	6046      	str	r6, [r0, #4]
 800a1d8:	6086      	str	r6, [r0, #8]
 800a1da:	6006      	str	r6, [r0, #0]
 800a1dc:	60c6      	str	r6, [r0, #12]
 800a1de:	2c00      	cmp	r4, #0
 800a1e0:	d007      	beq.n	800a1f2 <_Bfree+0x3e>
 800a1e2:	69eb      	ldr	r3, [r5, #28]
 800a1e4:	6862      	ldr	r2, [r4, #4]
 800a1e6:	68db      	ldr	r3, [r3, #12]
 800a1e8:	0092      	lsls	r2, r2, #2
 800a1ea:	189b      	adds	r3, r3, r2
 800a1ec:	681a      	ldr	r2, [r3, #0]
 800a1ee:	6022      	str	r2, [r4, #0]
 800a1f0:	601c      	str	r4, [r3, #0]
 800a1f2:	bd70      	pop	{r4, r5, r6, pc}
 800a1f4:	0800b6a5 	.word	0x0800b6a5
 800a1f8:	0800b725 	.word	0x0800b725

0800a1fc <__multadd>:
 800a1fc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a1fe:	000f      	movs	r7, r1
 800a200:	9001      	str	r0, [sp, #4]
 800a202:	000c      	movs	r4, r1
 800a204:	001e      	movs	r6, r3
 800a206:	2000      	movs	r0, #0
 800a208:	690d      	ldr	r5, [r1, #16]
 800a20a:	3714      	adds	r7, #20
 800a20c:	683b      	ldr	r3, [r7, #0]
 800a20e:	3001      	adds	r0, #1
 800a210:	b299      	uxth	r1, r3
 800a212:	4351      	muls	r1, r2
 800a214:	0c1b      	lsrs	r3, r3, #16
 800a216:	4353      	muls	r3, r2
 800a218:	1989      	adds	r1, r1, r6
 800a21a:	0c0e      	lsrs	r6, r1, #16
 800a21c:	199b      	adds	r3, r3, r6
 800a21e:	0c1e      	lsrs	r6, r3, #16
 800a220:	b289      	uxth	r1, r1
 800a222:	041b      	lsls	r3, r3, #16
 800a224:	185b      	adds	r3, r3, r1
 800a226:	c708      	stmia	r7!, {r3}
 800a228:	4285      	cmp	r5, r0
 800a22a:	dcef      	bgt.n	800a20c <__multadd+0x10>
 800a22c:	2e00      	cmp	r6, #0
 800a22e:	d022      	beq.n	800a276 <__multadd+0x7a>
 800a230:	68a3      	ldr	r3, [r4, #8]
 800a232:	42ab      	cmp	r3, r5
 800a234:	dc19      	bgt.n	800a26a <__multadd+0x6e>
 800a236:	6861      	ldr	r1, [r4, #4]
 800a238:	9801      	ldr	r0, [sp, #4]
 800a23a:	3101      	adds	r1, #1
 800a23c:	f7ff ff76 	bl	800a12c <_Balloc>
 800a240:	1e07      	subs	r7, r0, #0
 800a242:	d105      	bne.n	800a250 <__multadd+0x54>
 800a244:	003a      	movs	r2, r7
 800a246:	21ba      	movs	r1, #186	@ 0xba
 800a248:	4b0c      	ldr	r3, [pc, #48]	@ (800a27c <__multadd+0x80>)
 800a24a:	480d      	ldr	r0, [pc, #52]	@ (800a280 <__multadd+0x84>)
 800a24c:	f000 ff36 	bl	800b0bc <__assert_func>
 800a250:	0021      	movs	r1, r4
 800a252:	6922      	ldr	r2, [r4, #16]
 800a254:	310c      	adds	r1, #12
 800a256:	3202      	adds	r2, #2
 800a258:	0092      	lsls	r2, r2, #2
 800a25a:	300c      	adds	r0, #12
 800a25c:	f000 ff24 	bl	800b0a8 <memcpy>
 800a260:	0021      	movs	r1, r4
 800a262:	9801      	ldr	r0, [sp, #4]
 800a264:	f7ff ffa6 	bl	800a1b4 <_Bfree>
 800a268:	003c      	movs	r4, r7
 800a26a:	1d2b      	adds	r3, r5, #4
 800a26c:	009b      	lsls	r3, r3, #2
 800a26e:	18e3      	adds	r3, r4, r3
 800a270:	3501      	adds	r5, #1
 800a272:	605e      	str	r6, [r3, #4]
 800a274:	6125      	str	r5, [r4, #16]
 800a276:	0020      	movs	r0, r4
 800a278:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a27a:	46c0      	nop			@ (mov r8, r8)
 800a27c:	0800b714 	.word	0x0800b714
 800a280:	0800b725 	.word	0x0800b725

0800a284 <__hi0bits>:
 800a284:	2280      	movs	r2, #128	@ 0x80
 800a286:	0003      	movs	r3, r0
 800a288:	0252      	lsls	r2, r2, #9
 800a28a:	2000      	movs	r0, #0
 800a28c:	4293      	cmp	r3, r2
 800a28e:	d201      	bcs.n	800a294 <__hi0bits+0x10>
 800a290:	041b      	lsls	r3, r3, #16
 800a292:	3010      	adds	r0, #16
 800a294:	2280      	movs	r2, #128	@ 0x80
 800a296:	0452      	lsls	r2, r2, #17
 800a298:	4293      	cmp	r3, r2
 800a29a:	d201      	bcs.n	800a2a0 <__hi0bits+0x1c>
 800a29c:	3008      	adds	r0, #8
 800a29e:	021b      	lsls	r3, r3, #8
 800a2a0:	2280      	movs	r2, #128	@ 0x80
 800a2a2:	0552      	lsls	r2, r2, #21
 800a2a4:	4293      	cmp	r3, r2
 800a2a6:	d201      	bcs.n	800a2ac <__hi0bits+0x28>
 800a2a8:	3004      	adds	r0, #4
 800a2aa:	011b      	lsls	r3, r3, #4
 800a2ac:	2280      	movs	r2, #128	@ 0x80
 800a2ae:	05d2      	lsls	r2, r2, #23
 800a2b0:	4293      	cmp	r3, r2
 800a2b2:	d201      	bcs.n	800a2b8 <__hi0bits+0x34>
 800a2b4:	3002      	adds	r0, #2
 800a2b6:	009b      	lsls	r3, r3, #2
 800a2b8:	2b00      	cmp	r3, #0
 800a2ba:	db03      	blt.n	800a2c4 <__hi0bits+0x40>
 800a2bc:	3001      	adds	r0, #1
 800a2be:	4213      	tst	r3, r2
 800a2c0:	d100      	bne.n	800a2c4 <__hi0bits+0x40>
 800a2c2:	2020      	movs	r0, #32
 800a2c4:	4770      	bx	lr

0800a2c6 <__lo0bits>:
 800a2c6:	6803      	ldr	r3, [r0, #0]
 800a2c8:	0001      	movs	r1, r0
 800a2ca:	2207      	movs	r2, #7
 800a2cc:	0018      	movs	r0, r3
 800a2ce:	4010      	ands	r0, r2
 800a2d0:	4213      	tst	r3, r2
 800a2d2:	d00d      	beq.n	800a2f0 <__lo0bits+0x2a>
 800a2d4:	3a06      	subs	r2, #6
 800a2d6:	2000      	movs	r0, #0
 800a2d8:	4213      	tst	r3, r2
 800a2da:	d105      	bne.n	800a2e8 <__lo0bits+0x22>
 800a2dc:	3002      	adds	r0, #2
 800a2de:	4203      	tst	r3, r0
 800a2e0:	d003      	beq.n	800a2ea <__lo0bits+0x24>
 800a2e2:	40d3      	lsrs	r3, r2
 800a2e4:	0010      	movs	r0, r2
 800a2e6:	600b      	str	r3, [r1, #0]
 800a2e8:	4770      	bx	lr
 800a2ea:	089b      	lsrs	r3, r3, #2
 800a2ec:	600b      	str	r3, [r1, #0]
 800a2ee:	e7fb      	b.n	800a2e8 <__lo0bits+0x22>
 800a2f0:	b29a      	uxth	r2, r3
 800a2f2:	2a00      	cmp	r2, #0
 800a2f4:	d101      	bne.n	800a2fa <__lo0bits+0x34>
 800a2f6:	2010      	movs	r0, #16
 800a2f8:	0c1b      	lsrs	r3, r3, #16
 800a2fa:	b2da      	uxtb	r2, r3
 800a2fc:	2a00      	cmp	r2, #0
 800a2fe:	d101      	bne.n	800a304 <__lo0bits+0x3e>
 800a300:	3008      	adds	r0, #8
 800a302:	0a1b      	lsrs	r3, r3, #8
 800a304:	071a      	lsls	r2, r3, #28
 800a306:	d101      	bne.n	800a30c <__lo0bits+0x46>
 800a308:	3004      	adds	r0, #4
 800a30a:	091b      	lsrs	r3, r3, #4
 800a30c:	079a      	lsls	r2, r3, #30
 800a30e:	d101      	bne.n	800a314 <__lo0bits+0x4e>
 800a310:	3002      	adds	r0, #2
 800a312:	089b      	lsrs	r3, r3, #2
 800a314:	07da      	lsls	r2, r3, #31
 800a316:	d4e9      	bmi.n	800a2ec <__lo0bits+0x26>
 800a318:	3001      	adds	r0, #1
 800a31a:	085b      	lsrs	r3, r3, #1
 800a31c:	d1e6      	bne.n	800a2ec <__lo0bits+0x26>
 800a31e:	2020      	movs	r0, #32
 800a320:	e7e2      	b.n	800a2e8 <__lo0bits+0x22>
	...

0800a324 <__i2b>:
 800a324:	b510      	push	{r4, lr}
 800a326:	000c      	movs	r4, r1
 800a328:	2101      	movs	r1, #1
 800a32a:	f7ff feff 	bl	800a12c <_Balloc>
 800a32e:	2800      	cmp	r0, #0
 800a330:	d107      	bne.n	800a342 <__i2b+0x1e>
 800a332:	2146      	movs	r1, #70	@ 0x46
 800a334:	4c05      	ldr	r4, [pc, #20]	@ (800a34c <__i2b+0x28>)
 800a336:	0002      	movs	r2, r0
 800a338:	4b05      	ldr	r3, [pc, #20]	@ (800a350 <__i2b+0x2c>)
 800a33a:	0020      	movs	r0, r4
 800a33c:	31ff      	adds	r1, #255	@ 0xff
 800a33e:	f000 febd 	bl	800b0bc <__assert_func>
 800a342:	2301      	movs	r3, #1
 800a344:	6144      	str	r4, [r0, #20]
 800a346:	6103      	str	r3, [r0, #16]
 800a348:	bd10      	pop	{r4, pc}
 800a34a:	46c0      	nop			@ (mov r8, r8)
 800a34c:	0800b725 	.word	0x0800b725
 800a350:	0800b714 	.word	0x0800b714

0800a354 <__multiply>:
 800a354:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a356:	0014      	movs	r4, r2
 800a358:	690a      	ldr	r2, [r1, #16]
 800a35a:	6923      	ldr	r3, [r4, #16]
 800a35c:	000d      	movs	r5, r1
 800a35e:	b08b      	sub	sp, #44	@ 0x2c
 800a360:	429a      	cmp	r2, r3
 800a362:	db02      	blt.n	800a36a <__multiply+0x16>
 800a364:	0023      	movs	r3, r4
 800a366:	000c      	movs	r4, r1
 800a368:	001d      	movs	r5, r3
 800a36a:	6927      	ldr	r7, [r4, #16]
 800a36c:	692e      	ldr	r6, [r5, #16]
 800a36e:	6861      	ldr	r1, [r4, #4]
 800a370:	19bb      	adds	r3, r7, r6
 800a372:	9303      	str	r3, [sp, #12]
 800a374:	68a3      	ldr	r3, [r4, #8]
 800a376:	19ba      	adds	r2, r7, r6
 800a378:	4293      	cmp	r3, r2
 800a37a:	da00      	bge.n	800a37e <__multiply+0x2a>
 800a37c:	3101      	adds	r1, #1
 800a37e:	f7ff fed5 	bl	800a12c <_Balloc>
 800a382:	9002      	str	r0, [sp, #8]
 800a384:	2800      	cmp	r0, #0
 800a386:	d106      	bne.n	800a396 <__multiply+0x42>
 800a388:	21b1      	movs	r1, #177	@ 0xb1
 800a38a:	4b49      	ldr	r3, [pc, #292]	@ (800a4b0 <__multiply+0x15c>)
 800a38c:	4849      	ldr	r0, [pc, #292]	@ (800a4b4 <__multiply+0x160>)
 800a38e:	9a02      	ldr	r2, [sp, #8]
 800a390:	0049      	lsls	r1, r1, #1
 800a392:	f000 fe93 	bl	800b0bc <__assert_func>
 800a396:	9b02      	ldr	r3, [sp, #8]
 800a398:	2200      	movs	r2, #0
 800a39a:	3314      	adds	r3, #20
 800a39c:	469c      	mov	ip, r3
 800a39e:	19bb      	adds	r3, r7, r6
 800a3a0:	009b      	lsls	r3, r3, #2
 800a3a2:	4463      	add	r3, ip
 800a3a4:	9304      	str	r3, [sp, #16]
 800a3a6:	4663      	mov	r3, ip
 800a3a8:	9904      	ldr	r1, [sp, #16]
 800a3aa:	428b      	cmp	r3, r1
 800a3ac:	d32a      	bcc.n	800a404 <__multiply+0xb0>
 800a3ae:	0023      	movs	r3, r4
 800a3b0:	00bf      	lsls	r7, r7, #2
 800a3b2:	3314      	adds	r3, #20
 800a3b4:	3514      	adds	r5, #20
 800a3b6:	9308      	str	r3, [sp, #32]
 800a3b8:	00b6      	lsls	r6, r6, #2
 800a3ba:	19db      	adds	r3, r3, r7
 800a3bc:	9305      	str	r3, [sp, #20]
 800a3be:	19ab      	adds	r3, r5, r6
 800a3c0:	9309      	str	r3, [sp, #36]	@ 0x24
 800a3c2:	2304      	movs	r3, #4
 800a3c4:	9306      	str	r3, [sp, #24]
 800a3c6:	0023      	movs	r3, r4
 800a3c8:	9a05      	ldr	r2, [sp, #20]
 800a3ca:	3315      	adds	r3, #21
 800a3cc:	9501      	str	r5, [sp, #4]
 800a3ce:	429a      	cmp	r2, r3
 800a3d0:	d305      	bcc.n	800a3de <__multiply+0x8a>
 800a3d2:	1b13      	subs	r3, r2, r4
 800a3d4:	3b15      	subs	r3, #21
 800a3d6:	089b      	lsrs	r3, r3, #2
 800a3d8:	3301      	adds	r3, #1
 800a3da:	009b      	lsls	r3, r3, #2
 800a3dc:	9306      	str	r3, [sp, #24]
 800a3de:	9b01      	ldr	r3, [sp, #4]
 800a3e0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a3e2:	4293      	cmp	r3, r2
 800a3e4:	d310      	bcc.n	800a408 <__multiply+0xb4>
 800a3e6:	9b03      	ldr	r3, [sp, #12]
 800a3e8:	2b00      	cmp	r3, #0
 800a3ea:	dd05      	ble.n	800a3f8 <__multiply+0xa4>
 800a3ec:	9b04      	ldr	r3, [sp, #16]
 800a3ee:	3b04      	subs	r3, #4
 800a3f0:	9304      	str	r3, [sp, #16]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	2b00      	cmp	r3, #0
 800a3f6:	d056      	beq.n	800a4a6 <__multiply+0x152>
 800a3f8:	9b02      	ldr	r3, [sp, #8]
 800a3fa:	9a03      	ldr	r2, [sp, #12]
 800a3fc:	0018      	movs	r0, r3
 800a3fe:	611a      	str	r2, [r3, #16]
 800a400:	b00b      	add	sp, #44	@ 0x2c
 800a402:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a404:	c304      	stmia	r3!, {r2}
 800a406:	e7cf      	b.n	800a3a8 <__multiply+0x54>
 800a408:	9b01      	ldr	r3, [sp, #4]
 800a40a:	6818      	ldr	r0, [r3, #0]
 800a40c:	b280      	uxth	r0, r0
 800a40e:	2800      	cmp	r0, #0
 800a410:	d01e      	beq.n	800a450 <__multiply+0xfc>
 800a412:	4667      	mov	r7, ip
 800a414:	2500      	movs	r5, #0
 800a416:	9e08      	ldr	r6, [sp, #32]
 800a418:	ce02      	ldmia	r6!, {r1}
 800a41a:	683b      	ldr	r3, [r7, #0]
 800a41c:	9307      	str	r3, [sp, #28]
 800a41e:	b28b      	uxth	r3, r1
 800a420:	4343      	muls	r3, r0
 800a422:	001a      	movs	r2, r3
 800a424:	466b      	mov	r3, sp
 800a426:	0c09      	lsrs	r1, r1, #16
 800a428:	8b9b      	ldrh	r3, [r3, #28]
 800a42a:	4341      	muls	r1, r0
 800a42c:	18d3      	adds	r3, r2, r3
 800a42e:	9a07      	ldr	r2, [sp, #28]
 800a430:	195b      	adds	r3, r3, r5
 800a432:	0c12      	lsrs	r2, r2, #16
 800a434:	1889      	adds	r1, r1, r2
 800a436:	0c1a      	lsrs	r2, r3, #16
 800a438:	188a      	adds	r2, r1, r2
 800a43a:	b29b      	uxth	r3, r3
 800a43c:	0c15      	lsrs	r5, r2, #16
 800a43e:	0412      	lsls	r2, r2, #16
 800a440:	431a      	orrs	r2, r3
 800a442:	9b05      	ldr	r3, [sp, #20]
 800a444:	c704      	stmia	r7!, {r2}
 800a446:	42b3      	cmp	r3, r6
 800a448:	d8e6      	bhi.n	800a418 <__multiply+0xc4>
 800a44a:	4663      	mov	r3, ip
 800a44c:	9a06      	ldr	r2, [sp, #24]
 800a44e:	509d      	str	r5, [r3, r2]
 800a450:	9b01      	ldr	r3, [sp, #4]
 800a452:	6818      	ldr	r0, [r3, #0]
 800a454:	0c00      	lsrs	r0, r0, #16
 800a456:	d020      	beq.n	800a49a <__multiply+0x146>
 800a458:	4663      	mov	r3, ip
 800a45a:	0025      	movs	r5, r4
 800a45c:	4661      	mov	r1, ip
 800a45e:	2700      	movs	r7, #0
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	3514      	adds	r5, #20
 800a464:	682a      	ldr	r2, [r5, #0]
 800a466:	680e      	ldr	r6, [r1, #0]
 800a468:	b292      	uxth	r2, r2
 800a46a:	4342      	muls	r2, r0
 800a46c:	0c36      	lsrs	r6, r6, #16
 800a46e:	1992      	adds	r2, r2, r6
 800a470:	19d2      	adds	r2, r2, r7
 800a472:	0416      	lsls	r6, r2, #16
 800a474:	b29b      	uxth	r3, r3
 800a476:	431e      	orrs	r6, r3
 800a478:	600e      	str	r6, [r1, #0]
 800a47a:	cd40      	ldmia	r5!, {r6}
 800a47c:	684b      	ldr	r3, [r1, #4]
 800a47e:	0c36      	lsrs	r6, r6, #16
 800a480:	4346      	muls	r6, r0
 800a482:	b29b      	uxth	r3, r3
 800a484:	0c12      	lsrs	r2, r2, #16
 800a486:	18f3      	adds	r3, r6, r3
 800a488:	189b      	adds	r3, r3, r2
 800a48a:	9a05      	ldr	r2, [sp, #20]
 800a48c:	0c1f      	lsrs	r7, r3, #16
 800a48e:	3104      	adds	r1, #4
 800a490:	42aa      	cmp	r2, r5
 800a492:	d8e7      	bhi.n	800a464 <__multiply+0x110>
 800a494:	4662      	mov	r2, ip
 800a496:	9906      	ldr	r1, [sp, #24]
 800a498:	5053      	str	r3, [r2, r1]
 800a49a:	9b01      	ldr	r3, [sp, #4]
 800a49c:	3304      	adds	r3, #4
 800a49e:	9301      	str	r3, [sp, #4]
 800a4a0:	2304      	movs	r3, #4
 800a4a2:	449c      	add	ip, r3
 800a4a4:	e79b      	b.n	800a3de <__multiply+0x8a>
 800a4a6:	9b03      	ldr	r3, [sp, #12]
 800a4a8:	3b01      	subs	r3, #1
 800a4aa:	9303      	str	r3, [sp, #12]
 800a4ac:	e79b      	b.n	800a3e6 <__multiply+0x92>
 800a4ae:	46c0      	nop			@ (mov r8, r8)
 800a4b0:	0800b714 	.word	0x0800b714
 800a4b4:	0800b725 	.word	0x0800b725

0800a4b8 <__pow5mult>:
 800a4b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a4ba:	2303      	movs	r3, #3
 800a4bc:	0015      	movs	r5, r2
 800a4be:	0007      	movs	r7, r0
 800a4c0:	000e      	movs	r6, r1
 800a4c2:	401a      	ands	r2, r3
 800a4c4:	421d      	tst	r5, r3
 800a4c6:	d008      	beq.n	800a4da <__pow5mult+0x22>
 800a4c8:	4925      	ldr	r1, [pc, #148]	@ (800a560 <__pow5mult+0xa8>)
 800a4ca:	3a01      	subs	r2, #1
 800a4cc:	0092      	lsls	r2, r2, #2
 800a4ce:	5852      	ldr	r2, [r2, r1]
 800a4d0:	2300      	movs	r3, #0
 800a4d2:	0031      	movs	r1, r6
 800a4d4:	f7ff fe92 	bl	800a1fc <__multadd>
 800a4d8:	0006      	movs	r6, r0
 800a4da:	10ad      	asrs	r5, r5, #2
 800a4dc:	d03d      	beq.n	800a55a <__pow5mult+0xa2>
 800a4de:	69fc      	ldr	r4, [r7, #28]
 800a4e0:	2c00      	cmp	r4, #0
 800a4e2:	d10f      	bne.n	800a504 <__pow5mult+0x4c>
 800a4e4:	2010      	movs	r0, #16
 800a4e6:	f7ff fd65 	bl	8009fb4 <malloc>
 800a4ea:	1e02      	subs	r2, r0, #0
 800a4ec:	61f8      	str	r0, [r7, #28]
 800a4ee:	d105      	bne.n	800a4fc <__pow5mult+0x44>
 800a4f0:	21b4      	movs	r1, #180	@ 0xb4
 800a4f2:	4b1c      	ldr	r3, [pc, #112]	@ (800a564 <__pow5mult+0xac>)
 800a4f4:	481c      	ldr	r0, [pc, #112]	@ (800a568 <__pow5mult+0xb0>)
 800a4f6:	31ff      	adds	r1, #255	@ 0xff
 800a4f8:	f000 fde0 	bl	800b0bc <__assert_func>
 800a4fc:	6044      	str	r4, [r0, #4]
 800a4fe:	6084      	str	r4, [r0, #8]
 800a500:	6004      	str	r4, [r0, #0]
 800a502:	60c4      	str	r4, [r0, #12]
 800a504:	69fb      	ldr	r3, [r7, #28]
 800a506:	689c      	ldr	r4, [r3, #8]
 800a508:	9301      	str	r3, [sp, #4]
 800a50a:	2c00      	cmp	r4, #0
 800a50c:	d108      	bne.n	800a520 <__pow5mult+0x68>
 800a50e:	0038      	movs	r0, r7
 800a510:	4916      	ldr	r1, [pc, #88]	@ (800a56c <__pow5mult+0xb4>)
 800a512:	f7ff ff07 	bl	800a324 <__i2b>
 800a516:	9b01      	ldr	r3, [sp, #4]
 800a518:	0004      	movs	r4, r0
 800a51a:	6098      	str	r0, [r3, #8]
 800a51c:	2300      	movs	r3, #0
 800a51e:	6003      	str	r3, [r0, #0]
 800a520:	2301      	movs	r3, #1
 800a522:	421d      	tst	r5, r3
 800a524:	d00a      	beq.n	800a53c <__pow5mult+0x84>
 800a526:	0031      	movs	r1, r6
 800a528:	0022      	movs	r2, r4
 800a52a:	0038      	movs	r0, r7
 800a52c:	f7ff ff12 	bl	800a354 <__multiply>
 800a530:	0031      	movs	r1, r6
 800a532:	9001      	str	r0, [sp, #4]
 800a534:	0038      	movs	r0, r7
 800a536:	f7ff fe3d 	bl	800a1b4 <_Bfree>
 800a53a:	9e01      	ldr	r6, [sp, #4]
 800a53c:	106d      	asrs	r5, r5, #1
 800a53e:	d00c      	beq.n	800a55a <__pow5mult+0xa2>
 800a540:	6820      	ldr	r0, [r4, #0]
 800a542:	2800      	cmp	r0, #0
 800a544:	d107      	bne.n	800a556 <__pow5mult+0x9e>
 800a546:	0022      	movs	r2, r4
 800a548:	0021      	movs	r1, r4
 800a54a:	0038      	movs	r0, r7
 800a54c:	f7ff ff02 	bl	800a354 <__multiply>
 800a550:	2300      	movs	r3, #0
 800a552:	6020      	str	r0, [r4, #0]
 800a554:	6003      	str	r3, [r0, #0]
 800a556:	0004      	movs	r4, r0
 800a558:	e7e2      	b.n	800a520 <__pow5mult+0x68>
 800a55a:	0030      	movs	r0, r6
 800a55c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a55e:	46c0      	nop			@ (mov r8, r8)
 800a560:	0800b780 	.word	0x0800b780
 800a564:	0800b6a5 	.word	0x0800b6a5
 800a568:	0800b725 	.word	0x0800b725
 800a56c:	00000271 	.word	0x00000271

0800a570 <__lshift>:
 800a570:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a572:	000c      	movs	r4, r1
 800a574:	0016      	movs	r6, r2
 800a576:	6923      	ldr	r3, [r4, #16]
 800a578:	1157      	asrs	r7, r2, #5
 800a57a:	b085      	sub	sp, #20
 800a57c:	18fb      	adds	r3, r7, r3
 800a57e:	9301      	str	r3, [sp, #4]
 800a580:	3301      	adds	r3, #1
 800a582:	9300      	str	r3, [sp, #0]
 800a584:	6849      	ldr	r1, [r1, #4]
 800a586:	68a3      	ldr	r3, [r4, #8]
 800a588:	9002      	str	r0, [sp, #8]
 800a58a:	9a00      	ldr	r2, [sp, #0]
 800a58c:	4293      	cmp	r3, r2
 800a58e:	db10      	blt.n	800a5b2 <__lshift+0x42>
 800a590:	9802      	ldr	r0, [sp, #8]
 800a592:	f7ff fdcb 	bl	800a12c <_Balloc>
 800a596:	2300      	movs	r3, #0
 800a598:	0001      	movs	r1, r0
 800a59a:	0005      	movs	r5, r0
 800a59c:	001a      	movs	r2, r3
 800a59e:	3114      	adds	r1, #20
 800a5a0:	4298      	cmp	r0, r3
 800a5a2:	d10c      	bne.n	800a5be <__lshift+0x4e>
 800a5a4:	21ef      	movs	r1, #239	@ 0xef
 800a5a6:	002a      	movs	r2, r5
 800a5a8:	4b25      	ldr	r3, [pc, #148]	@ (800a640 <__lshift+0xd0>)
 800a5aa:	4826      	ldr	r0, [pc, #152]	@ (800a644 <__lshift+0xd4>)
 800a5ac:	0049      	lsls	r1, r1, #1
 800a5ae:	f000 fd85 	bl	800b0bc <__assert_func>
 800a5b2:	3101      	adds	r1, #1
 800a5b4:	005b      	lsls	r3, r3, #1
 800a5b6:	e7e8      	b.n	800a58a <__lshift+0x1a>
 800a5b8:	0098      	lsls	r0, r3, #2
 800a5ba:	500a      	str	r2, [r1, r0]
 800a5bc:	3301      	adds	r3, #1
 800a5be:	42bb      	cmp	r3, r7
 800a5c0:	dbfa      	blt.n	800a5b8 <__lshift+0x48>
 800a5c2:	43fb      	mvns	r3, r7
 800a5c4:	17db      	asrs	r3, r3, #31
 800a5c6:	401f      	ands	r7, r3
 800a5c8:	00bf      	lsls	r7, r7, #2
 800a5ca:	0023      	movs	r3, r4
 800a5cc:	201f      	movs	r0, #31
 800a5ce:	19c9      	adds	r1, r1, r7
 800a5d0:	0037      	movs	r7, r6
 800a5d2:	6922      	ldr	r2, [r4, #16]
 800a5d4:	3314      	adds	r3, #20
 800a5d6:	0092      	lsls	r2, r2, #2
 800a5d8:	189a      	adds	r2, r3, r2
 800a5da:	4007      	ands	r7, r0
 800a5dc:	4206      	tst	r6, r0
 800a5de:	d029      	beq.n	800a634 <__lshift+0xc4>
 800a5e0:	3001      	adds	r0, #1
 800a5e2:	1bc0      	subs	r0, r0, r7
 800a5e4:	9003      	str	r0, [sp, #12]
 800a5e6:	468c      	mov	ip, r1
 800a5e8:	2000      	movs	r0, #0
 800a5ea:	681e      	ldr	r6, [r3, #0]
 800a5ec:	40be      	lsls	r6, r7
 800a5ee:	4306      	orrs	r6, r0
 800a5f0:	4660      	mov	r0, ip
 800a5f2:	c040      	stmia	r0!, {r6}
 800a5f4:	4684      	mov	ip, r0
 800a5f6:	9e03      	ldr	r6, [sp, #12]
 800a5f8:	cb01      	ldmia	r3!, {r0}
 800a5fa:	40f0      	lsrs	r0, r6
 800a5fc:	429a      	cmp	r2, r3
 800a5fe:	d8f4      	bhi.n	800a5ea <__lshift+0x7a>
 800a600:	0026      	movs	r6, r4
 800a602:	3615      	adds	r6, #21
 800a604:	2304      	movs	r3, #4
 800a606:	42b2      	cmp	r2, r6
 800a608:	d304      	bcc.n	800a614 <__lshift+0xa4>
 800a60a:	1b13      	subs	r3, r2, r4
 800a60c:	3b15      	subs	r3, #21
 800a60e:	089b      	lsrs	r3, r3, #2
 800a610:	3301      	adds	r3, #1
 800a612:	009b      	lsls	r3, r3, #2
 800a614:	50c8      	str	r0, [r1, r3]
 800a616:	2800      	cmp	r0, #0
 800a618:	d002      	beq.n	800a620 <__lshift+0xb0>
 800a61a:	9b01      	ldr	r3, [sp, #4]
 800a61c:	3302      	adds	r3, #2
 800a61e:	9300      	str	r3, [sp, #0]
 800a620:	9b00      	ldr	r3, [sp, #0]
 800a622:	9802      	ldr	r0, [sp, #8]
 800a624:	3b01      	subs	r3, #1
 800a626:	0021      	movs	r1, r4
 800a628:	612b      	str	r3, [r5, #16]
 800a62a:	f7ff fdc3 	bl	800a1b4 <_Bfree>
 800a62e:	0028      	movs	r0, r5
 800a630:	b005      	add	sp, #20
 800a632:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a634:	cb01      	ldmia	r3!, {r0}
 800a636:	c101      	stmia	r1!, {r0}
 800a638:	429a      	cmp	r2, r3
 800a63a:	d8fb      	bhi.n	800a634 <__lshift+0xc4>
 800a63c:	e7f0      	b.n	800a620 <__lshift+0xb0>
 800a63e:	46c0      	nop			@ (mov r8, r8)
 800a640:	0800b714 	.word	0x0800b714
 800a644:	0800b725 	.word	0x0800b725

0800a648 <__mcmp>:
 800a648:	b530      	push	{r4, r5, lr}
 800a64a:	690b      	ldr	r3, [r1, #16]
 800a64c:	6904      	ldr	r4, [r0, #16]
 800a64e:	0002      	movs	r2, r0
 800a650:	1ae0      	subs	r0, r4, r3
 800a652:	429c      	cmp	r4, r3
 800a654:	d10f      	bne.n	800a676 <__mcmp+0x2e>
 800a656:	3214      	adds	r2, #20
 800a658:	009b      	lsls	r3, r3, #2
 800a65a:	3114      	adds	r1, #20
 800a65c:	0014      	movs	r4, r2
 800a65e:	18c9      	adds	r1, r1, r3
 800a660:	18d2      	adds	r2, r2, r3
 800a662:	3a04      	subs	r2, #4
 800a664:	3904      	subs	r1, #4
 800a666:	6815      	ldr	r5, [r2, #0]
 800a668:	680b      	ldr	r3, [r1, #0]
 800a66a:	429d      	cmp	r5, r3
 800a66c:	d004      	beq.n	800a678 <__mcmp+0x30>
 800a66e:	2001      	movs	r0, #1
 800a670:	429d      	cmp	r5, r3
 800a672:	d200      	bcs.n	800a676 <__mcmp+0x2e>
 800a674:	3802      	subs	r0, #2
 800a676:	bd30      	pop	{r4, r5, pc}
 800a678:	4294      	cmp	r4, r2
 800a67a:	d3f2      	bcc.n	800a662 <__mcmp+0x1a>
 800a67c:	e7fb      	b.n	800a676 <__mcmp+0x2e>
	...

0800a680 <__mdiff>:
 800a680:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a682:	000c      	movs	r4, r1
 800a684:	b087      	sub	sp, #28
 800a686:	9000      	str	r0, [sp, #0]
 800a688:	0011      	movs	r1, r2
 800a68a:	0020      	movs	r0, r4
 800a68c:	0017      	movs	r7, r2
 800a68e:	f7ff ffdb 	bl	800a648 <__mcmp>
 800a692:	1e05      	subs	r5, r0, #0
 800a694:	d110      	bne.n	800a6b8 <__mdiff+0x38>
 800a696:	0001      	movs	r1, r0
 800a698:	9800      	ldr	r0, [sp, #0]
 800a69a:	f7ff fd47 	bl	800a12c <_Balloc>
 800a69e:	1e02      	subs	r2, r0, #0
 800a6a0:	d104      	bne.n	800a6ac <__mdiff+0x2c>
 800a6a2:	4b40      	ldr	r3, [pc, #256]	@ (800a7a4 <__mdiff+0x124>)
 800a6a4:	4840      	ldr	r0, [pc, #256]	@ (800a7a8 <__mdiff+0x128>)
 800a6a6:	4941      	ldr	r1, [pc, #260]	@ (800a7ac <__mdiff+0x12c>)
 800a6a8:	f000 fd08 	bl	800b0bc <__assert_func>
 800a6ac:	2301      	movs	r3, #1
 800a6ae:	6145      	str	r5, [r0, #20]
 800a6b0:	6103      	str	r3, [r0, #16]
 800a6b2:	0010      	movs	r0, r2
 800a6b4:	b007      	add	sp, #28
 800a6b6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a6b8:	2600      	movs	r6, #0
 800a6ba:	42b0      	cmp	r0, r6
 800a6bc:	da03      	bge.n	800a6c6 <__mdiff+0x46>
 800a6be:	0023      	movs	r3, r4
 800a6c0:	003c      	movs	r4, r7
 800a6c2:	001f      	movs	r7, r3
 800a6c4:	3601      	adds	r6, #1
 800a6c6:	6861      	ldr	r1, [r4, #4]
 800a6c8:	9800      	ldr	r0, [sp, #0]
 800a6ca:	f7ff fd2f 	bl	800a12c <_Balloc>
 800a6ce:	1e02      	subs	r2, r0, #0
 800a6d0:	d103      	bne.n	800a6da <__mdiff+0x5a>
 800a6d2:	4b34      	ldr	r3, [pc, #208]	@ (800a7a4 <__mdiff+0x124>)
 800a6d4:	4834      	ldr	r0, [pc, #208]	@ (800a7a8 <__mdiff+0x128>)
 800a6d6:	4936      	ldr	r1, [pc, #216]	@ (800a7b0 <__mdiff+0x130>)
 800a6d8:	e7e6      	b.n	800a6a8 <__mdiff+0x28>
 800a6da:	6923      	ldr	r3, [r4, #16]
 800a6dc:	3414      	adds	r4, #20
 800a6de:	9300      	str	r3, [sp, #0]
 800a6e0:	009b      	lsls	r3, r3, #2
 800a6e2:	18e3      	adds	r3, r4, r3
 800a6e4:	0021      	movs	r1, r4
 800a6e6:	9401      	str	r4, [sp, #4]
 800a6e8:	003c      	movs	r4, r7
 800a6ea:	9302      	str	r3, [sp, #8]
 800a6ec:	693b      	ldr	r3, [r7, #16]
 800a6ee:	3414      	adds	r4, #20
 800a6f0:	009b      	lsls	r3, r3, #2
 800a6f2:	18e3      	adds	r3, r4, r3
 800a6f4:	9303      	str	r3, [sp, #12]
 800a6f6:	0003      	movs	r3, r0
 800a6f8:	60c6      	str	r6, [r0, #12]
 800a6fa:	468c      	mov	ip, r1
 800a6fc:	2000      	movs	r0, #0
 800a6fe:	3314      	adds	r3, #20
 800a700:	9304      	str	r3, [sp, #16]
 800a702:	9305      	str	r3, [sp, #20]
 800a704:	4663      	mov	r3, ip
 800a706:	cb20      	ldmia	r3!, {r5}
 800a708:	b2a9      	uxth	r1, r5
 800a70a:	000e      	movs	r6, r1
 800a70c:	469c      	mov	ip, r3
 800a70e:	cc08      	ldmia	r4!, {r3}
 800a710:	0c2d      	lsrs	r5, r5, #16
 800a712:	b299      	uxth	r1, r3
 800a714:	1a71      	subs	r1, r6, r1
 800a716:	1809      	adds	r1, r1, r0
 800a718:	0c1b      	lsrs	r3, r3, #16
 800a71a:	1408      	asrs	r0, r1, #16
 800a71c:	1aeb      	subs	r3, r5, r3
 800a71e:	181b      	adds	r3, r3, r0
 800a720:	1418      	asrs	r0, r3, #16
 800a722:	b289      	uxth	r1, r1
 800a724:	041b      	lsls	r3, r3, #16
 800a726:	4319      	orrs	r1, r3
 800a728:	9b05      	ldr	r3, [sp, #20]
 800a72a:	c302      	stmia	r3!, {r1}
 800a72c:	9305      	str	r3, [sp, #20]
 800a72e:	9b03      	ldr	r3, [sp, #12]
 800a730:	42a3      	cmp	r3, r4
 800a732:	d8e7      	bhi.n	800a704 <__mdiff+0x84>
 800a734:	0039      	movs	r1, r7
 800a736:	9c03      	ldr	r4, [sp, #12]
 800a738:	3115      	adds	r1, #21
 800a73a:	2304      	movs	r3, #4
 800a73c:	428c      	cmp	r4, r1
 800a73e:	d304      	bcc.n	800a74a <__mdiff+0xca>
 800a740:	1be3      	subs	r3, r4, r7
 800a742:	3b15      	subs	r3, #21
 800a744:	089b      	lsrs	r3, r3, #2
 800a746:	3301      	adds	r3, #1
 800a748:	009b      	lsls	r3, r3, #2
 800a74a:	9901      	ldr	r1, [sp, #4]
 800a74c:	18cd      	adds	r5, r1, r3
 800a74e:	9904      	ldr	r1, [sp, #16]
 800a750:	002e      	movs	r6, r5
 800a752:	18cb      	adds	r3, r1, r3
 800a754:	001f      	movs	r7, r3
 800a756:	9902      	ldr	r1, [sp, #8]
 800a758:	428e      	cmp	r6, r1
 800a75a:	d311      	bcc.n	800a780 <__mdiff+0x100>
 800a75c:	9c02      	ldr	r4, [sp, #8]
 800a75e:	1ee9      	subs	r1, r5, #3
 800a760:	2000      	movs	r0, #0
 800a762:	428c      	cmp	r4, r1
 800a764:	d304      	bcc.n	800a770 <__mdiff+0xf0>
 800a766:	0021      	movs	r1, r4
 800a768:	3103      	adds	r1, #3
 800a76a:	1b49      	subs	r1, r1, r5
 800a76c:	0889      	lsrs	r1, r1, #2
 800a76e:	0088      	lsls	r0, r1, #2
 800a770:	181b      	adds	r3, r3, r0
 800a772:	3b04      	subs	r3, #4
 800a774:	6819      	ldr	r1, [r3, #0]
 800a776:	2900      	cmp	r1, #0
 800a778:	d010      	beq.n	800a79c <__mdiff+0x11c>
 800a77a:	9b00      	ldr	r3, [sp, #0]
 800a77c:	6113      	str	r3, [r2, #16]
 800a77e:	e798      	b.n	800a6b2 <__mdiff+0x32>
 800a780:	4684      	mov	ip, r0
 800a782:	ce02      	ldmia	r6!, {r1}
 800a784:	b288      	uxth	r0, r1
 800a786:	4460      	add	r0, ip
 800a788:	1400      	asrs	r0, r0, #16
 800a78a:	0c0c      	lsrs	r4, r1, #16
 800a78c:	1904      	adds	r4, r0, r4
 800a78e:	4461      	add	r1, ip
 800a790:	1420      	asrs	r0, r4, #16
 800a792:	b289      	uxth	r1, r1
 800a794:	0424      	lsls	r4, r4, #16
 800a796:	4321      	orrs	r1, r4
 800a798:	c702      	stmia	r7!, {r1}
 800a79a:	e7dc      	b.n	800a756 <__mdiff+0xd6>
 800a79c:	9900      	ldr	r1, [sp, #0]
 800a79e:	3901      	subs	r1, #1
 800a7a0:	9100      	str	r1, [sp, #0]
 800a7a2:	e7e6      	b.n	800a772 <__mdiff+0xf2>
 800a7a4:	0800b714 	.word	0x0800b714
 800a7a8:	0800b725 	.word	0x0800b725
 800a7ac:	00000237 	.word	0x00000237
 800a7b0:	00000245 	.word	0x00000245

0800a7b4 <__d2b>:
 800a7b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a7b6:	2101      	movs	r1, #1
 800a7b8:	0016      	movs	r6, r2
 800a7ba:	001f      	movs	r7, r3
 800a7bc:	f7ff fcb6 	bl	800a12c <_Balloc>
 800a7c0:	1e04      	subs	r4, r0, #0
 800a7c2:	d105      	bne.n	800a7d0 <__d2b+0x1c>
 800a7c4:	0022      	movs	r2, r4
 800a7c6:	4b25      	ldr	r3, [pc, #148]	@ (800a85c <__d2b+0xa8>)
 800a7c8:	4825      	ldr	r0, [pc, #148]	@ (800a860 <__d2b+0xac>)
 800a7ca:	4926      	ldr	r1, [pc, #152]	@ (800a864 <__d2b+0xb0>)
 800a7cc:	f000 fc76 	bl	800b0bc <__assert_func>
 800a7d0:	033b      	lsls	r3, r7, #12
 800a7d2:	007d      	lsls	r5, r7, #1
 800a7d4:	0b1b      	lsrs	r3, r3, #12
 800a7d6:	0d6d      	lsrs	r5, r5, #21
 800a7d8:	d002      	beq.n	800a7e0 <__d2b+0x2c>
 800a7da:	2280      	movs	r2, #128	@ 0x80
 800a7dc:	0352      	lsls	r2, r2, #13
 800a7de:	4313      	orrs	r3, r2
 800a7e0:	9301      	str	r3, [sp, #4]
 800a7e2:	2e00      	cmp	r6, #0
 800a7e4:	d025      	beq.n	800a832 <__d2b+0x7e>
 800a7e6:	4668      	mov	r0, sp
 800a7e8:	9600      	str	r6, [sp, #0]
 800a7ea:	f7ff fd6c 	bl	800a2c6 <__lo0bits>
 800a7ee:	9b01      	ldr	r3, [sp, #4]
 800a7f0:	9900      	ldr	r1, [sp, #0]
 800a7f2:	2800      	cmp	r0, #0
 800a7f4:	d01b      	beq.n	800a82e <__d2b+0x7a>
 800a7f6:	2220      	movs	r2, #32
 800a7f8:	001e      	movs	r6, r3
 800a7fa:	1a12      	subs	r2, r2, r0
 800a7fc:	4096      	lsls	r6, r2
 800a7fe:	0032      	movs	r2, r6
 800a800:	40c3      	lsrs	r3, r0
 800a802:	430a      	orrs	r2, r1
 800a804:	6162      	str	r2, [r4, #20]
 800a806:	9301      	str	r3, [sp, #4]
 800a808:	9e01      	ldr	r6, [sp, #4]
 800a80a:	61a6      	str	r6, [r4, #24]
 800a80c:	1e73      	subs	r3, r6, #1
 800a80e:	419e      	sbcs	r6, r3
 800a810:	3601      	adds	r6, #1
 800a812:	6126      	str	r6, [r4, #16]
 800a814:	2d00      	cmp	r5, #0
 800a816:	d014      	beq.n	800a842 <__d2b+0x8e>
 800a818:	2635      	movs	r6, #53	@ 0x35
 800a81a:	4b13      	ldr	r3, [pc, #76]	@ (800a868 <__d2b+0xb4>)
 800a81c:	18ed      	adds	r5, r5, r3
 800a81e:	9b08      	ldr	r3, [sp, #32]
 800a820:	182d      	adds	r5, r5, r0
 800a822:	601d      	str	r5, [r3, #0]
 800a824:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a826:	1a36      	subs	r6, r6, r0
 800a828:	601e      	str	r6, [r3, #0]
 800a82a:	0020      	movs	r0, r4
 800a82c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800a82e:	6161      	str	r1, [r4, #20]
 800a830:	e7ea      	b.n	800a808 <__d2b+0x54>
 800a832:	a801      	add	r0, sp, #4
 800a834:	f7ff fd47 	bl	800a2c6 <__lo0bits>
 800a838:	9b01      	ldr	r3, [sp, #4]
 800a83a:	2601      	movs	r6, #1
 800a83c:	6163      	str	r3, [r4, #20]
 800a83e:	3020      	adds	r0, #32
 800a840:	e7e7      	b.n	800a812 <__d2b+0x5e>
 800a842:	4b0a      	ldr	r3, [pc, #40]	@ (800a86c <__d2b+0xb8>)
 800a844:	18c0      	adds	r0, r0, r3
 800a846:	9b08      	ldr	r3, [sp, #32]
 800a848:	6018      	str	r0, [r3, #0]
 800a84a:	4b09      	ldr	r3, [pc, #36]	@ (800a870 <__d2b+0xbc>)
 800a84c:	18f3      	adds	r3, r6, r3
 800a84e:	009b      	lsls	r3, r3, #2
 800a850:	18e3      	adds	r3, r4, r3
 800a852:	6958      	ldr	r0, [r3, #20]
 800a854:	f7ff fd16 	bl	800a284 <__hi0bits>
 800a858:	0176      	lsls	r6, r6, #5
 800a85a:	e7e3      	b.n	800a824 <__d2b+0x70>
 800a85c:	0800b714 	.word	0x0800b714
 800a860:	0800b725 	.word	0x0800b725
 800a864:	0000030f 	.word	0x0000030f
 800a868:	fffffbcd 	.word	0xfffffbcd
 800a86c:	fffffbce 	.word	0xfffffbce
 800a870:	3fffffff 	.word	0x3fffffff

0800a874 <__ssputs_r>:
 800a874:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a876:	688e      	ldr	r6, [r1, #8]
 800a878:	b085      	sub	sp, #20
 800a87a:	001f      	movs	r7, r3
 800a87c:	000c      	movs	r4, r1
 800a87e:	680b      	ldr	r3, [r1, #0]
 800a880:	9002      	str	r0, [sp, #8]
 800a882:	9203      	str	r2, [sp, #12]
 800a884:	42be      	cmp	r6, r7
 800a886:	d830      	bhi.n	800a8ea <__ssputs_r+0x76>
 800a888:	210c      	movs	r1, #12
 800a88a:	5e62      	ldrsh	r2, [r4, r1]
 800a88c:	2190      	movs	r1, #144	@ 0x90
 800a88e:	00c9      	lsls	r1, r1, #3
 800a890:	420a      	tst	r2, r1
 800a892:	d028      	beq.n	800a8e6 <__ssputs_r+0x72>
 800a894:	2003      	movs	r0, #3
 800a896:	6921      	ldr	r1, [r4, #16]
 800a898:	1a5b      	subs	r3, r3, r1
 800a89a:	9301      	str	r3, [sp, #4]
 800a89c:	6963      	ldr	r3, [r4, #20]
 800a89e:	4343      	muls	r3, r0
 800a8a0:	9801      	ldr	r0, [sp, #4]
 800a8a2:	0fdd      	lsrs	r5, r3, #31
 800a8a4:	18ed      	adds	r5, r5, r3
 800a8a6:	1c7b      	adds	r3, r7, #1
 800a8a8:	181b      	adds	r3, r3, r0
 800a8aa:	106d      	asrs	r5, r5, #1
 800a8ac:	42ab      	cmp	r3, r5
 800a8ae:	d900      	bls.n	800a8b2 <__ssputs_r+0x3e>
 800a8b0:	001d      	movs	r5, r3
 800a8b2:	0552      	lsls	r2, r2, #21
 800a8b4:	d528      	bpl.n	800a908 <__ssputs_r+0x94>
 800a8b6:	0029      	movs	r1, r5
 800a8b8:	9802      	ldr	r0, [sp, #8]
 800a8ba:	f7ff fba7 	bl	800a00c <_malloc_r>
 800a8be:	1e06      	subs	r6, r0, #0
 800a8c0:	d02c      	beq.n	800a91c <__ssputs_r+0xa8>
 800a8c2:	9a01      	ldr	r2, [sp, #4]
 800a8c4:	6921      	ldr	r1, [r4, #16]
 800a8c6:	f000 fbef 	bl	800b0a8 <memcpy>
 800a8ca:	89a2      	ldrh	r2, [r4, #12]
 800a8cc:	4b18      	ldr	r3, [pc, #96]	@ (800a930 <__ssputs_r+0xbc>)
 800a8ce:	401a      	ands	r2, r3
 800a8d0:	2380      	movs	r3, #128	@ 0x80
 800a8d2:	4313      	orrs	r3, r2
 800a8d4:	81a3      	strh	r3, [r4, #12]
 800a8d6:	9b01      	ldr	r3, [sp, #4]
 800a8d8:	6126      	str	r6, [r4, #16]
 800a8da:	18f6      	adds	r6, r6, r3
 800a8dc:	6026      	str	r6, [r4, #0]
 800a8de:	003e      	movs	r6, r7
 800a8e0:	6165      	str	r5, [r4, #20]
 800a8e2:	1aed      	subs	r5, r5, r3
 800a8e4:	60a5      	str	r5, [r4, #8]
 800a8e6:	42be      	cmp	r6, r7
 800a8e8:	d900      	bls.n	800a8ec <__ssputs_r+0x78>
 800a8ea:	003e      	movs	r6, r7
 800a8ec:	0032      	movs	r2, r6
 800a8ee:	9903      	ldr	r1, [sp, #12]
 800a8f0:	6820      	ldr	r0, [r4, #0]
 800a8f2:	f000 fbb3 	bl	800b05c <memmove>
 800a8f6:	2000      	movs	r0, #0
 800a8f8:	68a3      	ldr	r3, [r4, #8]
 800a8fa:	1b9b      	subs	r3, r3, r6
 800a8fc:	60a3      	str	r3, [r4, #8]
 800a8fe:	6823      	ldr	r3, [r4, #0]
 800a900:	199b      	adds	r3, r3, r6
 800a902:	6023      	str	r3, [r4, #0]
 800a904:	b005      	add	sp, #20
 800a906:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a908:	002a      	movs	r2, r5
 800a90a:	9802      	ldr	r0, [sp, #8]
 800a90c:	f000 fc33 	bl	800b176 <_realloc_r>
 800a910:	1e06      	subs	r6, r0, #0
 800a912:	d1e0      	bne.n	800a8d6 <__ssputs_r+0x62>
 800a914:	6921      	ldr	r1, [r4, #16]
 800a916:	9802      	ldr	r0, [sp, #8]
 800a918:	f7ff fb02 	bl	8009f20 <_free_r>
 800a91c:	230c      	movs	r3, #12
 800a91e:	2001      	movs	r0, #1
 800a920:	9a02      	ldr	r2, [sp, #8]
 800a922:	4240      	negs	r0, r0
 800a924:	6013      	str	r3, [r2, #0]
 800a926:	89a2      	ldrh	r2, [r4, #12]
 800a928:	3334      	adds	r3, #52	@ 0x34
 800a92a:	4313      	orrs	r3, r2
 800a92c:	81a3      	strh	r3, [r4, #12]
 800a92e:	e7e9      	b.n	800a904 <__ssputs_r+0x90>
 800a930:	fffffb7f 	.word	0xfffffb7f

0800a934 <_svfiprintf_r>:
 800a934:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a936:	b0a1      	sub	sp, #132	@ 0x84
 800a938:	9003      	str	r0, [sp, #12]
 800a93a:	001d      	movs	r5, r3
 800a93c:	898b      	ldrh	r3, [r1, #12]
 800a93e:	000f      	movs	r7, r1
 800a940:	0016      	movs	r6, r2
 800a942:	061b      	lsls	r3, r3, #24
 800a944:	d511      	bpl.n	800a96a <_svfiprintf_r+0x36>
 800a946:	690b      	ldr	r3, [r1, #16]
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d10e      	bne.n	800a96a <_svfiprintf_r+0x36>
 800a94c:	2140      	movs	r1, #64	@ 0x40
 800a94e:	f7ff fb5d 	bl	800a00c <_malloc_r>
 800a952:	6038      	str	r0, [r7, #0]
 800a954:	6138      	str	r0, [r7, #16]
 800a956:	2800      	cmp	r0, #0
 800a958:	d105      	bne.n	800a966 <_svfiprintf_r+0x32>
 800a95a:	230c      	movs	r3, #12
 800a95c:	9a03      	ldr	r2, [sp, #12]
 800a95e:	6013      	str	r3, [r2, #0]
 800a960:	2001      	movs	r0, #1
 800a962:	4240      	negs	r0, r0
 800a964:	e0cf      	b.n	800ab06 <_svfiprintf_r+0x1d2>
 800a966:	2340      	movs	r3, #64	@ 0x40
 800a968:	617b      	str	r3, [r7, #20]
 800a96a:	2300      	movs	r3, #0
 800a96c:	ac08      	add	r4, sp, #32
 800a96e:	6163      	str	r3, [r4, #20]
 800a970:	3320      	adds	r3, #32
 800a972:	7663      	strb	r3, [r4, #25]
 800a974:	3310      	adds	r3, #16
 800a976:	76a3      	strb	r3, [r4, #26]
 800a978:	9507      	str	r5, [sp, #28]
 800a97a:	0035      	movs	r5, r6
 800a97c:	782b      	ldrb	r3, [r5, #0]
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d001      	beq.n	800a986 <_svfiprintf_r+0x52>
 800a982:	2b25      	cmp	r3, #37	@ 0x25
 800a984:	d148      	bne.n	800aa18 <_svfiprintf_r+0xe4>
 800a986:	1bab      	subs	r3, r5, r6
 800a988:	9305      	str	r3, [sp, #20]
 800a98a:	42b5      	cmp	r5, r6
 800a98c:	d00b      	beq.n	800a9a6 <_svfiprintf_r+0x72>
 800a98e:	0032      	movs	r2, r6
 800a990:	0039      	movs	r1, r7
 800a992:	9803      	ldr	r0, [sp, #12]
 800a994:	f7ff ff6e 	bl	800a874 <__ssputs_r>
 800a998:	3001      	adds	r0, #1
 800a99a:	d100      	bne.n	800a99e <_svfiprintf_r+0x6a>
 800a99c:	e0ae      	b.n	800aafc <_svfiprintf_r+0x1c8>
 800a99e:	6963      	ldr	r3, [r4, #20]
 800a9a0:	9a05      	ldr	r2, [sp, #20]
 800a9a2:	189b      	adds	r3, r3, r2
 800a9a4:	6163      	str	r3, [r4, #20]
 800a9a6:	782b      	ldrb	r3, [r5, #0]
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d100      	bne.n	800a9ae <_svfiprintf_r+0x7a>
 800a9ac:	e0a6      	b.n	800aafc <_svfiprintf_r+0x1c8>
 800a9ae:	2201      	movs	r2, #1
 800a9b0:	2300      	movs	r3, #0
 800a9b2:	4252      	negs	r2, r2
 800a9b4:	6062      	str	r2, [r4, #4]
 800a9b6:	a904      	add	r1, sp, #16
 800a9b8:	3254      	adds	r2, #84	@ 0x54
 800a9ba:	1852      	adds	r2, r2, r1
 800a9bc:	1c6e      	adds	r6, r5, #1
 800a9be:	6023      	str	r3, [r4, #0]
 800a9c0:	60e3      	str	r3, [r4, #12]
 800a9c2:	60a3      	str	r3, [r4, #8]
 800a9c4:	7013      	strb	r3, [r2, #0]
 800a9c6:	65a3      	str	r3, [r4, #88]	@ 0x58
 800a9c8:	4b54      	ldr	r3, [pc, #336]	@ (800ab1c <_svfiprintf_r+0x1e8>)
 800a9ca:	2205      	movs	r2, #5
 800a9cc:	0018      	movs	r0, r3
 800a9ce:	7831      	ldrb	r1, [r6, #0]
 800a9d0:	9305      	str	r3, [sp, #20]
 800a9d2:	f7fe fc18 	bl	8009206 <memchr>
 800a9d6:	1c75      	adds	r5, r6, #1
 800a9d8:	2800      	cmp	r0, #0
 800a9da:	d11f      	bne.n	800aa1c <_svfiprintf_r+0xe8>
 800a9dc:	6822      	ldr	r2, [r4, #0]
 800a9de:	06d3      	lsls	r3, r2, #27
 800a9e0:	d504      	bpl.n	800a9ec <_svfiprintf_r+0xb8>
 800a9e2:	2353      	movs	r3, #83	@ 0x53
 800a9e4:	a904      	add	r1, sp, #16
 800a9e6:	185b      	adds	r3, r3, r1
 800a9e8:	2120      	movs	r1, #32
 800a9ea:	7019      	strb	r1, [r3, #0]
 800a9ec:	0713      	lsls	r3, r2, #28
 800a9ee:	d504      	bpl.n	800a9fa <_svfiprintf_r+0xc6>
 800a9f0:	2353      	movs	r3, #83	@ 0x53
 800a9f2:	a904      	add	r1, sp, #16
 800a9f4:	185b      	adds	r3, r3, r1
 800a9f6:	212b      	movs	r1, #43	@ 0x2b
 800a9f8:	7019      	strb	r1, [r3, #0]
 800a9fa:	7833      	ldrb	r3, [r6, #0]
 800a9fc:	2b2a      	cmp	r3, #42	@ 0x2a
 800a9fe:	d016      	beq.n	800aa2e <_svfiprintf_r+0xfa>
 800aa00:	0035      	movs	r5, r6
 800aa02:	2100      	movs	r1, #0
 800aa04:	200a      	movs	r0, #10
 800aa06:	68e3      	ldr	r3, [r4, #12]
 800aa08:	782a      	ldrb	r2, [r5, #0]
 800aa0a:	1c6e      	adds	r6, r5, #1
 800aa0c:	3a30      	subs	r2, #48	@ 0x30
 800aa0e:	2a09      	cmp	r2, #9
 800aa10:	d950      	bls.n	800aab4 <_svfiprintf_r+0x180>
 800aa12:	2900      	cmp	r1, #0
 800aa14:	d111      	bne.n	800aa3a <_svfiprintf_r+0x106>
 800aa16:	e017      	b.n	800aa48 <_svfiprintf_r+0x114>
 800aa18:	3501      	adds	r5, #1
 800aa1a:	e7af      	b.n	800a97c <_svfiprintf_r+0x48>
 800aa1c:	9b05      	ldr	r3, [sp, #20]
 800aa1e:	6822      	ldr	r2, [r4, #0]
 800aa20:	1ac0      	subs	r0, r0, r3
 800aa22:	2301      	movs	r3, #1
 800aa24:	4083      	lsls	r3, r0
 800aa26:	4313      	orrs	r3, r2
 800aa28:	002e      	movs	r6, r5
 800aa2a:	6023      	str	r3, [r4, #0]
 800aa2c:	e7cc      	b.n	800a9c8 <_svfiprintf_r+0x94>
 800aa2e:	9b07      	ldr	r3, [sp, #28]
 800aa30:	1d19      	adds	r1, r3, #4
 800aa32:	681b      	ldr	r3, [r3, #0]
 800aa34:	9107      	str	r1, [sp, #28]
 800aa36:	2b00      	cmp	r3, #0
 800aa38:	db01      	blt.n	800aa3e <_svfiprintf_r+0x10a>
 800aa3a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800aa3c:	e004      	b.n	800aa48 <_svfiprintf_r+0x114>
 800aa3e:	425b      	negs	r3, r3
 800aa40:	60e3      	str	r3, [r4, #12]
 800aa42:	2302      	movs	r3, #2
 800aa44:	4313      	orrs	r3, r2
 800aa46:	6023      	str	r3, [r4, #0]
 800aa48:	782b      	ldrb	r3, [r5, #0]
 800aa4a:	2b2e      	cmp	r3, #46	@ 0x2e
 800aa4c:	d10c      	bne.n	800aa68 <_svfiprintf_r+0x134>
 800aa4e:	786b      	ldrb	r3, [r5, #1]
 800aa50:	2b2a      	cmp	r3, #42	@ 0x2a
 800aa52:	d134      	bne.n	800aabe <_svfiprintf_r+0x18a>
 800aa54:	9b07      	ldr	r3, [sp, #28]
 800aa56:	3502      	adds	r5, #2
 800aa58:	1d1a      	adds	r2, r3, #4
 800aa5a:	681b      	ldr	r3, [r3, #0]
 800aa5c:	9207      	str	r2, [sp, #28]
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	da01      	bge.n	800aa66 <_svfiprintf_r+0x132>
 800aa62:	2301      	movs	r3, #1
 800aa64:	425b      	negs	r3, r3
 800aa66:	9309      	str	r3, [sp, #36]	@ 0x24
 800aa68:	4e2d      	ldr	r6, [pc, #180]	@ (800ab20 <_svfiprintf_r+0x1ec>)
 800aa6a:	2203      	movs	r2, #3
 800aa6c:	0030      	movs	r0, r6
 800aa6e:	7829      	ldrb	r1, [r5, #0]
 800aa70:	f7fe fbc9 	bl	8009206 <memchr>
 800aa74:	2800      	cmp	r0, #0
 800aa76:	d006      	beq.n	800aa86 <_svfiprintf_r+0x152>
 800aa78:	2340      	movs	r3, #64	@ 0x40
 800aa7a:	1b80      	subs	r0, r0, r6
 800aa7c:	4083      	lsls	r3, r0
 800aa7e:	6822      	ldr	r2, [r4, #0]
 800aa80:	3501      	adds	r5, #1
 800aa82:	4313      	orrs	r3, r2
 800aa84:	6023      	str	r3, [r4, #0]
 800aa86:	7829      	ldrb	r1, [r5, #0]
 800aa88:	2206      	movs	r2, #6
 800aa8a:	4826      	ldr	r0, [pc, #152]	@ (800ab24 <_svfiprintf_r+0x1f0>)
 800aa8c:	1c6e      	adds	r6, r5, #1
 800aa8e:	7621      	strb	r1, [r4, #24]
 800aa90:	f7fe fbb9 	bl	8009206 <memchr>
 800aa94:	2800      	cmp	r0, #0
 800aa96:	d038      	beq.n	800ab0a <_svfiprintf_r+0x1d6>
 800aa98:	4b23      	ldr	r3, [pc, #140]	@ (800ab28 <_svfiprintf_r+0x1f4>)
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d122      	bne.n	800aae4 <_svfiprintf_r+0x1b0>
 800aa9e:	2207      	movs	r2, #7
 800aaa0:	9b07      	ldr	r3, [sp, #28]
 800aaa2:	3307      	adds	r3, #7
 800aaa4:	4393      	bics	r3, r2
 800aaa6:	3308      	adds	r3, #8
 800aaa8:	9307      	str	r3, [sp, #28]
 800aaaa:	6963      	ldr	r3, [r4, #20]
 800aaac:	9a04      	ldr	r2, [sp, #16]
 800aaae:	189b      	adds	r3, r3, r2
 800aab0:	6163      	str	r3, [r4, #20]
 800aab2:	e762      	b.n	800a97a <_svfiprintf_r+0x46>
 800aab4:	4343      	muls	r3, r0
 800aab6:	0035      	movs	r5, r6
 800aab8:	2101      	movs	r1, #1
 800aaba:	189b      	adds	r3, r3, r2
 800aabc:	e7a4      	b.n	800aa08 <_svfiprintf_r+0xd4>
 800aabe:	2300      	movs	r3, #0
 800aac0:	200a      	movs	r0, #10
 800aac2:	0019      	movs	r1, r3
 800aac4:	3501      	adds	r5, #1
 800aac6:	6063      	str	r3, [r4, #4]
 800aac8:	782a      	ldrb	r2, [r5, #0]
 800aaca:	1c6e      	adds	r6, r5, #1
 800aacc:	3a30      	subs	r2, #48	@ 0x30
 800aace:	2a09      	cmp	r2, #9
 800aad0:	d903      	bls.n	800aada <_svfiprintf_r+0x1a6>
 800aad2:	2b00      	cmp	r3, #0
 800aad4:	d0c8      	beq.n	800aa68 <_svfiprintf_r+0x134>
 800aad6:	9109      	str	r1, [sp, #36]	@ 0x24
 800aad8:	e7c6      	b.n	800aa68 <_svfiprintf_r+0x134>
 800aada:	4341      	muls	r1, r0
 800aadc:	0035      	movs	r5, r6
 800aade:	2301      	movs	r3, #1
 800aae0:	1889      	adds	r1, r1, r2
 800aae2:	e7f1      	b.n	800aac8 <_svfiprintf_r+0x194>
 800aae4:	aa07      	add	r2, sp, #28
 800aae6:	9200      	str	r2, [sp, #0]
 800aae8:	0021      	movs	r1, r4
 800aaea:	003a      	movs	r2, r7
 800aaec:	4b0f      	ldr	r3, [pc, #60]	@ (800ab2c <_svfiprintf_r+0x1f8>)
 800aaee:	9803      	ldr	r0, [sp, #12]
 800aaf0:	f7fd fdce 	bl	8008690 <_printf_float>
 800aaf4:	9004      	str	r0, [sp, #16]
 800aaf6:	9b04      	ldr	r3, [sp, #16]
 800aaf8:	3301      	adds	r3, #1
 800aafa:	d1d6      	bne.n	800aaaa <_svfiprintf_r+0x176>
 800aafc:	89bb      	ldrh	r3, [r7, #12]
 800aafe:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800ab00:	065b      	lsls	r3, r3, #25
 800ab02:	d500      	bpl.n	800ab06 <_svfiprintf_r+0x1d2>
 800ab04:	e72c      	b.n	800a960 <_svfiprintf_r+0x2c>
 800ab06:	b021      	add	sp, #132	@ 0x84
 800ab08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab0a:	aa07      	add	r2, sp, #28
 800ab0c:	9200      	str	r2, [sp, #0]
 800ab0e:	0021      	movs	r1, r4
 800ab10:	003a      	movs	r2, r7
 800ab12:	4b06      	ldr	r3, [pc, #24]	@ (800ab2c <_svfiprintf_r+0x1f8>)
 800ab14:	9803      	ldr	r0, [sp, #12]
 800ab16:	f7fe f869 	bl	8008bec <_printf_i>
 800ab1a:	e7eb      	b.n	800aaf4 <_svfiprintf_r+0x1c0>
 800ab1c:	0800b880 	.word	0x0800b880
 800ab20:	0800b886 	.word	0x0800b886
 800ab24:	0800b88a 	.word	0x0800b88a
 800ab28:	08008691 	.word	0x08008691
 800ab2c:	0800a875 	.word	0x0800a875

0800ab30 <__sfputc_r>:
 800ab30:	6893      	ldr	r3, [r2, #8]
 800ab32:	b510      	push	{r4, lr}
 800ab34:	3b01      	subs	r3, #1
 800ab36:	6093      	str	r3, [r2, #8]
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	da04      	bge.n	800ab46 <__sfputc_r+0x16>
 800ab3c:	6994      	ldr	r4, [r2, #24]
 800ab3e:	42a3      	cmp	r3, r4
 800ab40:	db07      	blt.n	800ab52 <__sfputc_r+0x22>
 800ab42:	290a      	cmp	r1, #10
 800ab44:	d005      	beq.n	800ab52 <__sfputc_r+0x22>
 800ab46:	6813      	ldr	r3, [r2, #0]
 800ab48:	1c58      	adds	r0, r3, #1
 800ab4a:	6010      	str	r0, [r2, #0]
 800ab4c:	7019      	strb	r1, [r3, #0]
 800ab4e:	0008      	movs	r0, r1
 800ab50:	bd10      	pop	{r4, pc}
 800ab52:	f000 f9e2 	bl	800af1a <__swbuf_r>
 800ab56:	0001      	movs	r1, r0
 800ab58:	e7f9      	b.n	800ab4e <__sfputc_r+0x1e>

0800ab5a <__sfputs_r>:
 800ab5a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ab5c:	0006      	movs	r6, r0
 800ab5e:	000f      	movs	r7, r1
 800ab60:	0014      	movs	r4, r2
 800ab62:	18d5      	adds	r5, r2, r3
 800ab64:	42ac      	cmp	r4, r5
 800ab66:	d101      	bne.n	800ab6c <__sfputs_r+0x12>
 800ab68:	2000      	movs	r0, #0
 800ab6a:	e007      	b.n	800ab7c <__sfputs_r+0x22>
 800ab6c:	7821      	ldrb	r1, [r4, #0]
 800ab6e:	003a      	movs	r2, r7
 800ab70:	0030      	movs	r0, r6
 800ab72:	f7ff ffdd 	bl	800ab30 <__sfputc_r>
 800ab76:	3401      	adds	r4, #1
 800ab78:	1c43      	adds	r3, r0, #1
 800ab7a:	d1f3      	bne.n	800ab64 <__sfputs_r+0xa>
 800ab7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800ab80 <_vfiprintf_r>:
 800ab80:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ab82:	b0a1      	sub	sp, #132	@ 0x84
 800ab84:	000f      	movs	r7, r1
 800ab86:	0015      	movs	r5, r2
 800ab88:	001e      	movs	r6, r3
 800ab8a:	9003      	str	r0, [sp, #12]
 800ab8c:	2800      	cmp	r0, #0
 800ab8e:	d004      	beq.n	800ab9a <_vfiprintf_r+0x1a>
 800ab90:	6a03      	ldr	r3, [r0, #32]
 800ab92:	2b00      	cmp	r3, #0
 800ab94:	d101      	bne.n	800ab9a <_vfiprintf_r+0x1a>
 800ab96:	f7fe f9c7 	bl	8008f28 <__sinit>
 800ab9a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ab9c:	07db      	lsls	r3, r3, #31
 800ab9e:	d405      	bmi.n	800abac <_vfiprintf_r+0x2c>
 800aba0:	89bb      	ldrh	r3, [r7, #12]
 800aba2:	059b      	lsls	r3, r3, #22
 800aba4:	d402      	bmi.n	800abac <_vfiprintf_r+0x2c>
 800aba6:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800aba8:	f7fe fb2b 	bl	8009202 <__retarget_lock_acquire_recursive>
 800abac:	89bb      	ldrh	r3, [r7, #12]
 800abae:	071b      	lsls	r3, r3, #28
 800abb0:	d502      	bpl.n	800abb8 <_vfiprintf_r+0x38>
 800abb2:	693b      	ldr	r3, [r7, #16]
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	d113      	bne.n	800abe0 <_vfiprintf_r+0x60>
 800abb8:	0039      	movs	r1, r7
 800abba:	9803      	ldr	r0, [sp, #12]
 800abbc:	f000 f9f0 	bl	800afa0 <__swsetup_r>
 800abc0:	2800      	cmp	r0, #0
 800abc2:	d00d      	beq.n	800abe0 <_vfiprintf_r+0x60>
 800abc4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800abc6:	07db      	lsls	r3, r3, #31
 800abc8:	d503      	bpl.n	800abd2 <_vfiprintf_r+0x52>
 800abca:	2001      	movs	r0, #1
 800abcc:	4240      	negs	r0, r0
 800abce:	b021      	add	sp, #132	@ 0x84
 800abd0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800abd2:	89bb      	ldrh	r3, [r7, #12]
 800abd4:	059b      	lsls	r3, r3, #22
 800abd6:	d4f8      	bmi.n	800abca <_vfiprintf_r+0x4a>
 800abd8:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800abda:	f7fe fb13 	bl	8009204 <__retarget_lock_release_recursive>
 800abde:	e7f4      	b.n	800abca <_vfiprintf_r+0x4a>
 800abe0:	2300      	movs	r3, #0
 800abe2:	ac08      	add	r4, sp, #32
 800abe4:	6163      	str	r3, [r4, #20]
 800abe6:	3320      	adds	r3, #32
 800abe8:	7663      	strb	r3, [r4, #25]
 800abea:	3310      	adds	r3, #16
 800abec:	76a3      	strb	r3, [r4, #26]
 800abee:	9607      	str	r6, [sp, #28]
 800abf0:	002e      	movs	r6, r5
 800abf2:	7833      	ldrb	r3, [r6, #0]
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d001      	beq.n	800abfc <_vfiprintf_r+0x7c>
 800abf8:	2b25      	cmp	r3, #37	@ 0x25
 800abfa:	d148      	bne.n	800ac8e <_vfiprintf_r+0x10e>
 800abfc:	1b73      	subs	r3, r6, r5
 800abfe:	9305      	str	r3, [sp, #20]
 800ac00:	42ae      	cmp	r6, r5
 800ac02:	d00b      	beq.n	800ac1c <_vfiprintf_r+0x9c>
 800ac04:	002a      	movs	r2, r5
 800ac06:	0039      	movs	r1, r7
 800ac08:	9803      	ldr	r0, [sp, #12]
 800ac0a:	f7ff ffa6 	bl	800ab5a <__sfputs_r>
 800ac0e:	3001      	adds	r0, #1
 800ac10:	d100      	bne.n	800ac14 <_vfiprintf_r+0x94>
 800ac12:	e0ae      	b.n	800ad72 <_vfiprintf_r+0x1f2>
 800ac14:	6963      	ldr	r3, [r4, #20]
 800ac16:	9a05      	ldr	r2, [sp, #20]
 800ac18:	189b      	adds	r3, r3, r2
 800ac1a:	6163      	str	r3, [r4, #20]
 800ac1c:	7833      	ldrb	r3, [r6, #0]
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d100      	bne.n	800ac24 <_vfiprintf_r+0xa4>
 800ac22:	e0a6      	b.n	800ad72 <_vfiprintf_r+0x1f2>
 800ac24:	2201      	movs	r2, #1
 800ac26:	2300      	movs	r3, #0
 800ac28:	4252      	negs	r2, r2
 800ac2a:	6062      	str	r2, [r4, #4]
 800ac2c:	a904      	add	r1, sp, #16
 800ac2e:	3254      	adds	r2, #84	@ 0x54
 800ac30:	1852      	adds	r2, r2, r1
 800ac32:	1c75      	adds	r5, r6, #1
 800ac34:	6023      	str	r3, [r4, #0]
 800ac36:	60e3      	str	r3, [r4, #12]
 800ac38:	60a3      	str	r3, [r4, #8]
 800ac3a:	7013      	strb	r3, [r2, #0]
 800ac3c:	65a3      	str	r3, [r4, #88]	@ 0x58
 800ac3e:	4b59      	ldr	r3, [pc, #356]	@ (800ada4 <_vfiprintf_r+0x224>)
 800ac40:	2205      	movs	r2, #5
 800ac42:	0018      	movs	r0, r3
 800ac44:	7829      	ldrb	r1, [r5, #0]
 800ac46:	9305      	str	r3, [sp, #20]
 800ac48:	f7fe fadd 	bl	8009206 <memchr>
 800ac4c:	1c6e      	adds	r6, r5, #1
 800ac4e:	2800      	cmp	r0, #0
 800ac50:	d11f      	bne.n	800ac92 <_vfiprintf_r+0x112>
 800ac52:	6822      	ldr	r2, [r4, #0]
 800ac54:	06d3      	lsls	r3, r2, #27
 800ac56:	d504      	bpl.n	800ac62 <_vfiprintf_r+0xe2>
 800ac58:	2353      	movs	r3, #83	@ 0x53
 800ac5a:	a904      	add	r1, sp, #16
 800ac5c:	185b      	adds	r3, r3, r1
 800ac5e:	2120      	movs	r1, #32
 800ac60:	7019      	strb	r1, [r3, #0]
 800ac62:	0713      	lsls	r3, r2, #28
 800ac64:	d504      	bpl.n	800ac70 <_vfiprintf_r+0xf0>
 800ac66:	2353      	movs	r3, #83	@ 0x53
 800ac68:	a904      	add	r1, sp, #16
 800ac6a:	185b      	adds	r3, r3, r1
 800ac6c:	212b      	movs	r1, #43	@ 0x2b
 800ac6e:	7019      	strb	r1, [r3, #0]
 800ac70:	782b      	ldrb	r3, [r5, #0]
 800ac72:	2b2a      	cmp	r3, #42	@ 0x2a
 800ac74:	d016      	beq.n	800aca4 <_vfiprintf_r+0x124>
 800ac76:	002e      	movs	r6, r5
 800ac78:	2100      	movs	r1, #0
 800ac7a:	200a      	movs	r0, #10
 800ac7c:	68e3      	ldr	r3, [r4, #12]
 800ac7e:	7832      	ldrb	r2, [r6, #0]
 800ac80:	1c75      	adds	r5, r6, #1
 800ac82:	3a30      	subs	r2, #48	@ 0x30
 800ac84:	2a09      	cmp	r2, #9
 800ac86:	d950      	bls.n	800ad2a <_vfiprintf_r+0x1aa>
 800ac88:	2900      	cmp	r1, #0
 800ac8a:	d111      	bne.n	800acb0 <_vfiprintf_r+0x130>
 800ac8c:	e017      	b.n	800acbe <_vfiprintf_r+0x13e>
 800ac8e:	3601      	adds	r6, #1
 800ac90:	e7af      	b.n	800abf2 <_vfiprintf_r+0x72>
 800ac92:	9b05      	ldr	r3, [sp, #20]
 800ac94:	6822      	ldr	r2, [r4, #0]
 800ac96:	1ac0      	subs	r0, r0, r3
 800ac98:	2301      	movs	r3, #1
 800ac9a:	4083      	lsls	r3, r0
 800ac9c:	4313      	orrs	r3, r2
 800ac9e:	0035      	movs	r5, r6
 800aca0:	6023      	str	r3, [r4, #0]
 800aca2:	e7cc      	b.n	800ac3e <_vfiprintf_r+0xbe>
 800aca4:	9b07      	ldr	r3, [sp, #28]
 800aca6:	1d19      	adds	r1, r3, #4
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	9107      	str	r1, [sp, #28]
 800acac:	2b00      	cmp	r3, #0
 800acae:	db01      	blt.n	800acb4 <_vfiprintf_r+0x134>
 800acb0:	930b      	str	r3, [sp, #44]	@ 0x2c
 800acb2:	e004      	b.n	800acbe <_vfiprintf_r+0x13e>
 800acb4:	425b      	negs	r3, r3
 800acb6:	60e3      	str	r3, [r4, #12]
 800acb8:	2302      	movs	r3, #2
 800acba:	4313      	orrs	r3, r2
 800acbc:	6023      	str	r3, [r4, #0]
 800acbe:	7833      	ldrb	r3, [r6, #0]
 800acc0:	2b2e      	cmp	r3, #46	@ 0x2e
 800acc2:	d10c      	bne.n	800acde <_vfiprintf_r+0x15e>
 800acc4:	7873      	ldrb	r3, [r6, #1]
 800acc6:	2b2a      	cmp	r3, #42	@ 0x2a
 800acc8:	d134      	bne.n	800ad34 <_vfiprintf_r+0x1b4>
 800acca:	9b07      	ldr	r3, [sp, #28]
 800accc:	3602      	adds	r6, #2
 800acce:	1d1a      	adds	r2, r3, #4
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	9207      	str	r2, [sp, #28]
 800acd4:	2b00      	cmp	r3, #0
 800acd6:	da01      	bge.n	800acdc <_vfiprintf_r+0x15c>
 800acd8:	2301      	movs	r3, #1
 800acda:	425b      	negs	r3, r3
 800acdc:	9309      	str	r3, [sp, #36]	@ 0x24
 800acde:	4d32      	ldr	r5, [pc, #200]	@ (800ada8 <_vfiprintf_r+0x228>)
 800ace0:	2203      	movs	r2, #3
 800ace2:	0028      	movs	r0, r5
 800ace4:	7831      	ldrb	r1, [r6, #0]
 800ace6:	f7fe fa8e 	bl	8009206 <memchr>
 800acea:	2800      	cmp	r0, #0
 800acec:	d006      	beq.n	800acfc <_vfiprintf_r+0x17c>
 800acee:	2340      	movs	r3, #64	@ 0x40
 800acf0:	1b40      	subs	r0, r0, r5
 800acf2:	4083      	lsls	r3, r0
 800acf4:	6822      	ldr	r2, [r4, #0]
 800acf6:	3601      	adds	r6, #1
 800acf8:	4313      	orrs	r3, r2
 800acfa:	6023      	str	r3, [r4, #0]
 800acfc:	7831      	ldrb	r1, [r6, #0]
 800acfe:	2206      	movs	r2, #6
 800ad00:	482a      	ldr	r0, [pc, #168]	@ (800adac <_vfiprintf_r+0x22c>)
 800ad02:	1c75      	adds	r5, r6, #1
 800ad04:	7621      	strb	r1, [r4, #24]
 800ad06:	f7fe fa7e 	bl	8009206 <memchr>
 800ad0a:	2800      	cmp	r0, #0
 800ad0c:	d040      	beq.n	800ad90 <_vfiprintf_r+0x210>
 800ad0e:	4b28      	ldr	r3, [pc, #160]	@ (800adb0 <_vfiprintf_r+0x230>)
 800ad10:	2b00      	cmp	r3, #0
 800ad12:	d122      	bne.n	800ad5a <_vfiprintf_r+0x1da>
 800ad14:	2207      	movs	r2, #7
 800ad16:	9b07      	ldr	r3, [sp, #28]
 800ad18:	3307      	adds	r3, #7
 800ad1a:	4393      	bics	r3, r2
 800ad1c:	3308      	adds	r3, #8
 800ad1e:	9307      	str	r3, [sp, #28]
 800ad20:	6963      	ldr	r3, [r4, #20]
 800ad22:	9a04      	ldr	r2, [sp, #16]
 800ad24:	189b      	adds	r3, r3, r2
 800ad26:	6163      	str	r3, [r4, #20]
 800ad28:	e762      	b.n	800abf0 <_vfiprintf_r+0x70>
 800ad2a:	4343      	muls	r3, r0
 800ad2c:	002e      	movs	r6, r5
 800ad2e:	2101      	movs	r1, #1
 800ad30:	189b      	adds	r3, r3, r2
 800ad32:	e7a4      	b.n	800ac7e <_vfiprintf_r+0xfe>
 800ad34:	2300      	movs	r3, #0
 800ad36:	200a      	movs	r0, #10
 800ad38:	0019      	movs	r1, r3
 800ad3a:	3601      	adds	r6, #1
 800ad3c:	6063      	str	r3, [r4, #4]
 800ad3e:	7832      	ldrb	r2, [r6, #0]
 800ad40:	1c75      	adds	r5, r6, #1
 800ad42:	3a30      	subs	r2, #48	@ 0x30
 800ad44:	2a09      	cmp	r2, #9
 800ad46:	d903      	bls.n	800ad50 <_vfiprintf_r+0x1d0>
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d0c8      	beq.n	800acde <_vfiprintf_r+0x15e>
 800ad4c:	9109      	str	r1, [sp, #36]	@ 0x24
 800ad4e:	e7c6      	b.n	800acde <_vfiprintf_r+0x15e>
 800ad50:	4341      	muls	r1, r0
 800ad52:	002e      	movs	r6, r5
 800ad54:	2301      	movs	r3, #1
 800ad56:	1889      	adds	r1, r1, r2
 800ad58:	e7f1      	b.n	800ad3e <_vfiprintf_r+0x1be>
 800ad5a:	aa07      	add	r2, sp, #28
 800ad5c:	9200      	str	r2, [sp, #0]
 800ad5e:	0021      	movs	r1, r4
 800ad60:	003a      	movs	r2, r7
 800ad62:	4b14      	ldr	r3, [pc, #80]	@ (800adb4 <_vfiprintf_r+0x234>)
 800ad64:	9803      	ldr	r0, [sp, #12]
 800ad66:	f7fd fc93 	bl	8008690 <_printf_float>
 800ad6a:	9004      	str	r0, [sp, #16]
 800ad6c:	9b04      	ldr	r3, [sp, #16]
 800ad6e:	3301      	adds	r3, #1
 800ad70:	d1d6      	bne.n	800ad20 <_vfiprintf_r+0x1a0>
 800ad72:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800ad74:	07db      	lsls	r3, r3, #31
 800ad76:	d405      	bmi.n	800ad84 <_vfiprintf_r+0x204>
 800ad78:	89bb      	ldrh	r3, [r7, #12]
 800ad7a:	059b      	lsls	r3, r3, #22
 800ad7c:	d402      	bmi.n	800ad84 <_vfiprintf_r+0x204>
 800ad7e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 800ad80:	f7fe fa40 	bl	8009204 <__retarget_lock_release_recursive>
 800ad84:	89bb      	ldrh	r3, [r7, #12]
 800ad86:	065b      	lsls	r3, r3, #25
 800ad88:	d500      	bpl.n	800ad8c <_vfiprintf_r+0x20c>
 800ad8a:	e71e      	b.n	800abca <_vfiprintf_r+0x4a>
 800ad8c:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800ad8e:	e71e      	b.n	800abce <_vfiprintf_r+0x4e>
 800ad90:	aa07      	add	r2, sp, #28
 800ad92:	9200      	str	r2, [sp, #0]
 800ad94:	0021      	movs	r1, r4
 800ad96:	003a      	movs	r2, r7
 800ad98:	4b06      	ldr	r3, [pc, #24]	@ (800adb4 <_vfiprintf_r+0x234>)
 800ad9a:	9803      	ldr	r0, [sp, #12]
 800ad9c:	f7fd ff26 	bl	8008bec <_printf_i>
 800ada0:	e7e3      	b.n	800ad6a <_vfiprintf_r+0x1ea>
 800ada2:	46c0      	nop			@ (mov r8, r8)
 800ada4:	0800b880 	.word	0x0800b880
 800ada8:	0800b886 	.word	0x0800b886
 800adac:	0800b88a 	.word	0x0800b88a
 800adb0:	08008691 	.word	0x08008691
 800adb4:	0800ab5b 	.word	0x0800ab5b

0800adb8 <__sflush_r>:
 800adb8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800adba:	220c      	movs	r2, #12
 800adbc:	5e8b      	ldrsh	r3, [r1, r2]
 800adbe:	0005      	movs	r5, r0
 800adc0:	000c      	movs	r4, r1
 800adc2:	071a      	lsls	r2, r3, #28
 800adc4:	d456      	bmi.n	800ae74 <__sflush_r+0xbc>
 800adc6:	684a      	ldr	r2, [r1, #4]
 800adc8:	2a00      	cmp	r2, #0
 800adca:	dc02      	bgt.n	800add2 <__sflush_r+0x1a>
 800adcc:	6c0a      	ldr	r2, [r1, #64]	@ 0x40
 800adce:	2a00      	cmp	r2, #0
 800add0:	dd4e      	ble.n	800ae70 <__sflush_r+0xb8>
 800add2:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800add4:	2f00      	cmp	r7, #0
 800add6:	d04b      	beq.n	800ae70 <__sflush_r+0xb8>
 800add8:	2200      	movs	r2, #0
 800adda:	2080      	movs	r0, #128	@ 0x80
 800addc:	682e      	ldr	r6, [r5, #0]
 800adde:	602a      	str	r2, [r5, #0]
 800ade0:	001a      	movs	r2, r3
 800ade2:	0140      	lsls	r0, r0, #5
 800ade4:	6a21      	ldr	r1, [r4, #32]
 800ade6:	4002      	ands	r2, r0
 800ade8:	4203      	tst	r3, r0
 800adea:	d033      	beq.n	800ae54 <__sflush_r+0x9c>
 800adec:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800adee:	89a3      	ldrh	r3, [r4, #12]
 800adf0:	075b      	lsls	r3, r3, #29
 800adf2:	d506      	bpl.n	800ae02 <__sflush_r+0x4a>
 800adf4:	6863      	ldr	r3, [r4, #4]
 800adf6:	1ad2      	subs	r2, r2, r3
 800adf8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d001      	beq.n	800ae02 <__sflush_r+0x4a>
 800adfe:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ae00:	1ad2      	subs	r2, r2, r3
 800ae02:	2300      	movs	r3, #0
 800ae04:	0028      	movs	r0, r5
 800ae06:	6ae7      	ldr	r7, [r4, #44]	@ 0x2c
 800ae08:	6a21      	ldr	r1, [r4, #32]
 800ae0a:	47b8      	blx	r7
 800ae0c:	89a2      	ldrh	r2, [r4, #12]
 800ae0e:	1c43      	adds	r3, r0, #1
 800ae10:	d106      	bne.n	800ae20 <__sflush_r+0x68>
 800ae12:	6829      	ldr	r1, [r5, #0]
 800ae14:	291d      	cmp	r1, #29
 800ae16:	d846      	bhi.n	800aea6 <__sflush_r+0xee>
 800ae18:	4b29      	ldr	r3, [pc, #164]	@ (800aec0 <__sflush_r+0x108>)
 800ae1a:	410b      	asrs	r3, r1
 800ae1c:	07db      	lsls	r3, r3, #31
 800ae1e:	d442      	bmi.n	800aea6 <__sflush_r+0xee>
 800ae20:	2300      	movs	r3, #0
 800ae22:	6063      	str	r3, [r4, #4]
 800ae24:	6923      	ldr	r3, [r4, #16]
 800ae26:	6023      	str	r3, [r4, #0]
 800ae28:	04d2      	lsls	r2, r2, #19
 800ae2a:	d505      	bpl.n	800ae38 <__sflush_r+0x80>
 800ae2c:	1c43      	adds	r3, r0, #1
 800ae2e:	d102      	bne.n	800ae36 <__sflush_r+0x7e>
 800ae30:	682b      	ldr	r3, [r5, #0]
 800ae32:	2b00      	cmp	r3, #0
 800ae34:	d100      	bne.n	800ae38 <__sflush_r+0x80>
 800ae36:	6560      	str	r0, [r4, #84]	@ 0x54
 800ae38:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ae3a:	602e      	str	r6, [r5, #0]
 800ae3c:	2900      	cmp	r1, #0
 800ae3e:	d017      	beq.n	800ae70 <__sflush_r+0xb8>
 800ae40:	0023      	movs	r3, r4
 800ae42:	3344      	adds	r3, #68	@ 0x44
 800ae44:	4299      	cmp	r1, r3
 800ae46:	d002      	beq.n	800ae4e <__sflush_r+0x96>
 800ae48:	0028      	movs	r0, r5
 800ae4a:	f7ff f869 	bl	8009f20 <_free_r>
 800ae4e:	2300      	movs	r3, #0
 800ae50:	6363      	str	r3, [r4, #52]	@ 0x34
 800ae52:	e00d      	b.n	800ae70 <__sflush_r+0xb8>
 800ae54:	2301      	movs	r3, #1
 800ae56:	0028      	movs	r0, r5
 800ae58:	47b8      	blx	r7
 800ae5a:	0002      	movs	r2, r0
 800ae5c:	1c43      	adds	r3, r0, #1
 800ae5e:	d1c6      	bne.n	800adee <__sflush_r+0x36>
 800ae60:	682b      	ldr	r3, [r5, #0]
 800ae62:	2b00      	cmp	r3, #0
 800ae64:	d0c3      	beq.n	800adee <__sflush_r+0x36>
 800ae66:	2b1d      	cmp	r3, #29
 800ae68:	d001      	beq.n	800ae6e <__sflush_r+0xb6>
 800ae6a:	2b16      	cmp	r3, #22
 800ae6c:	d11a      	bne.n	800aea4 <__sflush_r+0xec>
 800ae6e:	602e      	str	r6, [r5, #0]
 800ae70:	2000      	movs	r0, #0
 800ae72:	e01e      	b.n	800aeb2 <__sflush_r+0xfa>
 800ae74:	690e      	ldr	r6, [r1, #16]
 800ae76:	2e00      	cmp	r6, #0
 800ae78:	d0fa      	beq.n	800ae70 <__sflush_r+0xb8>
 800ae7a:	680f      	ldr	r7, [r1, #0]
 800ae7c:	600e      	str	r6, [r1, #0]
 800ae7e:	1bba      	subs	r2, r7, r6
 800ae80:	9201      	str	r2, [sp, #4]
 800ae82:	2200      	movs	r2, #0
 800ae84:	079b      	lsls	r3, r3, #30
 800ae86:	d100      	bne.n	800ae8a <__sflush_r+0xd2>
 800ae88:	694a      	ldr	r2, [r1, #20]
 800ae8a:	60a2      	str	r2, [r4, #8]
 800ae8c:	9b01      	ldr	r3, [sp, #4]
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	ddee      	ble.n	800ae70 <__sflush_r+0xb8>
 800ae92:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 800ae94:	0032      	movs	r2, r6
 800ae96:	001f      	movs	r7, r3
 800ae98:	0028      	movs	r0, r5
 800ae9a:	9b01      	ldr	r3, [sp, #4]
 800ae9c:	6a21      	ldr	r1, [r4, #32]
 800ae9e:	47b8      	blx	r7
 800aea0:	2800      	cmp	r0, #0
 800aea2:	dc07      	bgt.n	800aeb4 <__sflush_r+0xfc>
 800aea4:	89a2      	ldrh	r2, [r4, #12]
 800aea6:	2340      	movs	r3, #64	@ 0x40
 800aea8:	2001      	movs	r0, #1
 800aeaa:	4313      	orrs	r3, r2
 800aeac:	b21b      	sxth	r3, r3
 800aeae:	81a3      	strh	r3, [r4, #12]
 800aeb0:	4240      	negs	r0, r0
 800aeb2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800aeb4:	9b01      	ldr	r3, [sp, #4]
 800aeb6:	1836      	adds	r6, r6, r0
 800aeb8:	1a1b      	subs	r3, r3, r0
 800aeba:	9301      	str	r3, [sp, #4]
 800aebc:	e7e6      	b.n	800ae8c <__sflush_r+0xd4>
 800aebe:	46c0      	nop			@ (mov r8, r8)
 800aec0:	dfbffffe 	.word	0xdfbffffe

0800aec4 <_fflush_r>:
 800aec4:	690b      	ldr	r3, [r1, #16]
 800aec6:	b570      	push	{r4, r5, r6, lr}
 800aec8:	0005      	movs	r5, r0
 800aeca:	000c      	movs	r4, r1
 800aecc:	2b00      	cmp	r3, #0
 800aece:	d102      	bne.n	800aed6 <_fflush_r+0x12>
 800aed0:	2500      	movs	r5, #0
 800aed2:	0028      	movs	r0, r5
 800aed4:	bd70      	pop	{r4, r5, r6, pc}
 800aed6:	2800      	cmp	r0, #0
 800aed8:	d004      	beq.n	800aee4 <_fflush_r+0x20>
 800aeda:	6a03      	ldr	r3, [r0, #32]
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d101      	bne.n	800aee4 <_fflush_r+0x20>
 800aee0:	f7fe f822 	bl	8008f28 <__sinit>
 800aee4:	220c      	movs	r2, #12
 800aee6:	5ea3      	ldrsh	r3, [r4, r2]
 800aee8:	2b00      	cmp	r3, #0
 800aeea:	d0f1      	beq.n	800aed0 <_fflush_r+0xc>
 800aeec:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800aeee:	07d2      	lsls	r2, r2, #31
 800aef0:	d404      	bmi.n	800aefc <_fflush_r+0x38>
 800aef2:	059b      	lsls	r3, r3, #22
 800aef4:	d402      	bmi.n	800aefc <_fflush_r+0x38>
 800aef6:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800aef8:	f7fe f983 	bl	8009202 <__retarget_lock_acquire_recursive>
 800aefc:	0028      	movs	r0, r5
 800aefe:	0021      	movs	r1, r4
 800af00:	f7ff ff5a 	bl	800adb8 <__sflush_r>
 800af04:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800af06:	0005      	movs	r5, r0
 800af08:	07db      	lsls	r3, r3, #31
 800af0a:	d4e2      	bmi.n	800aed2 <_fflush_r+0xe>
 800af0c:	89a3      	ldrh	r3, [r4, #12]
 800af0e:	059b      	lsls	r3, r3, #22
 800af10:	d4df      	bmi.n	800aed2 <_fflush_r+0xe>
 800af12:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800af14:	f7fe f976 	bl	8009204 <__retarget_lock_release_recursive>
 800af18:	e7db      	b.n	800aed2 <_fflush_r+0xe>

0800af1a <__swbuf_r>:
 800af1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af1c:	0006      	movs	r6, r0
 800af1e:	000d      	movs	r5, r1
 800af20:	0014      	movs	r4, r2
 800af22:	2800      	cmp	r0, #0
 800af24:	d004      	beq.n	800af30 <__swbuf_r+0x16>
 800af26:	6a03      	ldr	r3, [r0, #32]
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d101      	bne.n	800af30 <__swbuf_r+0x16>
 800af2c:	f7fd fffc 	bl	8008f28 <__sinit>
 800af30:	69a3      	ldr	r3, [r4, #24]
 800af32:	60a3      	str	r3, [r4, #8]
 800af34:	89a3      	ldrh	r3, [r4, #12]
 800af36:	071b      	lsls	r3, r3, #28
 800af38:	d502      	bpl.n	800af40 <__swbuf_r+0x26>
 800af3a:	6923      	ldr	r3, [r4, #16]
 800af3c:	2b00      	cmp	r3, #0
 800af3e:	d109      	bne.n	800af54 <__swbuf_r+0x3a>
 800af40:	0021      	movs	r1, r4
 800af42:	0030      	movs	r0, r6
 800af44:	f000 f82c 	bl	800afa0 <__swsetup_r>
 800af48:	2800      	cmp	r0, #0
 800af4a:	d003      	beq.n	800af54 <__swbuf_r+0x3a>
 800af4c:	2501      	movs	r5, #1
 800af4e:	426d      	negs	r5, r5
 800af50:	0028      	movs	r0, r5
 800af52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af54:	6923      	ldr	r3, [r4, #16]
 800af56:	6820      	ldr	r0, [r4, #0]
 800af58:	b2ef      	uxtb	r7, r5
 800af5a:	1ac0      	subs	r0, r0, r3
 800af5c:	6963      	ldr	r3, [r4, #20]
 800af5e:	b2ed      	uxtb	r5, r5
 800af60:	4283      	cmp	r3, r0
 800af62:	dc05      	bgt.n	800af70 <__swbuf_r+0x56>
 800af64:	0021      	movs	r1, r4
 800af66:	0030      	movs	r0, r6
 800af68:	f7ff ffac 	bl	800aec4 <_fflush_r>
 800af6c:	2800      	cmp	r0, #0
 800af6e:	d1ed      	bne.n	800af4c <__swbuf_r+0x32>
 800af70:	68a3      	ldr	r3, [r4, #8]
 800af72:	3001      	adds	r0, #1
 800af74:	3b01      	subs	r3, #1
 800af76:	60a3      	str	r3, [r4, #8]
 800af78:	6823      	ldr	r3, [r4, #0]
 800af7a:	1c5a      	adds	r2, r3, #1
 800af7c:	6022      	str	r2, [r4, #0]
 800af7e:	701f      	strb	r7, [r3, #0]
 800af80:	6963      	ldr	r3, [r4, #20]
 800af82:	4283      	cmp	r3, r0
 800af84:	d004      	beq.n	800af90 <__swbuf_r+0x76>
 800af86:	89a3      	ldrh	r3, [r4, #12]
 800af88:	07db      	lsls	r3, r3, #31
 800af8a:	d5e1      	bpl.n	800af50 <__swbuf_r+0x36>
 800af8c:	2d0a      	cmp	r5, #10
 800af8e:	d1df      	bne.n	800af50 <__swbuf_r+0x36>
 800af90:	0021      	movs	r1, r4
 800af92:	0030      	movs	r0, r6
 800af94:	f7ff ff96 	bl	800aec4 <_fflush_r>
 800af98:	2800      	cmp	r0, #0
 800af9a:	d0d9      	beq.n	800af50 <__swbuf_r+0x36>
 800af9c:	e7d6      	b.n	800af4c <__swbuf_r+0x32>
	...

0800afa0 <__swsetup_r>:
 800afa0:	4b2d      	ldr	r3, [pc, #180]	@ (800b058 <__swsetup_r+0xb8>)
 800afa2:	b570      	push	{r4, r5, r6, lr}
 800afa4:	0005      	movs	r5, r0
 800afa6:	6818      	ldr	r0, [r3, #0]
 800afa8:	000c      	movs	r4, r1
 800afaa:	2800      	cmp	r0, #0
 800afac:	d004      	beq.n	800afb8 <__swsetup_r+0x18>
 800afae:	6a03      	ldr	r3, [r0, #32]
 800afb0:	2b00      	cmp	r3, #0
 800afb2:	d101      	bne.n	800afb8 <__swsetup_r+0x18>
 800afb4:	f7fd ffb8 	bl	8008f28 <__sinit>
 800afb8:	230c      	movs	r3, #12
 800afba:	5ee2      	ldrsh	r2, [r4, r3]
 800afbc:	0713      	lsls	r3, r2, #28
 800afbe:	d423      	bmi.n	800b008 <__swsetup_r+0x68>
 800afc0:	06d3      	lsls	r3, r2, #27
 800afc2:	d407      	bmi.n	800afd4 <__swsetup_r+0x34>
 800afc4:	2309      	movs	r3, #9
 800afc6:	602b      	str	r3, [r5, #0]
 800afc8:	2340      	movs	r3, #64	@ 0x40
 800afca:	2001      	movs	r0, #1
 800afcc:	4313      	orrs	r3, r2
 800afce:	81a3      	strh	r3, [r4, #12]
 800afd0:	4240      	negs	r0, r0
 800afd2:	e03a      	b.n	800b04a <__swsetup_r+0xaa>
 800afd4:	0752      	lsls	r2, r2, #29
 800afd6:	d513      	bpl.n	800b000 <__swsetup_r+0x60>
 800afd8:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800afda:	2900      	cmp	r1, #0
 800afdc:	d008      	beq.n	800aff0 <__swsetup_r+0x50>
 800afde:	0023      	movs	r3, r4
 800afe0:	3344      	adds	r3, #68	@ 0x44
 800afe2:	4299      	cmp	r1, r3
 800afe4:	d002      	beq.n	800afec <__swsetup_r+0x4c>
 800afe6:	0028      	movs	r0, r5
 800afe8:	f7fe ff9a 	bl	8009f20 <_free_r>
 800afec:	2300      	movs	r3, #0
 800afee:	6363      	str	r3, [r4, #52]	@ 0x34
 800aff0:	2224      	movs	r2, #36	@ 0x24
 800aff2:	89a3      	ldrh	r3, [r4, #12]
 800aff4:	4393      	bics	r3, r2
 800aff6:	81a3      	strh	r3, [r4, #12]
 800aff8:	2300      	movs	r3, #0
 800affa:	6063      	str	r3, [r4, #4]
 800affc:	6923      	ldr	r3, [r4, #16]
 800affe:	6023      	str	r3, [r4, #0]
 800b000:	2308      	movs	r3, #8
 800b002:	89a2      	ldrh	r2, [r4, #12]
 800b004:	4313      	orrs	r3, r2
 800b006:	81a3      	strh	r3, [r4, #12]
 800b008:	6923      	ldr	r3, [r4, #16]
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d10b      	bne.n	800b026 <__swsetup_r+0x86>
 800b00e:	21a0      	movs	r1, #160	@ 0xa0
 800b010:	2280      	movs	r2, #128	@ 0x80
 800b012:	89a3      	ldrh	r3, [r4, #12]
 800b014:	0089      	lsls	r1, r1, #2
 800b016:	0092      	lsls	r2, r2, #2
 800b018:	400b      	ands	r3, r1
 800b01a:	4293      	cmp	r3, r2
 800b01c:	d003      	beq.n	800b026 <__swsetup_r+0x86>
 800b01e:	0021      	movs	r1, r4
 800b020:	0028      	movs	r0, r5
 800b022:	f000 f91f 	bl	800b264 <__smakebuf_r>
 800b026:	230c      	movs	r3, #12
 800b028:	5ee2      	ldrsh	r2, [r4, r3]
 800b02a:	2101      	movs	r1, #1
 800b02c:	0013      	movs	r3, r2
 800b02e:	400b      	ands	r3, r1
 800b030:	420a      	tst	r2, r1
 800b032:	d00b      	beq.n	800b04c <__swsetup_r+0xac>
 800b034:	2300      	movs	r3, #0
 800b036:	60a3      	str	r3, [r4, #8]
 800b038:	6963      	ldr	r3, [r4, #20]
 800b03a:	425b      	negs	r3, r3
 800b03c:	61a3      	str	r3, [r4, #24]
 800b03e:	2000      	movs	r0, #0
 800b040:	6923      	ldr	r3, [r4, #16]
 800b042:	4283      	cmp	r3, r0
 800b044:	d101      	bne.n	800b04a <__swsetup_r+0xaa>
 800b046:	0613      	lsls	r3, r2, #24
 800b048:	d4be      	bmi.n	800afc8 <__swsetup_r+0x28>
 800b04a:	bd70      	pop	{r4, r5, r6, pc}
 800b04c:	0791      	lsls	r1, r2, #30
 800b04e:	d400      	bmi.n	800b052 <__swsetup_r+0xb2>
 800b050:	6963      	ldr	r3, [r4, #20]
 800b052:	60a3      	str	r3, [r4, #8]
 800b054:	e7f3      	b.n	800b03e <__swsetup_r+0x9e>
 800b056:	46c0      	nop			@ (mov r8, r8)
 800b058:	20000024 	.word	0x20000024

0800b05c <memmove>:
 800b05c:	b510      	push	{r4, lr}
 800b05e:	4288      	cmp	r0, r1
 800b060:	d806      	bhi.n	800b070 <memmove+0x14>
 800b062:	2300      	movs	r3, #0
 800b064:	429a      	cmp	r2, r3
 800b066:	d008      	beq.n	800b07a <memmove+0x1e>
 800b068:	5ccc      	ldrb	r4, [r1, r3]
 800b06a:	54c4      	strb	r4, [r0, r3]
 800b06c:	3301      	adds	r3, #1
 800b06e:	e7f9      	b.n	800b064 <memmove+0x8>
 800b070:	188b      	adds	r3, r1, r2
 800b072:	4298      	cmp	r0, r3
 800b074:	d2f5      	bcs.n	800b062 <memmove+0x6>
 800b076:	3a01      	subs	r2, #1
 800b078:	d200      	bcs.n	800b07c <memmove+0x20>
 800b07a:	bd10      	pop	{r4, pc}
 800b07c:	5c8b      	ldrb	r3, [r1, r2]
 800b07e:	5483      	strb	r3, [r0, r2]
 800b080:	e7f9      	b.n	800b076 <memmove+0x1a>
	...

0800b084 <_sbrk_r>:
 800b084:	2300      	movs	r3, #0
 800b086:	b570      	push	{r4, r5, r6, lr}
 800b088:	4d06      	ldr	r5, [pc, #24]	@ (800b0a4 <_sbrk_r+0x20>)
 800b08a:	0004      	movs	r4, r0
 800b08c:	0008      	movs	r0, r1
 800b08e:	602b      	str	r3, [r5, #0]
 800b090:	f7f8 fa40 	bl	8003514 <_sbrk>
 800b094:	1c43      	adds	r3, r0, #1
 800b096:	d103      	bne.n	800b0a0 <_sbrk_r+0x1c>
 800b098:	682b      	ldr	r3, [r5, #0]
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d000      	beq.n	800b0a0 <_sbrk_r+0x1c>
 800b09e:	6023      	str	r3, [r4, #0]
 800b0a0:	bd70      	pop	{r4, r5, r6, pc}
 800b0a2:	46c0      	nop			@ (mov r8, r8)
 800b0a4:	200005e0 	.word	0x200005e0

0800b0a8 <memcpy>:
 800b0a8:	2300      	movs	r3, #0
 800b0aa:	b510      	push	{r4, lr}
 800b0ac:	429a      	cmp	r2, r3
 800b0ae:	d100      	bne.n	800b0b2 <memcpy+0xa>
 800b0b0:	bd10      	pop	{r4, pc}
 800b0b2:	5ccc      	ldrb	r4, [r1, r3]
 800b0b4:	54c4      	strb	r4, [r0, r3]
 800b0b6:	3301      	adds	r3, #1
 800b0b8:	e7f8      	b.n	800b0ac <memcpy+0x4>
	...

0800b0bc <__assert_func>:
 800b0bc:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}
 800b0be:	0014      	movs	r4, r2
 800b0c0:	001a      	movs	r2, r3
 800b0c2:	4b09      	ldr	r3, [pc, #36]	@ (800b0e8 <__assert_func+0x2c>)
 800b0c4:	0005      	movs	r5, r0
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	000e      	movs	r6, r1
 800b0ca:	68d8      	ldr	r0, [r3, #12]
 800b0cc:	4b07      	ldr	r3, [pc, #28]	@ (800b0ec <__assert_func+0x30>)
 800b0ce:	2c00      	cmp	r4, #0
 800b0d0:	d101      	bne.n	800b0d6 <__assert_func+0x1a>
 800b0d2:	4b07      	ldr	r3, [pc, #28]	@ (800b0f0 <__assert_func+0x34>)
 800b0d4:	001c      	movs	r4, r3
 800b0d6:	4907      	ldr	r1, [pc, #28]	@ (800b0f4 <__assert_func+0x38>)
 800b0d8:	9301      	str	r3, [sp, #4]
 800b0da:	9402      	str	r4, [sp, #8]
 800b0dc:	002b      	movs	r3, r5
 800b0de:	9600      	str	r6, [sp, #0]
 800b0e0:	f000 f886 	bl	800b1f0 <fiprintf>
 800b0e4:	f000 f924 	bl	800b330 <abort>
 800b0e8:	20000024 	.word	0x20000024
 800b0ec:	0800b89b 	.word	0x0800b89b
 800b0f0:	0800b8d6 	.word	0x0800b8d6
 800b0f4:	0800b8a8 	.word	0x0800b8a8

0800b0f8 <_calloc_r>:
 800b0f8:	b570      	push	{r4, r5, r6, lr}
 800b0fa:	0c0b      	lsrs	r3, r1, #16
 800b0fc:	0c15      	lsrs	r5, r2, #16
 800b0fe:	2b00      	cmp	r3, #0
 800b100:	d11e      	bne.n	800b140 <_calloc_r+0x48>
 800b102:	2d00      	cmp	r5, #0
 800b104:	d10c      	bne.n	800b120 <_calloc_r+0x28>
 800b106:	b289      	uxth	r1, r1
 800b108:	b294      	uxth	r4, r2
 800b10a:	434c      	muls	r4, r1
 800b10c:	0021      	movs	r1, r4
 800b10e:	f7fe ff7d 	bl	800a00c <_malloc_r>
 800b112:	1e05      	subs	r5, r0, #0
 800b114:	d01a      	beq.n	800b14c <_calloc_r+0x54>
 800b116:	0022      	movs	r2, r4
 800b118:	2100      	movs	r1, #0
 800b11a:	f7fd ffed 	bl	80090f8 <memset>
 800b11e:	e016      	b.n	800b14e <_calloc_r+0x56>
 800b120:	1c2b      	adds	r3, r5, #0
 800b122:	1c0c      	adds	r4, r1, #0
 800b124:	b289      	uxth	r1, r1
 800b126:	b292      	uxth	r2, r2
 800b128:	434a      	muls	r2, r1
 800b12a:	b29b      	uxth	r3, r3
 800b12c:	b2a1      	uxth	r1, r4
 800b12e:	4359      	muls	r1, r3
 800b130:	0c14      	lsrs	r4, r2, #16
 800b132:	190c      	adds	r4, r1, r4
 800b134:	0c23      	lsrs	r3, r4, #16
 800b136:	d107      	bne.n	800b148 <_calloc_r+0x50>
 800b138:	0424      	lsls	r4, r4, #16
 800b13a:	b292      	uxth	r2, r2
 800b13c:	4314      	orrs	r4, r2
 800b13e:	e7e5      	b.n	800b10c <_calloc_r+0x14>
 800b140:	2d00      	cmp	r5, #0
 800b142:	d101      	bne.n	800b148 <_calloc_r+0x50>
 800b144:	1c14      	adds	r4, r2, #0
 800b146:	e7ed      	b.n	800b124 <_calloc_r+0x2c>
 800b148:	230c      	movs	r3, #12
 800b14a:	6003      	str	r3, [r0, #0]
 800b14c:	2500      	movs	r5, #0
 800b14e:	0028      	movs	r0, r5
 800b150:	bd70      	pop	{r4, r5, r6, pc}

0800b152 <__ascii_mbtowc>:
 800b152:	b082      	sub	sp, #8
 800b154:	2900      	cmp	r1, #0
 800b156:	d100      	bne.n	800b15a <__ascii_mbtowc+0x8>
 800b158:	a901      	add	r1, sp, #4
 800b15a:	1e10      	subs	r0, r2, #0
 800b15c:	d006      	beq.n	800b16c <__ascii_mbtowc+0x1a>
 800b15e:	2b00      	cmp	r3, #0
 800b160:	d006      	beq.n	800b170 <__ascii_mbtowc+0x1e>
 800b162:	7813      	ldrb	r3, [r2, #0]
 800b164:	600b      	str	r3, [r1, #0]
 800b166:	7810      	ldrb	r0, [r2, #0]
 800b168:	1e43      	subs	r3, r0, #1
 800b16a:	4198      	sbcs	r0, r3
 800b16c:	b002      	add	sp, #8
 800b16e:	4770      	bx	lr
 800b170:	2002      	movs	r0, #2
 800b172:	4240      	negs	r0, r0
 800b174:	e7fa      	b.n	800b16c <__ascii_mbtowc+0x1a>

0800b176 <_realloc_r>:
 800b176:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b178:	0006      	movs	r6, r0
 800b17a:	000c      	movs	r4, r1
 800b17c:	0015      	movs	r5, r2
 800b17e:	2900      	cmp	r1, #0
 800b180:	d105      	bne.n	800b18e <_realloc_r+0x18>
 800b182:	0011      	movs	r1, r2
 800b184:	f7fe ff42 	bl	800a00c <_malloc_r>
 800b188:	0004      	movs	r4, r0
 800b18a:	0020      	movs	r0, r4
 800b18c:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800b18e:	2a00      	cmp	r2, #0
 800b190:	d103      	bne.n	800b19a <_realloc_r+0x24>
 800b192:	f7fe fec5 	bl	8009f20 <_free_r>
 800b196:	2400      	movs	r4, #0
 800b198:	e7f7      	b.n	800b18a <_realloc_r+0x14>
 800b19a:	f000 f8d0 	bl	800b33e <_malloc_usable_size_r>
 800b19e:	0007      	movs	r7, r0
 800b1a0:	4285      	cmp	r5, r0
 800b1a2:	d802      	bhi.n	800b1aa <_realloc_r+0x34>
 800b1a4:	0843      	lsrs	r3, r0, #1
 800b1a6:	42ab      	cmp	r3, r5
 800b1a8:	d3ef      	bcc.n	800b18a <_realloc_r+0x14>
 800b1aa:	0029      	movs	r1, r5
 800b1ac:	0030      	movs	r0, r6
 800b1ae:	f7fe ff2d 	bl	800a00c <_malloc_r>
 800b1b2:	9001      	str	r0, [sp, #4]
 800b1b4:	2800      	cmp	r0, #0
 800b1b6:	d0ee      	beq.n	800b196 <_realloc_r+0x20>
 800b1b8:	002a      	movs	r2, r5
 800b1ba:	42bd      	cmp	r5, r7
 800b1bc:	d900      	bls.n	800b1c0 <_realloc_r+0x4a>
 800b1be:	003a      	movs	r2, r7
 800b1c0:	0021      	movs	r1, r4
 800b1c2:	9801      	ldr	r0, [sp, #4]
 800b1c4:	f7ff ff70 	bl	800b0a8 <memcpy>
 800b1c8:	0021      	movs	r1, r4
 800b1ca:	0030      	movs	r0, r6
 800b1cc:	f7fe fea8 	bl	8009f20 <_free_r>
 800b1d0:	9c01      	ldr	r4, [sp, #4]
 800b1d2:	e7da      	b.n	800b18a <_realloc_r+0x14>

0800b1d4 <__ascii_wctomb>:
 800b1d4:	0003      	movs	r3, r0
 800b1d6:	1e08      	subs	r0, r1, #0
 800b1d8:	d005      	beq.n	800b1e6 <__ascii_wctomb+0x12>
 800b1da:	2aff      	cmp	r2, #255	@ 0xff
 800b1dc:	d904      	bls.n	800b1e8 <__ascii_wctomb+0x14>
 800b1de:	228a      	movs	r2, #138	@ 0x8a
 800b1e0:	2001      	movs	r0, #1
 800b1e2:	601a      	str	r2, [r3, #0]
 800b1e4:	4240      	negs	r0, r0
 800b1e6:	4770      	bx	lr
 800b1e8:	2001      	movs	r0, #1
 800b1ea:	700a      	strb	r2, [r1, #0]
 800b1ec:	e7fb      	b.n	800b1e6 <__ascii_wctomb+0x12>
	...

0800b1f0 <fiprintf>:
 800b1f0:	b40e      	push	{r1, r2, r3}
 800b1f2:	b517      	push	{r0, r1, r2, r4, lr}
 800b1f4:	4c05      	ldr	r4, [pc, #20]	@ (800b20c <fiprintf+0x1c>)
 800b1f6:	ab05      	add	r3, sp, #20
 800b1f8:	cb04      	ldmia	r3!, {r2}
 800b1fa:	0001      	movs	r1, r0
 800b1fc:	6820      	ldr	r0, [r4, #0]
 800b1fe:	9301      	str	r3, [sp, #4]
 800b200:	f7ff fcbe 	bl	800ab80 <_vfiprintf_r>
 800b204:	bc1e      	pop	{r1, r2, r3, r4}
 800b206:	bc08      	pop	{r3}
 800b208:	b003      	add	sp, #12
 800b20a:	4718      	bx	r3
 800b20c:	20000024 	.word	0x20000024

0800b210 <__swhatbuf_r>:
 800b210:	b570      	push	{r4, r5, r6, lr}
 800b212:	000e      	movs	r6, r1
 800b214:	001d      	movs	r5, r3
 800b216:	230e      	movs	r3, #14
 800b218:	5ec9      	ldrsh	r1, [r1, r3]
 800b21a:	0014      	movs	r4, r2
 800b21c:	b096      	sub	sp, #88	@ 0x58
 800b21e:	2900      	cmp	r1, #0
 800b220:	da0c      	bge.n	800b23c <__swhatbuf_r+0x2c>
 800b222:	89b2      	ldrh	r2, [r6, #12]
 800b224:	2380      	movs	r3, #128	@ 0x80
 800b226:	0011      	movs	r1, r2
 800b228:	4019      	ands	r1, r3
 800b22a:	421a      	tst	r2, r3
 800b22c:	d114      	bne.n	800b258 <__swhatbuf_r+0x48>
 800b22e:	2380      	movs	r3, #128	@ 0x80
 800b230:	00db      	lsls	r3, r3, #3
 800b232:	2000      	movs	r0, #0
 800b234:	6029      	str	r1, [r5, #0]
 800b236:	6023      	str	r3, [r4, #0]
 800b238:	b016      	add	sp, #88	@ 0x58
 800b23a:	bd70      	pop	{r4, r5, r6, pc}
 800b23c:	466a      	mov	r2, sp
 800b23e:	f000 f853 	bl	800b2e8 <_fstat_r>
 800b242:	2800      	cmp	r0, #0
 800b244:	dbed      	blt.n	800b222 <__swhatbuf_r+0x12>
 800b246:	23f0      	movs	r3, #240	@ 0xf0
 800b248:	9901      	ldr	r1, [sp, #4]
 800b24a:	021b      	lsls	r3, r3, #8
 800b24c:	4019      	ands	r1, r3
 800b24e:	4b04      	ldr	r3, [pc, #16]	@ (800b260 <__swhatbuf_r+0x50>)
 800b250:	18c9      	adds	r1, r1, r3
 800b252:	424b      	negs	r3, r1
 800b254:	4159      	adcs	r1, r3
 800b256:	e7ea      	b.n	800b22e <__swhatbuf_r+0x1e>
 800b258:	2100      	movs	r1, #0
 800b25a:	2340      	movs	r3, #64	@ 0x40
 800b25c:	e7e9      	b.n	800b232 <__swhatbuf_r+0x22>
 800b25e:	46c0      	nop			@ (mov r8, r8)
 800b260:	ffffe000 	.word	0xffffe000

0800b264 <__smakebuf_r>:
 800b264:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b266:	2602      	movs	r6, #2
 800b268:	898b      	ldrh	r3, [r1, #12]
 800b26a:	0005      	movs	r5, r0
 800b26c:	000c      	movs	r4, r1
 800b26e:	b085      	sub	sp, #20
 800b270:	4233      	tst	r3, r6
 800b272:	d007      	beq.n	800b284 <__smakebuf_r+0x20>
 800b274:	0023      	movs	r3, r4
 800b276:	3347      	adds	r3, #71	@ 0x47
 800b278:	6023      	str	r3, [r4, #0]
 800b27a:	6123      	str	r3, [r4, #16]
 800b27c:	2301      	movs	r3, #1
 800b27e:	6163      	str	r3, [r4, #20]
 800b280:	b005      	add	sp, #20
 800b282:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b284:	ab03      	add	r3, sp, #12
 800b286:	aa02      	add	r2, sp, #8
 800b288:	f7ff ffc2 	bl	800b210 <__swhatbuf_r>
 800b28c:	9f02      	ldr	r7, [sp, #8]
 800b28e:	9001      	str	r0, [sp, #4]
 800b290:	0039      	movs	r1, r7
 800b292:	0028      	movs	r0, r5
 800b294:	f7fe feba 	bl	800a00c <_malloc_r>
 800b298:	2800      	cmp	r0, #0
 800b29a:	d108      	bne.n	800b2ae <__smakebuf_r+0x4a>
 800b29c:	220c      	movs	r2, #12
 800b29e:	5ea3      	ldrsh	r3, [r4, r2]
 800b2a0:	059a      	lsls	r2, r3, #22
 800b2a2:	d4ed      	bmi.n	800b280 <__smakebuf_r+0x1c>
 800b2a4:	2203      	movs	r2, #3
 800b2a6:	4393      	bics	r3, r2
 800b2a8:	431e      	orrs	r6, r3
 800b2aa:	81a6      	strh	r6, [r4, #12]
 800b2ac:	e7e2      	b.n	800b274 <__smakebuf_r+0x10>
 800b2ae:	2380      	movs	r3, #128	@ 0x80
 800b2b0:	89a2      	ldrh	r2, [r4, #12]
 800b2b2:	6020      	str	r0, [r4, #0]
 800b2b4:	4313      	orrs	r3, r2
 800b2b6:	81a3      	strh	r3, [r4, #12]
 800b2b8:	9b03      	ldr	r3, [sp, #12]
 800b2ba:	6120      	str	r0, [r4, #16]
 800b2bc:	6167      	str	r7, [r4, #20]
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d00c      	beq.n	800b2dc <__smakebuf_r+0x78>
 800b2c2:	0028      	movs	r0, r5
 800b2c4:	230e      	movs	r3, #14
 800b2c6:	5ee1      	ldrsh	r1, [r4, r3]
 800b2c8:	f000 f820 	bl	800b30c <_isatty_r>
 800b2cc:	2800      	cmp	r0, #0
 800b2ce:	d005      	beq.n	800b2dc <__smakebuf_r+0x78>
 800b2d0:	2303      	movs	r3, #3
 800b2d2:	89a2      	ldrh	r2, [r4, #12]
 800b2d4:	439a      	bics	r2, r3
 800b2d6:	3b02      	subs	r3, #2
 800b2d8:	4313      	orrs	r3, r2
 800b2da:	81a3      	strh	r3, [r4, #12]
 800b2dc:	89a3      	ldrh	r3, [r4, #12]
 800b2de:	9a01      	ldr	r2, [sp, #4]
 800b2e0:	4313      	orrs	r3, r2
 800b2e2:	81a3      	strh	r3, [r4, #12]
 800b2e4:	e7cc      	b.n	800b280 <__smakebuf_r+0x1c>
	...

0800b2e8 <_fstat_r>:
 800b2e8:	2300      	movs	r3, #0
 800b2ea:	b570      	push	{r4, r5, r6, lr}
 800b2ec:	4d06      	ldr	r5, [pc, #24]	@ (800b308 <_fstat_r+0x20>)
 800b2ee:	0004      	movs	r4, r0
 800b2f0:	0008      	movs	r0, r1
 800b2f2:	0011      	movs	r1, r2
 800b2f4:	602b      	str	r3, [r5, #0]
 800b2f6:	f7f8 f8eb 	bl	80034d0 <_fstat>
 800b2fa:	1c43      	adds	r3, r0, #1
 800b2fc:	d103      	bne.n	800b306 <_fstat_r+0x1e>
 800b2fe:	682b      	ldr	r3, [r5, #0]
 800b300:	2b00      	cmp	r3, #0
 800b302:	d000      	beq.n	800b306 <_fstat_r+0x1e>
 800b304:	6023      	str	r3, [r4, #0]
 800b306:	bd70      	pop	{r4, r5, r6, pc}
 800b308:	200005e0 	.word	0x200005e0

0800b30c <_isatty_r>:
 800b30c:	2300      	movs	r3, #0
 800b30e:	b570      	push	{r4, r5, r6, lr}
 800b310:	4d06      	ldr	r5, [pc, #24]	@ (800b32c <_isatty_r+0x20>)
 800b312:	0004      	movs	r4, r0
 800b314:	0008      	movs	r0, r1
 800b316:	602b      	str	r3, [r5, #0]
 800b318:	f7f8 f8e8 	bl	80034ec <_isatty>
 800b31c:	1c43      	adds	r3, r0, #1
 800b31e:	d103      	bne.n	800b328 <_isatty_r+0x1c>
 800b320:	682b      	ldr	r3, [r5, #0]
 800b322:	2b00      	cmp	r3, #0
 800b324:	d000      	beq.n	800b328 <_isatty_r+0x1c>
 800b326:	6023      	str	r3, [r4, #0]
 800b328:	bd70      	pop	{r4, r5, r6, pc}
 800b32a:	46c0      	nop			@ (mov r8, r8)
 800b32c:	200005e0 	.word	0x200005e0

0800b330 <abort>:
 800b330:	2006      	movs	r0, #6
 800b332:	b510      	push	{r4, lr}
 800b334:	f000 f834 	bl	800b3a0 <raise>
 800b338:	2001      	movs	r0, #1
 800b33a:	f7f8 f895 	bl	8003468 <_exit>

0800b33e <_malloc_usable_size_r>:
 800b33e:	1f0b      	subs	r3, r1, #4
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	1f18      	subs	r0, r3, #4
 800b344:	2b00      	cmp	r3, #0
 800b346:	da01      	bge.n	800b34c <_malloc_usable_size_r+0xe>
 800b348:	580b      	ldr	r3, [r1, r0]
 800b34a:	18c0      	adds	r0, r0, r3
 800b34c:	4770      	bx	lr

0800b34e <_raise_r>:
 800b34e:	b570      	push	{r4, r5, r6, lr}
 800b350:	0004      	movs	r4, r0
 800b352:	000d      	movs	r5, r1
 800b354:	291f      	cmp	r1, #31
 800b356:	d904      	bls.n	800b362 <_raise_r+0x14>
 800b358:	2316      	movs	r3, #22
 800b35a:	6003      	str	r3, [r0, #0]
 800b35c:	2001      	movs	r0, #1
 800b35e:	4240      	negs	r0, r0
 800b360:	bd70      	pop	{r4, r5, r6, pc}
 800b362:	6bc3      	ldr	r3, [r0, #60]	@ 0x3c
 800b364:	2b00      	cmp	r3, #0
 800b366:	d004      	beq.n	800b372 <_raise_r+0x24>
 800b368:	008a      	lsls	r2, r1, #2
 800b36a:	189b      	adds	r3, r3, r2
 800b36c:	681a      	ldr	r2, [r3, #0]
 800b36e:	2a00      	cmp	r2, #0
 800b370:	d108      	bne.n	800b384 <_raise_r+0x36>
 800b372:	0020      	movs	r0, r4
 800b374:	f000 f830 	bl	800b3d8 <_getpid_r>
 800b378:	002a      	movs	r2, r5
 800b37a:	0001      	movs	r1, r0
 800b37c:	0020      	movs	r0, r4
 800b37e:	f000 f819 	bl	800b3b4 <_kill_r>
 800b382:	e7ed      	b.n	800b360 <_raise_r+0x12>
 800b384:	2a01      	cmp	r2, #1
 800b386:	d009      	beq.n	800b39c <_raise_r+0x4e>
 800b388:	1c51      	adds	r1, r2, #1
 800b38a:	d103      	bne.n	800b394 <_raise_r+0x46>
 800b38c:	2316      	movs	r3, #22
 800b38e:	6003      	str	r3, [r0, #0]
 800b390:	2001      	movs	r0, #1
 800b392:	e7e5      	b.n	800b360 <_raise_r+0x12>
 800b394:	2100      	movs	r1, #0
 800b396:	0028      	movs	r0, r5
 800b398:	6019      	str	r1, [r3, #0]
 800b39a:	4790      	blx	r2
 800b39c:	2000      	movs	r0, #0
 800b39e:	e7df      	b.n	800b360 <_raise_r+0x12>

0800b3a0 <raise>:
 800b3a0:	b510      	push	{r4, lr}
 800b3a2:	4b03      	ldr	r3, [pc, #12]	@ (800b3b0 <raise+0x10>)
 800b3a4:	0001      	movs	r1, r0
 800b3a6:	6818      	ldr	r0, [r3, #0]
 800b3a8:	f7ff ffd1 	bl	800b34e <_raise_r>
 800b3ac:	bd10      	pop	{r4, pc}
 800b3ae:	46c0      	nop			@ (mov r8, r8)
 800b3b0:	20000024 	.word	0x20000024

0800b3b4 <_kill_r>:
 800b3b4:	2300      	movs	r3, #0
 800b3b6:	b570      	push	{r4, r5, r6, lr}
 800b3b8:	4d06      	ldr	r5, [pc, #24]	@ (800b3d4 <_kill_r+0x20>)
 800b3ba:	0004      	movs	r4, r0
 800b3bc:	0008      	movs	r0, r1
 800b3be:	0011      	movs	r1, r2
 800b3c0:	602b      	str	r3, [r5, #0]
 800b3c2:	f7f8 f841 	bl	8003448 <_kill>
 800b3c6:	1c43      	adds	r3, r0, #1
 800b3c8:	d103      	bne.n	800b3d2 <_kill_r+0x1e>
 800b3ca:	682b      	ldr	r3, [r5, #0]
 800b3cc:	2b00      	cmp	r3, #0
 800b3ce:	d000      	beq.n	800b3d2 <_kill_r+0x1e>
 800b3d0:	6023      	str	r3, [r4, #0]
 800b3d2:	bd70      	pop	{r4, r5, r6, pc}
 800b3d4:	200005e0 	.word	0x200005e0

0800b3d8 <_getpid_r>:
 800b3d8:	b510      	push	{r4, lr}
 800b3da:	f7f8 f82f 	bl	800343c <_getpid>
 800b3de:	bd10      	pop	{r4, pc}

0800b3e0 <_init>:
 800b3e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3e2:	46c0      	nop			@ (mov r8, r8)
 800b3e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b3e6:	bc08      	pop	{r3}
 800b3e8:	469e      	mov	lr, r3
 800b3ea:	4770      	bx	lr

0800b3ec <_fini>:
 800b3ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3ee:	46c0      	nop			@ (mov r8, r8)
 800b3f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b3f2:	bc08      	pop	{r3}
 800b3f4:	469e      	mov	lr, r3
 800b3f6:	4770      	bx	lr
