$date
	Wed Sep 18 12:23:19 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module inport_ioc_tb $end
$scope module PortD $end
$var wire 8 ! address [7:0] $end
$var wire 1 " clk $end
$var wire 8 # down_port [7:0] $end
$var wire 1 $ int_ack $end
$var wire 8 % ioc_neg_conf [7:0] $end
$var wire 8 & ioc_pos_conf [7:0] $end
$var wire 8 ' port_in [7:0] $end
$var wire 1 ( ren $end
$var wire 1 ) rst $end
$var wire 8 * up_port [7:0] $end
$var reg 8 + c1_port [7:0] $end
$var reg 8 , c2_port [7:0] $end
$var reg 1 - int_out $end
$var reg 8 . port_out [7:0] $end
$var reg 8 / sync_port [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx /
bx .
x-
bx ,
bx +
bx *
0)
0(
b0 '
b11111111 &
b11111111 %
0$
bx #
0"
b0 !
$end
#4
b0 /
1"
#8
0"
#10
1)
#12
b0 #
b0 *
0-
b0 .
b0 ,
b0 +
1"
#16
0"
#20
1"
0)
#24
0"
#28
1"
#32
0"
#36
1"
#40
0"
b10101010 '
#44
b10101010 /
1"
#48
0"
#52
b10101010 *
b10101010 +
1"
#56
0"
#60
b0 *
1-
b10101010 ,
1"
#64
0"
#68
1"
#70
1$
#72
0"
#76
0-
1"
#80
0"
0$
#84
1"
#88
0"
#90
b11 !
#92
1"
#96
0"
#100
b10101010 .
1"
1(
#104
0"
#108
1"
#110
0(
#112
0"
#116
1"
#120
0"
#124
1"
#128
0"
#130
b0 '
#132
b0 /
1"
#136
0"
#140
b10101010 #
b0 +
1"
#144
0"
#148
b0 #
b0 ,
1-
1"
#152
0"
#156
1"
#160
0"
1$
#164
0-
1"
#168
0"
#170
0$
#172
1"
#176
0"
#180
b11101110 /
1"
b11101110 '
#184
0"
#188
b11101110 *
b11101110 +
1"
#190
b10000 !
#192
0"
#196
b0 *
b11101110 ,
1-
1"
#200
0"
1(
#204
1"
#208
0"
#210
0(
#212
1"
#216
0"
#220
1"
#224
0"
#228
1"
#232
0"
#236
1"
#240
0"
#244
1"
#248
0"
#252
1"
#256
0"
#260
1"
