# Zero_Risc

Zero Risc is a securuty driven hardware module writen in Verilog. 

This project emerged from a college proposed project topic, wich itself came from the *RISC-V Soft CPU Security Contest by Thales and Microchip Technology*
https://github.com/ThalesGroup/RISC-V-IoT-Contest

**Problem Statement**



**Usage**

This module can be used 





**The Repository is organized as follows:**

  [Verilog](verilog) - HDL for the Zero Risc module

  [Sim](sim) - HDL for the Zero Risc module simulation

  [Ibex](ibex) - Link to the Ibex repository  


**To do**
