

================================================================
== Vitis HLS Report for 'conv1_Pipeline_KR_KC1'
================================================================
* Date:           Wed Nov  1 03:32:33 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      342|      342|  3.420 us|  3.420 us|  342|  342|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- KR_KC   |      340|      340|        21|          4|          4|    81|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    170|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    1|     235|    195|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    152|    -|
|Register         |        -|    -|     430|    128|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    1|     665|    645|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   ~0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |mul_9ns_11ns_19_1_1_U45  |mul_9ns_11ns_19_1_1  |        0|   1|    0|    5|    0|
    |mux_4_2_32_1_1_U46       |mux_4_2_32_1_1       |        0|   0|    0|   20|    0|
    |mux_4_2_32_1_1_U47       |mux_4_2_32_1_1       |        0|   0|    0|   20|    0|
    |urem_9ns_8ns_9_13_1_U44  |urem_9ns_8ns_9_13_1  |        0|   0|  235|  150|    0|
    +-------------------------+---------------------+---------+----+-----+-----+-----+
    |Total                    |                     |        0|   1|  235|  195|    0|
    +-------------------------+---------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln38_1_fu_376_p2     |         +|   0|  0|  12|           4|           1|
    |add_ln38_4_fu_416_p2     |         +|   0|  0|  12|           5|           5|
    |add_ln38_fu_298_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln39_fu_357_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln42_10_fu_452_p2    |         +|   0|  0|  18|          11|          11|
    |add_ln42_1_fu_325_p2     |         +|   0|  0|  16|           9|           9|
    |add_ln42_8_fu_410_p2     |         +|   0|  0|  19|           8|           8|
    |add_ln42_9_fu_434_p2     |         +|   0|  0|  19|           8|           8|
    |add_ln42_fu_393_p2       |         +|   0|  0|  12|           5|           5|
    |icmp_ln38_fu_292_p2      |      icmp|   0|  0|  14|           7|           7|
    |icmp_ln39_fu_307_p2      |      icmp|   0|  0|  12|           4|           4|
    |select_ln38_2_fu_313_p3  |    select|   0|  0|   4|           1|           1|
    |select_ln38_fu_382_p3    |    select|   0|  0|   4|           1|           4|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 170|          75|          67|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |add52_119_fu_92                         |   9|          2|   32|         64|
    |ap_NS_fsm                               |  26|          5|    1|          5|
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter5                 |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg        |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg        |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten10_load  |   9|          2|    7|         14|
    |ap_sig_allocacmp_kc_load                |   9|          2|    4|          8|
    |indvar_flatten10_fu_104                 |   9|          2|    7|         14|
    |kc_fu_96                                |   9|          2|    4|          8|
    |kr_fu_100                               |   9|          2|    4|          8|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   | 152|         33|   67|        137|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add52_119_fu_92                   |  32|   0|   32|          0|
    |ap_CS_fsm                         |   4|   0|    4|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |icmp_ln38_reg_554                 |   1|   0|    1|          0|
    |icmp_ln39_reg_558                 |   1|   0|    1|          0|
    |indvar_flatten10_fu_104           |   7|   0|    7|          0|
    |kc_fu_96                          |   4|   0|    4|          0|
    |kr_fu_100                         |   4|   0|    4|          0|
    |mul_1_reg_628                     |  32|   0|   32|          0|
    |select_ln38_2_reg_563             |   4|   0|    4|          0|
    |select_ln42_cast_reg_549          |   4|   0|    5|          1|
    |tmp_1_reg_618                     |  32|   0|   32|          0|
    |tmp_2_reg_623                     |  32|   0|   32|          0|
    |trunc_ln42_1_reg_573              |   2|   0|    2|          0|
    |zext_ln34_1_cast_reg_544          |   4|   0|    5|          1|
    |icmp_ln38_reg_554                 |  64|  32|    1|          0|
    |icmp_ln39_reg_558                 |  64|  32|    1|          0|
    |select_ln38_2_reg_563             |  64|  32|    4|          0|
    |trunc_ln42_1_reg_573              |  64|  32|    2|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 430| 128|  184|          2|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|                             RTL Ports                             | Dir | Bits|  Protocol  |                       Source Object                       |    C Type    |
+-------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|ap_clk                                                             |   in|    1|  ap_ctrl_hs|                                      conv1_Pipeline_KR_KC1|  return value|
|ap_rst                                                             |   in|    1|  ap_ctrl_hs|                                      conv1_Pipeline_KR_KC1|  return value|
|ap_start                                                           |   in|    1|  ap_ctrl_hs|                                      conv1_Pipeline_KR_KC1|  return value|
|ap_done                                                            |  out|    1|  ap_ctrl_hs|                                      conv1_Pipeline_KR_KC1|  return value|
|ap_idle                                                            |  out|    1|  ap_ctrl_hs|                                      conv1_Pipeline_KR_KC1|  return value|
|ap_ready                                                           |  out|    1|  ap_ctrl_hs|                                      conv1_Pipeline_KR_KC1|  return value|
|grp_fu_1605_p_din0                                                 |  out|   32|  ap_ctrl_hs|                                      conv1_Pipeline_KR_KC1|  return value|
|grp_fu_1605_p_din1                                                 |  out|   32|  ap_ctrl_hs|                                      conv1_Pipeline_KR_KC1|  return value|
|grp_fu_1605_p_opcode                                               |  out|    2|  ap_ctrl_hs|                                      conv1_Pipeline_KR_KC1|  return value|
|grp_fu_1605_p_dout0                                                |   in|   32|  ap_ctrl_hs|                                      conv1_Pipeline_KR_KC1|  return value|
|grp_fu_1605_p_ce                                                   |  out|    1|  ap_ctrl_hs|                                      conv1_Pipeline_KR_KC1|  return value|
|grp_fu_1609_p_din0                                                 |  out|   32|  ap_ctrl_hs|                                      conv1_Pipeline_KR_KC1|  return value|
|grp_fu_1609_p_din1                                                 |  out|   32|  ap_ctrl_hs|                                      conv1_Pipeline_KR_KC1|  return value|
|grp_fu_1609_p_dout0                                                |   in|   32|  ap_ctrl_hs|                                      conv1_Pipeline_KR_KC1|  return value|
|grp_fu_1609_p_ce                                                   |  out|    1|  ap_ctrl_hs|                                      conv1_Pipeline_KR_KC1|  return value|
|conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21          |   in|   32|     ap_none|  conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21|        scalar|
|select_ln42                                                        |   in|    4|     ap_none|                                                select_ln42|        scalar|
|zext_ln34_1                                                        |   in|    4|     ap_none|                                                zext_ln34_1|        scalar|
|trunc_ln31_mid2                                                    |   in|    2|     ap_none|                                            trunc_ln31_mid2|        scalar|
|or_ln35_cast                                                       |   in|    8|     ap_none|                                               or_ln35_cast|        scalar|
|add52_119_out                                                      |  out|   32|      ap_vld|                                              add52_119_out|       pointer|
|add52_119_out_ap_vld                                               |  out|    1|      ap_vld|                                              add52_119_out|       pointer|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_address0  |  out|    8|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_we_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_ce0       |  out|    1|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_we_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_3_q0        |   in|   32|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_we_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_address0  |  out|    8|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_we_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_ce0       |  out|    1|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_we_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_2_q0        |   in|   32|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_we_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_address0  |  out|    8|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_we_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_ce0       |  out|    1|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_we_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_1_q0        |   in|   32|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_we_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_address0    |  out|    8|   ap_memory|     conv1_float_255_255_float_1_9_9_float_float_255_255_we|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_ce0         |  out|    1|   ap_memory|     conv1_float_255_255_float_1_9_9_float_float_255_255_we|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_we_q0          |   in|   32|   ap_memory|     conv1_float_255_255_float_1_9_9_float_float_255_255_we|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_address0  |  out|   11|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_in_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_ce0       |  out|    1|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_in_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_3_q0        |   in|   32|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_in_3|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_address0  |  out|   11|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_in_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_ce0       |  out|    1|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_in_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_2_q0        |   in|   32|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_in_2|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_address0  |  out|   11|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_in_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_ce0       |  out|    1|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_in_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_1_q0        |   in|   32|   ap_memory|   conv1_float_255_255_float_1_9_9_float_float_255_255_in_1|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_address0    |  out|   11|   ap_memory|     conv1_float_255_255_float_1_9_9_float_float_255_255_in|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_ce0         |  out|    1|   ap_memory|     conv1_float_255_255_float_1_9_9_float_float_255_255_in|         array|
|conv1_float_255_255_float_1_9_9_float_float_255_255_in_q0          |   in|   32|   ap_memory|     conv1_float_255_255_float_1_9_9_float_float_255_255_in|         array|
+-------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+

