{"top":"global.demosaic_unrolled",
"namespaces":{
  "commonlib":{
    "generators":{
      "MAD":{
        "typegen":"coreir.ternary",
        "genparams":{"width":"Int"}
      },
      "abs":{
        "typegen":"coreir.unary",
        "genparams":{"width":"Int"},
        "modules":[
          [{"width":["Int",16]},{
            "type":["Record",[
              ["in",["Array",16,"BitIn"]],
              ["out",["Array",16,"Bit"]]
            ]],
            "instances":{
              "abs":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
                "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
              }
            },
            "connections":[
              ["self.in","abs.data.in.0"],
              ["self.out","abs.data.out"]
            ]
          }]
        ]
      },
      "absd":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"},
        "modules":[
          [{"width":["Int",16]},{
            "type":["Record",[
              ["in0",["Array",16,"BitIn"]],
              ["in1",["Array",16,"BitIn"]],
              ["out",["Array",16,"Bit"]]
            ]],
            "instances":{
              "abs$abs":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
                "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
              },
              "sub$binop":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
                "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
              }
            },
            "connections":[
              ["sub$binop.data.out","abs$abs.data.in.0"],
              ["self.out","abs$abs.data.out"],
              ["sub$binop.data.in.0","self.in0"],
              ["sub$binop.data.in.1","self.in1"]
            ]
          }]
        ]
      },
      "accumulation_register":{
        "typegen":"commonlib.accumulation_register_type",
        "genparams":{"iterations":"Int", "width":"Int"}
      },
      "bitopn":{
        "typegen":"commonlib.bitopN_type",
        "genparams":{"N":"Int", "operator":"String"}
      },
      "const_array":{
        "typegen":"coreir.constArrayTG",
        "genparams":{"type":"CoreIRType", "value":"Int"},
        "defaultgenargs":{"value":["Int",0]}
      },
      "counter":{
        "typegen":"commonlib.counter_type",
        "genparams":{"inc":"Int", "max":"Int", "min":"Int", "width":"Int"},
        "modules":[
          [{"inc":["Int",1], "max":["Int",65535], "min":["Int",0], "width":["Int",16]},{
            "type":["Record",[
              ["en","BitIn"],
              ["reset","BitIn"],
              ["out",["Array",16,"Bit"]],
              ["overflow","Bit"]
            ]],
            "instances":{
              "add$binop":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
                "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
              },
              "and$c0":{
                "modref":"corebit.const",
                "modargs":{"value":["Bool",false]}
              },
              "and$lut$lut":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
                "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
              },
              "count$c0":{
                "genref":"coreir.const",
                "genargs":{"width":["Int",16]},
                "modargs":{"value":[["BitVector",16],"16'h0000"]}
              },
              "count$clrMux$mux":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
                "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
              },
              "count$enMux$mux":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
                "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
              },
              "count$reg0":{
                "genref":"coreir.reg",
                "genargs":{"width":["Int",16]},
                "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
              },
              "inc":{
                "genref":"coreir.const",
                "genargs":{"width":["Int",16]},
                "modargs":{"value":[["BitVector",16],"16'h0001"]}
              },
              "max":{
                "genref":"coreir.const",
                "genargs":{"width":["Int",16]},
                "modargs":{"value":[["BitVector",16],"16'hffff"]}
              },
              "resetOr$c0":{
                "modref":"corebit.const",
                "modargs":{"value":["Bool",false]}
              },
              "resetOr$lut$lut":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
                "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
              },
              "ult$compop":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
                "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
              }
            },
            "connections":[
              ["count$reg0.out","add$binop.data.in.0"],
              ["inc.out","add$binop.data.in.1"],
              ["count$enMux$mux.data.in.0","add$binop.data.out"],
              ["ult$compop.data.in.1","add$binop.data.out"],
              ["and$lut$lut.bit.in.2","and$c0.out"],
              ["ult$compop.bit.out","and$lut$lut.bit.in.0"],
              ["self.en","and$lut$lut.bit.in.1"],
              ["resetOr$lut$lut.bit.in.0","and$lut$lut.bit.out"],
              ["self.overflow","and$lut$lut.bit.out"],
              ["count$clrMux$mux.data.in.0","count$c0.out"],
              ["resetOr$lut$lut.bit.out","count$clrMux$mux.bit.in.0"],
              ["count$enMux$mux.data.out","count$clrMux$mux.data.in.1"],
              ["count$reg0.in","count$clrMux$mux.data.out"],
              ["self.en","count$enMux$mux.bit.in.0"],
              ["count$reg0.out","count$enMux$mux.data.in.1"],
              ["self.out","count$reg0.out"],
              ["ult$compop.data.in.0","max.out"],
              ["resetOr$lut$lut.bit.in.2","resetOr$c0.out"],
              ["self.reset","resetOr$lut$lut.bit.in.1"]
            ]
          }]
        ]
      },
      "deserializer":{
        "typegen":"commonlib.deserializer_type",
        "genparams":{"rate":"Int", "width":"Int"}
      },
      "div":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "lutN":{
        "typegen":"commonlib.lutNType",
        "genparams":{"N":"Int"},
        "modules":[
          [{"N":["Int",3]},{
            "type":["Record",[
              ["in",["Array",3,"BitIn"]],
              ["out","Bit"]
            ]],
            "modparams":{"init":["BitVector",8]},
            "instances":{
              "lut":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
                "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"Arg","init"]}
              }
            },
            "connections":[
              ["self.in","lut.bit.in"],
              ["self.out","lut.bit.out"]
            ]
          }]
        ],
        "metadata":{"verilog":{"definition":"  assign out = init[in];","interface":["input [N-1:0] in","output out"],"parameters":["init"]}}
      },
      "muxn":{
        "typegen":"commonlib.muxN_type",
        "genparams":{"N":"Int", "width":"Int"}
      },
      "opn":{
        "typegen":"commonlib.opN_type",
        "genparams":{"N":"Int", "operator":"String", "width":"Int"}
      },
      "reg_array":{
        "typegen":"coreir.regArrayTG",
        "genparams":{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "init":"Int", "type":"CoreIRType"},
        "defaultgenargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "init":["Int",0]}
      },
      "reshape":{
        "typegen":"commonlib.reshape_type",
        "genparams":{"input_type":"CoreIRType", "output_type":"CoreIRType"}
      },
      "sclamp":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "serializer":{
        "typegen":"commonlib.serializer_type",
        "genparams":{"rate":"Int", "width":"Int"}
      },
      "smax":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "smin":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "transpose":{
        "typegen":"commonlib.transpose_type",
        "genparams":{"input_type":"CoreIRType"}
      },
      "transpose_reshape":{
        "typegen":"commonlib.reshape_type",
        "genparams":{"input_type":"CoreIRType", "output_type":"CoreIRType"}
      },
      "uclamp":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "umax":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      },
      "umin":{
        "typegen":"coreir.binary",
        "genparams":{"width":"Int"}
      }
    },
    "typegens":{
      "accumulation_register_type":[{"iterations":"Int", "width":"Int"},"implicit"],
      "bitopN_type":[{"N":"Int", "operator":"String"},"implicit"],
      "counter_type":[{"inc":"Int", "max":"Int", "min":"Int", "width":"Int"},"sparse",[
        [{"inc":["Int",1], "max":["Int",65535], "min":["Int",0], "width":["Int",16]},["Record",[["en","BitIn"],["reset","BitIn"],["out",["Array",16,"Bit"]],["overflow","Bit"]]]]
      ]],
      "deserializer_type":[{"rate":"Int", "width":"Int"},"implicit"],
      "lutNType":[{"N":"Int"},"sparse",[
        [{"N":["Int",3]},["Record",[["in",["Array",3,"BitIn"]],["out","Bit"]]]]
      ]],
      "muxN_type":[{"N":"Int", "width":"Int"},"implicit"],
      "opN_type":[{"N":"Int", "operator":"String", "width":"Int"},"implicit"],
      "reshape_type":[{"input_type":"CoreIRType", "output_type":"CoreIRType"},"implicit"],
      "serializer_type":[{"rate":"Int", "width":"Int"},"implicit"],
      "transpose_type":[{"input_type":"CoreIRType"},"implicit"]
    }
  },
  "global":{
    "modules":{
      "aff__U21":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U29$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U30$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U31$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "coeff_0_U22":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U24":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U26":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U28":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0082"]}
          },
          "mul_d0__U23$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d1__U25$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d2__U27$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_d0__U23$binop.data.out","add_all__U29$binop.data.in.0"],
          ["mul_d1__U25$binop.data.out","add_all__U29$binop.data.in.1"],
          ["add_all__U30$binop.data.in.0","add_all__U29$binop.data.out"],
          ["mul_d2__U27$binop.data.out","add_all__U30$binop.data.in.1"],
          ["add_all__U31$binop.data.in.0","add_all__U30$binop.data.out"],
          ["const_term_U28.out","add_all__U31$binop.data.in.1"],
          ["self.out","add_all__U31$binop.data.out"],
          ["mul_d0__U23$binop.data.in.0","coeff_0_U22.out"],
          ["mul_d1__U25$binop.data.in.0","coeff_1_U24.out"],
          ["mul_d2__U27$binop.data.in.0","coeff_2_U26.out"],
          ["self.d.0","mul_d0__U23$binop.data.in.1"],
          ["self.d.1","mul_d1__U25$binop.data.in.1"],
          ["self.d.2","mul_d2__U27$binop.data.in.1"]
        ]
      },
      "aff__U44":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U52$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U53$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U54$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "coeff_0_U45":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U47":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U49":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U51":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0082"]}
          },
          "mul_d0__U46$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d1__U48$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d2__U50$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_d0__U46$binop.data.out","add_all__U52$binop.data.in.0"],
          ["mul_d1__U48$binop.data.out","add_all__U52$binop.data.in.1"],
          ["add_all__U53$binop.data.in.0","add_all__U52$binop.data.out"],
          ["mul_d2__U50$binop.data.out","add_all__U53$binop.data.in.1"],
          ["add_all__U54$binop.data.in.0","add_all__U53$binop.data.out"],
          ["const_term_U51.out","add_all__U54$binop.data.in.1"],
          ["self.out","add_all__U54$binop.data.out"],
          ["mul_d0__U46$binop.data.in.0","coeff_0_U45.out"],
          ["mul_d1__U48$binop.data.in.0","coeff_1_U47.out"],
          ["mul_d2__U50$binop.data.in.0","coeff_2_U49.out"],
          ["self.d.0","mul_d0__U46$binop.data.in.1"],
          ["self.d.1","mul_d1__U48$binop.data.in.1"],
          ["self.d.2","mul_d2__U50$binop.data.in.1"]
        ]
      },
      "aff__U67":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U75$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U76$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_all__U77$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "coeff_0_U68":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U70":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U72":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U74":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0082"]}
          },
          "mul_d0__U69$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d1__U71$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mul_d2__U73$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["mul_d0__U69$binop.data.out","add_all__U75$binop.data.in.0"],
          ["mul_d1__U71$binop.data.out","add_all__U75$binop.data.in.1"],
          ["add_all__U76$binop.data.in.0","add_all__U75$binop.data.out"],
          ["mul_d2__U73$binop.data.out","add_all__U76$binop.data.in.1"],
          ["add_all__U77$binop.data.in.0","add_all__U76$binop.data.out"],
          ["const_term_U74.out","add_all__U77$binop.data.in.1"],
          ["self.out","add_all__U77$binop.data.out"],
          ["mul_d0__U69$binop.data.in.0","coeff_0_U68.out"],
          ["mul_d1__U71$binop.data.in.0","coeff_1_U70.out"],
          ["mul_d2__U73$binop.data.in.0","coeff_2_U72.out"],
          ["self.d.0","mul_d0__U69$binop.data.in.1"],
          ["self.d.1","mul_d1__U71$binop.data.in.1"],
          ["self.d.2","mul_d2__U73$binop.data.in.1"]
        ]
      },
      "affine_controller__U20":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U32":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U321":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U322":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U33":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$add_all__U29$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U30$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U31$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$coeff_0_U22":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$coeff_1_U24":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "affine_func$coeff_2_U26":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "affine_func$const_term_U28":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0082"]}
          },
          "affine_func$mul_d0__U23$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d1__U25$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d2__U27$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$add$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "cycle_time$count$clrMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$count$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_am__U34$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U34$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U35$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U35$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U36$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U36$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc$binop.data.in.1","_U32.out"],
          ["d_1_inc$binop.data.in.1","_U321.out"],
          ["d_2_inc$binop.data.in.1","_U322.out"],
          ["cmp_time$compop.data.in.1","_U33.out"],
          ["affine_func$mul_d0__U23$binop.data.out","affine_func$add_all__U29$binop.data.in.0"],
          ["affine_func$mul_d1__U25$binop.data.out","affine_func$add_all__U29$binop.data.in.1"],
          ["affine_func$add_all__U30$binop.data.in.0","affine_func$add_all__U29$binop.data.out"],
          ["affine_func$mul_d2__U27$binop.data.out","affine_func$add_all__U30$binop.data.in.1"],
          ["affine_func$add_all__U31$binop.data.in.0","affine_func$add_all__U30$binop.data.out"],
          ["affine_func$const_term_U28.out","affine_func$add_all__U31$binop.data.in.1"],
          ["time_diff$binop.data.in.0","affine_func$add_all__U31$binop.data.out"],
          ["affine_func$mul_d0__U23$binop.data.in.0","affine_func$coeff_0_U22.out"],
          ["affine_func$mul_d1__U25$binop.data.in.0","affine_func$coeff_1_U24.out"],
          ["affine_func$mul_d2__U27$binop.data.in.0","affine_func$coeff_2_U26.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U23$binop.data.in.1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U25$binop.data.in.1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U27$binop.data.in.1"],
          ["d_0_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_1_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_2_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["self.valid","cmp_time$compop.bit.out"],
          ["time_diff$binop.data.out","cmp_time$compop.data.in.0"],
          ["cycle_time$count$reg0.out","cycle_time$add$binop.data.in.0"],
          ["cycle_time$inc.out","cycle_time$add$binop.data.in.1"],
          ["cycle_time$count$enMux$mux.data.in.0","cycle_time$add$binop.data.out"],
          ["cycle_time$ult$compop.data.in.1","cycle_time$add$binop.data.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult$compop.bit.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true2_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux$mux.data.in.0","cycle_time$count$c0.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux$mux.bit.in.0"],
          ["cycle_time$count$enMux$mux.data.out","cycle_time$count$clrMux$mux.data.in.1"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux$mux.data.out"],
          ["true1_lutcnst.bit.out","cycle_time$count$enMux$mux.bit.in.0"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux$mux.data.in.1"],
          ["time_diff$binop.data.in.1","cycle_time$count$reg0.out"],
          ["cycle_time$ult$compop.data.in.0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U34$lut$lut.bit.in.2","d_0_am__U34$c0_lutcnst.bit.out"],
          ["true4_lutcnst.bit.out","d_0_am__U34$lut$lut.bit.in.0"],
          ["d_1_at_max$compop.bit.out","d_0_am__U34$lut$lut.bit.in.1"],
          ["d_0_am__U35$lut$lut.bit.in.0","d_0_am__U34$lut$lut.bit.out"],
          ["d_0_am__U35$lut$lut.bit.in.2","d_0_am__U35$c0_lutcnst.bit.out"],
          ["d_2_at_max$compop.bit.out","d_0_am__U35$lut$lut.bit.in.1"],
          ["d_0_next_value$mux.bit.in.0","d_0_am__U35$lut$lut.bit.out"],
          ["d_0_next_value_at_max$mux.bit.in.0","d_0_at_max$compop.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max$compop.data.in.0"],
          ["d_0_max.out","d_0_at_max$compop.data.in.1"],
          ["d_0_reg$reg0.out","d_0_inc$binop.data.in.0"],
          ["d_0_next_value_at_max$mux.data.in.1","d_0_inc$binop.data.out"],
          ["d_0_next_value_at_max$mux.data.in.0","d_0_min.out"],
          ["d_0_next_value_at_max$mux.data.out","d_0_next_value$mux.data.in.0"],
          ["d_0_reg$reg0.out","d_0_next_value$mux.data.in.1"],
          ["d_0_reg$enMux$mux.data.in.0","d_0_next_value$mux.data.out"],
          ["d_0_reg$reg0.out","d_0_reg$enMux$mux.data.in.1"],
          ["d_0_reg$reg0.in","d_0_reg$enMux$mux.data.out"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U36$lut$lut.bit.in.2","d_1_am__U36$c0_lutcnst.bit.out"],
          ["true_lutcnst.bit.out","d_1_am__U36$lut$lut.bit.in.0"],
          ["d_2_at_max$compop.bit.out","d_1_am__U36$lut$lut.bit.in.1"],
          ["d_1_next_value$mux.bit.in.0","d_1_am__U36$lut$lut.bit.out"],
          ["d_1_next_value_at_max$mux.bit.in.0","d_1_at_max$compop.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max$compop.data.in.0"],
          ["d_1_max.out","d_1_at_max$compop.data.in.1"],
          ["d_1_reg$reg0.out","d_1_inc$binop.data.in.0"],
          ["d_1_next_value_at_max$mux.data.in.1","d_1_inc$binop.data.out"],
          ["d_1_next_value_at_max$mux.data.in.0","d_1_min.out"],
          ["d_1_next_value_at_max$mux.data.out","d_1_next_value$mux.data.in.0"],
          ["d_1_reg$reg0.out","d_1_next_value$mux.data.in.1"],
          ["d_1_reg$enMux$mux.data.in.0","d_1_next_value$mux.data.out"],
          ["d_1_reg$reg0.out","d_1_reg$enMux$mux.data.in.1"],
          ["d_1_reg$reg0.in","d_1_reg$enMux$mux.data.out"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_next_value_at_max$mux.bit.in.0","d_2_at_max$compop.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max$compop.data.in.0"],
          ["d_2_max.out","d_2_at_max$compop.data.in.1"],
          ["d_2_reg$reg0.out","d_2_inc$binop.data.in.0"],
          ["d_2_next_value_at_max$mux.data.in.1","d_2_inc$binop.data.out"],
          ["d_2_next_value_at_max$mux.data.in.0","d_2_min.out"],
          ["true3_lutcnst.bit.out","d_2_next_value$mux.bit.in.0"],
          ["d_2_next_value_at_max$mux.data.out","d_2_next_value$mux.data.in.0"],
          ["d_2_reg$reg0.out","d_2_next_value$mux.data.in.1"],
          ["d_2_reg$enMux$mux.data.in.0","d_2_next_value$mux.data.out"],
          ["d_2_reg$reg0.out","d_2_reg$enMux$mux.data.in.1"],
          ["d_2_reg$reg0.in","d_2_reg$enMux$mux.data.out"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"]
        ]
      },
      "affine_controller__U43":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U55":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U551":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U552":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U56":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$add_all__U52$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U53$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U54$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$coeff_0_U45":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$coeff_1_U47":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "affine_func$coeff_2_U49":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "affine_func$const_term_U51":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0082"]}
          },
          "affine_func$mul_d0__U46$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d1__U48$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d2__U50$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$add$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "cycle_time$count$clrMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$count$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_am__U57$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U57$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U58$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U58$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U59$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U59$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc$binop.data.in.1","_U55.out"],
          ["d_1_inc$binop.data.in.1","_U551.out"],
          ["d_2_inc$binop.data.in.1","_U552.out"],
          ["cmp_time$compop.data.in.1","_U56.out"],
          ["affine_func$mul_d0__U46$binop.data.out","affine_func$add_all__U52$binop.data.in.0"],
          ["affine_func$mul_d1__U48$binop.data.out","affine_func$add_all__U52$binop.data.in.1"],
          ["affine_func$add_all__U53$binop.data.in.0","affine_func$add_all__U52$binop.data.out"],
          ["affine_func$mul_d2__U50$binop.data.out","affine_func$add_all__U53$binop.data.in.1"],
          ["affine_func$add_all__U54$binop.data.in.0","affine_func$add_all__U53$binop.data.out"],
          ["affine_func$const_term_U51.out","affine_func$add_all__U54$binop.data.in.1"],
          ["time_diff$binop.data.in.0","affine_func$add_all__U54$binop.data.out"],
          ["affine_func$mul_d0__U46$binop.data.in.0","affine_func$coeff_0_U45.out"],
          ["affine_func$mul_d1__U48$binop.data.in.0","affine_func$coeff_1_U47.out"],
          ["affine_func$mul_d2__U50$binop.data.in.0","affine_func$coeff_2_U49.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U46$binop.data.in.1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U48$binop.data.in.1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U50$binop.data.in.1"],
          ["d_0_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_1_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_2_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["self.valid","cmp_time$compop.bit.out"],
          ["time_diff$binop.data.out","cmp_time$compop.data.in.0"],
          ["cycle_time$count$reg0.out","cycle_time$add$binop.data.in.0"],
          ["cycle_time$inc.out","cycle_time$add$binop.data.in.1"],
          ["cycle_time$count$enMux$mux.data.in.0","cycle_time$add$binop.data.out"],
          ["cycle_time$ult$compop.data.in.1","cycle_time$add$binop.data.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult$compop.bit.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true4_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux$mux.data.in.0","cycle_time$count$c0.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux$mux.bit.in.0"],
          ["cycle_time$count$enMux$mux.data.out","cycle_time$count$clrMux$mux.data.in.1"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux$mux.data.out"],
          ["true3_lutcnst.bit.out","cycle_time$count$enMux$mux.bit.in.0"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux$mux.data.in.1"],
          ["time_diff$binop.data.in.1","cycle_time$count$reg0.out"],
          ["cycle_time$ult$compop.data.in.0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U57$lut$lut.bit.in.2","d_0_am__U57$c0_lutcnst.bit.out"],
          ["true_lutcnst.bit.out","d_0_am__U57$lut$lut.bit.in.0"],
          ["d_1_at_max$compop.bit.out","d_0_am__U57$lut$lut.bit.in.1"],
          ["d_0_am__U58$lut$lut.bit.in.0","d_0_am__U57$lut$lut.bit.out"],
          ["d_0_am__U58$lut$lut.bit.in.2","d_0_am__U58$c0_lutcnst.bit.out"],
          ["d_2_at_max$compop.bit.out","d_0_am__U58$lut$lut.bit.in.1"],
          ["d_0_next_value$mux.bit.in.0","d_0_am__U58$lut$lut.bit.out"],
          ["d_0_next_value_at_max$mux.bit.in.0","d_0_at_max$compop.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max$compop.data.in.0"],
          ["d_0_max.out","d_0_at_max$compop.data.in.1"],
          ["d_0_reg$reg0.out","d_0_inc$binop.data.in.0"],
          ["d_0_next_value_at_max$mux.data.in.1","d_0_inc$binop.data.out"],
          ["d_0_next_value_at_max$mux.data.in.0","d_0_min.out"],
          ["d_0_next_value_at_max$mux.data.out","d_0_next_value$mux.data.in.0"],
          ["d_0_reg$reg0.out","d_0_next_value$mux.data.in.1"],
          ["d_0_reg$enMux$mux.data.in.0","d_0_next_value$mux.data.out"],
          ["d_0_reg$reg0.out","d_0_reg$enMux$mux.data.in.1"],
          ["d_0_reg$reg0.in","d_0_reg$enMux$mux.data.out"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U59$lut$lut.bit.in.2","d_1_am__U59$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_1_am__U59$lut$lut.bit.in.0"],
          ["d_2_at_max$compop.bit.out","d_1_am__U59$lut$lut.bit.in.1"],
          ["d_1_next_value$mux.bit.in.0","d_1_am__U59$lut$lut.bit.out"],
          ["d_1_next_value_at_max$mux.bit.in.0","d_1_at_max$compop.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max$compop.data.in.0"],
          ["d_1_max.out","d_1_at_max$compop.data.in.1"],
          ["d_1_reg$reg0.out","d_1_inc$binop.data.in.0"],
          ["d_1_next_value_at_max$mux.data.in.1","d_1_inc$binop.data.out"],
          ["d_1_next_value_at_max$mux.data.in.0","d_1_min.out"],
          ["d_1_next_value_at_max$mux.data.out","d_1_next_value$mux.data.in.0"],
          ["d_1_reg$reg0.out","d_1_next_value$mux.data.in.1"],
          ["d_1_reg$enMux$mux.data.in.0","d_1_next_value$mux.data.out"],
          ["d_1_reg$reg0.out","d_1_reg$enMux$mux.data.in.1"],
          ["d_1_reg$reg0.in","d_1_reg$enMux$mux.data.out"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_next_value_at_max$mux.bit.in.0","d_2_at_max$compop.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max$compop.data.in.0"],
          ["d_2_max.out","d_2_at_max$compop.data.in.1"],
          ["d_2_reg$reg0.out","d_2_inc$binop.data.in.0"],
          ["d_2_next_value_at_max$mux.data.in.1","d_2_inc$binop.data.out"],
          ["d_2_next_value_at_max$mux.data.in.0","d_2_min.out"],
          ["true2_lutcnst.bit.out","d_2_next_value$mux.bit.in.0"],
          ["d_2_next_value_at_max$mux.data.out","d_2_next_value$mux.data.in.0"],
          ["d_2_reg$reg0.out","d_2_next_value$mux.data.in.1"],
          ["d_2_reg$enMux$mux.data.in.0","d_2_next_value$mux.data.out"],
          ["d_2_reg$reg0.out","d_2_reg$enMux$mux.data.in.1"],
          ["d_2_reg$reg0.in","d_2_reg$enMux$mux.data.out"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"]
        ]
      },
      "affine_controller__U66":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]],
          ["rst_n","BitIn"]
        ]],
        "instances":{
          "_U78":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U781":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U782":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U79":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$add_all__U75$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U76$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$add_all__U77$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$coeff_0_U68":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func$coeff_1_U70":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "affine_func$coeff_2_U72":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "affine_func$const_term_U74":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0082"]}
          },
          "affine_func$mul_d0__U69$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d1__U71$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "affine_func$mul_d2__U73$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$add$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "cycle_time$count$clrMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$count$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "cycle_time$ult$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_am__U80$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U80$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_am__U81$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_0_am__U81$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U82$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "d_1_am__U82$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          }
        },
        "connections":[
          ["d_0_inc$binop.data.in.1","_U78.out"],
          ["d_1_inc$binop.data.in.1","_U781.out"],
          ["d_2_inc$binop.data.in.1","_U782.out"],
          ["cmp_time$compop.data.in.1","_U79.out"],
          ["affine_func$mul_d0__U69$binop.data.out","affine_func$add_all__U75$binop.data.in.0"],
          ["affine_func$mul_d1__U71$binop.data.out","affine_func$add_all__U75$binop.data.in.1"],
          ["affine_func$add_all__U76$binop.data.in.0","affine_func$add_all__U75$binop.data.out"],
          ["affine_func$mul_d2__U73$binop.data.out","affine_func$add_all__U76$binop.data.in.1"],
          ["affine_func$add_all__U77$binop.data.in.0","affine_func$add_all__U76$binop.data.out"],
          ["affine_func$const_term_U74.out","affine_func$add_all__U77$binop.data.in.1"],
          ["time_diff$binop.data.in.0","affine_func$add_all__U77$binop.data.out"],
          ["affine_func$mul_d0__U69$binop.data.in.0","affine_func$coeff_0_U68.out"],
          ["affine_func$mul_d1__U71$binop.data.in.0","affine_func$coeff_1_U70.out"],
          ["affine_func$mul_d2__U73$binop.data.in.0","affine_func$coeff_2_U72.out"],
          ["d_0_reg$reg0.out","affine_func$mul_d0__U69$binop.data.in.1"],
          ["d_1_reg$reg0.out","affine_func$mul_d1__U71$binop.data.in.1"],
          ["d_2_reg$reg0.out","affine_func$mul_d2__U73$binop.data.in.1"],
          ["d_0_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_1_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["d_2_reg$enMux$mux.bit.in.0","cmp_time$compop.bit.out"],
          ["self.valid","cmp_time$compop.bit.out"],
          ["time_diff$binop.data.out","cmp_time$compop.data.in.0"],
          ["cycle_time$count$reg0.out","cycle_time$add$binop.data.in.0"],
          ["cycle_time$inc.out","cycle_time$add$binop.data.in.1"],
          ["cycle_time$count$enMux$mux.data.in.0","cycle_time$add$binop.data.out"],
          ["cycle_time$ult$compop.data.in.1","cycle_time$add$binop.data.out"],
          ["cycle_time$and$lut$lut.bit.in.2","cycle_time$and$c0_lutcnst.bit.out"],
          ["cycle_time$ult$compop.bit.out","cycle_time$and$lut$lut.bit.in.0"],
          ["true4_lutcnst.bit.out","cycle_time$and$lut$lut.bit.in.1"],
          ["cycle_time$resetOr$lut$lut.bit.in.0","cycle_time$and$lut$lut.bit.out"],
          ["cycle_time$count$clrMux$mux.data.in.0","cycle_time$count$c0.out"],
          ["cycle_time$resetOr$lut$lut.bit.out","cycle_time$count$clrMux$mux.bit.in.0"],
          ["cycle_time$count$enMux$mux.data.out","cycle_time$count$clrMux$mux.data.in.1"],
          ["cycle_time$count$reg0.in","cycle_time$count$clrMux$mux.data.out"],
          ["true3_lutcnst.bit.out","cycle_time$count$enMux$mux.bit.in.0"],
          ["cycle_time$count$reg0.out","cycle_time$count$enMux$mux.data.in.1"],
          ["time_diff$binop.data.in.1","cycle_time$count$reg0.out"],
          ["cycle_time$ult$compop.data.in.0","cycle_time$max.out"],
          ["cycle_time$resetOr$lut$lut.bit.in.2","cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["self.rst_n","cycle_time$resetOr$lut$lut.bit.in.1"],
          ["d_0_am__U80$lut$lut.bit.in.2","d_0_am__U80$c0_lutcnst.bit.out"],
          ["true1_lutcnst.bit.out","d_0_am__U80$lut$lut.bit.in.0"],
          ["d_1_at_max$compop.bit.out","d_0_am__U80$lut$lut.bit.in.1"],
          ["d_0_am__U81$lut$lut.bit.in.0","d_0_am__U80$lut$lut.bit.out"],
          ["d_0_am__U81$lut$lut.bit.in.2","d_0_am__U81$c0_lutcnst.bit.out"],
          ["d_2_at_max$compop.bit.out","d_0_am__U81$lut$lut.bit.in.1"],
          ["d_0_next_value$mux.bit.in.0","d_0_am__U81$lut$lut.bit.out"],
          ["d_0_next_value_at_max$mux.bit.in.0","d_0_at_max$compop.bit.out"],
          ["d_0_reg$reg0.out","d_0_at_max$compop.data.in.0"],
          ["d_0_max.out","d_0_at_max$compop.data.in.1"],
          ["d_0_reg$reg0.out","d_0_inc$binop.data.in.0"],
          ["d_0_next_value_at_max$mux.data.in.1","d_0_inc$binop.data.out"],
          ["d_0_next_value_at_max$mux.data.in.0","d_0_min.out"],
          ["d_0_next_value_at_max$mux.data.out","d_0_next_value$mux.data.in.0"],
          ["d_0_reg$reg0.out","d_0_next_value$mux.data.in.1"],
          ["d_0_reg$enMux$mux.data.in.0","d_0_next_value$mux.data.out"],
          ["d_0_reg$reg0.out","d_0_reg$enMux$mux.data.in.1"],
          ["d_0_reg$reg0.in","d_0_reg$enMux$mux.data.out"],
          ["self.clk","d_0_reg$reg0.clk"],
          ["self.d.0","d_0_reg$reg0.out"],
          ["d_1_am__U82$lut$lut.bit.in.2","d_1_am__U82$c0_lutcnst.bit.out"],
          ["true2_lutcnst.bit.out","d_1_am__U82$lut$lut.bit.in.0"],
          ["d_2_at_max$compop.bit.out","d_1_am__U82$lut$lut.bit.in.1"],
          ["d_1_next_value$mux.bit.in.0","d_1_am__U82$lut$lut.bit.out"],
          ["d_1_next_value_at_max$mux.bit.in.0","d_1_at_max$compop.bit.out"],
          ["d_1_reg$reg0.out","d_1_at_max$compop.data.in.0"],
          ["d_1_max.out","d_1_at_max$compop.data.in.1"],
          ["d_1_reg$reg0.out","d_1_inc$binop.data.in.0"],
          ["d_1_next_value_at_max$mux.data.in.1","d_1_inc$binop.data.out"],
          ["d_1_next_value_at_max$mux.data.in.0","d_1_min.out"],
          ["d_1_next_value_at_max$mux.data.out","d_1_next_value$mux.data.in.0"],
          ["d_1_reg$reg0.out","d_1_next_value$mux.data.in.1"],
          ["d_1_reg$enMux$mux.data.in.0","d_1_next_value$mux.data.out"],
          ["d_1_reg$reg0.out","d_1_reg$enMux$mux.data.in.1"],
          ["d_1_reg$reg0.in","d_1_reg$enMux$mux.data.out"],
          ["self.clk","d_1_reg$reg0.clk"],
          ["self.d.1","d_1_reg$reg0.out"],
          ["d_2_next_value_at_max$mux.bit.in.0","d_2_at_max$compop.bit.out"],
          ["d_2_reg$reg0.out","d_2_at_max$compop.data.in.0"],
          ["d_2_max.out","d_2_at_max$compop.data.in.1"],
          ["d_2_reg$reg0.out","d_2_inc$binop.data.in.0"],
          ["d_2_next_value_at_max$mux.data.in.1","d_2_inc$binop.data.out"],
          ["d_2_next_value_at_max$mux.data.in.0","d_2_min.out"],
          ["true_lutcnst.bit.out","d_2_next_value$mux.bit.in.0"],
          ["d_2_next_value_at_max$mux.data.out","d_2_next_value$mux.data.in.0"],
          ["d_2_reg$reg0.out","d_2_next_value$mux.data.in.1"],
          ["d_2_reg$enMux$mux.data.in.0","d_2_next_value$mux.data.out"],
          ["d_2_reg$reg0.out","d_2_reg$enMux$mux.data.in.1"],
          ["d_2_reg$reg0.in","d_2_reg$enMux$mux.data.out"],
          ["self.clk","d_2_reg$reg0.clk"],
          ["self.d.2","d_2_reg$reg0.out"]
        ]
      },
      "cu_op_hcompute_demosaicked_1_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["demosaicked_1_s0_x",["Array",16,"BitIn"]],
          ["demosaicked_1_s0_y",["Array",16,"BitIn"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read",["Array",8,["Array",16,"BitIn"]]],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_485$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_485$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_4_464$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_4_464$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_5_465$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_5_465$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_7_486$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_7_486$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_1_457$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_1_457$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_3_458$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_3_458$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_1_479$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_1_479$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_2_494$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_2_494$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_7_493$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_7_493$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_1_512$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_1_512$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_2_480$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_2_480$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_8_511$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_8_511$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_452_453_454$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_460_453_461$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_463_473_474$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_463_517_518$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_467_453_468$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_470_453_471$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_473_517_524$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_474_453_475$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_482_453_483$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_484_491_492$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_488_453_489$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_496_453_497$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_499_453_500$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_502_473_503$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_503_453_504$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_507_453_508$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_509_491_510$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_514_453_515$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_518_453_519$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_524_453_525$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_global_wrapper_stencil_1_455_456$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_global_wrapper_stencil_1_490_523$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_452$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_6_482$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_7_488$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_3_460$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_7_507$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_1_467$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_1_470$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_2_499$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_6_496$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_7_514$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$and_demosaicked_1_s0_x_447_450$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","and"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$and_demosaicked_1_s0_y_447_448$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","and"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$const_p0_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "inner_compute$const_p0_0$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "inner_compute$const_p1__447":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__447$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__453":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__453$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__453$10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__453$11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__453$12":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__453$13":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__453$14":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__453$15":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__453$16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__453$17":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__453$18":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__453$19":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__453$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__453$20":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__453$21":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__453$22":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__453$23":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__453$24":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__453$25":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__453$26":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__453$27":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__453$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__453$4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__453$5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__453$6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__453$7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__453$8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__453$9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$eq_4480_449$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$eq_4500_451$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$lshr_454_453_455$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$lshr_461_453_462$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$lshr_468_453_469$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$lshr_471_453_472$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$lshr_475_453_476$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$lshr_483_453_484$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$lshr_489_453_490$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$lshr_497_453_498$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$lshr_500_453_501$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$lshr_504_453_505$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$lshr_508_453_509$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$lshr_515_453_516$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$lshr_519_453_520$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$lshr_525_453_526$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mux_449_478_528$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$mux_451_477_hw_input_global_wrapper_stencil_1$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$mux_451_522_527$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$mux_459_455_462$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$mux_466_469_472$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$mux_481_506_521$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$mux_487_455_490$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$mux_495_498_501$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$mux_513_516_490$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$sub_456_476_477$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$sub_492_505_506$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$sub_510_520_521$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$sub_523_526_527$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$ult_457_458_459$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$ult_464_465_466$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$ult_479_480_481$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$ult_485_486_487$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$ult_493_494_495$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$ult_511_512_513$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_485$sub$binop.data.out","inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_485$abs$abs.data.in.0"],
          ["inner_compute$ult_485_486_487$compop.data.in.0","inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_485$abs$abs.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.0","inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_485$sub$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.1","inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_485$sub$binop.data.in.1"],
          ["inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_4_464$sub$binop.data.out","inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_4_464$abs$abs.data.in.0"],
          ["inner_compute$ult_464_465_466$compop.data.in.0","inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_4_464$abs$abs.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.0","inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_4_464$sub$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.3","inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_4_464$sub$binop.data.in.1"],
          ["inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_5_465$sub$binop.data.out","inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_5_465$abs$abs.data.in.0"],
          ["inner_compute$ult_464_465_466$compop.data.in.1","inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_5_465$abs$abs.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.0","inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_5_465$sub$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.4","inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_5_465$sub$binop.data.in.1"],
          ["inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_7_486$sub$binop.data.out","inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_7_486$abs$abs.data.in.0"],
          ["inner_compute$ult_485_486_487$compop.data.in.1","inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_7_486$abs$abs.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.0","inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_7_486$sub$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.6","inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_7_486$sub$binop.data.in.1"],
          ["inner_compute$absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_1_457$sub$binop.data.out","inner_compute$absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_1_457$abs$abs.data.in.0"],
          ["inner_compute$ult_457_458_459$compop.data.in.0","inner_compute$absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_1_457$abs$abs.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.1","inner_compute$absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_1_457$sub$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.0","inner_compute$absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_1_457$sub$binop.data.in.1"],
          ["inner_compute$absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_3_458$sub$binop.data.out","inner_compute$absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_3_458$abs$abs.data.in.0"],
          ["inner_compute$ult_457_458_459$compop.data.in.1","inner_compute$absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_3_458$abs$abs.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.1","inner_compute$absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_3_458$sub$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.2","inner_compute$absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_3_458$sub$binop.data.in.1"],
          ["inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_1_479$sub$binop.data.out","inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_1_479$abs$abs.data.in.0"],
          ["inner_compute$ult_479_480_481$compop.data.in.0","inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_1_479$abs$abs.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.5","inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_1_479$sub$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.0","inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_1_479$sub$binop.data.in.1"],
          ["inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_2_494$sub$binop.data.out","inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_2_494$abs$abs.data.in.0"],
          ["inner_compute$ult_493_494_495$compop.data.in.1","inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_2_494$abs$abs.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.5","inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_2_494$sub$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.1","inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_2_494$sub$binop.data.in.1"],
          ["inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_7_493$sub$binop.data.out","inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_7_493$abs$abs.data.in.0"],
          ["inner_compute$ult_493_494_495$compop.data.in.0","inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_7_493$abs$abs.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.5","inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_7_493$sub$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.6","inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_7_493$sub$binop.data.in.1"],
          ["inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_1_512$sub$binop.data.out","inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_1_512$abs$abs.data.in.0"],
          ["inner_compute$ult_511_512_513$compop.data.in.1","inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_1_512$abs$abs.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.6","inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_1_512$sub$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.0","inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_1_512$sub$binop.data.in.1"],
          ["inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_2_480$sub$binop.data.out","inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_2_480$abs$abs.data.in.0"],
          ["inner_compute$ult_479_480_481$compop.data.in.1","inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_2_480$abs$abs.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.6","inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_2_480$sub$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.1","inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_2_480$sub$binop.data.in.1"],
          ["inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_8_511$sub$binop.data.out","inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_8_511$abs$abs.data.in.0"],
          ["inner_compute$ult_511_512_513$compop.data.in.0","inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_8_511$abs$abs.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.6","inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_8_511$sub$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.7","inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_8_511$sub$binop.data.in.1"],
          ["inner_compute$add_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_452$binop.data.out","inner_compute$add_452_453_454$binop.data.in.0"],
          ["inner_compute$const_p1__453.out","inner_compute$add_452_453_454$binop.data.in.1"],
          ["inner_compute$lshr_454_453_455$binop.data.in.0","inner_compute$add_452_453_454$binop.data.out"],
          ["inner_compute$add_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_3_460$binop.data.out","inner_compute$add_460_453_461$binop.data.in.0"],
          ["inner_compute$const_p1__453$2.out","inner_compute$add_460_453_461$binop.data.in.1"],
          ["inner_compute$lshr_461_453_462$binop.data.in.0","inner_compute$add_460_453_461$binop.data.out"],
          ["inner_compute$mux_459_455_462$mux.data.out","inner_compute$add_463_473_474$binop.data.in.0"],
          ["inner_compute$mux_466_469_472$mux.data.out","inner_compute$add_463_473_474$binop.data.in.1"],
          ["inner_compute$add_474_453_475$binop.data.in.0","inner_compute$add_463_473_474$binop.data.out"],
          ["inner_compute$mux_459_455_462$mux.data.out","inner_compute$add_463_517_518$binop.data.in.0"],
          ["inner_compute$mux_513_516_490$mux.data.out","inner_compute$add_463_517_518$binop.data.in.1"],
          ["inner_compute$add_518_453_519$binop.data.in.0","inner_compute$add_463_517_518$binop.data.out"],
          ["inner_compute$add_hw_input_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_1_467$binop.data.out","inner_compute$add_467_453_468$binop.data.in.0"],
          ["inner_compute$const_p1__453$4.out","inner_compute$add_467_453_468$binop.data.in.1"],
          ["inner_compute$lshr_468_453_469$binop.data.in.0","inner_compute$add_467_453_468$binop.data.out"],
          ["inner_compute$add_hw_input_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_1_470$binop.data.out","inner_compute$add_470_453_471$binop.data.in.0"],
          ["inner_compute$const_p1__453$6.out","inner_compute$add_470_453_471$binop.data.in.1"],
          ["inner_compute$lshr_471_453_472$binop.data.in.0","inner_compute$add_470_453_471$binop.data.out"],
          ["inner_compute$mux_466_469_472$mux.data.out","inner_compute$add_473_517_524$binop.data.in.0"],
          ["inner_compute$mux_513_516_490$mux.data.out","inner_compute$add_473_517_524$binop.data.in.1"],
          ["inner_compute$add_524_453_525$binop.data.in.0","inner_compute$add_473_517_524$binop.data.out"],
          ["inner_compute$const_p1__453$8.out","inner_compute$add_474_453_475$binop.data.in.1"],
          ["inner_compute$lshr_475_453_476$binop.data.in.0","inner_compute$add_474_453_475$binop.data.out"],
          ["inner_compute$add_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_6_482$binop.data.out","inner_compute$add_482_453_483$binop.data.in.0"],
          ["inner_compute$const_p1__453$10.out","inner_compute$add_482_453_483$binop.data.in.1"],
          ["inner_compute$lshr_483_453_484$binop.data.in.0","inner_compute$add_482_453_483$binop.data.out"],
          ["inner_compute$lshr_483_453_484$binop.data.out","inner_compute$add_484_491_492$binop.data.in.0"],
          ["inner_compute$mux_487_455_490$mux.data.out","inner_compute$add_484_491_492$binop.data.in.1"],
          ["inner_compute$sub_492_505_506$binop.data.in.0","inner_compute$add_484_491_492$binop.data.out"],
          ["inner_compute$add_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_7_488$binop.data.out","inner_compute$add_488_453_489$binop.data.in.0"],
          ["inner_compute$const_p1__453$12.out","inner_compute$add_488_453_489$binop.data.in.1"],
          ["inner_compute$lshr_489_453_490$binop.data.in.0","inner_compute$add_488_453_489$binop.data.out"],
          ["inner_compute$add_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_6_496$binop.data.out","inner_compute$add_496_453_497$binop.data.in.0"],
          ["inner_compute$const_p1__453$14.out","inner_compute$add_496_453_497$binop.data.in.1"],
          ["inner_compute$lshr_497_453_498$binop.data.in.0","inner_compute$add_496_453_497$binop.data.out"],
          ["inner_compute$add_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_2_499$binop.data.out","inner_compute$add_499_453_500$binop.data.in.0"],
          ["inner_compute$const_p1__453$16.out","inner_compute$add_499_453_500$binop.data.in.1"],
          ["inner_compute$lshr_500_453_501$binop.data.in.0","inner_compute$add_499_453_500$binop.data.out"],
          ["inner_compute$mux_495_498_501$mux.data.out","inner_compute$add_502_473_503$binop.data.in.0"],
          ["inner_compute$mux_466_469_472$mux.data.out","inner_compute$add_502_473_503$binop.data.in.1"],
          ["inner_compute$add_503_453_504$binop.data.in.0","inner_compute$add_502_473_503$binop.data.out"],
          ["inner_compute$const_p1__453$18.out","inner_compute$add_503_453_504$binop.data.in.1"],
          ["inner_compute$lshr_504_453_505$binop.data.in.0","inner_compute$add_503_453_504$binop.data.out"],
          ["inner_compute$add_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_7_507$binop.data.out","inner_compute$add_507_453_508$binop.data.in.0"],
          ["inner_compute$const_p1__453$20.out","inner_compute$add_507_453_508$binop.data.in.1"],
          ["inner_compute$lshr_508_453_509$binop.data.in.0","inner_compute$add_507_453_508$binop.data.out"],
          ["inner_compute$lshr_508_453_509$binop.data.out","inner_compute$add_509_491_510$binop.data.in.0"],
          ["inner_compute$mux_487_455_490$mux.data.out","inner_compute$add_509_491_510$binop.data.in.1"],
          ["inner_compute$sub_510_520_521$binop.data.in.0","inner_compute$add_509_491_510$binop.data.out"],
          ["inner_compute$add_hw_input_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_7_514$binop.data.out","inner_compute$add_514_453_515$binop.data.in.0"],
          ["inner_compute$const_p1__453$22.out","inner_compute$add_514_453_515$binop.data.in.1"],
          ["inner_compute$lshr_515_453_516$binop.data.in.0","inner_compute$add_514_453_515$binop.data.out"],
          ["inner_compute$const_p1__453$24.out","inner_compute$add_518_453_519$binop.data.in.1"],
          ["inner_compute$lshr_519_453_520$binop.data.in.0","inner_compute$add_518_453_519$binop.data.out"],
          ["inner_compute$const_p1__453$26.out","inner_compute$add_524_453_525$binop.data.in.1"],
          ["inner_compute$lshr_525_453_526$binop.data.in.0","inner_compute$add_524_453_525$binop.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.0","inner_compute$add_hw_input_global_wrapper_stencil_1_455_456$binop.data.in.0"],
          ["inner_compute$lshr_454_453_455$binop.data.out","inner_compute$add_hw_input_global_wrapper_stencil_1_455_456$binop.data.in.1"],
          ["inner_compute$sub_456_476_477$binop.data.in.0","inner_compute$add_hw_input_global_wrapper_stencil_1_455_456$binop.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.0","inner_compute$add_hw_input_global_wrapper_stencil_1_490_523$binop.data.in.0"],
          ["inner_compute$lshr_489_453_490$binop.data.out","inner_compute$add_hw_input_global_wrapper_stencil_1_490_523$binop.data.in.1"],
          ["inner_compute$sub_523_526_527$binop.data.in.0","inner_compute$add_hw_input_global_wrapper_stencil_1_490_523$binop.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.0","inner_compute$add_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_452$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.1","inner_compute$add_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_452$binop.data.in.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.0","inner_compute$add_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_6_482$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.5","inner_compute$add_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_6_482$binop.data.in.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.0","inner_compute$add_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_7_488$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.6","inner_compute$add_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_7_488$binop.data.in.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.1","inner_compute$add_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_3_460$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.2","inner_compute$add_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_3_460$binop.data.in.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.1","inner_compute$add_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_7_507$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.6","inner_compute$add_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_7_507$binop.data.in.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.3","inner_compute$add_hw_input_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_1_467$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.0","inner_compute$add_hw_input_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_1_467$binop.data.in.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.4","inner_compute$add_hw_input_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_1_470$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.0","inner_compute$add_hw_input_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_1_470$binop.data.in.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.5","inner_compute$add_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_2_499$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.1","inner_compute$add_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_2_499$binop.data.in.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.6","inner_compute$add_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_6_496$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.5","inner_compute$add_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_6_496$binop.data.in.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.7","inner_compute$add_hw_input_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_7_514$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.6","inner_compute$add_hw_input_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_7_514$binop.data.in.1"],
          ["self.demosaicked_1_s0_x","inner_compute$and_demosaicked_1_s0_x_447_450$binop.data.in.0"],
          ["inner_compute$const_p1__447$1.out","inner_compute$and_demosaicked_1_s0_x_447_450$binop.data.in.1"],
          ["inner_compute$eq_4500_451$compop.data.in.0","inner_compute$and_demosaicked_1_s0_x_447_450$binop.data.out"],
          ["self.demosaicked_1_s0_y","inner_compute$and_demosaicked_1_s0_y_447_448$binop.data.in.0"],
          ["inner_compute$const_p1__447.out","inner_compute$and_demosaicked_1_s0_y_447_448$binop.data.in.1"],
          ["inner_compute$eq_4480_449$compop.data.in.0","inner_compute$and_demosaicked_1_s0_y_447_448$binop.data.out"],
          ["inner_compute$eq_4500_451$compop.data.in.1","inner_compute$const_p0_0$1.out"],
          ["inner_compute$eq_4480_449$compop.data.in.1","inner_compute$const_p0_0.out"],
          ["inner_compute$lshr_454_453_455$binop.data.in.1","inner_compute$const_p1__453$1.out"],
          ["inner_compute$lshr_483_453_484$binop.data.in.1","inner_compute$const_p1__453$11.out"],
          ["inner_compute$lshr_489_453_490$binop.data.in.1","inner_compute$const_p1__453$13.out"],
          ["inner_compute$lshr_497_453_498$binop.data.in.1","inner_compute$const_p1__453$15.out"],
          ["inner_compute$lshr_500_453_501$binop.data.in.1","inner_compute$const_p1__453$17.out"],
          ["inner_compute$lshr_504_453_505$binop.data.in.1","inner_compute$const_p1__453$19.out"],
          ["inner_compute$lshr_508_453_509$binop.data.in.1","inner_compute$const_p1__453$21.out"],
          ["inner_compute$lshr_515_453_516$binop.data.in.1","inner_compute$const_p1__453$23.out"],
          ["inner_compute$lshr_519_453_520$binop.data.in.1","inner_compute$const_p1__453$25.out"],
          ["inner_compute$lshr_525_453_526$binop.data.in.1","inner_compute$const_p1__453$27.out"],
          ["inner_compute$lshr_461_453_462$binop.data.in.1","inner_compute$const_p1__453$3.out"],
          ["inner_compute$lshr_468_453_469$binop.data.in.1","inner_compute$const_p1__453$5.out"],
          ["inner_compute$lshr_471_453_472$binop.data.in.1","inner_compute$const_p1__453$7.out"],
          ["inner_compute$lshr_475_453_476$binop.data.in.1","inner_compute$const_p1__453$9.out"],
          ["inner_compute$mux_449_478_528$mux.bit.in.0","inner_compute$eq_4480_449$compop.bit.out"],
          ["inner_compute$mux_451_477_hw_input_global_wrapper_stencil_1$mux.bit.in.0","inner_compute$eq_4500_451$compop.bit.out"],
          ["inner_compute$mux_451_522_527$mux.bit.in.0","inner_compute$eq_4500_451$compop.bit.out"],
          ["inner_compute$mux_459_455_462$mux.data.in.0","inner_compute$lshr_454_453_455$binop.data.out"],
          ["inner_compute$mux_487_455_490$mux.data.in.0","inner_compute$lshr_454_453_455$binop.data.out"],
          ["inner_compute$mux_459_455_462$mux.data.in.1","inner_compute$lshr_461_453_462$binop.data.out"],
          ["inner_compute$mux_466_469_472$mux.data.in.0","inner_compute$lshr_468_453_469$binop.data.out"],
          ["inner_compute$mux_466_469_472$mux.data.in.1","inner_compute$lshr_471_453_472$binop.data.out"],
          ["inner_compute$sub_456_476_477$binop.data.in.1","inner_compute$lshr_475_453_476$binop.data.out"],
          ["inner_compute$mux_487_455_490$mux.data.in.1","inner_compute$lshr_489_453_490$binop.data.out"],
          ["inner_compute$mux_513_516_490$mux.data.in.1","inner_compute$lshr_489_453_490$binop.data.out"],
          ["inner_compute$mux_495_498_501$mux.data.in.0","inner_compute$lshr_497_453_498$binop.data.out"],
          ["inner_compute$mux_495_498_501$mux.data.in.1","inner_compute$lshr_500_453_501$binop.data.out"],
          ["inner_compute$sub_492_505_506$binop.data.in.1","inner_compute$lshr_504_453_505$binop.data.out"],
          ["inner_compute$mux_513_516_490$mux.data.in.0","inner_compute$lshr_515_453_516$binop.data.out"],
          ["inner_compute$sub_510_520_521$binop.data.in.1","inner_compute$lshr_519_453_520$binop.data.out"],
          ["inner_compute$sub_523_526_527$binop.data.in.1","inner_compute$lshr_525_453_526$binop.data.out"],
          ["inner_compute$mux_451_477_hw_input_global_wrapper_stencil_1$mux.data.out","inner_compute$mux_449_478_528$mux.data.in.0"],
          ["inner_compute$mux_451_522_527$mux.data.out","inner_compute$mux_449_478_528$mux.data.in.1"],
          ["self.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_write.0","inner_compute$mux_449_478_528$mux.data.out"],
          ["inner_compute$sub_456_476_477$binop.data.out","inner_compute$mux_451_477_hw_input_global_wrapper_stencil_1$mux.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_read.0","inner_compute$mux_451_477_hw_input_global_wrapper_stencil_1$mux.data.in.1"],
          ["inner_compute$mux_481_506_521$mux.data.out","inner_compute$mux_451_522_527$mux.data.in.0"],
          ["inner_compute$sub_523_526_527$binop.data.out","inner_compute$mux_451_522_527$mux.data.in.1"],
          ["inner_compute$ult_457_458_459$compop.bit.out","inner_compute$mux_459_455_462$mux.bit.in.0"],
          ["inner_compute$ult_464_465_466$compop.bit.out","inner_compute$mux_466_469_472$mux.bit.in.0"],
          ["inner_compute$ult_479_480_481$compop.bit.out","inner_compute$mux_481_506_521$mux.bit.in.0"],
          ["inner_compute$sub_492_505_506$binop.data.out","inner_compute$mux_481_506_521$mux.data.in.0"],
          ["inner_compute$sub_510_520_521$binop.data.out","inner_compute$mux_481_506_521$mux.data.in.1"],
          ["inner_compute$ult_485_486_487$compop.bit.out","inner_compute$mux_487_455_490$mux.bit.in.0"],
          ["inner_compute$ult_493_494_495$compop.bit.out","inner_compute$mux_495_498_501$mux.bit.in.0"],
          ["inner_compute$ult_511_512_513$compop.bit.out","inner_compute$mux_513_516_490$mux.bit.in.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_demosaicked_1_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["demosaicked_1_s0_x_1",["Array",16,"BitIn"]],
          ["demosaicked_1_s0_y_1",["Array",16,"BitIn"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_1_read",["Array",5,["Array",16,"BitIn"]]],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_10_717$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_10_717$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_11_718$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_11_718$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_12_729$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_12_729$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_13_730$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_13_730$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_720_721_722$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_724_721_725$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_732_721_733$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_735_721_736$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_9_720$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_9_724$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_9_732$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_9_735$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$and_demosaicked_1_s0_x_1_712_715$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","and"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$and_demosaicked_1_s0_y_1_712_713$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","and"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$const_p0_0$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "inner_compute$const_p0_0$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "inner_compute$const_p1__712":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__712$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__721":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__721$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__721$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__721$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__721$4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__721$5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__721$6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__721$7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$eq_7130_714$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$eq_7150_716$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$lshr_722_721_723$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$lshr_725_721_726$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$lshr_733_721_734$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$lshr_736_721_737$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mux_714_728_739$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$mux_716_738_hw_input_global_wrapper_stencil_9$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$mux_716_hw_input_global_wrapper_stencil_9_727$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$mux_719_723_726$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$mux_731_734_737$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$ult_717_718_719$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$ult_729_730_731$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_10_717$sub$binop.data.out","inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_10_717$abs$abs.data.in.0"],
          ["inner_compute$ult_717_718_719$compop.data.in.0","inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_10_717$abs$abs.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_1_read.4","inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_10_717$sub$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_1_read.0","inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_10_717$sub$binop.data.in.1"],
          ["inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_11_718$sub$binop.data.out","inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_11_718$abs$abs.data.in.0"],
          ["inner_compute$ult_717_718_719$compop.data.in.1","inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_11_718$abs$abs.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_1_read.4","inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_11_718$sub$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_1_read.1","inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_11_718$sub$binop.data.in.1"],
          ["inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_12_729$sub$binop.data.out","inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_12_729$abs$abs.data.in.0"],
          ["inner_compute$ult_729_730_731$compop.data.in.0","inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_12_729$abs$abs.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_1_read.4","inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_12_729$sub$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_1_read.2","inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_12_729$sub$binop.data.in.1"],
          ["inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_13_730$sub$binop.data.out","inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_13_730$abs$abs.data.in.0"],
          ["inner_compute$ult_729_730_731$compop.data.in.1","inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_13_730$abs$abs.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_1_read.4","inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_13_730$sub$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_1_read.3","inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_13_730$sub$binop.data.in.1"],
          ["inner_compute$add_hw_input_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_9_720$binop.data.out","inner_compute$add_720_721_722$binop.data.in.0"],
          ["inner_compute$const_p1__721.out","inner_compute$add_720_721_722$binop.data.in.1"],
          ["inner_compute$lshr_722_721_723$binop.data.in.0","inner_compute$add_720_721_722$binop.data.out"],
          ["inner_compute$add_hw_input_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_9_724$binop.data.out","inner_compute$add_724_721_725$binop.data.in.0"],
          ["inner_compute$const_p1__721$2.out","inner_compute$add_724_721_725$binop.data.in.1"],
          ["inner_compute$lshr_725_721_726$binop.data.in.0","inner_compute$add_724_721_725$binop.data.out"],
          ["inner_compute$add_hw_input_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_9_732$binop.data.out","inner_compute$add_732_721_733$binop.data.in.0"],
          ["inner_compute$const_p1__721$4.out","inner_compute$add_732_721_733$binop.data.in.1"],
          ["inner_compute$lshr_733_721_734$binop.data.in.0","inner_compute$add_732_721_733$binop.data.out"],
          ["inner_compute$add_hw_input_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_9_735$binop.data.out","inner_compute$add_735_721_736$binop.data.in.0"],
          ["inner_compute$const_p1__721$6.out","inner_compute$add_735_721_736$binop.data.in.1"],
          ["inner_compute$lshr_736_721_737$binop.data.in.0","inner_compute$add_735_721_736$binop.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_1_read.0","inner_compute$add_hw_input_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_9_720$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_1_read.4","inner_compute$add_hw_input_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_9_720$binop.data.in.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_1_read.1","inner_compute$add_hw_input_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_9_724$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_1_read.4","inner_compute$add_hw_input_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_9_724$binop.data.in.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_1_read.2","inner_compute$add_hw_input_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_9_732$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_1_read.4","inner_compute$add_hw_input_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_9_732$binop.data.in.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_1_read.3","inner_compute$add_hw_input_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_9_735$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_1_read.4","inner_compute$add_hw_input_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_9_735$binop.data.in.1"],
          ["self.demosaicked_1_s0_x_1","inner_compute$and_demosaicked_1_s0_x_1_712_715$binop.data.in.0"],
          ["inner_compute$const_p1__712$1.out","inner_compute$and_demosaicked_1_s0_x_1_712_715$binop.data.in.1"],
          ["inner_compute$eq_7150_716$compop.data.in.0","inner_compute$and_demosaicked_1_s0_x_1_712_715$binop.data.out"],
          ["self.demosaicked_1_s0_y_1","inner_compute$and_demosaicked_1_s0_y_1_712_713$binop.data.in.0"],
          ["inner_compute$const_p1__712.out","inner_compute$and_demosaicked_1_s0_y_1_712_713$binop.data.in.1"],
          ["inner_compute$eq_7130_714$compop.data.in.0","inner_compute$and_demosaicked_1_s0_y_1_712_713$binop.data.out"],
          ["inner_compute$eq_7130_714$compop.data.in.1","inner_compute$const_p0_0$2.out"],
          ["inner_compute$eq_7150_716$compop.data.in.1","inner_compute$const_p0_0$3.out"],
          ["inner_compute$lshr_722_721_723$binop.data.in.1","inner_compute$const_p1__721$1.out"],
          ["inner_compute$lshr_725_721_726$binop.data.in.1","inner_compute$const_p1__721$3.out"],
          ["inner_compute$lshr_733_721_734$binop.data.in.1","inner_compute$const_p1__721$5.out"],
          ["inner_compute$lshr_736_721_737$binop.data.in.1","inner_compute$const_p1__721$7.out"],
          ["inner_compute$mux_714_728_739$mux.bit.in.0","inner_compute$eq_7130_714$compop.bit.out"],
          ["inner_compute$mux_716_738_hw_input_global_wrapper_stencil_9$mux.bit.in.0","inner_compute$eq_7150_716$compop.bit.out"],
          ["inner_compute$mux_716_hw_input_global_wrapper_stencil_9_727$mux.bit.in.0","inner_compute$eq_7150_716$compop.bit.out"],
          ["inner_compute$mux_719_723_726$mux.data.in.0","inner_compute$lshr_722_721_723$binop.data.out"],
          ["inner_compute$mux_719_723_726$mux.data.in.1","inner_compute$lshr_725_721_726$binop.data.out"],
          ["inner_compute$mux_731_734_737$mux.data.in.0","inner_compute$lshr_733_721_734$binop.data.out"],
          ["inner_compute$mux_731_734_737$mux.data.in.1","inner_compute$lshr_736_721_737$binop.data.out"],
          ["inner_compute$mux_716_hw_input_global_wrapper_stencil_9_727$mux.data.out","inner_compute$mux_714_728_739$mux.data.in.0"],
          ["inner_compute$mux_716_738_hw_input_global_wrapper_stencil_9$mux.data.out","inner_compute$mux_714_728_739$mux.data.in.1"],
          ["self.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_1_write.0","inner_compute$mux_714_728_739$mux.data.out"],
          ["inner_compute$mux_731_734_737$mux.data.out","inner_compute$mux_716_738_hw_input_global_wrapper_stencil_9$mux.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_1_read.4","inner_compute$mux_716_738_hw_input_global_wrapper_stencil_9$mux.data.in.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_1_read.4","inner_compute$mux_716_hw_input_global_wrapper_stencil_9_727$mux.data.in.0"],
          ["inner_compute$mux_719_723_726$mux.data.out","inner_compute$mux_716_hw_input_global_wrapper_stencil_9_727$mux.data.in.1"],
          ["inner_compute$ult_717_718_719$compop.bit.out","inner_compute$mux_719_723_726$mux.bit.in.0"],
          ["inner_compute$ult_729_730_731$compop.bit.out","inner_compute$mux_731_734_737$mux.bit.in.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_demosaicked_1_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["demosaicked_1_s0_x_2",["Array",16,"BitIn"]],
          ["demosaicked_1_s0_y_2",["Array",16,"BitIn"]],
          ["hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read",["Array",8,["Array",16,"BitIn"]]],
          ["demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_15_958$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_15_958$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_17_937$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_17_937$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_18_938$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_18_938$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_20_957$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_20_957$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_14_931$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_14_931$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_16_930$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_16_930$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_20_952$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_20_952$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_14_951$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_14_951$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_15_965$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_15_965$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_20_966$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_20_966$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_14_983$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_14_983$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_21_984$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_21_984$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_925_926_927$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_933_926_934$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_936_946_947$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_936_989_990$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_940_926_941$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_943_926_944$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_946_989_997$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_947_926_948$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_954_926_955$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_956_963_964$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_960_926_961$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_968_926_969$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_971_926_972$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_974_946_975$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_975_926_976$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_979_926_980$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_981_963_982$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_986_926_987$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_990_926_991$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_997_926_998$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_global_wrapper_stencil_14_928_929$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_global_wrapper_stencil_14_962_996$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_15_925$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_20_960$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_20_979$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_15_933$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_14_940$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_14_943$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_14_954$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_15_968$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_20_971$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$add_hw_input_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_20_986$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$and_demosaicked_1_s0_x_2_920_923$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","and"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$and_demosaicked_1_s0_y_2_920_921$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","and"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$const_p0_0$4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "inner_compute$const_p0_0$5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "inner_compute$const_p1__920":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__920$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__926":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__926$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__926$10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__926$11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__926$12":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__926$13":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__926$14":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__926$15":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__926$16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__926$17":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__926$18":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__926$19":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__926$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__926$20":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__926$21":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__926$22":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__926$23":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__926$24":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__926$25":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__926$26":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__926$27":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__926$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__926$4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__926$5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__926$6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__926$7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__926$8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$const_p1__926$9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "inner_compute$eq_9210_922$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$eq_9230_924$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$lshr_927_926_928$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$lshr_934_926_935$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$lshr_941_926_942$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$lshr_944_926_945$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$lshr_948_926_949$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$lshr_955_926_956$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$lshr_961_926_962$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$lshr_969_926_970$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$lshr_972_926_973$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$lshr_976_926_977$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$lshr_980_926_981$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$lshr_987_926_988$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$lshr_991_926_992$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$lshr_998_926_999$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$mux_922_995_1001$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$mux_924_950_994$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$mux_924_hw_input_global_wrapper_stencil_14_1000$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$mux_932_935_928$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$mux_939_942_945$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$mux_953_978_993$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$mux_959_962_928$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$mux_967_970_973$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$mux_985_962_988$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$sub_929_949_950$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$sub_964_977_978$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$sub_982_992_993$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$sub_996_999_1000$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "inner_compute$ult_930_931_932$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$ult_937_938_939$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$ult_951_952_953$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$ult_957_958_959$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$ult_965_966_967$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "inner_compute$ult_983_984_985$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_15_958$sub$binop.data.out","inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_15_958$abs$abs.data.in.0"],
          ["inner_compute$ult_957_958_959$compop.data.in.1","inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_15_958$abs$abs.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.0","inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_15_958$sub$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.1","inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_15_958$sub$binop.data.in.1"],
          ["inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_17_937$sub$binop.data.out","inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_17_937$abs$abs.data.in.0"],
          ["inner_compute$ult_937_938_939$compop.data.in.0","inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_17_937$abs$abs.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.0","inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_17_937$sub$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.3","inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_17_937$sub$binop.data.in.1"],
          ["inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_18_938$sub$binop.data.out","inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_18_938$abs$abs.data.in.0"],
          ["inner_compute$ult_937_938_939$compop.data.in.1","inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_18_938$abs$abs.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.0","inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_18_938$sub$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.4","inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_18_938$sub$binop.data.in.1"],
          ["inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_20_957$sub$binop.data.out","inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_20_957$abs$abs.data.in.0"],
          ["inner_compute$ult_957_958_959$compop.data.in.0","inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_20_957$abs$abs.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.0","inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_20_957$sub$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.6","inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_20_957$sub$binop.data.in.1"],
          ["inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_14_931$sub$binop.data.out","inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_14_931$abs$abs.data.in.0"],
          ["inner_compute$ult_930_931_932$compop.data.in.1","inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_14_931$abs$abs.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.1","inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_14_931$sub$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.0","inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_14_931$sub$binop.data.in.1"],
          ["inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_16_930$sub$binop.data.out","inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_16_930$abs$abs.data.in.0"],
          ["inner_compute$ult_930_931_932$compop.data.in.0","inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_16_930$abs$abs.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.1","inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_16_930$sub$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.2","inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_16_930$sub$binop.data.in.1"],
          ["inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_20_952$sub$binop.data.out","inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_20_952$abs$abs.data.in.0"],
          ["inner_compute$ult_951_952_953$compop.data.in.1","inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_20_952$abs$abs.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.1","inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_20_952$sub$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.6","inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_20_952$sub$binop.data.in.1"],
          ["inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_14_951$sub$binop.data.out","inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_14_951$abs$abs.data.in.0"],
          ["inner_compute$ult_951_952_953$compop.data.in.0","inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_14_951$abs$abs.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.5","inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_14_951$sub$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.0","inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_14_951$sub$binop.data.in.1"],
          ["inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_15_965$sub$binop.data.out","inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_15_965$abs$abs.data.in.0"],
          ["inner_compute$ult_965_966_967$compop.data.in.0","inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_15_965$abs$abs.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.5","inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_15_965$sub$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.1","inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_15_965$sub$binop.data.in.1"],
          ["inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_20_966$sub$binop.data.out","inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_20_966$abs$abs.data.in.0"],
          ["inner_compute$ult_965_966_967$compop.data.in.1","inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_20_966$abs$abs.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.5","inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_20_966$sub$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.6","inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_20_966$sub$binop.data.in.1"],
          ["inner_compute$absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_14_983$sub$binop.data.out","inner_compute$absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_14_983$abs$abs.data.in.0"],
          ["inner_compute$ult_983_984_985$compop.data.in.0","inner_compute$absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_14_983$abs$abs.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.6","inner_compute$absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_14_983$sub$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.0","inner_compute$absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_14_983$sub$binop.data.in.1"],
          ["inner_compute$absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_21_984$sub$binop.data.out","inner_compute$absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_21_984$abs$abs.data.in.0"],
          ["inner_compute$ult_983_984_985$compop.data.in.1","inner_compute$absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_21_984$abs$abs.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.6","inner_compute$absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_21_984$sub$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.7","inner_compute$absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_21_984$sub$binop.data.in.1"],
          ["inner_compute$add_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_15_925$binop.data.out","inner_compute$add_925_926_927$binop.data.in.0"],
          ["inner_compute$const_p1__926.out","inner_compute$add_925_926_927$binop.data.in.1"],
          ["inner_compute$lshr_927_926_928$binop.data.in.0","inner_compute$add_925_926_927$binop.data.out"],
          ["inner_compute$add_hw_input_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_15_933$binop.data.out","inner_compute$add_933_926_934$binop.data.in.0"],
          ["inner_compute$const_p1__926$2.out","inner_compute$add_933_926_934$binop.data.in.1"],
          ["inner_compute$lshr_934_926_935$binop.data.in.0","inner_compute$add_933_926_934$binop.data.out"],
          ["inner_compute$mux_932_935_928$mux.data.out","inner_compute$add_936_946_947$binop.data.in.0"],
          ["inner_compute$mux_939_942_945$mux.data.out","inner_compute$add_936_946_947$binop.data.in.1"],
          ["inner_compute$add_947_926_948$binop.data.in.0","inner_compute$add_936_946_947$binop.data.out"],
          ["inner_compute$mux_932_935_928$mux.data.out","inner_compute$add_936_989_990$binop.data.in.0"],
          ["inner_compute$mux_985_962_988$mux.data.out","inner_compute$add_936_989_990$binop.data.in.1"],
          ["inner_compute$add_990_926_991$binop.data.in.0","inner_compute$add_936_989_990$binop.data.out"],
          ["inner_compute$add_hw_input_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_14_940$binop.data.out","inner_compute$add_940_926_941$binop.data.in.0"],
          ["inner_compute$const_p1__926$4.out","inner_compute$add_940_926_941$binop.data.in.1"],
          ["inner_compute$lshr_941_926_942$binop.data.in.0","inner_compute$add_940_926_941$binop.data.out"],
          ["inner_compute$add_hw_input_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_14_943$binop.data.out","inner_compute$add_943_926_944$binop.data.in.0"],
          ["inner_compute$const_p1__926$6.out","inner_compute$add_943_926_944$binop.data.in.1"],
          ["inner_compute$lshr_944_926_945$binop.data.in.0","inner_compute$add_943_926_944$binop.data.out"],
          ["inner_compute$mux_939_942_945$mux.data.out","inner_compute$add_946_989_997$binop.data.in.0"],
          ["inner_compute$mux_985_962_988$mux.data.out","inner_compute$add_946_989_997$binop.data.in.1"],
          ["inner_compute$add_997_926_998$binop.data.in.0","inner_compute$add_946_989_997$binop.data.out"],
          ["inner_compute$const_p1__926$8.out","inner_compute$add_947_926_948$binop.data.in.1"],
          ["inner_compute$lshr_948_926_949$binop.data.in.0","inner_compute$add_947_926_948$binop.data.out"],
          ["inner_compute$add_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_14_954$binop.data.out","inner_compute$add_954_926_955$binop.data.in.0"],
          ["inner_compute$const_p1__926$10.out","inner_compute$add_954_926_955$binop.data.in.1"],
          ["inner_compute$lshr_955_926_956$binop.data.in.0","inner_compute$add_954_926_955$binop.data.out"],
          ["inner_compute$lshr_955_926_956$binop.data.out","inner_compute$add_956_963_964$binop.data.in.0"],
          ["inner_compute$mux_959_962_928$mux.data.out","inner_compute$add_956_963_964$binop.data.in.1"],
          ["inner_compute$sub_964_977_978$binop.data.in.0","inner_compute$add_956_963_964$binop.data.out"],
          ["inner_compute$add_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_20_960$binop.data.out","inner_compute$add_960_926_961$binop.data.in.0"],
          ["inner_compute$const_p1__926$12.out","inner_compute$add_960_926_961$binop.data.in.1"],
          ["inner_compute$lshr_961_926_962$binop.data.in.0","inner_compute$add_960_926_961$binop.data.out"],
          ["inner_compute$add_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_15_968$binop.data.out","inner_compute$add_968_926_969$binop.data.in.0"],
          ["inner_compute$const_p1__926$14.out","inner_compute$add_968_926_969$binop.data.in.1"],
          ["inner_compute$lshr_969_926_970$binop.data.in.0","inner_compute$add_968_926_969$binop.data.out"],
          ["inner_compute$add_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_20_971$binop.data.out","inner_compute$add_971_926_972$binop.data.in.0"],
          ["inner_compute$const_p1__926$16.out","inner_compute$add_971_926_972$binop.data.in.1"],
          ["inner_compute$lshr_972_926_973$binop.data.in.0","inner_compute$add_971_926_972$binop.data.out"],
          ["inner_compute$mux_967_970_973$mux.data.out","inner_compute$add_974_946_975$binop.data.in.0"],
          ["inner_compute$mux_939_942_945$mux.data.out","inner_compute$add_974_946_975$binop.data.in.1"],
          ["inner_compute$add_975_926_976$binop.data.in.0","inner_compute$add_974_946_975$binop.data.out"],
          ["inner_compute$const_p1__926$18.out","inner_compute$add_975_926_976$binop.data.in.1"],
          ["inner_compute$lshr_976_926_977$binop.data.in.0","inner_compute$add_975_926_976$binop.data.out"],
          ["inner_compute$add_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_20_979$binop.data.out","inner_compute$add_979_926_980$binop.data.in.0"],
          ["inner_compute$const_p1__926$20.out","inner_compute$add_979_926_980$binop.data.in.1"],
          ["inner_compute$lshr_980_926_981$binop.data.in.0","inner_compute$add_979_926_980$binop.data.out"],
          ["inner_compute$lshr_980_926_981$binop.data.out","inner_compute$add_981_963_982$binop.data.in.0"],
          ["inner_compute$mux_959_962_928$mux.data.out","inner_compute$add_981_963_982$binop.data.in.1"],
          ["inner_compute$sub_982_992_993$binop.data.in.0","inner_compute$add_981_963_982$binop.data.out"],
          ["inner_compute$add_hw_input_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_20_986$binop.data.out","inner_compute$add_986_926_987$binop.data.in.0"],
          ["inner_compute$const_p1__926$22.out","inner_compute$add_986_926_987$binop.data.in.1"],
          ["inner_compute$lshr_987_926_988$binop.data.in.0","inner_compute$add_986_926_987$binop.data.out"],
          ["inner_compute$const_p1__926$24.out","inner_compute$add_990_926_991$binop.data.in.1"],
          ["inner_compute$lshr_991_926_992$binop.data.in.0","inner_compute$add_990_926_991$binop.data.out"],
          ["inner_compute$const_p1__926$26.out","inner_compute$add_997_926_998$binop.data.in.1"],
          ["inner_compute$lshr_998_926_999$binop.data.in.0","inner_compute$add_997_926_998$binop.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.0","inner_compute$add_hw_input_global_wrapper_stencil_14_928_929$binop.data.in.0"],
          ["inner_compute$lshr_927_926_928$binop.data.out","inner_compute$add_hw_input_global_wrapper_stencil_14_928_929$binop.data.in.1"],
          ["inner_compute$sub_929_949_950$binop.data.in.0","inner_compute$add_hw_input_global_wrapper_stencil_14_928_929$binop.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.0","inner_compute$add_hw_input_global_wrapper_stencil_14_962_996$binop.data.in.0"],
          ["inner_compute$lshr_961_926_962$binop.data.out","inner_compute$add_hw_input_global_wrapper_stencil_14_962_996$binop.data.in.1"],
          ["inner_compute$sub_996_999_1000$binop.data.in.0","inner_compute$add_hw_input_global_wrapper_stencil_14_962_996$binop.data.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.0","inner_compute$add_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_15_925$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.1","inner_compute$add_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_15_925$binop.data.in.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.0","inner_compute$add_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_20_960$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.6","inner_compute$add_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_20_960$binop.data.in.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.1","inner_compute$add_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_20_979$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.6","inner_compute$add_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_20_979$binop.data.in.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.2","inner_compute$add_hw_input_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_15_933$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.1","inner_compute$add_hw_input_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_15_933$binop.data.in.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.3","inner_compute$add_hw_input_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_14_940$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.0","inner_compute$add_hw_input_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_14_940$binop.data.in.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.4","inner_compute$add_hw_input_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_14_943$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.0","inner_compute$add_hw_input_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_14_943$binop.data.in.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.5","inner_compute$add_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_14_954$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.0","inner_compute$add_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_14_954$binop.data.in.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.5","inner_compute$add_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_15_968$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.1","inner_compute$add_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_15_968$binop.data.in.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.5","inner_compute$add_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_20_971$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.6","inner_compute$add_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_20_971$binop.data.in.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.7","inner_compute$add_hw_input_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_20_986$binop.data.in.0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.6","inner_compute$add_hw_input_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_20_986$binop.data.in.1"],
          ["self.demosaicked_1_s0_x_2","inner_compute$and_demosaicked_1_s0_x_2_920_923$binop.data.in.0"],
          ["inner_compute$const_p1__920$1.out","inner_compute$and_demosaicked_1_s0_x_2_920_923$binop.data.in.1"],
          ["inner_compute$eq_9230_924$compop.data.in.0","inner_compute$and_demosaicked_1_s0_x_2_920_923$binop.data.out"],
          ["self.demosaicked_1_s0_y_2","inner_compute$and_demosaicked_1_s0_y_2_920_921$binop.data.in.0"],
          ["inner_compute$const_p1__920.out","inner_compute$and_demosaicked_1_s0_y_2_920_921$binop.data.in.1"],
          ["inner_compute$eq_9210_922$compop.data.in.0","inner_compute$and_demosaicked_1_s0_y_2_920_921$binop.data.out"],
          ["inner_compute$eq_9210_922$compop.data.in.1","inner_compute$const_p0_0$4.out"],
          ["inner_compute$eq_9230_924$compop.data.in.1","inner_compute$const_p0_0$5.out"],
          ["inner_compute$lshr_927_926_928$binop.data.in.1","inner_compute$const_p1__926$1.out"],
          ["inner_compute$lshr_955_926_956$binop.data.in.1","inner_compute$const_p1__926$11.out"],
          ["inner_compute$lshr_961_926_962$binop.data.in.1","inner_compute$const_p1__926$13.out"],
          ["inner_compute$lshr_969_926_970$binop.data.in.1","inner_compute$const_p1__926$15.out"],
          ["inner_compute$lshr_972_926_973$binop.data.in.1","inner_compute$const_p1__926$17.out"],
          ["inner_compute$lshr_976_926_977$binop.data.in.1","inner_compute$const_p1__926$19.out"],
          ["inner_compute$lshr_980_926_981$binop.data.in.1","inner_compute$const_p1__926$21.out"],
          ["inner_compute$lshr_987_926_988$binop.data.in.1","inner_compute$const_p1__926$23.out"],
          ["inner_compute$lshr_991_926_992$binop.data.in.1","inner_compute$const_p1__926$25.out"],
          ["inner_compute$lshr_998_926_999$binop.data.in.1","inner_compute$const_p1__926$27.out"],
          ["inner_compute$lshr_934_926_935$binop.data.in.1","inner_compute$const_p1__926$3.out"],
          ["inner_compute$lshr_941_926_942$binop.data.in.1","inner_compute$const_p1__926$5.out"],
          ["inner_compute$lshr_944_926_945$binop.data.in.1","inner_compute$const_p1__926$7.out"],
          ["inner_compute$lshr_948_926_949$binop.data.in.1","inner_compute$const_p1__926$9.out"],
          ["inner_compute$mux_922_995_1001$mux.bit.in.0","inner_compute$eq_9210_922$compop.bit.out"],
          ["inner_compute$mux_924_950_994$mux.bit.in.0","inner_compute$eq_9230_924$compop.bit.out"],
          ["inner_compute$mux_924_hw_input_global_wrapper_stencil_14_1000$mux.bit.in.0","inner_compute$eq_9230_924$compop.bit.out"],
          ["inner_compute$mux_932_935_928$mux.data.in.1","inner_compute$lshr_927_926_928$binop.data.out"],
          ["inner_compute$mux_959_962_928$mux.data.in.1","inner_compute$lshr_927_926_928$binop.data.out"],
          ["inner_compute$mux_932_935_928$mux.data.in.0","inner_compute$lshr_934_926_935$binop.data.out"],
          ["inner_compute$mux_939_942_945$mux.data.in.0","inner_compute$lshr_941_926_942$binop.data.out"],
          ["inner_compute$mux_939_942_945$mux.data.in.1","inner_compute$lshr_944_926_945$binop.data.out"],
          ["inner_compute$sub_929_949_950$binop.data.in.1","inner_compute$lshr_948_926_949$binop.data.out"],
          ["inner_compute$mux_959_962_928$mux.data.in.0","inner_compute$lshr_961_926_962$binop.data.out"],
          ["inner_compute$mux_985_962_988$mux.data.in.0","inner_compute$lshr_961_926_962$binop.data.out"],
          ["inner_compute$mux_967_970_973$mux.data.in.0","inner_compute$lshr_969_926_970$binop.data.out"],
          ["inner_compute$mux_967_970_973$mux.data.in.1","inner_compute$lshr_972_926_973$binop.data.out"],
          ["inner_compute$sub_964_977_978$binop.data.in.1","inner_compute$lshr_976_926_977$binop.data.out"],
          ["inner_compute$mux_985_962_988$mux.data.in.1","inner_compute$lshr_987_926_988$binop.data.out"],
          ["inner_compute$sub_982_992_993$binop.data.in.1","inner_compute$lshr_991_926_992$binop.data.out"],
          ["inner_compute$sub_996_999_1000$binop.data.in.1","inner_compute$lshr_998_926_999$binop.data.out"],
          ["inner_compute$mux_924_950_994$mux.data.out","inner_compute$mux_922_995_1001$mux.data.in.0"],
          ["inner_compute$mux_924_hw_input_global_wrapper_stencil_14_1000$mux.data.out","inner_compute$mux_922_995_1001$mux.data.in.1"],
          ["self.demosaicked_1_stencil_op_hcompute_demosaicked_1_stencil_2_write.0","inner_compute$mux_922_995_1001$mux.data.out"],
          ["inner_compute$sub_929_949_950$binop.data.out","inner_compute$mux_924_950_994$mux.data.in.0"],
          ["inner_compute$mux_953_978_993$mux.data.out","inner_compute$mux_924_950_994$mux.data.in.1"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_demosaicked_1_stencil_2_read.0","inner_compute$mux_924_hw_input_global_wrapper_stencil_14_1000$mux.data.in.0"],
          ["inner_compute$sub_996_999_1000$binop.data.out","inner_compute$mux_924_hw_input_global_wrapper_stencil_14_1000$mux.data.in.1"],
          ["inner_compute$ult_930_931_932$compop.bit.out","inner_compute$mux_932_935_928$mux.bit.in.0"],
          ["inner_compute$ult_937_938_939$compop.bit.out","inner_compute$mux_939_942_945$mux.bit.in.0"],
          ["inner_compute$ult_951_952_953$compop.bit.out","inner_compute$mux_953_978_993$mux.bit.in.0"],
          ["inner_compute$sub_964_977_978$binop.data.out","inner_compute$mux_953_978_993$mux.data.in.0"],
          ["inner_compute$sub_982_992_993$binop.data.out","inner_compute$mux_953_978_993$mux.data.in.1"],
          ["inner_compute$ult_957_958_959$compop.bit.out","inner_compute$mux_959_962_928$mux.bit.in.0"],
          ["inner_compute$ult_965_966_967$compop.bit.out","inner_compute$mux_967_970_973$mux.bit.in.0"],
          ["inner_compute$ult_983_984_985$compop.bit.out","inner_compute$mux_985_962_988$mux.bit.in.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["demosaicked_1_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write.0","self.demosaicked_1_stencil_op_hcompute_hw_output_stencil_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["demosaicked_1_stencil_op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write.0","self.demosaicked_1_stencil_op_hcompute_hw_output_stencil_1_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["demosaicked_1_stencil_op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write.0","self.demosaicked_1_stencil_op_hcompute_hw_output_stencil_2_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "demosaic_unrolled":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write",["Array",1,["Array",16,"Bit"]]],
          ["hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_valid","Bit"],
          ["hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "hw_input_global_wrapper_stencil$chain_disen_const_U1":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U2$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U3$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U4$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U5$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U6$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U7$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U0"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,64],"write_data_starting_addr":[0],"write_data_stride":[1,4,0]},"sram2tb_0":{"cycle_starting_addr":[123],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,62],"read_data_starting_addr":[16],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[125],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,62],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[128],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,62],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]},"tb2out_1":{"cycle_starting_addr":[128],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,62],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "io16_hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","out"]}
          },
          "io16_hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","out"]}
          },
          "io16_hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","out"]}
          },
          "io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0":{
            "genref":"cgralib.IO",
            "genargs":{"width":["Int",16]},
            "modargs":{"mode":["String","in"]}
          },
          "io1_hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_valid":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","out"]}
          },
          "io1_hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_valid":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","out"]}
          },
          "io1_hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_valid":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","out"]}
          },
          "io1in_reset":{
            "modref":"cgralib.BitIO",
            "modargs":{"mode":["String","in"]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_485$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_485$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_4_464$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_4_464$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_5_465$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_5_465$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_7_486$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_7_486$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_1_457$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_1_457$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_3_458$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_3_458$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_1_479$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_1_479$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_2_494$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_2_494$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_7_493$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_7_493$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_1_512$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_1_512$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_2_480$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_2_480$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_8_511$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_8_511$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$add_452_453_454$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$add_460_453_461$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$add_463_473_474$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$add_463_517_518$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$add_467_453_468$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$add_470_453_471$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$add_473_517_524$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$add_474_453_475$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$add_482_453_483$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$add_484_491_492$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$add_488_453_489$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$add_496_453_497$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$add_499_453_500$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$add_502_473_503$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$add_503_453_504$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$add_507_453_508$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$add_509_491_510$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$add_514_453_515$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$add_518_453_519$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$add_524_453_525$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_1_455_456$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_1_490_523$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_452$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_6_482$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_7_488$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_3_460$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_7_507$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_1_467$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_1_470$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_2_499$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_6_496$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_7_514$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$and_demosaicked_1_s0_x_447_450$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","and"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$and_demosaicked_1_s0_y_447_448$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","and"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$const_p0_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$const_p0_0$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__447":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__447$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$12":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$13":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$14":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$15":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$17":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$18":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$19":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$20":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$21":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$22":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$23":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$24":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$25":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$26":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$27":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$eq_4480_449$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$eq_4500_451$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$lshr_454_453_455$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$lshr_461_453_462$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$lshr_468_453_469$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$lshr_471_453_472$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$lshr_475_453_476$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$lshr_483_453_484$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$lshr_489_453_490$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$lshr_497_453_498$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$lshr_500_453_501$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$lshr_504_453_505$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$lshr_508_453_509$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$lshr_515_453_516$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$lshr_519_453_520$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$lshr_525_453_526$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$mux_449_478_528$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$mux_451_477_hw_input_global_wrapper_stencil_1$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$mux_451_522_527$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$mux_459_455_462$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$mux_466_469_472$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$mux_481_506_521$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$mux_487_455_490$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$mux_495_498_501$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$mux_513_516_490$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$sub_456_476_477$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$sub_492_505_506$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$sub_510_520_521$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$sub_523_526_527$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$ult_457_458_459$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$ult_464_465_466$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$ult_479_480_481$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$ult_485_486_487$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$ult_493_494_495$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil$inner_compute$ult_511_512_513$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_10_717$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_10_717$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_11_718$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_11_718$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_12_729$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_12_729$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_13_730$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_13_730$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$add_720_721_722$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$add_724_721_725$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$add_732_721_733$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$add_735_721_736$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$add_hw_input_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_9_720$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$add_hw_input_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_9_724$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$add_hw_input_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_9_732$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$add_hw_input_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_9_735$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$and_demosaicked_1_s0_x_1_712_715$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","and"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$and_demosaicked_1_s0_y_1_712_713$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","and"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$const_p0_0$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$const_p0_0$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$const_p1__712":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$const_p1__712$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$const_p1__721":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$const_p1__721$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$const_p1__721$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$const_p1__721$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$const_p1__721$4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$const_p1__721$5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$const_p1__721$6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$const_p1__721$7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$eq_7130_714$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$eq_7150_716$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$lshr_722_721_723$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$lshr_725_721_726$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$lshr_733_721_734$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$lshr_736_721_737$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_714_728_739$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_716_738_hw_input_global_wrapper_stencil_9$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_716_hw_input_global_wrapper_stencil_9_727$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_719_723_726$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_731_734_737$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$ult_717_718_719$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1$inner_compute$ult_729_730_731$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$_U55":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$_U551":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$_U552":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$_U56":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$affine_func$add_all__U52$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$affine_func$add_all__U53$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$affine_func$add_all__U54$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$affine_func$coeff_0_U45":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$affine_func$coeff_1_U47":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$affine_func$coeff_2_U49":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$affine_func$const_term_U51":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0082"]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$affine_func$mul_d0__U46$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$affine_func$mul_d1__U48$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$affine_func$mul_d2__U50$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$add$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$count$clrMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$count$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$ult$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_am__U57$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_am__U57$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_am__U58$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_am__U58$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_am__U59$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_am__U59$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_demosaicked_1_stencil_1_port_controller$true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_15_958$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_15_958$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_17_937$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_17_937$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_18_938$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_18_938$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_20_957$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_20_957$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_14_931$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_14_931$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_16_930$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_16_930$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_20_952$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_20_952$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_14_951$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_14_951$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_15_965$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_15_965$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_20_966$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_20_966$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_14_983$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_14_983$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_21_984$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_21_984$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$add_925_926_927$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$add_933_926_934$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$add_936_946_947$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$add_936_989_990$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$add_940_926_941$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$add_943_926_944$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$add_946_989_997$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$add_947_926_948$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$add_954_926_955$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$add_956_963_964$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$add_960_926_961$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$add_968_926_969$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$add_971_926_972$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$add_974_946_975$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$add_975_926_976$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$add_979_926_980$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$add_981_963_982$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$add_986_926_987$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$add_990_926_991$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$add_997_926_998$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_14_928_929$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_14_962_996$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_15_925$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_20_960$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_20_979$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_15_933$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_14_940$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_14_943$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_14_954$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_15_968$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_20_971$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_20_986$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$and_demosaicked_1_s0_x_2_920_923$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","and"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$and_demosaicked_1_s0_y_2_920_921$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","and"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p0_0$4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p0_0$5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__920":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__920$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$12":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$13":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$14":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$15":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$17":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$18":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$19":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$20":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$21":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$22":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$23":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$24":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$25":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$26":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$27":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$eq_9210_922$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$eq_9230_924$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_927_926_928$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_934_926_935$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_941_926_942$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_944_926_945$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_948_926_949$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_955_926_956$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_961_926_962$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_969_926_970$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_972_926_973$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_976_926_977$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_980_926_981$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_987_926_988$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_991_926_992$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_998_926_999$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_922_995_1001$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_924_950_994$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_924_hw_input_global_wrapper_stencil_14_1000$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_932_935_928$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_939_942_945$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_953_978_993$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_959_962_928$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_967_970_973$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_985_962_988$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$sub_929_949_950$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$sub_964_977_978$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$sub_982_992_993$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$sub_996_999_1000$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_930_931_932$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_937_938_939$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_951_952_953$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_957_958_959$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_965_966_967$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_983_984_985$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$_U32":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$_U321":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$_U322":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$_U33":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$affine_func$add_all__U29$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$affine_func$add_all__U30$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$affine_func$add_all__U31$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$affine_func$coeff_0_U22":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$affine_func$coeff_1_U24":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$affine_func$coeff_2_U26":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$affine_func$const_term_U28":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0082"]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$affine_func$mul_d0__U23$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$affine_func$mul_d1__U25$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$affine_func$mul_d2__U27$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$add$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$count$clrMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$count$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$ult$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_am__U34$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_am__U34$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_am__U35$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_am__U35$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_am__U36$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_am__U36$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_demosaicked_1_stencil_2_port_controller$true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$_U78":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$_U781":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$_U782":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$_U79":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$affine_func$add_all__U75$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$affine_func$add_all__U76$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$affine_func$add_all__U77$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$affine_func$coeff_0_U68":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$affine_func$coeff_1_U70":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$affine_func$coeff_2_U72":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$affine_func$const_term_U74":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0082"]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$affine_func$mul_d0__U69$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$affine_func$mul_d1__U71$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$affine_func$mul_d2__U73$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","mult_0"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$cmp_time$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$add$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$and$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$and$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$count$c0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$count$clrMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$count$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$count$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$inc":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$resetOr$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$resetOr$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'hee"]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$ult$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$d_0_am__U80$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$d_0_am__U80$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$d_0_am__U81$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$d_0_am__U81$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$d_0_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$d_0_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$d_0_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$d_0_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$d_0_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$d_0_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$d_1_am__U82$c0_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h00"]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$d_1_am__U82$lut$lut":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h88"]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$d_1_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$d_1_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$d_1_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$d_1_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$d_1_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$d_1_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$d_2_at_max$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$d_2_inc$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$d_2_next_value$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$d_2_next_value_at_max$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$d_2_reg$enMux$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$d_2_reg$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$time_diff$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$true1_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$true2_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$true3_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$true4_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_demosaicked_1_stencil_port_controller$true_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_hw_output_stencil_1_port_controller_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_hw_output_stencil_1_port_controller_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U12"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"stencil_valid":{"cycle_starting_addr":[130],"cycle_stride":[1,64],"dimensionality":2,"extent":[62,62]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "op_hcompute_hw_output_stencil_2_port_controller_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_hw_output_stencil_2_port_controller_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U8"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"stencil_valid":{"cycle_starting_addr":[130],"cycle_stride":[1,64],"dimensionality":2,"extent":[62,62]}}], "init":["Json",null], "mode":["String","lake"]}
          },
          "op_hcompute_hw_output_stencil_port_controller_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "op_hcompute_hw_output_stencil_port_controller_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U16"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",0], "num_outputs":["Int",0], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"stencil_valid":{"cycle_starting_addr":[130],"cycle_stride":[1,64],"dimensionality":2,"extent":[62,62]}}], "init":["Json",null], "mode":["String","lake"]}
          }
        },
        "connections":[
          ["io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.out","hw_input_global_wrapper_stencil$d_reg__U2$reg0.in"],
          ["hw_input_global_wrapper_stencil$d_reg__U3$reg0.in","hw_input_global_wrapper_stencil$d_reg__U2$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_5_465$sub$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U2$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_1_470$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U2$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_11_718$sub$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U2$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$add_hw_input_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_9_724$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U2$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_15_958$sub$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U2$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_14_931$sub$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U2$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_16_930$sub$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U2$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_20_952$sub$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U2$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_15_965$sub$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U2$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_15_925$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U2$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_20_979$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U2$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_15_933$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U2$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_15_968$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U2$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_14_951$sub$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U3$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_15_965$sub$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U3$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_20_966$sub$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U3$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_14_954$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U3$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_15_968$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U3$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_20_971$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U3$reg0.out"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.data_out_0","hw_input_global_wrapper_stencil$d_reg__U4$reg0.in"],
          ["hw_input_global_wrapper_stencil$d_reg__U5$reg0.in","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_485$sub$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_4_464$sub$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_5_465$sub$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_7_486$sub$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_1_457$sub$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_1_479$sub$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_1_512$sub$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_1_455_456$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_1_490_523$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_452$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_6_482$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_7_488$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_1_467$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_1_470$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$mux_451_477_hw_input_global_wrapper_stencil_1$mux.data.in.1","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_10_717$sub$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_11_718$sub$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_12_729$sub$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_13_730$sub$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$add_hw_input_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_9_720$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$add_hw_input_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_9_724$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$add_hw_input_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_9_732$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$add_hw_input_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_9_735$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_716_738_hw_input_global_wrapper_stencil_9$mux.data.in.1","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_716_hw_input_global_wrapper_stencil_9_727$mux.data.in.0","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_15_958$sub$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_17_937$sub$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_18_938$sub$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_20_957$sub$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_14_931$sub$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_14_951$sub$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_14_983$sub$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_14_928_929$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_14_962_996$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_15_925$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_20_960$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_14_940$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_14_943$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_14_954$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_924_hw_input_global_wrapper_stencil_14_1000$mux.data.in.0","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_4_464$sub$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U5$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_1_467$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U5$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_10_717$sub$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U5$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$add_hw_input_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_9_720$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U5$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_20_957$sub$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U5$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_20_952$sub$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U5$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_20_966$sub$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U5$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_14_983$sub$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U5$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_21_984$sub$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U5$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_20_960$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U5$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_20_979$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U5$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_20_971$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U5$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_20_986$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U5$reg0.out"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.data_out_1","hw_input_global_wrapper_stencil$d_reg__U6$reg0.in"],
          ["hw_input_global_wrapper_stencil$d_reg__U7$reg0.in","hw_input_global_wrapper_stencil$d_reg__U6$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_7_486$sub$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U6$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_7_493$sub$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U6$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_1_512$sub$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U6$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_2_480$sub$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U6$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_8_511$sub$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U6$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_7_488$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U6$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_7_507$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U6$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_6_496$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U6$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_7_514$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U6$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_13_730$sub$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U6$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$add_hw_input_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_9_735$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U6$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_18_938$sub$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U6$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_14_943$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U6$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_8_511$sub$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U7$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_7_514$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U7$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_21_984$sub$binop.data.in.1","hw_input_global_wrapper_stencil$d_reg__U7$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_20_986$binop.data.in.0","hw_input_global_wrapper_stencil$d_reg__U7$reg0.out"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.clk_en","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const_lutcnst.bit.out"],
          ["io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.data_in_0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_485$sub$binop.data.in.1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.data_out_0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_1_457$sub$binop.data.in.0","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.data_out_0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_3_458$sub$binop.data.in.0","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.data_out_0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_2_494$sub$binop.data.in.1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.data_out_0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_2_480$sub$binop.data.in.1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.data_out_0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_452$binop.data.in.1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.data_out_0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_3_460$binop.data.in.0","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.data_out_0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_7_507$binop.data.in.0","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.data_out_0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_2_499$binop.data.in.1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.data_out_0"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_12_729$sub$binop.data.in.1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.data_out_0"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$add_hw_input_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_9_732$binop.data.in.0","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.data_out_0"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_17_937$sub$binop.data.in.1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.data_out_0"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_14_940$binop.data.in.0","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.data_out_0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_1_479$sub$binop.data.in.0","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.data_out_1"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_2_494$sub$binop.data.in.0","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.data_out_1"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_7_493$sub$binop.data.in.0","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.data_out_1"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_6_482$binop.data.in.1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.data_out_1"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_2_499$binop.data.in.0","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.data_out_1"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_6_496$binop.data.in.1","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.data_out_1"],
          ["io1in_reset.out","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet.flush"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$mux_449_478_528$mux.data.out","io16_hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_0.in"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_714_728_739$mux.data.out","io16_hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_0.in"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_922_995_1001$mux.data.out","io16_hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_0.in"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_3_458$sub$binop.data.in.1","io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_3_460$binop.data.in.1","io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_16_930$sub$binop.data.in.1","io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_15_933$binop.data.in.0","io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0.out"],
          ["op_hcompute_hw_output_stencil_port_controller_garnet.stencil_valid","io1_hw_output_stencil_clkwrk_0_op_hcompute_hw_output_stencil_write_valid.in"],
          ["op_hcompute_hw_output_stencil_1_port_controller_garnet.stencil_valid","io1_hw_output_stencil_clkwrk_1_op_hcompute_hw_output_stencil_1_write_valid.in"],
          ["op_hcompute_hw_output_stencil_2_port_controller_garnet.stencil_valid","io1_hw_output_stencil_clkwrk_2_op_hcompute_hw_output_stencil_2_write_valid.in"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$resetOr$lut$lut.bit.in.1","io1in_reset.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$resetOr$lut$lut.bit.in.1","io1in_reset.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.1","io1in_reset.out"],
          ["op_hcompute_hw_output_stencil_1_port_controller_garnet.flush","io1in_reset.out"],
          ["op_hcompute_hw_output_stencil_2_port_controller_garnet.flush","io1in_reset.out"],
          ["op_hcompute_hw_output_stencil_port_controller_garnet.flush","io1in_reset.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_485$sub$binop.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_485$abs$abs.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$ult_485_486_487$compop.data.in.0","op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_485$abs$abs.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_4_464$sub$binop.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_4_464$abs$abs.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$ult_464_465_466$compop.data.in.0","op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_4_464$abs$abs.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_5_465$sub$binop.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_5_465$abs$abs.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$ult_464_465_466$compop.data.in.1","op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_5_465$abs$abs.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_7_486$sub$binop.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_7_486$abs$abs.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$ult_485_486_487$compop.data.in.1","op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_7_486$abs$abs.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_1_457$sub$binop.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_1_457$abs$abs.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$ult_457_458_459$compop.data.in.0","op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_1_457$abs$abs.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_3_458$sub$binop.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_3_458$abs$abs.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$ult_457_458_459$compop.data.in.1","op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_3_458$abs$abs.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_1_479$sub$binop.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_1_479$abs$abs.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$ult_479_480_481$compop.data.in.0","op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_1_479$abs$abs.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_2_494$sub$binop.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_2_494$abs$abs.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$ult_493_494_495$compop.data.in.1","op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_2_494$abs$abs.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_7_493$sub$binop.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_7_493$abs$abs.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$ult_493_494_495$compop.data.in.0","op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_7_493$abs$abs.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_1_512$sub$binop.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_1_512$abs$abs.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$ult_511_512_513$compop.data.in.1","op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_1_512$abs$abs.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_2_480$sub$binop.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_2_480$abs$abs.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$ult_479_480_481$compop.data.in.1","op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_2_480$abs$abs.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_8_511$sub$binop.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_8_511$abs$abs.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$ult_511_512_513$compop.data.in.0","op_hcompute_demosaicked_1_stencil$inner_compute$absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_8_511$abs$abs.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_452$binop.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$add_452_453_454$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453.out","op_hcompute_demosaicked_1_stencil$inner_compute$add_452_453_454$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$lshr_454_453_455$binop.data.in.0","op_hcompute_demosaicked_1_stencil$inner_compute$add_452_453_454$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_3_460$binop.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$add_460_453_461$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$2.out","op_hcompute_demosaicked_1_stencil$inner_compute$add_460_453_461$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$lshr_461_453_462$binop.data.in.0","op_hcompute_demosaicked_1_stencil$inner_compute$add_460_453_461$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$mux_459_455_462$mux.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$add_463_473_474$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$mux_466_469_472$mux.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$add_463_473_474$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$add_474_453_475$binop.data.in.0","op_hcompute_demosaicked_1_stencil$inner_compute$add_463_473_474$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$mux_459_455_462$mux.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$add_463_517_518$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$mux_513_516_490$mux.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$add_463_517_518$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$add_518_453_519$binop.data.in.0","op_hcompute_demosaicked_1_stencil$inner_compute$add_463_517_518$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_1_467$binop.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$add_467_453_468$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$4.out","op_hcompute_demosaicked_1_stencil$inner_compute$add_467_453_468$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$lshr_468_453_469$binop.data.in.0","op_hcompute_demosaicked_1_stencil$inner_compute$add_467_453_468$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_1_470$binop.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$add_470_453_471$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$6.out","op_hcompute_demosaicked_1_stencil$inner_compute$add_470_453_471$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$lshr_471_453_472$binop.data.in.0","op_hcompute_demosaicked_1_stencil$inner_compute$add_470_453_471$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$mux_466_469_472$mux.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$add_473_517_524$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$mux_513_516_490$mux.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$add_473_517_524$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$add_524_453_525$binop.data.in.0","op_hcompute_demosaicked_1_stencil$inner_compute$add_473_517_524$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$8.out","op_hcompute_demosaicked_1_stencil$inner_compute$add_474_453_475$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$lshr_475_453_476$binop.data.in.0","op_hcompute_demosaicked_1_stencil$inner_compute$add_474_453_475$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_6_482$binop.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$add_482_453_483$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$10.out","op_hcompute_demosaicked_1_stencil$inner_compute$add_482_453_483$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$lshr_483_453_484$binop.data.in.0","op_hcompute_demosaicked_1_stencil$inner_compute$add_482_453_483$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$lshr_483_453_484$binop.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$add_484_491_492$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$mux_487_455_490$mux.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$add_484_491_492$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$sub_492_505_506$binop.data.in.0","op_hcompute_demosaicked_1_stencil$inner_compute$add_484_491_492$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_7_488$binop.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$add_488_453_489$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$12.out","op_hcompute_demosaicked_1_stencil$inner_compute$add_488_453_489$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$lshr_489_453_490$binop.data.in.0","op_hcompute_demosaicked_1_stencil$inner_compute$add_488_453_489$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_6_496$binop.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$add_496_453_497$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$14.out","op_hcompute_demosaicked_1_stencil$inner_compute$add_496_453_497$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$lshr_497_453_498$binop.data.in.0","op_hcompute_demosaicked_1_stencil$inner_compute$add_496_453_497$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_2_499$binop.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$add_499_453_500$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$16.out","op_hcompute_demosaicked_1_stencil$inner_compute$add_499_453_500$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$lshr_500_453_501$binop.data.in.0","op_hcompute_demosaicked_1_stencil$inner_compute$add_499_453_500$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$mux_495_498_501$mux.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$add_502_473_503$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$mux_466_469_472$mux.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$add_502_473_503$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$add_503_453_504$binop.data.in.0","op_hcompute_demosaicked_1_stencil$inner_compute$add_502_473_503$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$18.out","op_hcompute_demosaicked_1_stencil$inner_compute$add_503_453_504$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$lshr_504_453_505$binop.data.in.0","op_hcompute_demosaicked_1_stencil$inner_compute$add_503_453_504$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_7_507$binop.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$add_507_453_508$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$20.out","op_hcompute_demosaicked_1_stencil$inner_compute$add_507_453_508$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$lshr_508_453_509$binop.data.in.0","op_hcompute_demosaicked_1_stencil$inner_compute$add_507_453_508$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$lshr_508_453_509$binop.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$add_509_491_510$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$mux_487_455_490$mux.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$add_509_491_510$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$sub_510_520_521$binop.data.in.0","op_hcompute_demosaicked_1_stencil$inner_compute$add_509_491_510$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_7_514$binop.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$add_514_453_515$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$22.out","op_hcompute_demosaicked_1_stencil$inner_compute$add_514_453_515$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$lshr_515_453_516$binop.data.in.0","op_hcompute_demosaicked_1_stencil$inner_compute$add_514_453_515$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$24.out","op_hcompute_demosaicked_1_stencil$inner_compute$add_518_453_519$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$lshr_519_453_520$binop.data.in.0","op_hcompute_demosaicked_1_stencil$inner_compute$add_518_453_519$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$26.out","op_hcompute_demosaicked_1_stencil$inner_compute$add_524_453_525$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$lshr_525_453_526$binop.data.in.0","op_hcompute_demosaicked_1_stencil$inner_compute$add_524_453_525$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$lshr_454_453_455$binop.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_1_455_456$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$sub_456_476_477$binop.data.in.0","op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_1_455_456$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$lshr_489_453_490$binop.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_1_490_523$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$sub_523_526_527$binop.data.in.0","op_hcompute_demosaicked_1_stencil$inner_compute$add_hw_input_global_wrapper_stencil_1_490_523$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_demosaicked_1_stencil$inner_compute$and_demosaicked_1_s0_x_447_450$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__447$1.out","op_hcompute_demosaicked_1_stencil$inner_compute$and_demosaicked_1_s0_x_447_450$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$eq_4500_451$compop.data.in.0","op_hcompute_demosaicked_1_stencil$inner_compute$and_demosaicked_1_s0_x_447_450$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_demosaicked_1_stencil$inner_compute$and_demosaicked_1_s0_y_447_448$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__447.out","op_hcompute_demosaicked_1_stencil$inner_compute$and_demosaicked_1_s0_y_447_448$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$eq_4480_449$compop.data.in.0","op_hcompute_demosaicked_1_stencil$inner_compute$and_demosaicked_1_s0_y_447_448$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$eq_4500_451$compop.data.in.1","op_hcompute_demosaicked_1_stencil$inner_compute$const_p0_0$1.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$eq_4480_449$compop.data.in.1","op_hcompute_demosaicked_1_stencil$inner_compute$const_p0_0.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$lshr_454_453_455$binop.data.in.1","op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$1.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$lshr_483_453_484$binop.data.in.1","op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$11.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$lshr_489_453_490$binop.data.in.1","op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$13.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$lshr_497_453_498$binop.data.in.1","op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$15.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$lshr_500_453_501$binop.data.in.1","op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$17.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$lshr_504_453_505$binop.data.in.1","op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$19.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$lshr_508_453_509$binop.data.in.1","op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$21.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$lshr_515_453_516$binop.data.in.1","op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$23.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$lshr_519_453_520$binop.data.in.1","op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$25.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$lshr_525_453_526$binop.data.in.1","op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$27.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$lshr_461_453_462$binop.data.in.1","op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$3.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$lshr_468_453_469$binop.data.in.1","op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$5.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$lshr_471_453_472$binop.data.in.1","op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$7.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$lshr_475_453_476$binop.data.in.1","op_hcompute_demosaicked_1_stencil$inner_compute$const_p1__453$9.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$mux_449_478_528$mux.bit.in.0","op_hcompute_demosaicked_1_stencil$inner_compute$eq_4480_449$compop.bit.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$mux_451_477_hw_input_global_wrapper_stencil_1$mux.bit.in.0","op_hcompute_demosaicked_1_stencil$inner_compute$eq_4500_451$compop.bit.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$mux_451_522_527$mux.bit.in.0","op_hcompute_demosaicked_1_stencil$inner_compute$eq_4500_451$compop.bit.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$mux_459_455_462$mux.data.in.0","op_hcompute_demosaicked_1_stencil$inner_compute$lshr_454_453_455$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$mux_487_455_490$mux.data.in.0","op_hcompute_demosaicked_1_stencil$inner_compute$lshr_454_453_455$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$mux_459_455_462$mux.data.in.1","op_hcompute_demosaicked_1_stencil$inner_compute$lshr_461_453_462$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$mux_466_469_472$mux.data.in.0","op_hcompute_demosaicked_1_stencil$inner_compute$lshr_468_453_469$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$mux_466_469_472$mux.data.in.1","op_hcompute_demosaicked_1_stencil$inner_compute$lshr_471_453_472$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$sub_456_476_477$binop.data.in.1","op_hcompute_demosaicked_1_stencil$inner_compute$lshr_475_453_476$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$mux_487_455_490$mux.data.in.1","op_hcompute_demosaicked_1_stencil$inner_compute$lshr_489_453_490$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$mux_513_516_490$mux.data.in.1","op_hcompute_demosaicked_1_stencil$inner_compute$lshr_489_453_490$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$mux_495_498_501$mux.data.in.0","op_hcompute_demosaicked_1_stencil$inner_compute$lshr_497_453_498$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$mux_495_498_501$mux.data.in.1","op_hcompute_demosaicked_1_stencil$inner_compute$lshr_500_453_501$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$sub_492_505_506$binop.data.in.1","op_hcompute_demosaicked_1_stencil$inner_compute$lshr_504_453_505$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$mux_513_516_490$mux.data.in.0","op_hcompute_demosaicked_1_stencil$inner_compute$lshr_515_453_516$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$sub_510_520_521$binop.data.in.1","op_hcompute_demosaicked_1_stencil$inner_compute$lshr_519_453_520$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$sub_523_526_527$binop.data.in.1","op_hcompute_demosaicked_1_stencil$inner_compute$lshr_525_453_526$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$mux_451_477_hw_input_global_wrapper_stencil_1$mux.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$mux_449_478_528$mux.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$mux_451_522_527$mux.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$mux_449_478_528$mux.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$sub_456_476_477$binop.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$mux_451_477_hw_input_global_wrapper_stencil_1$mux.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$mux_481_506_521$mux.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$mux_451_522_527$mux.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$sub_523_526_527$binop.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$mux_451_522_527$mux.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$ult_457_458_459$compop.bit.out","op_hcompute_demosaicked_1_stencil$inner_compute$mux_459_455_462$mux.bit.in.0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$ult_464_465_466$compop.bit.out","op_hcompute_demosaicked_1_stencil$inner_compute$mux_466_469_472$mux.bit.in.0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$ult_479_480_481$compop.bit.out","op_hcompute_demosaicked_1_stencil$inner_compute$mux_481_506_521$mux.bit.in.0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$sub_492_505_506$binop.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$mux_481_506_521$mux.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$sub_510_520_521$binop.data.out","op_hcompute_demosaicked_1_stencil$inner_compute$mux_481_506_521$mux.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$ult_485_486_487$compop.bit.out","op_hcompute_demosaicked_1_stencil$inner_compute$mux_487_455_490$mux.bit.in.0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$ult_493_494_495$compop.bit.out","op_hcompute_demosaicked_1_stencil$inner_compute$mux_495_498_501$mux.bit.in.0"],
          ["op_hcompute_demosaicked_1_stencil$inner_compute$ult_511_512_513$compop.bit.out","op_hcompute_demosaicked_1_stencil$inner_compute$mux_513_516_490$mux.bit.in.0"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_10_717$sub$binop.data.out","op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_10_717$abs$abs.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$ult_717_718_719$compop.data.in.0","op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_10_717$abs$abs.data.out"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_11_718$sub$binop.data.out","op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_11_718$abs$abs.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$ult_717_718_719$compop.data.in.1","op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_11_718$abs$abs.data.out"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_12_729$sub$binop.data.out","op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_12_729$abs$abs.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$ult_729_730_731$compop.data.in.0","op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_12_729$abs$abs.data.out"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_13_730$sub$binop.data.out","op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_13_730$abs$abs.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$ult_729_730_731$compop.data.in.1","op_hcompute_demosaicked_1_stencil_1$inner_compute$absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_13_730$abs$abs.data.out"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$add_hw_input_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_9_720$binop.data.out","op_hcompute_demosaicked_1_stencil_1$inner_compute$add_720_721_722$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$const_p1__721.out","op_hcompute_demosaicked_1_stencil_1$inner_compute$add_720_721_722$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$lshr_722_721_723$binop.data.in.0","op_hcompute_demosaicked_1_stencil_1$inner_compute$add_720_721_722$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$add_hw_input_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_9_724$binop.data.out","op_hcompute_demosaicked_1_stencil_1$inner_compute$add_724_721_725$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$const_p1__721$2.out","op_hcompute_demosaicked_1_stencil_1$inner_compute$add_724_721_725$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$lshr_725_721_726$binop.data.in.0","op_hcompute_demosaicked_1_stencil_1$inner_compute$add_724_721_725$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$add_hw_input_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_9_732$binop.data.out","op_hcompute_demosaicked_1_stencil_1$inner_compute$add_732_721_733$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$const_p1__721$4.out","op_hcompute_demosaicked_1_stencil_1$inner_compute$add_732_721_733$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$lshr_733_721_734$binop.data.in.0","op_hcompute_demosaicked_1_stencil_1$inner_compute$add_732_721_733$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$add_hw_input_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_9_735$binop.data.out","op_hcompute_demosaicked_1_stencil_1$inner_compute$add_735_721_736$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$const_p1__721$6.out","op_hcompute_demosaicked_1_stencil_1$inner_compute$add_735_721_736$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$lshr_736_721_737$binop.data.in.0","op_hcompute_demosaicked_1_stencil_1$inner_compute$add_735_721_736$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_2_reg$reg0.out","op_hcompute_demosaicked_1_stencil_1$inner_compute$and_demosaicked_1_s0_x_1_712_715$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$const_p1__712$1.out","op_hcompute_demosaicked_1_stencil_1$inner_compute$and_demosaicked_1_s0_x_1_712_715$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$eq_7150_716$compop.data.in.0","op_hcompute_demosaicked_1_stencil_1$inner_compute$and_demosaicked_1_s0_x_1_712_715$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_reg$reg0.out","op_hcompute_demosaicked_1_stencil_1$inner_compute$and_demosaicked_1_s0_y_1_712_713$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$const_p1__712.out","op_hcompute_demosaicked_1_stencil_1$inner_compute$and_demosaicked_1_s0_y_1_712_713$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$eq_7130_714$compop.data.in.0","op_hcompute_demosaicked_1_stencil_1$inner_compute$and_demosaicked_1_s0_y_1_712_713$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$eq_7130_714$compop.data.in.1","op_hcompute_demosaicked_1_stencil_1$inner_compute$const_p0_0$2.out"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$eq_7150_716$compop.data.in.1","op_hcompute_demosaicked_1_stencil_1$inner_compute$const_p0_0$3.out"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$lshr_722_721_723$binop.data.in.1","op_hcompute_demosaicked_1_stencil_1$inner_compute$const_p1__721$1.out"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$lshr_725_721_726$binop.data.in.1","op_hcompute_demosaicked_1_stencil_1$inner_compute$const_p1__721$3.out"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$lshr_733_721_734$binop.data.in.1","op_hcompute_demosaicked_1_stencil_1$inner_compute$const_p1__721$5.out"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$lshr_736_721_737$binop.data.in.1","op_hcompute_demosaicked_1_stencil_1$inner_compute$const_p1__721$7.out"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_714_728_739$mux.bit.in.0","op_hcompute_demosaicked_1_stencil_1$inner_compute$eq_7130_714$compop.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_716_738_hw_input_global_wrapper_stencil_9$mux.bit.in.0","op_hcompute_demosaicked_1_stencil_1$inner_compute$eq_7150_716$compop.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_716_hw_input_global_wrapper_stencil_9_727$mux.bit.in.0","op_hcompute_demosaicked_1_stencil_1$inner_compute$eq_7150_716$compop.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_719_723_726$mux.data.in.0","op_hcompute_demosaicked_1_stencil_1$inner_compute$lshr_722_721_723$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_719_723_726$mux.data.in.1","op_hcompute_demosaicked_1_stencil_1$inner_compute$lshr_725_721_726$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_731_734_737$mux.data.in.0","op_hcompute_demosaicked_1_stencil_1$inner_compute$lshr_733_721_734$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_731_734_737$mux.data.in.1","op_hcompute_demosaicked_1_stencil_1$inner_compute$lshr_736_721_737$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_716_hw_input_global_wrapper_stencil_9_727$mux.data.out","op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_714_728_739$mux.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_716_738_hw_input_global_wrapper_stencil_9$mux.data.out","op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_714_728_739$mux.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_731_734_737$mux.data.out","op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_716_738_hw_input_global_wrapper_stencil_9$mux.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_719_723_726$mux.data.out","op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_716_hw_input_global_wrapper_stencil_9_727$mux.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$ult_717_718_719$compop.bit.out","op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_719_723_726$mux.bit.in.0"],
          ["op_hcompute_demosaicked_1_stencil_1$inner_compute$ult_729_730_731$compop.bit.out","op_hcompute_demosaicked_1_stencil_1$inner_compute$mux_731_734_737$mux.bit.in.0"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_inc$binop.data.in.1","op_hcompute_demosaicked_1_stencil_1_port_controller$_U55.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_inc$binop.data.in.1","op_hcompute_demosaicked_1_stencil_1_port_controller$_U551.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_2_inc$binop.data.in.1","op_hcompute_demosaicked_1_stencil_1_port_controller$_U552.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$cmp_time$compop.data.in.1","op_hcompute_demosaicked_1_stencil_1_port_controller$_U56.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$affine_func$mul_d0__U46$binop.data.out","op_hcompute_demosaicked_1_stencil_1_port_controller$affine_func$add_all__U52$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$affine_func$mul_d1__U48$binop.data.out","op_hcompute_demosaicked_1_stencil_1_port_controller$affine_func$add_all__U52$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$affine_func$add_all__U53$binop.data.in.0","op_hcompute_demosaicked_1_stencil_1_port_controller$affine_func$add_all__U52$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$affine_func$mul_d2__U50$binop.data.out","op_hcompute_demosaicked_1_stencil_1_port_controller$affine_func$add_all__U53$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$affine_func$add_all__U54$binop.data.in.0","op_hcompute_demosaicked_1_stencil_1_port_controller$affine_func$add_all__U53$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$affine_func$const_term_U51.out","op_hcompute_demosaicked_1_stencil_1_port_controller$affine_func$add_all__U54$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$time_diff$binop.data.in.0","op_hcompute_demosaicked_1_stencil_1_port_controller$affine_func$add_all__U54$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$affine_func$mul_d0__U46$binop.data.in.0","op_hcompute_demosaicked_1_stencil_1_port_controller$affine_func$coeff_0_U45.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$affine_func$mul_d1__U48$binop.data.in.0","op_hcompute_demosaicked_1_stencil_1_port_controller$affine_func$coeff_1_U47.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$affine_func$mul_d2__U50$binop.data.in.0","op_hcompute_demosaicked_1_stencil_1_port_controller$affine_func$coeff_2_U49.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_reg$reg0.out","op_hcompute_demosaicked_1_stencil_1_port_controller$affine_func$mul_d0__U46$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_reg$reg0.out","op_hcompute_demosaicked_1_stencil_1_port_controller$affine_func$mul_d1__U48$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_2_reg$reg0.out","op_hcompute_demosaicked_1_stencil_1_port_controller$affine_func$mul_d2__U50$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_reg$enMux$mux.bit.in.0","op_hcompute_demosaicked_1_stencil_1_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_reg$enMux$mux.bit.in.0","op_hcompute_demosaicked_1_stencil_1_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_2_reg$enMux$mux.bit.in.0","op_hcompute_demosaicked_1_stencil_1_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$time_diff$binop.data.out","op_hcompute_demosaicked_1_stencil_1_port_controller$cmp_time$compop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$count$reg0.out","op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$add$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$inc.out","op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$add$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$count$enMux$mux.data.in.0","op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$add$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$ult$compop.data.in.1","op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$add$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$and$lut$lut.bit.in.2","op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$and$c0_lutcnst.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$ult$compop.bit.out","op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$and$lut$lut.bit.in.0"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$true4_lutcnst.bit.out","op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$and$lut$lut.bit.in.1"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$resetOr$lut$lut.bit.in.0","op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$and$lut$lut.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$count$clrMux$mux.data.in.0","op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$count$c0.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$resetOr$lut$lut.bit.out","op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$count$clrMux$mux.bit.in.0"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$count$enMux$mux.data.out","op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$count$clrMux$mux.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$count$reg0.in","op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$count$clrMux$mux.data.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$true3_lutcnst.bit.out","op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$count$enMux$mux.bit.in.0"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$count$reg0.out","op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$count$enMux$mux.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$time_diff$binop.data.in.1","op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$count$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$ult$compop.data.in.0","op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$max.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$resetOr$lut$lut.bit.in.2","op_hcompute_demosaicked_1_stencil_1_port_controller$cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_am__U57$lut$lut.bit.in.2","op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_am__U57$c0_lutcnst.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$true_lutcnst.bit.out","op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_am__U57$lut$lut.bit.in.0"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_at_max$compop.bit.out","op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_am__U57$lut$lut.bit.in.1"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_am__U58$lut$lut.bit.in.0","op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_am__U57$lut$lut.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_am__U58$lut$lut.bit.in.2","op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_am__U58$c0_lutcnst.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_2_at_max$compop.bit.out","op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_am__U58$lut$lut.bit.in.1"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_next_value$mux.bit.in.0","op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_am__U58$lut$lut.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_next_value_at_max$mux.bit.in.0","op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_at_max$compop.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_reg$reg0.out","op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_at_max$compop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_max.out","op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_at_max$compop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_reg$reg0.out","op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_inc$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_next_value_at_max$mux.data.in.1","op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_inc$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_next_value_at_max$mux.data.in.0","op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_min.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_next_value_at_max$mux.data.out","op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_next_value$mux.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_reg$reg0.out","op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_next_value$mux.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_reg$enMux$mux.data.in.0","op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_next_value$mux.data.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_reg$reg0.out","op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_reg$enMux$mux.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_reg$reg0.in","op_hcompute_demosaicked_1_stencil_1_port_controller$d_0_reg$enMux$mux.data.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_am__U59$lut$lut.bit.in.2","op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_am__U59$c0_lutcnst.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$true1_lutcnst.bit.out","op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_am__U59$lut$lut.bit.in.0"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_2_at_max$compop.bit.out","op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_am__U59$lut$lut.bit.in.1"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_next_value$mux.bit.in.0","op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_am__U59$lut$lut.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_next_value_at_max$mux.bit.in.0","op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_at_max$compop.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_reg$reg0.out","op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_at_max$compop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_max.out","op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_at_max$compop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_reg$reg0.out","op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_inc$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_next_value_at_max$mux.data.in.1","op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_inc$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_next_value_at_max$mux.data.in.0","op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_min.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_next_value_at_max$mux.data.out","op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_next_value$mux.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_reg$reg0.out","op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_next_value$mux.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_reg$enMux$mux.data.in.0","op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_next_value$mux.data.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_reg$reg0.out","op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_reg$enMux$mux.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_reg$reg0.in","op_hcompute_demosaicked_1_stencil_1_port_controller$d_1_reg$enMux$mux.data.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_2_next_value_at_max$mux.bit.in.0","op_hcompute_demosaicked_1_stencil_1_port_controller$d_2_at_max$compop.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_2_reg$reg0.out","op_hcompute_demosaicked_1_stencil_1_port_controller$d_2_at_max$compop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_2_max.out","op_hcompute_demosaicked_1_stencil_1_port_controller$d_2_at_max$compop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_2_reg$reg0.out","op_hcompute_demosaicked_1_stencil_1_port_controller$d_2_inc$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_2_next_value_at_max$mux.data.in.1","op_hcompute_demosaicked_1_stencil_1_port_controller$d_2_inc$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_2_next_value_at_max$mux.data.in.0","op_hcompute_demosaicked_1_stencil_1_port_controller$d_2_min.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$true2_lutcnst.bit.out","op_hcompute_demosaicked_1_stencil_1_port_controller$d_2_next_value$mux.bit.in.0"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_2_next_value_at_max$mux.data.out","op_hcompute_demosaicked_1_stencil_1_port_controller$d_2_next_value$mux.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_2_reg$reg0.out","op_hcompute_demosaicked_1_stencil_1_port_controller$d_2_next_value$mux.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_2_reg$enMux$mux.data.in.0","op_hcompute_demosaicked_1_stencil_1_port_controller$d_2_next_value$mux.data.out"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_2_reg$reg0.out","op_hcompute_demosaicked_1_stencil_1_port_controller$d_2_reg$enMux$mux.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_1_port_controller$d_2_reg$reg0.in","op_hcompute_demosaicked_1_stencil_1_port_controller$d_2_reg$enMux$mux.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_15_958$sub$binop.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_15_958$abs$abs.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_957_958_959$compop.data.in.1","op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_15_958$abs$abs.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_17_937$sub$binop.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_17_937$abs$abs.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_937_938_939$compop.data.in.0","op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_17_937$abs$abs.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_18_938$sub$binop.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_18_938$abs$abs.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_937_938_939$compop.data.in.1","op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_18_938$abs$abs.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_20_957$sub$binop.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_20_957$abs$abs.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_957_958_959$compop.data.in.0","op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_20_957$abs$abs.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_14_931$sub$binop.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_14_931$abs$abs.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_930_931_932$compop.data.in.1","op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_14_931$abs$abs.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_16_930$sub$binop.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_16_930$abs$abs.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_930_931_932$compop.data.in.0","op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_16_930$abs$abs.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_20_952$sub$binop.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_20_952$abs$abs.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_951_952_953$compop.data.in.1","op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_20_952$abs$abs.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_14_951$sub$binop.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_14_951$abs$abs.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_951_952_953$compop.data.in.0","op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_14_951$abs$abs.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_15_965$sub$binop.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_15_965$abs$abs.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_965_966_967$compop.data.in.0","op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_15_965$abs$abs.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_20_966$sub$binop.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_20_966$abs$abs.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_965_966_967$compop.data.in.1","op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_20_966$abs$abs.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_14_983$sub$binop.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_14_983$abs$abs.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_983_984_985$compop.data.in.0","op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_14_983$abs$abs.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_21_984$sub$binop.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_21_984$abs$abs.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_983_984_985$compop.data.in.1","op_hcompute_demosaicked_1_stencil_2$inner_compute$absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_21_984$abs$abs.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_15_925$binop.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_925_926_927$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_925_926_927$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_927_926_928$binop.data.in.0","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_925_926_927$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_15_933$binop.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_933_926_934$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$2.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_933_926_934$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_934_926_935$binop.data.in.0","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_933_926_934$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_932_935_928$mux.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_936_946_947$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_939_942_945$mux.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_936_946_947$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$add_947_926_948$binop.data.in.0","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_936_946_947$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_932_935_928$mux.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_936_989_990$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_985_962_988$mux.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_936_989_990$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$add_990_926_991$binop.data.in.0","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_936_989_990$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_14_940$binop.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_940_926_941$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$4.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_940_926_941$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_941_926_942$binop.data.in.0","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_940_926_941$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_14_943$binop.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_943_926_944$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$6.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_943_926_944$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_944_926_945$binop.data.in.0","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_943_926_944$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_939_942_945$mux.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_946_989_997$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_985_962_988$mux.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_946_989_997$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$add_997_926_998$binop.data.in.0","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_946_989_997$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$8.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_947_926_948$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_948_926_949$binop.data.in.0","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_947_926_948$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_14_954$binop.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_954_926_955$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$10.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_954_926_955$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_955_926_956$binop.data.in.0","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_954_926_955$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_955_926_956$binop.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_956_963_964$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_959_962_928$mux.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_956_963_964$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$sub_964_977_978$binop.data.in.0","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_956_963_964$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_20_960$binop.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_960_926_961$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$12.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_960_926_961$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_961_926_962$binop.data.in.0","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_960_926_961$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_15_968$binop.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_968_926_969$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$14.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_968_926_969$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_969_926_970$binop.data.in.0","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_968_926_969$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_20_971$binop.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_971_926_972$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$16.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_971_926_972$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_972_926_973$binop.data.in.0","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_971_926_972$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_967_970_973$mux.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_974_946_975$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_939_942_945$mux.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_974_946_975$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$add_975_926_976$binop.data.in.0","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_974_946_975$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$18.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_975_926_976$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_976_926_977$binop.data.in.0","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_975_926_976$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_20_979$binop.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_979_926_980$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$20.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_979_926_980$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_980_926_981$binop.data.in.0","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_979_926_980$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_980_926_981$binop.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_981_963_982$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_959_962_928$mux.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_981_963_982$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$sub_982_992_993$binop.data.in.0","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_981_963_982$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_20_986$binop.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_986_926_987$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$22.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_986_926_987$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_987_926_988$binop.data.in.0","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_986_926_987$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$24.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_990_926_991$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_991_926_992$binop.data.in.0","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_990_926_991$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$26.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_997_926_998$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_998_926_999$binop.data.in.0","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_997_926_998$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_927_926_928$binop.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_14_928_929$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$sub_929_949_950$binop.data.in.0","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_14_928_929$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_961_926_962$binop.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_14_962_996$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$sub_996_999_1000$binop.data.in.0","op_hcompute_demosaicked_1_stencil_2$inner_compute$add_hw_input_global_wrapper_stencil_14_962_996$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_2_reg$reg0.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$and_demosaicked_1_s0_x_2_920_923$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__920$1.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$and_demosaicked_1_s0_x_2_920_923$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$eq_9230_924$compop.data.in.0","op_hcompute_demosaicked_1_stencil_2$inner_compute$and_demosaicked_1_s0_x_2_920_923$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_reg$reg0.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$and_demosaicked_1_s0_y_2_920_921$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__920.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$and_demosaicked_1_s0_y_2_920_921$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$eq_9210_922$compop.data.in.0","op_hcompute_demosaicked_1_stencil_2$inner_compute$and_demosaicked_1_s0_y_2_920_921$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$eq_9210_922$compop.data.in.1","op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p0_0$4.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$eq_9230_924$compop.data.in.1","op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p0_0$5.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_927_926_928$binop.data.in.1","op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$1.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_955_926_956$binop.data.in.1","op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$11.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_961_926_962$binop.data.in.1","op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$13.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_969_926_970$binop.data.in.1","op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$15.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_972_926_973$binop.data.in.1","op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$17.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_976_926_977$binop.data.in.1","op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$19.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_980_926_981$binop.data.in.1","op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$21.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_987_926_988$binop.data.in.1","op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$23.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_991_926_992$binop.data.in.1","op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$25.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_998_926_999$binop.data.in.1","op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$27.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_934_926_935$binop.data.in.1","op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$3.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_941_926_942$binop.data.in.1","op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$5.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_944_926_945$binop.data.in.1","op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$7.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_948_926_949$binop.data.in.1","op_hcompute_demosaicked_1_stencil_2$inner_compute$const_p1__926$9.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_922_995_1001$mux.bit.in.0","op_hcompute_demosaicked_1_stencil_2$inner_compute$eq_9210_922$compop.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_924_950_994$mux.bit.in.0","op_hcompute_demosaicked_1_stencil_2$inner_compute$eq_9230_924$compop.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_924_hw_input_global_wrapper_stencil_14_1000$mux.bit.in.0","op_hcompute_demosaicked_1_stencil_2$inner_compute$eq_9230_924$compop.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_932_935_928$mux.data.in.1","op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_927_926_928$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_959_962_928$mux.data.in.1","op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_927_926_928$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_932_935_928$mux.data.in.0","op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_934_926_935$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_939_942_945$mux.data.in.0","op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_941_926_942$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_939_942_945$mux.data.in.1","op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_944_926_945$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$sub_929_949_950$binop.data.in.1","op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_948_926_949$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_959_962_928$mux.data.in.0","op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_961_926_962$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_985_962_988$mux.data.in.0","op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_961_926_962$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_967_970_973$mux.data.in.0","op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_969_926_970$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_967_970_973$mux.data.in.1","op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_972_926_973$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$sub_964_977_978$binop.data.in.1","op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_976_926_977$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_985_962_988$mux.data.in.1","op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_987_926_988$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$sub_982_992_993$binop.data.in.1","op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_991_926_992$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$sub_996_999_1000$binop.data.in.1","op_hcompute_demosaicked_1_stencil_2$inner_compute$lshr_998_926_999$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_924_950_994$mux.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_922_995_1001$mux.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_924_hw_input_global_wrapper_stencil_14_1000$mux.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_922_995_1001$mux.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$sub_929_949_950$binop.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_924_950_994$mux.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_953_978_993$mux.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_924_950_994$mux.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$sub_996_999_1000$binop.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_924_hw_input_global_wrapper_stencil_14_1000$mux.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_930_931_932$compop.bit.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_932_935_928$mux.bit.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_937_938_939$compop.bit.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_939_942_945$mux.bit.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_951_952_953$compop.bit.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_953_978_993$mux.bit.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$sub_964_977_978$binop.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_953_978_993$mux.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$sub_982_992_993$binop.data.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_953_978_993$mux.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_957_958_959$compop.bit.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_959_962_928$mux.bit.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_965_966_967$compop.bit.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_967_970_973$mux.bit.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2$inner_compute$ult_983_984_985$compop.bit.out","op_hcompute_demosaicked_1_stencil_2$inner_compute$mux_985_962_988$mux.bit.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_inc$binop.data.in.1","op_hcompute_demosaicked_1_stencil_2_port_controller$_U32.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_inc$binop.data.in.1","op_hcompute_demosaicked_1_stencil_2_port_controller$_U321.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_2_inc$binop.data.in.1","op_hcompute_demosaicked_1_stencil_2_port_controller$_U322.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$cmp_time$compop.data.in.1","op_hcompute_demosaicked_1_stencil_2_port_controller$_U33.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$affine_func$mul_d0__U23$binop.data.out","op_hcompute_demosaicked_1_stencil_2_port_controller$affine_func$add_all__U29$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$affine_func$mul_d1__U25$binop.data.out","op_hcompute_demosaicked_1_stencil_2_port_controller$affine_func$add_all__U29$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$affine_func$add_all__U30$binop.data.in.0","op_hcompute_demosaicked_1_stencil_2_port_controller$affine_func$add_all__U29$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$affine_func$mul_d2__U27$binop.data.out","op_hcompute_demosaicked_1_stencil_2_port_controller$affine_func$add_all__U30$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$affine_func$add_all__U31$binop.data.in.0","op_hcompute_demosaicked_1_stencil_2_port_controller$affine_func$add_all__U30$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$affine_func$const_term_U28.out","op_hcompute_demosaicked_1_stencil_2_port_controller$affine_func$add_all__U31$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$time_diff$binop.data.in.0","op_hcompute_demosaicked_1_stencil_2_port_controller$affine_func$add_all__U31$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$affine_func$mul_d0__U23$binop.data.in.0","op_hcompute_demosaicked_1_stencil_2_port_controller$affine_func$coeff_0_U22.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$affine_func$mul_d1__U25$binop.data.in.0","op_hcompute_demosaicked_1_stencil_2_port_controller$affine_func$coeff_1_U24.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$affine_func$mul_d2__U27$binop.data.in.0","op_hcompute_demosaicked_1_stencil_2_port_controller$affine_func$coeff_2_U26.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_reg$reg0.out","op_hcompute_demosaicked_1_stencil_2_port_controller$affine_func$mul_d0__U23$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_reg$reg0.out","op_hcompute_demosaicked_1_stencil_2_port_controller$affine_func$mul_d1__U25$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_2_reg$reg0.out","op_hcompute_demosaicked_1_stencil_2_port_controller$affine_func$mul_d2__U27$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_reg$enMux$mux.bit.in.0","op_hcompute_demosaicked_1_stencil_2_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_reg$enMux$mux.bit.in.0","op_hcompute_demosaicked_1_stencil_2_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_2_reg$enMux$mux.bit.in.0","op_hcompute_demosaicked_1_stencil_2_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$time_diff$binop.data.out","op_hcompute_demosaicked_1_stencil_2_port_controller$cmp_time$compop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$count$reg0.out","op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$add$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$inc.out","op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$add$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$count$enMux$mux.data.in.0","op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$add$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$ult$compop.data.in.1","op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$add$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$and$lut$lut.bit.in.2","op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$and$c0_lutcnst.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$ult$compop.bit.out","op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$and$lut$lut.bit.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$true2_lutcnst.bit.out","op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$and$lut$lut.bit.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$resetOr$lut$lut.bit.in.0","op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$and$lut$lut.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$count$clrMux$mux.data.in.0","op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$count$c0.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$resetOr$lut$lut.bit.out","op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$count$clrMux$mux.bit.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$count$enMux$mux.data.out","op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$count$clrMux$mux.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$count$reg0.in","op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$count$clrMux$mux.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$true1_lutcnst.bit.out","op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$count$enMux$mux.bit.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$count$reg0.out","op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$count$enMux$mux.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$time_diff$binop.data.in.1","op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$count$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$ult$compop.data.in.0","op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$max.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$resetOr$lut$lut.bit.in.2","op_hcompute_demosaicked_1_stencil_2_port_controller$cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_am__U34$lut$lut.bit.in.2","op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_am__U34$c0_lutcnst.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$true4_lutcnst.bit.out","op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_am__U34$lut$lut.bit.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_at_max$compop.bit.out","op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_am__U34$lut$lut.bit.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_am__U35$lut$lut.bit.in.0","op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_am__U34$lut$lut.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_am__U35$lut$lut.bit.in.2","op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_am__U35$c0_lutcnst.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_2_at_max$compop.bit.out","op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_am__U35$lut$lut.bit.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_next_value$mux.bit.in.0","op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_am__U35$lut$lut.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_next_value_at_max$mux.bit.in.0","op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_at_max$compop.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_reg$reg0.out","op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_at_max$compop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_max.out","op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_at_max$compop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_reg$reg0.out","op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_inc$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_next_value_at_max$mux.data.in.1","op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_inc$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_next_value_at_max$mux.data.in.0","op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_min.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_next_value_at_max$mux.data.out","op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_next_value$mux.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_reg$reg0.out","op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_next_value$mux.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_reg$enMux$mux.data.in.0","op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_next_value$mux.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_reg$reg0.out","op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_reg$enMux$mux.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_reg$reg0.in","op_hcompute_demosaicked_1_stencil_2_port_controller$d_0_reg$enMux$mux.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_am__U36$lut$lut.bit.in.2","op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_am__U36$c0_lutcnst.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$true_lutcnst.bit.out","op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_am__U36$lut$lut.bit.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_2_at_max$compop.bit.out","op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_am__U36$lut$lut.bit.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_next_value$mux.bit.in.0","op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_am__U36$lut$lut.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_next_value_at_max$mux.bit.in.0","op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_at_max$compop.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_reg$reg0.out","op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_at_max$compop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_max.out","op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_at_max$compop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_reg$reg0.out","op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_inc$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_next_value_at_max$mux.data.in.1","op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_inc$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_next_value_at_max$mux.data.in.0","op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_min.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_next_value_at_max$mux.data.out","op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_next_value$mux.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_reg$reg0.out","op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_next_value$mux.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_reg$enMux$mux.data.in.0","op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_next_value$mux.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_reg$reg0.out","op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_reg$enMux$mux.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_reg$reg0.in","op_hcompute_demosaicked_1_stencil_2_port_controller$d_1_reg$enMux$mux.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_2_next_value_at_max$mux.bit.in.0","op_hcompute_demosaicked_1_stencil_2_port_controller$d_2_at_max$compop.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_2_reg$reg0.out","op_hcompute_demosaicked_1_stencil_2_port_controller$d_2_at_max$compop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_2_max.out","op_hcompute_demosaicked_1_stencil_2_port_controller$d_2_at_max$compop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_2_reg$reg0.out","op_hcompute_demosaicked_1_stencil_2_port_controller$d_2_inc$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_2_next_value_at_max$mux.data.in.1","op_hcompute_demosaicked_1_stencil_2_port_controller$d_2_inc$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_2_next_value_at_max$mux.data.in.0","op_hcompute_demosaicked_1_stencil_2_port_controller$d_2_min.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$true3_lutcnst.bit.out","op_hcompute_demosaicked_1_stencil_2_port_controller$d_2_next_value$mux.bit.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_2_next_value_at_max$mux.data.out","op_hcompute_demosaicked_1_stencil_2_port_controller$d_2_next_value$mux.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_2_reg$reg0.out","op_hcompute_demosaicked_1_stencil_2_port_controller$d_2_next_value$mux.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_2_reg$enMux$mux.data.in.0","op_hcompute_demosaicked_1_stencil_2_port_controller$d_2_next_value$mux.data.out"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_2_reg$reg0.out","op_hcompute_demosaicked_1_stencil_2_port_controller$d_2_reg$enMux$mux.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_2_port_controller$d_2_reg$reg0.in","op_hcompute_demosaicked_1_stencil_2_port_controller$d_2_reg$enMux$mux.data.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_0_inc$binop.data.in.1","op_hcompute_demosaicked_1_stencil_port_controller$_U78.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_1_inc$binop.data.in.1","op_hcompute_demosaicked_1_stencil_port_controller$_U781.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_2_inc$binop.data.in.1","op_hcompute_demosaicked_1_stencil_port_controller$_U782.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$cmp_time$compop.data.in.1","op_hcompute_demosaicked_1_stencil_port_controller$_U79.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$affine_func$mul_d0__U69$binop.data.out","op_hcompute_demosaicked_1_stencil_port_controller$affine_func$add_all__U75$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$affine_func$mul_d1__U71$binop.data.out","op_hcompute_demosaicked_1_stencil_port_controller$affine_func$add_all__U75$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$affine_func$add_all__U76$binop.data.in.0","op_hcompute_demosaicked_1_stencil_port_controller$affine_func$add_all__U75$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$affine_func$mul_d2__U73$binop.data.out","op_hcompute_demosaicked_1_stencil_port_controller$affine_func$add_all__U76$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$affine_func$add_all__U77$binop.data.in.0","op_hcompute_demosaicked_1_stencil_port_controller$affine_func$add_all__U76$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$affine_func$const_term_U74.out","op_hcompute_demosaicked_1_stencil_port_controller$affine_func$add_all__U77$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$time_diff$binop.data.in.0","op_hcompute_demosaicked_1_stencil_port_controller$affine_func$add_all__U77$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$affine_func$mul_d0__U69$binop.data.in.0","op_hcompute_demosaicked_1_stencil_port_controller$affine_func$coeff_0_U68.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$affine_func$mul_d1__U71$binop.data.in.0","op_hcompute_demosaicked_1_stencil_port_controller$affine_func$coeff_1_U70.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$affine_func$mul_d2__U73$binop.data.in.0","op_hcompute_demosaicked_1_stencil_port_controller$affine_func$coeff_2_U72.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_demosaicked_1_stencil_port_controller$affine_func$mul_d0__U69$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_demosaicked_1_stencil_port_controller$affine_func$mul_d1__U71$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_demosaicked_1_stencil_port_controller$affine_func$mul_d2__U73$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_0_reg$enMux$mux.bit.in.0","op_hcompute_demosaicked_1_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_1_reg$enMux$mux.bit.in.0","op_hcompute_demosaicked_1_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_2_reg$enMux$mux.bit.in.0","op_hcompute_demosaicked_1_stencil_port_controller$cmp_time$compop.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$time_diff$binop.data.out","op_hcompute_demosaicked_1_stencil_port_controller$cmp_time$compop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$count$reg0.out","op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$add$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$inc.out","op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$add$binop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$count$enMux$mux.data.in.0","op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$add$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$ult$compop.data.in.1","op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$add$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$and$lut$lut.bit.in.2","op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$and$c0_lutcnst.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$ult$compop.bit.out","op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$and$lut$lut.bit.in.0"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$true2_lutcnst.bit.out","op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$and$lut$lut.bit.in.1"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.0","op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$and$lut$lut.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$count$clrMux$mux.data.in.0","op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$count$c0.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.out","op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$count$clrMux$mux.bit.in.0"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$count$enMux$mux.data.out","op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$count$clrMux$mux.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$count$reg0.in","op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$count$clrMux$mux.data.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$true1_lutcnst.bit.out","op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$count$enMux$mux.bit.in.0"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$count$reg0.out","op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$count$enMux$mux.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$time_diff$binop.data.in.1","op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$count$reg0.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$ult$compop.data.in.0","op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$max.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$resetOr$lut$lut.bit.in.2","op_hcompute_demosaicked_1_stencil_port_controller$cycle_time$resetOr$c0_lutcnst.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_0_am__U80$lut$lut.bit.in.2","op_hcompute_demosaicked_1_stencil_port_controller$d_0_am__U80$c0_lutcnst.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$true4_lutcnst.bit.out","op_hcompute_demosaicked_1_stencil_port_controller$d_0_am__U80$lut$lut.bit.in.0"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_1_at_max$compop.bit.out","op_hcompute_demosaicked_1_stencil_port_controller$d_0_am__U80$lut$lut.bit.in.1"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_0_am__U81$lut$lut.bit.in.0","op_hcompute_demosaicked_1_stencil_port_controller$d_0_am__U80$lut$lut.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_0_am__U81$lut$lut.bit.in.2","op_hcompute_demosaicked_1_stencil_port_controller$d_0_am__U81$c0_lutcnst.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_demosaicked_1_stencil_port_controller$d_0_am__U81$lut$lut.bit.in.1"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_0_next_value$mux.bit.in.0","op_hcompute_demosaicked_1_stencil_port_controller$d_0_am__U81$lut$lut.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_0_next_value_at_max$mux.bit.in.0","op_hcompute_demosaicked_1_stencil_port_controller$d_0_at_max$compop.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_demosaicked_1_stencil_port_controller$d_0_at_max$compop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_0_max.out","op_hcompute_demosaicked_1_stencil_port_controller$d_0_at_max$compop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_demosaicked_1_stencil_port_controller$d_0_inc$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_0_next_value_at_max$mux.data.in.1","op_hcompute_demosaicked_1_stencil_port_controller$d_0_inc$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_0_next_value_at_max$mux.data.in.0","op_hcompute_demosaicked_1_stencil_port_controller$d_0_min.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_0_next_value_at_max$mux.data.out","op_hcompute_demosaicked_1_stencil_port_controller$d_0_next_value$mux.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_demosaicked_1_stencil_port_controller$d_0_next_value$mux.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_0_reg$enMux$mux.data.in.0","op_hcompute_demosaicked_1_stencil_port_controller$d_0_next_value$mux.data.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_0_reg$reg0.out","op_hcompute_demosaicked_1_stencil_port_controller$d_0_reg$enMux$mux.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_0_reg$reg0.in","op_hcompute_demosaicked_1_stencil_port_controller$d_0_reg$enMux$mux.data.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_1_am__U82$lut$lut.bit.in.2","op_hcompute_demosaicked_1_stencil_port_controller$d_1_am__U82$c0_lutcnst.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$true_lutcnst.bit.out","op_hcompute_demosaicked_1_stencil_port_controller$d_1_am__U82$lut$lut.bit.in.0"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_2_at_max$compop.bit.out","op_hcompute_demosaicked_1_stencil_port_controller$d_1_am__U82$lut$lut.bit.in.1"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_1_next_value$mux.bit.in.0","op_hcompute_demosaicked_1_stencil_port_controller$d_1_am__U82$lut$lut.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_1_next_value_at_max$mux.bit.in.0","op_hcompute_demosaicked_1_stencil_port_controller$d_1_at_max$compop.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_demosaicked_1_stencil_port_controller$d_1_at_max$compop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_1_max.out","op_hcompute_demosaicked_1_stencil_port_controller$d_1_at_max$compop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_demosaicked_1_stencil_port_controller$d_1_inc$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_1_next_value_at_max$mux.data.in.1","op_hcompute_demosaicked_1_stencil_port_controller$d_1_inc$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_1_next_value_at_max$mux.data.in.0","op_hcompute_demosaicked_1_stencil_port_controller$d_1_min.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_1_next_value_at_max$mux.data.out","op_hcompute_demosaicked_1_stencil_port_controller$d_1_next_value$mux.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_demosaicked_1_stencil_port_controller$d_1_next_value$mux.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_1_reg$enMux$mux.data.in.0","op_hcompute_demosaicked_1_stencil_port_controller$d_1_next_value$mux.data.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_1_reg$reg0.out","op_hcompute_demosaicked_1_stencil_port_controller$d_1_reg$enMux$mux.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_1_reg$reg0.in","op_hcompute_demosaicked_1_stencil_port_controller$d_1_reg$enMux$mux.data.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_2_next_value_at_max$mux.bit.in.0","op_hcompute_demosaicked_1_stencil_port_controller$d_2_at_max$compop.bit.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_demosaicked_1_stencil_port_controller$d_2_at_max$compop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_2_max.out","op_hcompute_demosaicked_1_stencil_port_controller$d_2_at_max$compop.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_demosaicked_1_stencil_port_controller$d_2_inc$binop.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_2_next_value_at_max$mux.data.in.1","op_hcompute_demosaicked_1_stencil_port_controller$d_2_inc$binop.data.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_2_next_value_at_max$mux.data.in.0","op_hcompute_demosaicked_1_stencil_port_controller$d_2_min.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$true3_lutcnst.bit.out","op_hcompute_demosaicked_1_stencil_port_controller$d_2_next_value$mux.bit.in.0"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_2_next_value_at_max$mux.data.out","op_hcompute_demosaicked_1_stencil_port_controller$d_2_next_value$mux.data.in.0"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_demosaicked_1_stencil_port_controller$d_2_next_value$mux.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_2_reg$enMux$mux.data.in.0","op_hcompute_demosaicked_1_stencil_port_controller$d_2_next_value$mux.data.out"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_2_reg$reg0.out","op_hcompute_demosaicked_1_stencil_port_controller$d_2_reg$enMux$mux.data.in.1"],
          ["op_hcompute_demosaicked_1_stencil_port_controller$d_2_reg$reg0.in","op_hcompute_demosaicked_1_stencil_port_controller$d_2_reg$enMux$mux.data.out"],
          ["op_hcompute_hw_output_stencil_1_port_controller_garnet.clk_en","op_hcompute_hw_output_stencil_1_port_controller_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_hw_output_stencil_2_port_controller_garnet.clk_en","op_hcompute_hw_output_stencil_2_port_controller_clk_en_const_lutcnst.bit.out"],
          ["op_hcompute_hw_output_stencil_port_controller_garnet.clk_en","op_hcompute_hw_output_stencil_port_controller_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "demosaicked_1_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_demosaicked_1_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_demosaicked_1_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_demosaicked_1_stencil_2_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_demosaicked_1_stencil_2_write_extra_ctrl","BitIn"],
          ["op_hcompute_demosaicked_1_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_demosaicked_1_stencil_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_output_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_2_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"]
        ]],
        "connections":[
          ["self.op_hcompute_hw_output_stencil_1_read.0","self.op_hcompute_demosaicked_1_stencil_1_write.0"],
          ["self.op_hcompute_hw_output_stencil_2_read.0","self.op_hcompute_demosaicked_1_stencil_2_write.0"],
          ["self.op_hcompute_hw_output_stencil_read.0","self.op_hcompute_demosaicked_1_stencil_write.0"]
        ]
      },
      "hcompute_demosaicked_1_stencil":{
        "type":["Record",[
          ["out_demosaicked_1_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["demosaicked_1_s0_x",["Array",16,"BitIn"]],
          ["demosaicked_1_s0_y",["Array",16,"BitIn"]]
        ]],
        "instances":{
          "absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_485$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_485$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_4_464$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_4_464$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_5_465$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_5_465$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_7_486$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_7_486$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_1_457$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_1_457$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_3_458$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_3_458$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_1_479$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_1_479$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_2_494$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_2_494$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_7_493$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_7_493$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_1_512$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_1_512$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_2_480$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_2_480$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_8_511$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_8_511$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_452_453_454$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_460_453_461$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_463_473_474$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_463_517_518$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_467_453_468$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_470_453_471$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_473_517_524$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_474_453_475$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_482_453_483$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_484_491_492$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_488_453_489$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_496_453_497$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_499_453_500$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_502_473_503$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_503_453_504$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_507_453_508$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_509_491_510$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_514_453_515$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_518_453_519$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_524_453_525$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_global_wrapper_stencil_1_455_456$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_global_wrapper_stencil_1_490_523$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_452$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_6_482$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_7_488$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_3_460$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_7_507$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_1_467$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_1_470$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_2_499$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_6_496$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_7_514$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "and_demosaicked_1_s0_x_447_450$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","and"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "and_demosaicked_1_s0_y_447_448$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","and"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "const_p0_0":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_p0_0$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_p1__447":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__447$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__453":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__453$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__453$10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__453$11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__453$12":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__453$13":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__453$14":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__453$15":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__453$16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__453$17":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__453$18":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__453$19":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__453$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__453$20":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__453$21":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__453$22":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__453$23":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__453$24":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__453$25":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__453$26":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__453$27":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__453$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__453$4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__453$5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__453$6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__453$7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__453$8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__453$9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "eq_4480_449$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "eq_4500_451$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "lshr_454_453_455$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "lshr_461_453_462$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "lshr_468_453_469$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "lshr_471_453_472$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "lshr_475_453_476$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "lshr_483_453_484$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "lshr_489_453_490$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "lshr_497_453_498$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "lshr_500_453_501$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "lshr_504_453_505$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "lshr_508_453_509$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "lshr_515_453_516$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "lshr_519_453_520$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "lshr_525_453_526$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mux_449_478_528$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "mux_451_477_hw_input_global_wrapper_stencil_1$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "mux_451_522_527$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "mux_459_455_462$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "mux_466_469_472$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "mux_481_506_521$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "mux_487_455_490$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "mux_495_498_501$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "mux_513_516_490$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "sub_456_476_477$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "sub_492_505_506$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "sub_510_520_521$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "sub_523_526_527$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "ult_457_458_459$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "ult_464_465_466$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "ult_479_480_481$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "ult_485_486_487$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "ult_493_494_495$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "ult_511_512_513$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_485$sub$binop.data.out","absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_485$abs$abs.data.in.0"],
          ["ult_485_486_487$compop.data.in.0","absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_485$abs$abs.data.out"],
          ["self.in0_hw_input_global_wrapper_stencil.0","absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_485$sub$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.1","absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_485$sub$binop.data.in.1"],
          ["absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_4_464$sub$binop.data.out","absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_4_464$abs$abs.data.in.0"],
          ["ult_464_465_466$compop.data.in.0","absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_4_464$abs$abs.data.out"],
          ["self.in0_hw_input_global_wrapper_stencil.0","absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_4_464$sub$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.3","absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_4_464$sub$binop.data.in.1"],
          ["absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_5_465$sub$binop.data.out","absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_5_465$abs$abs.data.in.0"],
          ["ult_464_465_466$compop.data.in.1","absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_5_465$abs$abs.data.out"],
          ["self.in0_hw_input_global_wrapper_stencil.0","absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_5_465$sub$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.4","absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_5_465$sub$binop.data.in.1"],
          ["absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_7_486$sub$binop.data.out","absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_7_486$abs$abs.data.in.0"],
          ["ult_485_486_487$compop.data.in.1","absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_7_486$abs$abs.data.out"],
          ["self.in0_hw_input_global_wrapper_stencil.0","absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_7_486$sub$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.6","absd_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_7_486$sub$binop.data.in.1"],
          ["absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_1_457$sub$binop.data.out","absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_1_457$abs$abs.data.in.0"],
          ["ult_457_458_459$compop.data.in.0","absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_1_457$abs$abs.data.out"],
          ["self.in0_hw_input_global_wrapper_stencil.1","absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_1_457$sub$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.0","absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_1_457$sub$binop.data.in.1"],
          ["absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_3_458$sub$binop.data.out","absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_3_458$abs$abs.data.in.0"],
          ["ult_457_458_459$compop.data.in.1","absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_3_458$abs$abs.data.out"],
          ["self.in0_hw_input_global_wrapper_stencil.1","absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_3_458$sub$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.2","absd_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_3_458$sub$binop.data.in.1"],
          ["absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_1_479$sub$binop.data.out","absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_1_479$abs$abs.data.in.0"],
          ["ult_479_480_481$compop.data.in.0","absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_1_479$abs$abs.data.out"],
          ["self.in0_hw_input_global_wrapper_stencil.5","absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_1_479$sub$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.0","absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_1_479$sub$binop.data.in.1"],
          ["absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_2_494$sub$binop.data.out","absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_2_494$abs$abs.data.in.0"],
          ["ult_493_494_495$compop.data.in.1","absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_2_494$abs$abs.data.out"],
          ["self.in0_hw_input_global_wrapper_stencil.5","absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_2_494$sub$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.1","absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_2_494$sub$binop.data.in.1"],
          ["absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_7_493$sub$binop.data.out","absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_7_493$abs$abs.data.in.0"],
          ["ult_493_494_495$compop.data.in.0","absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_7_493$abs$abs.data.out"],
          ["self.in0_hw_input_global_wrapper_stencil.5","absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_7_493$sub$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.6","absd_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_7_493$sub$binop.data.in.1"],
          ["absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_1_512$sub$binop.data.out","absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_1_512$abs$abs.data.in.0"],
          ["ult_511_512_513$compop.data.in.1","absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_1_512$abs$abs.data.out"],
          ["self.in0_hw_input_global_wrapper_stencil.6","absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_1_512$sub$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.0","absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_1_512$sub$binop.data.in.1"],
          ["absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_2_480$sub$binop.data.out","absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_2_480$abs$abs.data.in.0"],
          ["ult_479_480_481$compop.data.in.1","absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_2_480$abs$abs.data.out"],
          ["self.in0_hw_input_global_wrapper_stencil.6","absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_2_480$sub$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.1","absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_2_480$sub$binop.data.in.1"],
          ["absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_8_511$sub$binop.data.out","absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_8_511$abs$abs.data.in.0"],
          ["ult_511_512_513$compop.data.in.0","absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_8_511$abs$abs.data.out"],
          ["self.in0_hw_input_global_wrapper_stencil.6","absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_8_511$sub$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.7","absd_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_8_511$sub$binop.data.in.1"],
          ["add_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_452$binop.data.out","add_452_453_454$binop.data.in.0"],
          ["const_p1__453.out","add_452_453_454$binop.data.in.1"],
          ["lshr_454_453_455$binop.data.in.0","add_452_453_454$binop.data.out"],
          ["add_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_3_460$binop.data.out","add_460_453_461$binop.data.in.0"],
          ["const_p1__453$2.out","add_460_453_461$binop.data.in.1"],
          ["lshr_461_453_462$binop.data.in.0","add_460_453_461$binop.data.out"],
          ["mux_459_455_462$mux.data.out","add_463_473_474$binop.data.in.0"],
          ["mux_466_469_472$mux.data.out","add_463_473_474$binop.data.in.1"],
          ["add_474_453_475$binop.data.in.0","add_463_473_474$binop.data.out"],
          ["mux_459_455_462$mux.data.out","add_463_517_518$binop.data.in.0"],
          ["mux_513_516_490$mux.data.out","add_463_517_518$binop.data.in.1"],
          ["add_518_453_519$binop.data.in.0","add_463_517_518$binop.data.out"],
          ["add_hw_input_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_1_467$binop.data.out","add_467_453_468$binop.data.in.0"],
          ["const_p1__453$4.out","add_467_453_468$binop.data.in.1"],
          ["lshr_468_453_469$binop.data.in.0","add_467_453_468$binop.data.out"],
          ["add_hw_input_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_1_470$binop.data.out","add_470_453_471$binop.data.in.0"],
          ["const_p1__453$6.out","add_470_453_471$binop.data.in.1"],
          ["lshr_471_453_472$binop.data.in.0","add_470_453_471$binop.data.out"],
          ["mux_466_469_472$mux.data.out","add_473_517_524$binop.data.in.0"],
          ["mux_513_516_490$mux.data.out","add_473_517_524$binop.data.in.1"],
          ["add_524_453_525$binop.data.in.0","add_473_517_524$binop.data.out"],
          ["const_p1__453$8.out","add_474_453_475$binop.data.in.1"],
          ["lshr_475_453_476$binop.data.in.0","add_474_453_475$binop.data.out"],
          ["add_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_6_482$binop.data.out","add_482_453_483$binop.data.in.0"],
          ["const_p1__453$10.out","add_482_453_483$binop.data.in.1"],
          ["lshr_483_453_484$binop.data.in.0","add_482_453_483$binop.data.out"],
          ["lshr_483_453_484$binop.data.out","add_484_491_492$binop.data.in.0"],
          ["mux_487_455_490$mux.data.out","add_484_491_492$binop.data.in.1"],
          ["sub_492_505_506$binop.data.in.0","add_484_491_492$binop.data.out"],
          ["add_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_7_488$binop.data.out","add_488_453_489$binop.data.in.0"],
          ["const_p1__453$12.out","add_488_453_489$binop.data.in.1"],
          ["lshr_489_453_490$binop.data.in.0","add_488_453_489$binop.data.out"],
          ["add_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_6_496$binop.data.out","add_496_453_497$binop.data.in.0"],
          ["const_p1__453$14.out","add_496_453_497$binop.data.in.1"],
          ["lshr_497_453_498$binop.data.in.0","add_496_453_497$binop.data.out"],
          ["add_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_2_499$binop.data.out","add_499_453_500$binop.data.in.0"],
          ["const_p1__453$16.out","add_499_453_500$binop.data.in.1"],
          ["lshr_500_453_501$binop.data.in.0","add_499_453_500$binop.data.out"],
          ["mux_495_498_501$mux.data.out","add_502_473_503$binop.data.in.0"],
          ["mux_466_469_472$mux.data.out","add_502_473_503$binop.data.in.1"],
          ["add_503_453_504$binop.data.in.0","add_502_473_503$binop.data.out"],
          ["const_p1__453$18.out","add_503_453_504$binop.data.in.1"],
          ["lshr_504_453_505$binop.data.in.0","add_503_453_504$binop.data.out"],
          ["add_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_7_507$binop.data.out","add_507_453_508$binop.data.in.0"],
          ["const_p1__453$20.out","add_507_453_508$binop.data.in.1"],
          ["lshr_508_453_509$binop.data.in.0","add_507_453_508$binop.data.out"],
          ["lshr_508_453_509$binop.data.out","add_509_491_510$binop.data.in.0"],
          ["mux_487_455_490$mux.data.out","add_509_491_510$binop.data.in.1"],
          ["sub_510_520_521$binop.data.in.0","add_509_491_510$binop.data.out"],
          ["add_hw_input_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_7_514$binop.data.out","add_514_453_515$binop.data.in.0"],
          ["const_p1__453$22.out","add_514_453_515$binop.data.in.1"],
          ["lshr_515_453_516$binop.data.in.0","add_514_453_515$binop.data.out"],
          ["const_p1__453$24.out","add_518_453_519$binop.data.in.1"],
          ["lshr_519_453_520$binop.data.in.0","add_518_453_519$binop.data.out"],
          ["const_p1__453$26.out","add_524_453_525$binop.data.in.1"],
          ["lshr_525_453_526$binop.data.in.0","add_524_453_525$binop.data.out"],
          ["self.in0_hw_input_global_wrapper_stencil.0","add_hw_input_global_wrapper_stencil_1_455_456$binop.data.in.0"],
          ["lshr_454_453_455$binop.data.out","add_hw_input_global_wrapper_stencil_1_455_456$binop.data.in.1"],
          ["sub_456_476_477$binop.data.in.0","add_hw_input_global_wrapper_stencil_1_455_456$binop.data.out"],
          ["self.in0_hw_input_global_wrapper_stencil.0","add_hw_input_global_wrapper_stencil_1_490_523$binop.data.in.0"],
          ["lshr_489_453_490$binop.data.out","add_hw_input_global_wrapper_stencil_1_490_523$binop.data.in.1"],
          ["sub_523_526_527$binop.data.in.0","add_hw_input_global_wrapper_stencil_1_490_523$binop.data.out"],
          ["self.in0_hw_input_global_wrapper_stencil.0","add_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_452$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.1","add_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_2_452$binop.data.in.1"],
          ["self.in0_hw_input_global_wrapper_stencil.0","add_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_6_482$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.5","add_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_6_482$binop.data.in.1"],
          ["self.in0_hw_input_global_wrapper_stencil.0","add_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_7_488$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.6","add_hw_input_global_wrapper_stencil_1_hw_input_global_wrapper_stencil_7_488$binop.data.in.1"],
          ["self.in0_hw_input_global_wrapper_stencil.1","add_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_3_460$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.2","add_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_3_460$binop.data.in.1"],
          ["self.in0_hw_input_global_wrapper_stencil.1","add_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_7_507$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.6","add_hw_input_global_wrapper_stencil_2_hw_input_global_wrapper_stencil_7_507$binop.data.in.1"],
          ["self.in0_hw_input_global_wrapper_stencil.3","add_hw_input_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_1_467$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.0","add_hw_input_global_wrapper_stencil_4_hw_input_global_wrapper_stencil_1_467$binop.data.in.1"],
          ["self.in0_hw_input_global_wrapper_stencil.4","add_hw_input_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_1_470$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.0","add_hw_input_global_wrapper_stencil_5_hw_input_global_wrapper_stencil_1_470$binop.data.in.1"],
          ["self.in0_hw_input_global_wrapper_stencil.5","add_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_2_499$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.1","add_hw_input_global_wrapper_stencil_6_hw_input_global_wrapper_stencil_2_499$binop.data.in.1"],
          ["self.in0_hw_input_global_wrapper_stencil.6","add_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_6_496$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.5","add_hw_input_global_wrapper_stencil_7_hw_input_global_wrapper_stencil_6_496$binop.data.in.1"],
          ["self.in0_hw_input_global_wrapper_stencil.7","add_hw_input_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_7_514$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.6","add_hw_input_global_wrapper_stencil_8_hw_input_global_wrapper_stencil_7_514$binop.data.in.1"],
          ["self.demosaicked_1_s0_x","and_demosaicked_1_s0_x_447_450$binop.data.in.0"],
          ["const_p1__447$1.out","and_demosaicked_1_s0_x_447_450$binop.data.in.1"],
          ["eq_4500_451$compop.data.in.0","and_demosaicked_1_s0_x_447_450$binop.data.out"],
          ["self.demosaicked_1_s0_y","and_demosaicked_1_s0_y_447_448$binop.data.in.0"],
          ["const_p1__447.out","and_demosaicked_1_s0_y_447_448$binop.data.in.1"],
          ["eq_4480_449$compop.data.in.0","and_demosaicked_1_s0_y_447_448$binop.data.out"],
          ["eq_4500_451$compop.data.in.1","const_p0_0$1.out"],
          ["eq_4480_449$compop.data.in.1","const_p0_0.out"],
          ["lshr_454_453_455$binop.data.in.1","const_p1__453$1.out"],
          ["lshr_483_453_484$binop.data.in.1","const_p1__453$11.out"],
          ["lshr_489_453_490$binop.data.in.1","const_p1__453$13.out"],
          ["lshr_497_453_498$binop.data.in.1","const_p1__453$15.out"],
          ["lshr_500_453_501$binop.data.in.1","const_p1__453$17.out"],
          ["lshr_504_453_505$binop.data.in.1","const_p1__453$19.out"],
          ["lshr_508_453_509$binop.data.in.1","const_p1__453$21.out"],
          ["lshr_515_453_516$binop.data.in.1","const_p1__453$23.out"],
          ["lshr_519_453_520$binop.data.in.1","const_p1__453$25.out"],
          ["lshr_525_453_526$binop.data.in.1","const_p1__453$27.out"],
          ["lshr_461_453_462$binop.data.in.1","const_p1__453$3.out"],
          ["lshr_468_453_469$binop.data.in.1","const_p1__453$5.out"],
          ["lshr_471_453_472$binop.data.in.1","const_p1__453$7.out"],
          ["lshr_475_453_476$binop.data.in.1","const_p1__453$9.out"],
          ["mux_449_478_528$mux.bit.in.0","eq_4480_449$compop.bit.out"],
          ["mux_451_477_hw_input_global_wrapper_stencil_1$mux.bit.in.0","eq_4500_451$compop.bit.out"],
          ["mux_451_522_527$mux.bit.in.0","eq_4500_451$compop.bit.out"],
          ["mux_459_455_462$mux.data.in.0","lshr_454_453_455$binop.data.out"],
          ["mux_487_455_490$mux.data.in.0","lshr_454_453_455$binop.data.out"],
          ["mux_459_455_462$mux.data.in.1","lshr_461_453_462$binop.data.out"],
          ["mux_466_469_472$mux.data.in.0","lshr_468_453_469$binop.data.out"],
          ["mux_466_469_472$mux.data.in.1","lshr_471_453_472$binop.data.out"],
          ["sub_456_476_477$binop.data.in.1","lshr_475_453_476$binop.data.out"],
          ["mux_487_455_490$mux.data.in.1","lshr_489_453_490$binop.data.out"],
          ["mux_513_516_490$mux.data.in.1","lshr_489_453_490$binop.data.out"],
          ["mux_495_498_501$mux.data.in.0","lshr_497_453_498$binop.data.out"],
          ["mux_495_498_501$mux.data.in.1","lshr_500_453_501$binop.data.out"],
          ["sub_492_505_506$binop.data.in.1","lshr_504_453_505$binop.data.out"],
          ["mux_513_516_490$mux.data.in.0","lshr_515_453_516$binop.data.out"],
          ["sub_510_520_521$binop.data.in.1","lshr_519_453_520$binop.data.out"],
          ["sub_523_526_527$binop.data.in.1","lshr_525_453_526$binop.data.out"],
          ["mux_451_477_hw_input_global_wrapper_stencil_1$mux.data.out","mux_449_478_528$mux.data.in.0"],
          ["mux_451_522_527$mux.data.out","mux_449_478_528$mux.data.in.1"],
          ["self.out_demosaicked_1_stencil","mux_449_478_528$mux.data.out"],
          ["sub_456_476_477$binop.data.out","mux_451_477_hw_input_global_wrapper_stencil_1$mux.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.0","mux_451_477_hw_input_global_wrapper_stencil_1$mux.data.in.1"],
          ["mux_481_506_521$mux.data.out","mux_451_522_527$mux.data.in.0"],
          ["sub_523_526_527$binop.data.out","mux_451_522_527$mux.data.in.1"],
          ["ult_457_458_459$compop.bit.out","mux_459_455_462$mux.bit.in.0"],
          ["ult_464_465_466$compop.bit.out","mux_466_469_472$mux.bit.in.0"],
          ["ult_479_480_481$compop.bit.out","mux_481_506_521$mux.bit.in.0"],
          ["sub_492_505_506$binop.data.out","mux_481_506_521$mux.data.in.0"],
          ["sub_510_520_521$binop.data.out","mux_481_506_521$mux.data.in.1"],
          ["ult_485_486_487$compop.bit.out","mux_487_455_490$mux.bit.in.0"],
          ["ult_493_494_495$compop.bit.out","mux_495_498_501$mux.bit.in.0"],
          ["ult_511_512_513$compop.bit.out","mux_513_516_490$mux.bit.in.0"]
        ]
      },
      "hcompute_demosaicked_1_stencil_1":{
        "type":["Record",[
          ["out_demosaicked_1_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_stencil",["Array",5,["Array",16,"BitIn"]]],
          ["demosaicked_1_s0_x_1",["Array",16,"BitIn"]],
          ["demosaicked_1_s0_y_1",["Array",16,"BitIn"]]
        ]],
        "instances":{
          "absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_10_717$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_10_717$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_11_718$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_11_718$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_12_729$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_12_729$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_13_730$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_13_730$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_720_721_722$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_724_721_725$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_732_721_733$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_735_721_736$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_9_720$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_9_724$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_9_732$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_9_735$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "and_demosaicked_1_s0_x_1_712_715$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","and"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "and_demosaicked_1_s0_y_1_712_713$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","and"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "const_p0_0$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_p0_0$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_p1__712":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__712$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__721":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__721$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__721$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__721$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__721$4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__721$5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__721$6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__721$7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "eq_7130_714$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "eq_7150_716$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "lshr_722_721_723$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "lshr_725_721_726$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "lshr_733_721_734$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "lshr_736_721_737$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mux_714_728_739$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "mux_716_738_hw_input_global_wrapper_stencil_9$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "mux_716_hw_input_global_wrapper_stencil_9_727$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "mux_719_723_726$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "mux_731_734_737$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "ult_717_718_719$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "ult_729_730_731$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_10_717$sub$binop.data.out","absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_10_717$abs$abs.data.in.0"],
          ["ult_717_718_719$compop.data.in.0","absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_10_717$abs$abs.data.out"],
          ["self.in0_hw_input_global_wrapper_stencil.4","absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_10_717$sub$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.0","absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_10_717$sub$binop.data.in.1"],
          ["absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_11_718$sub$binop.data.out","absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_11_718$abs$abs.data.in.0"],
          ["ult_717_718_719$compop.data.in.1","absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_11_718$abs$abs.data.out"],
          ["self.in0_hw_input_global_wrapper_stencil.4","absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_11_718$sub$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.1","absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_11_718$sub$binop.data.in.1"],
          ["absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_12_729$sub$binop.data.out","absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_12_729$abs$abs.data.in.0"],
          ["ult_729_730_731$compop.data.in.0","absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_12_729$abs$abs.data.out"],
          ["self.in0_hw_input_global_wrapper_stencil.4","absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_12_729$sub$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.2","absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_12_729$sub$binop.data.in.1"],
          ["absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_13_730$sub$binop.data.out","absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_13_730$abs$abs.data.in.0"],
          ["ult_729_730_731$compop.data.in.1","absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_13_730$abs$abs.data.out"],
          ["self.in0_hw_input_global_wrapper_stencil.4","absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_13_730$sub$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.3","absd_hw_input_global_wrapper_stencil_9_hw_input_global_wrapper_stencil_13_730$sub$binop.data.in.1"],
          ["add_hw_input_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_9_720$binop.data.out","add_720_721_722$binop.data.in.0"],
          ["const_p1__721.out","add_720_721_722$binop.data.in.1"],
          ["lshr_722_721_723$binop.data.in.0","add_720_721_722$binop.data.out"],
          ["add_hw_input_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_9_724$binop.data.out","add_724_721_725$binop.data.in.0"],
          ["const_p1__721$2.out","add_724_721_725$binop.data.in.1"],
          ["lshr_725_721_726$binop.data.in.0","add_724_721_725$binop.data.out"],
          ["add_hw_input_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_9_732$binop.data.out","add_732_721_733$binop.data.in.0"],
          ["const_p1__721$4.out","add_732_721_733$binop.data.in.1"],
          ["lshr_733_721_734$binop.data.in.0","add_732_721_733$binop.data.out"],
          ["add_hw_input_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_9_735$binop.data.out","add_735_721_736$binop.data.in.0"],
          ["const_p1__721$6.out","add_735_721_736$binop.data.in.1"],
          ["lshr_736_721_737$binop.data.in.0","add_735_721_736$binop.data.out"],
          ["self.in0_hw_input_global_wrapper_stencil.0","add_hw_input_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_9_720$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.4","add_hw_input_global_wrapper_stencil_10_hw_input_global_wrapper_stencil_9_720$binop.data.in.1"],
          ["self.in0_hw_input_global_wrapper_stencil.1","add_hw_input_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_9_724$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.4","add_hw_input_global_wrapper_stencil_11_hw_input_global_wrapper_stencil_9_724$binop.data.in.1"],
          ["self.in0_hw_input_global_wrapper_stencil.2","add_hw_input_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_9_732$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.4","add_hw_input_global_wrapper_stencil_12_hw_input_global_wrapper_stencil_9_732$binop.data.in.1"],
          ["self.in0_hw_input_global_wrapper_stencil.3","add_hw_input_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_9_735$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.4","add_hw_input_global_wrapper_stencil_13_hw_input_global_wrapper_stencil_9_735$binop.data.in.1"],
          ["self.demosaicked_1_s0_x_1","and_demosaicked_1_s0_x_1_712_715$binop.data.in.0"],
          ["const_p1__712$1.out","and_demosaicked_1_s0_x_1_712_715$binop.data.in.1"],
          ["eq_7150_716$compop.data.in.0","and_demosaicked_1_s0_x_1_712_715$binop.data.out"],
          ["self.demosaicked_1_s0_y_1","and_demosaicked_1_s0_y_1_712_713$binop.data.in.0"],
          ["const_p1__712.out","and_demosaicked_1_s0_y_1_712_713$binop.data.in.1"],
          ["eq_7130_714$compop.data.in.0","and_demosaicked_1_s0_y_1_712_713$binop.data.out"],
          ["eq_7130_714$compop.data.in.1","const_p0_0$2.out"],
          ["eq_7150_716$compop.data.in.1","const_p0_0$3.out"],
          ["lshr_722_721_723$binop.data.in.1","const_p1__721$1.out"],
          ["lshr_725_721_726$binop.data.in.1","const_p1__721$3.out"],
          ["lshr_733_721_734$binop.data.in.1","const_p1__721$5.out"],
          ["lshr_736_721_737$binop.data.in.1","const_p1__721$7.out"],
          ["mux_714_728_739$mux.bit.in.0","eq_7130_714$compop.bit.out"],
          ["mux_716_738_hw_input_global_wrapper_stencil_9$mux.bit.in.0","eq_7150_716$compop.bit.out"],
          ["mux_716_hw_input_global_wrapper_stencil_9_727$mux.bit.in.0","eq_7150_716$compop.bit.out"],
          ["mux_719_723_726$mux.data.in.0","lshr_722_721_723$binop.data.out"],
          ["mux_719_723_726$mux.data.in.1","lshr_725_721_726$binop.data.out"],
          ["mux_731_734_737$mux.data.in.0","lshr_733_721_734$binop.data.out"],
          ["mux_731_734_737$mux.data.in.1","lshr_736_721_737$binop.data.out"],
          ["mux_716_hw_input_global_wrapper_stencil_9_727$mux.data.out","mux_714_728_739$mux.data.in.0"],
          ["mux_716_738_hw_input_global_wrapper_stencil_9$mux.data.out","mux_714_728_739$mux.data.in.1"],
          ["self.out_demosaicked_1_stencil","mux_714_728_739$mux.data.out"],
          ["mux_731_734_737$mux.data.out","mux_716_738_hw_input_global_wrapper_stencil_9$mux.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.4","mux_716_738_hw_input_global_wrapper_stencil_9$mux.data.in.1"],
          ["self.in0_hw_input_global_wrapper_stencil.4","mux_716_hw_input_global_wrapper_stencil_9_727$mux.data.in.0"],
          ["mux_719_723_726$mux.data.out","mux_716_hw_input_global_wrapper_stencil_9_727$mux.data.in.1"],
          ["ult_717_718_719$compop.bit.out","mux_719_723_726$mux.bit.in.0"],
          ["ult_729_730_731$compop.bit.out","mux_731_734_737$mux.bit.in.0"]
        ]
      },
      "hcompute_demosaicked_1_stencil_2":{
        "type":["Record",[
          ["out_demosaicked_1_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_global_wrapper_stencil",["Array",8,["Array",16,"BitIn"]]],
          ["demosaicked_1_s0_x_2",["Array",16,"BitIn"]],
          ["demosaicked_1_s0_y_2",["Array",16,"BitIn"]]
        ]],
        "instances":{
          "absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_15_958$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_15_958$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_17_937$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_17_937$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_18_938$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_18_938$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_20_957$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_20_957$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_14_931$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_14_931$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_16_930$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_16_930$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_20_952$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_20_952$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_14_951$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_14_951$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_15_965$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_15_965$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_20_966$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_20_966$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_14_983$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_14_983$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_21_984$abs$abs":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","abs"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_21_984$sub$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_925_926_927$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_933_926_934$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_936_946_947$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_936_989_990$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_940_926_941$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_943_926_944$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_946_989_997$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_947_926_948$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_954_926_955$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_956_963_964$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_960_926_961$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_968_926_969$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_971_926_972$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_974_946_975$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_975_926_976$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_979_926_980$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_981_963_982$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_986_926_987$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_990_926_991$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_997_926_998$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_global_wrapper_stencil_14_928_929$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_global_wrapper_stencil_14_962_996$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_15_925$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_20_960$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_20_979$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_15_933$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_14_940$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_14_943$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_14_954$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_15_968$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_20_971$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "add_hw_input_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_20_986$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","add"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "and_demosaicked_1_s0_x_2_920_923$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","and"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "and_demosaicked_1_s0_y_2_920_921$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","and"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "const_p0_0$4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_p0_0$5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "const_p1__920":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__920$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__926":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__926$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__926$10":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__926$11":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__926$12":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__926$13":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__926$14":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__926$15":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__926$16":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__926$17":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__926$18":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__926$19":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__926$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__926$20":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__926$21":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__926$22":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__926$23":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__926$24":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__926$25":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__926$26":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__926$27":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__926$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__926$4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__926$5":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__926$6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__926$7":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__926$8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_p1__926$9":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "eq_9210_922$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "eq_9230_924$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","eq"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","eq"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "lshr_927_926_928$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "lshr_934_926_935$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "lshr_941_926_942$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "lshr_944_926_945$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "lshr_948_926_949$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "lshr_955_926_956$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "lshr_961_926_962$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "lshr_969_926_970$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "lshr_972_926_973$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "lshr_976_926_977$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "lshr_980_926_981$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "lshr_987_926_988$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "lshr_991_926_992$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "lshr_998_926_999$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","rshft"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "mux_922_995_1001$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "mux_924_950_994$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "mux_924_hw_input_global_wrapper_stencil_14_1000$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "mux_932_935_928$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "mux_939_942_945$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "mux_953_978_993$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "mux_959_962_928$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "mux_967_970_973$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "mux_985_962_988$mux":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "sub_929_949_950$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "sub_964_977_978$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "sub_982_992_993$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "sub_996_999_1000$binop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","alu"], "width":["Int",16]},
            "modargs":{"alu_op":["String","sub"], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "signed":["Bool",false]}
          },
          "ult_930_931_932$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "ult_937_938_939$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "ult_951_952_953$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "ult_957_958_959$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "ult_965_966_967$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          },
          "ult_983_984_985$compop":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
            "modargs":{"alu_op":["String","ult"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
          }
        },
        "connections":[
          ["absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_15_958$sub$binop.data.out","absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_15_958$abs$abs.data.in.0"],
          ["ult_957_958_959$compop.data.in.1","absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_15_958$abs$abs.data.out"],
          ["self.in0_hw_input_global_wrapper_stencil.0","absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_15_958$sub$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.1","absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_15_958$sub$binop.data.in.1"],
          ["absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_17_937$sub$binop.data.out","absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_17_937$abs$abs.data.in.0"],
          ["ult_937_938_939$compop.data.in.0","absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_17_937$abs$abs.data.out"],
          ["self.in0_hw_input_global_wrapper_stencil.0","absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_17_937$sub$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.3","absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_17_937$sub$binop.data.in.1"],
          ["absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_18_938$sub$binop.data.out","absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_18_938$abs$abs.data.in.0"],
          ["ult_937_938_939$compop.data.in.1","absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_18_938$abs$abs.data.out"],
          ["self.in0_hw_input_global_wrapper_stencil.0","absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_18_938$sub$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.4","absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_18_938$sub$binop.data.in.1"],
          ["absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_20_957$sub$binop.data.out","absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_20_957$abs$abs.data.in.0"],
          ["ult_957_958_959$compop.data.in.0","absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_20_957$abs$abs.data.out"],
          ["self.in0_hw_input_global_wrapper_stencil.0","absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_20_957$sub$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.6","absd_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_20_957$sub$binop.data.in.1"],
          ["absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_14_931$sub$binop.data.out","absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_14_931$abs$abs.data.in.0"],
          ["ult_930_931_932$compop.data.in.1","absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_14_931$abs$abs.data.out"],
          ["self.in0_hw_input_global_wrapper_stencil.1","absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_14_931$sub$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.0","absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_14_931$sub$binop.data.in.1"],
          ["absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_16_930$sub$binop.data.out","absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_16_930$abs$abs.data.in.0"],
          ["ult_930_931_932$compop.data.in.0","absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_16_930$abs$abs.data.out"],
          ["self.in0_hw_input_global_wrapper_stencil.1","absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_16_930$sub$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.2","absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_16_930$sub$binop.data.in.1"],
          ["absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_20_952$sub$binop.data.out","absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_20_952$abs$abs.data.in.0"],
          ["ult_951_952_953$compop.data.in.1","absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_20_952$abs$abs.data.out"],
          ["self.in0_hw_input_global_wrapper_stencil.1","absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_20_952$sub$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.6","absd_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_20_952$sub$binop.data.in.1"],
          ["absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_14_951$sub$binop.data.out","absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_14_951$abs$abs.data.in.0"],
          ["ult_951_952_953$compop.data.in.0","absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_14_951$abs$abs.data.out"],
          ["self.in0_hw_input_global_wrapper_stencil.5","absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_14_951$sub$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.0","absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_14_951$sub$binop.data.in.1"],
          ["absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_15_965$sub$binop.data.out","absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_15_965$abs$abs.data.in.0"],
          ["ult_965_966_967$compop.data.in.0","absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_15_965$abs$abs.data.out"],
          ["self.in0_hw_input_global_wrapper_stencil.5","absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_15_965$sub$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.1","absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_15_965$sub$binop.data.in.1"],
          ["absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_20_966$sub$binop.data.out","absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_20_966$abs$abs.data.in.0"],
          ["ult_965_966_967$compop.data.in.1","absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_20_966$abs$abs.data.out"],
          ["self.in0_hw_input_global_wrapper_stencil.5","absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_20_966$sub$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.6","absd_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_20_966$sub$binop.data.in.1"],
          ["absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_14_983$sub$binop.data.out","absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_14_983$abs$abs.data.in.0"],
          ["ult_983_984_985$compop.data.in.0","absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_14_983$abs$abs.data.out"],
          ["self.in0_hw_input_global_wrapper_stencil.6","absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_14_983$sub$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.0","absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_14_983$sub$binop.data.in.1"],
          ["absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_21_984$sub$binop.data.out","absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_21_984$abs$abs.data.in.0"],
          ["ult_983_984_985$compop.data.in.1","absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_21_984$abs$abs.data.out"],
          ["self.in0_hw_input_global_wrapper_stencil.6","absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_21_984$sub$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.7","absd_hw_input_global_wrapper_stencil_20_hw_input_global_wrapper_stencil_21_984$sub$binop.data.in.1"],
          ["add_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_15_925$binop.data.out","add_925_926_927$binop.data.in.0"],
          ["const_p1__926.out","add_925_926_927$binop.data.in.1"],
          ["lshr_927_926_928$binop.data.in.0","add_925_926_927$binop.data.out"],
          ["add_hw_input_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_15_933$binop.data.out","add_933_926_934$binop.data.in.0"],
          ["const_p1__926$2.out","add_933_926_934$binop.data.in.1"],
          ["lshr_934_926_935$binop.data.in.0","add_933_926_934$binop.data.out"],
          ["mux_932_935_928$mux.data.out","add_936_946_947$binop.data.in.0"],
          ["mux_939_942_945$mux.data.out","add_936_946_947$binop.data.in.1"],
          ["add_947_926_948$binop.data.in.0","add_936_946_947$binop.data.out"],
          ["mux_932_935_928$mux.data.out","add_936_989_990$binop.data.in.0"],
          ["mux_985_962_988$mux.data.out","add_936_989_990$binop.data.in.1"],
          ["add_990_926_991$binop.data.in.0","add_936_989_990$binop.data.out"],
          ["add_hw_input_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_14_940$binop.data.out","add_940_926_941$binop.data.in.0"],
          ["const_p1__926$4.out","add_940_926_941$binop.data.in.1"],
          ["lshr_941_926_942$binop.data.in.0","add_940_926_941$binop.data.out"],
          ["add_hw_input_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_14_943$binop.data.out","add_943_926_944$binop.data.in.0"],
          ["const_p1__926$6.out","add_943_926_944$binop.data.in.1"],
          ["lshr_944_926_945$binop.data.in.0","add_943_926_944$binop.data.out"],
          ["mux_939_942_945$mux.data.out","add_946_989_997$binop.data.in.0"],
          ["mux_985_962_988$mux.data.out","add_946_989_997$binop.data.in.1"],
          ["add_997_926_998$binop.data.in.0","add_946_989_997$binop.data.out"],
          ["const_p1__926$8.out","add_947_926_948$binop.data.in.1"],
          ["lshr_948_926_949$binop.data.in.0","add_947_926_948$binop.data.out"],
          ["add_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_14_954$binop.data.out","add_954_926_955$binop.data.in.0"],
          ["const_p1__926$10.out","add_954_926_955$binop.data.in.1"],
          ["lshr_955_926_956$binop.data.in.0","add_954_926_955$binop.data.out"],
          ["lshr_955_926_956$binop.data.out","add_956_963_964$binop.data.in.0"],
          ["mux_959_962_928$mux.data.out","add_956_963_964$binop.data.in.1"],
          ["sub_964_977_978$binop.data.in.0","add_956_963_964$binop.data.out"],
          ["add_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_20_960$binop.data.out","add_960_926_961$binop.data.in.0"],
          ["const_p1__926$12.out","add_960_926_961$binop.data.in.1"],
          ["lshr_961_926_962$binop.data.in.0","add_960_926_961$binop.data.out"],
          ["add_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_15_968$binop.data.out","add_968_926_969$binop.data.in.0"],
          ["const_p1__926$14.out","add_968_926_969$binop.data.in.1"],
          ["lshr_969_926_970$binop.data.in.0","add_968_926_969$binop.data.out"],
          ["add_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_20_971$binop.data.out","add_971_926_972$binop.data.in.0"],
          ["const_p1__926$16.out","add_971_926_972$binop.data.in.1"],
          ["lshr_972_926_973$binop.data.in.0","add_971_926_972$binop.data.out"],
          ["mux_967_970_973$mux.data.out","add_974_946_975$binop.data.in.0"],
          ["mux_939_942_945$mux.data.out","add_974_946_975$binop.data.in.1"],
          ["add_975_926_976$binop.data.in.0","add_974_946_975$binop.data.out"],
          ["const_p1__926$18.out","add_975_926_976$binop.data.in.1"],
          ["lshr_976_926_977$binop.data.in.0","add_975_926_976$binop.data.out"],
          ["add_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_20_979$binop.data.out","add_979_926_980$binop.data.in.0"],
          ["const_p1__926$20.out","add_979_926_980$binop.data.in.1"],
          ["lshr_980_926_981$binop.data.in.0","add_979_926_980$binop.data.out"],
          ["lshr_980_926_981$binop.data.out","add_981_963_982$binop.data.in.0"],
          ["mux_959_962_928$mux.data.out","add_981_963_982$binop.data.in.1"],
          ["sub_982_992_993$binop.data.in.0","add_981_963_982$binop.data.out"],
          ["add_hw_input_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_20_986$binop.data.out","add_986_926_987$binop.data.in.0"],
          ["const_p1__926$22.out","add_986_926_987$binop.data.in.1"],
          ["lshr_987_926_988$binop.data.in.0","add_986_926_987$binop.data.out"],
          ["const_p1__926$24.out","add_990_926_991$binop.data.in.1"],
          ["lshr_991_926_992$binop.data.in.0","add_990_926_991$binop.data.out"],
          ["const_p1__926$26.out","add_997_926_998$binop.data.in.1"],
          ["lshr_998_926_999$binop.data.in.0","add_997_926_998$binop.data.out"],
          ["self.in0_hw_input_global_wrapper_stencil.0","add_hw_input_global_wrapper_stencil_14_928_929$binop.data.in.0"],
          ["lshr_927_926_928$binop.data.out","add_hw_input_global_wrapper_stencil_14_928_929$binop.data.in.1"],
          ["sub_929_949_950$binop.data.in.0","add_hw_input_global_wrapper_stencil_14_928_929$binop.data.out"],
          ["self.in0_hw_input_global_wrapper_stencil.0","add_hw_input_global_wrapper_stencil_14_962_996$binop.data.in.0"],
          ["lshr_961_926_962$binop.data.out","add_hw_input_global_wrapper_stencil_14_962_996$binop.data.in.1"],
          ["sub_996_999_1000$binop.data.in.0","add_hw_input_global_wrapper_stencil_14_962_996$binop.data.out"],
          ["self.in0_hw_input_global_wrapper_stencil.0","add_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_15_925$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.1","add_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_15_925$binop.data.in.1"],
          ["self.in0_hw_input_global_wrapper_stencil.0","add_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_20_960$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.6","add_hw_input_global_wrapper_stencil_14_hw_input_global_wrapper_stencil_20_960$binop.data.in.1"],
          ["self.in0_hw_input_global_wrapper_stencil.1","add_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_20_979$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.6","add_hw_input_global_wrapper_stencil_15_hw_input_global_wrapper_stencil_20_979$binop.data.in.1"],
          ["self.in0_hw_input_global_wrapper_stencil.2","add_hw_input_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_15_933$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.1","add_hw_input_global_wrapper_stencil_16_hw_input_global_wrapper_stencil_15_933$binop.data.in.1"],
          ["self.in0_hw_input_global_wrapper_stencil.3","add_hw_input_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_14_940$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.0","add_hw_input_global_wrapper_stencil_17_hw_input_global_wrapper_stencil_14_940$binop.data.in.1"],
          ["self.in0_hw_input_global_wrapper_stencil.4","add_hw_input_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_14_943$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.0","add_hw_input_global_wrapper_stencil_18_hw_input_global_wrapper_stencil_14_943$binop.data.in.1"],
          ["self.in0_hw_input_global_wrapper_stencil.5","add_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_14_954$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.0","add_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_14_954$binop.data.in.1"],
          ["self.in0_hw_input_global_wrapper_stencil.5","add_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_15_968$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.1","add_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_15_968$binop.data.in.1"],
          ["self.in0_hw_input_global_wrapper_stencil.5","add_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_20_971$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.6","add_hw_input_global_wrapper_stencil_19_hw_input_global_wrapper_stencil_20_971$binop.data.in.1"],
          ["self.in0_hw_input_global_wrapper_stencil.7","add_hw_input_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_20_986$binop.data.in.0"],
          ["self.in0_hw_input_global_wrapper_stencil.6","add_hw_input_global_wrapper_stencil_21_hw_input_global_wrapper_stencil_20_986$binop.data.in.1"],
          ["self.demosaicked_1_s0_x_2","and_demosaicked_1_s0_x_2_920_923$binop.data.in.0"],
          ["const_p1__920$1.out","and_demosaicked_1_s0_x_2_920_923$binop.data.in.1"],
          ["eq_9230_924$compop.data.in.0","and_demosaicked_1_s0_x_2_920_923$binop.data.out"],
          ["self.demosaicked_1_s0_y_2","and_demosaicked_1_s0_y_2_920_921$binop.data.in.0"],
          ["const_p1__920.out","and_demosaicked_1_s0_y_2_920_921$binop.data.in.1"],
          ["eq_9210_922$compop.data.in.0","and_demosaicked_1_s0_y_2_920_921$binop.data.out"],
          ["eq_9210_922$compop.data.in.1","const_p0_0$4.out"],
          ["eq_9230_924$compop.data.in.1","const_p0_0$5.out"],
          ["lshr_927_926_928$binop.data.in.1","const_p1__926$1.out"],
          ["lshr_955_926_956$binop.data.in.1","const_p1__926$11.out"],
          ["lshr_961_926_962$binop.data.in.1","const_p1__926$13.out"],
          ["lshr_969_926_970$binop.data.in.1","const_p1__926$15.out"],
          ["lshr_972_926_973$binop.data.in.1","const_p1__926$17.out"],
          ["lshr_976_926_977$binop.data.in.1","const_p1__926$19.out"],
          ["lshr_980_926_981$binop.data.in.1","const_p1__926$21.out"],
          ["lshr_987_926_988$binop.data.in.1","const_p1__926$23.out"],
          ["lshr_991_926_992$binop.data.in.1","const_p1__926$25.out"],
          ["lshr_998_926_999$binop.data.in.1","const_p1__926$27.out"],
          ["lshr_934_926_935$binop.data.in.1","const_p1__926$3.out"],
          ["lshr_941_926_942$binop.data.in.1","const_p1__926$5.out"],
          ["lshr_944_926_945$binop.data.in.1","const_p1__926$7.out"],
          ["lshr_948_926_949$binop.data.in.1","const_p1__926$9.out"],
          ["mux_922_995_1001$mux.bit.in.0","eq_9210_922$compop.bit.out"],
          ["mux_924_950_994$mux.bit.in.0","eq_9230_924$compop.bit.out"],
          ["mux_924_hw_input_global_wrapper_stencil_14_1000$mux.bit.in.0","eq_9230_924$compop.bit.out"],
          ["mux_932_935_928$mux.data.in.1","lshr_927_926_928$binop.data.out"],
          ["mux_959_962_928$mux.data.in.1","lshr_927_926_928$binop.data.out"],
          ["mux_932_935_928$mux.data.in.0","lshr_934_926_935$binop.data.out"],
          ["mux_939_942_945$mux.data.in.0","lshr_941_926_942$binop.data.out"],
          ["mux_939_942_945$mux.data.in.1","lshr_944_926_945$binop.data.out"],
          ["sub_929_949_950$binop.data.in.1","lshr_948_926_949$binop.data.out"],
          ["mux_959_962_928$mux.data.in.0","lshr_961_926_962$binop.data.out"],
          ["mux_985_962_988$mux.data.in.0","lshr_961_926_962$binop.data.out"],
          ["mux_967_970_973$mux.data.in.0","lshr_969_926_970$binop.data.out"],
          ["mux_967_970_973$mux.data.in.1","lshr_972_926_973$binop.data.out"],
          ["sub_964_977_978$binop.data.in.1","lshr_976_926_977$binop.data.out"],
          ["mux_985_962_988$mux.data.in.1","lshr_987_926_988$binop.data.out"],
          ["sub_982_992_993$binop.data.in.1","lshr_991_926_992$binop.data.out"],
          ["sub_996_999_1000$binop.data.in.1","lshr_998_926_999$binop.data.out"],
          ["mux_924_950_994$mux.data.out","mux_922_995_1001$mux.data.in.0"],
          ["mux_924_hw_input_global_wrapper_stencil_14_1000$mux.data.out","mux_922_995_1001$mux.data.in.1"],
          ["self.out_demosaicked_1_stencil","mux_922_995_1001$mux.data.out"],
          ["sub_929_949_950$binop.data.out","mux_924_950_994$mux.data.in.0"],
          ["mux_953_978_993$mux.data.out","mux_924_950_994$mux.data.in.1"],
          ["self.in0_hw_input_global_wrapper_stencil.0","mux_924_hw_input_global_wrapper_stencil_14_1000$mux.data.in.0"],
          ["sub_996_999_1000$binop.data.out","mux_924_hw_input_global_wrapper_stencil_14_1000$mux.data.in.1"],
          ["ult_930_931_932$compop.bit.out","mux_932_935_928$mux.bit.in.0"],
          ["ult_937_938_939$compop.bit.out","mux_939_942_945$mux.bit.in.0"],
          ["ult_951_952_953$compop.bit.out","mux_953_978_993$mux.bit.in.0"],
          ["sub_964_977_978$binop.data.out","mux_953_978_993$mux.data.in.0"],
          ["sub_982_992_993$binop.data.out","mux_953_978_993$mux.data.in.1"],
          ["ult_957_958_959$compop.bit.out","mux_959_962_928$mux.bit.in.0"],
          ["ult_965_966_967$compop.bit.out","mux_967_970_973$mux.bit.in.0"],
          ["ult_983_984_985$compop.bit.out","mux_985_962_988$mux.bit.in.0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_demosaicked_1_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_demosaicked_1_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_1":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_demosaicked_1_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_demosaicked_1_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil_2":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_demosaicked_1_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_demosaicked_1_stencil.0"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_demosaicked_1_stencil_1_read",["Array",5,["Array",16,"Bit"]]],
          ["op_hcompute_demosaicked_1_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_demosaicked_1_stencil_2_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_demosaicked_1_stencil_2_read_extra_ctrl","Bit"],
          ["op_hcompute_demosaicked_1_stencil_read",["Array",8,["Array",16,"Bit"]]],
          ["op_hcompute_demosaicked_1_stencil_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "chain_disen_const_U1":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",false]}
          },
          "d_reg__U2$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U3$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U4$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U5$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U6$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U7$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const_lutcnst":{
            "genref":"cgralib.PE",
            "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","bit"], "width":["Int",16]},
            "modargs":{"bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "flag_sel":["String","lut"], "lut_value":[["BitVector",8],"8'h3f"]}
          },
          "ub_hw_input_global_wrapper_stencil_BANK_0_garnet":{
            "genref":"cgralib.Mem",
            "genargs":{"ID":["String","_U0"], "has_external_addrgen":["Bool",false], "has_flush":["Bool",true], "has_read_valid":["Bool",false], "has_reset":["Bool",false], "has_stencil_valid":["Bool",true], "has_valid":["Bool",false], "is_rom":["Bool",false], "num_inputs":["Int",1], "num_outputs":["Int",2], "use_prebuilt_mem":["Bool",true], "width":["Int",16]},
            "modargs":{"config":["Json",{"agg2sram_0":{"cycle_starting_addr":[4],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,64],"write_data_starting_addr":[0],"write_data_stride":[1,4,0]},"sram2tb_0":{"cycle_starting_addr":[123],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,62],"read_data_starting_addr":[16],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[125],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,62],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[128],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,62],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]},"tb2out_1":{"cycle_starting_addr":[128],"cycle_stride":[1,4,64],"dimensionality":3,"extent":[4,16,62],"read_data_starting_addr":[0],"read_data_stride":[1,4,0]}}], "init":["Json",null], "mode":["String","lake"]}
          }
        },
        "connections":[
          ["self.clk","d_reg__U2$reg0.clk"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","d_reg__U2$reg0.in"],
          ["d_reg__U3$reg0.in","d_reg__U2$reg0.out"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read.1","d_reg__U2$reg0.out"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read.1","d_reg__U2$reg0.out"],
          ["self.op_hcompute_demosaicked_1_stencil_read.4","d_reg__U2$reg0.out"],
          ["self.clk","d_reg__U3$reg0.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read.5","d_reg__U3$reg0.out"],
          ["self.clk","d_reg__U4$reg0.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_garnet.data_out_0","d_reg__U4$reg0.in"],
          ["d_reg__U5$reg0.in","d_reg__U4$reg0.out"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read.4","d_reg__U4$reg0.out"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read.0","d_reg__U4$reg0.out"],
          ["self.op_hcompute_demosaicked_1_stencil_read.0","d_reg__U4$reg0.out"],
          ["self.clk","d_reg__U5$reg0.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read.0","d_reg__U5$reg0.out"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read.6","d_reg__U5$reg0.out"],
          ["self.op_hcompute_demosaicked_1_stencil_read.3","d_reg__U5$reg0.out"],
          ["self.clk","d_reg__U6$reg0.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_garnet.data_out_1","d_reg__U6$reg0.in"],
          ["d_reg__U7$reg0.in","d_reg__U6$reg0.out"],
          ["self.op_hcompute_demosaicked_1_stencil_1_read.3","d_reg__U6$reg0.out"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read.4","d_reg__U6$reg0.out"],
          ["self.op_hcompute_demosaicked_1_stencil_read.6","d_reg__U6$reg0.out"],
          ["self.clk","d_reg__U7$reg0.clk"],
          ["self.op_hcompute_demosaicked_1_stencil_2_read.7","d_reg__U7$reg0.out"],
          ["self.op_hcompute_demosaicked_1_stencil_read.7","d_reg__U7$reg0.out"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_garnet.clk","self.clk"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_garnet.data_out_0","self.op_hcompute_demosaicked_1_stencil_1_read.2"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","self.op_hcompute_demosaicked_1_stencil_2_read.2"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_garnet.data_out_0","self.op_hcompute_demosaicked_1_stencil_2_read.3"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_garnet.data_out_0","self.op_hcompute_demosaicked_1_stencil_read.1"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","self.op_hcompute_demosaicked_1_stencil_read.2"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_garnet.data_out_1","self.op_hcompute_demosaicked_1_stencil_read.5"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_garnet.data_in_0","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_garnet.flush","self.reset"],
          ["ub_hw_input_global_wrapper_stencil_BANK_0_garnet.clk_en","ub_hw_input_global_wrapper_stencil_BANK_0_clk_en_const_lutcnst.bit.out"]
        ]
      },
      "op_hcompute_demosaicked_1_stencil_1_exe_start_control_vars_pt__U63":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_demosaicked_1_stencil_1_exe_start_pt__U62":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_demosaicked_1_stencil_1_read_start_control_vars_pt__U61":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_demosaicked_1_stencil_1_read_start_pt__U60":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_demosaicked_1_stencil_1_write_start_control_vars_pt__U65":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_demosaicked_1_stencil_1_write_start_pt__U64":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_demosaicked_1_stencil_2_exe_start_control_vars_pt__U40":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_demosaicked_1_stencil_2_exe_start_pt__U39":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_demosaicked_1_stencil_2_read_start_control_vars_pt__U38":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_demosaicked_1_stencil_2_read_start_pt__U37":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_demosaicked_1_stencil_2_write_start_control_vars_pt__U42":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_demosaicked_1_stencil_2_write_start_pt__U41":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_demosaicked_1_stencil_exe_start_control_vars_pt__U86":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_demosaicked_1_stencil_exe_start_pt__U85":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_demosaicked_1_stencil_read_start_control_vars_pt__U84":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_demosaicked_1_stencil_read_start_pt__U83":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_demosaicked_1_stencil_write_start_control_vars_pt__U88":{
        "type":["Record",[
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_demosaicked_1_stencil_write_start_pt__U87":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U91":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U90":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U92":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_exe_start_pt__U14":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_read_start_pt__U13":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_1_write_start_pt__U15":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_exe_start_pt__U10":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_read_start_pt__U9":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_2_write_start_pt__U11":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U18":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U17":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U19":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  },
  "mantle":{
    "generators":{
      "add":{
        "typegen":"mantle.addType",
        "genparams":{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},
        "defaultgenargs":{"has_cin":["Bool",false], "has_cout":["Bool",false]}
      },
      "counter":{
        "typegen":"mantle.counter_type",
        "genparams":{"has_en":"Bool", "has_max":"Bool", "has_srst":"Bool", "width":"Int"},
        "defaultgenargs":{"has_en":["Bool",false], "has_max":["Bool",false], "has_srst":["Bool",false]}
      },
      "reg":{
        "typegen":"mantle.regType",
        "genparams":{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "width":"Int"},
        "modules":[
          [{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},{
            "type":["Record",[
              ["in",["Array",16,"BitIn"]],
              ["clk",["Named","coreir.clkIn"]],
              ["out",["Array",16,"Bit"]]
            ]],
            "modparams":{"init":["BitVector",16]},
            "defaultmodargs":{"init":[["BitVector",16],"16'h0000"]},
            "instances":{
              "reg0":{
                "genref":"coreir.reg",
                "genargs":{"width":["Int",16]},
                "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"Arg","init"]}
              }
            },
            "connections":[
              ["self.clk","reg0.clk"],
              ["self.in","reg0.in"],
              ["self.out","reg0.out"]
            ]
          }],
          [{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},{
            "type":["Record",[
              ["in",["Array",16,"BitIn"]],
              ["clk",["Named","coreir.clkIn"]],
              ["out",["Array",16,"Bit"]],
              ["en","BitIn"]
            ]],
            "modparams":{"init":["BitVector",16]},
            "defaultmodargs":{"init":[["BitVector",16],"16'h0000"]},
            "instances":{
              "enMux$mux":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
                "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
              },
              "reg0":{
                "genref":"coreir.reg",
                "genargs":{"width":["Int",16]},
                "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"Arg","init"]}
              }
            },
            "connections":[
              ["self.en","enMux$mux.bit.in.0"],
              ["self.in","enMux$mux.data.in.0"],
              ["reg0.out","enMux$mux.data.in.1"],
              ["reg0.in","enMux$mux.data.out"],
              ["self.clk","reg0.clk"],
              ["self.out","reg0.out"]
            ]
          }],
          [{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},{
            "type":["Record",[
              ["in",["Array",16,"BitIn"]],
              ["clk",["Named","coreir.clkIn"]],
              ["out",["Array",16,"Bit"]],
              ["en","BitIn"],
              ["clr","BitIn"]
            ]],
            "modparams":{"init":["BitVector",16]},
            "defaultmodargs":{"init":[["BitVector",16],"16'h0000"]},
            "instances":{
              "c0":{
                "genref":"coreir.const",
                "genargs":{"width":["Int",16]},
                "modargs":{"value":[["BitVector",16],"16'h0000"]}
              },
              "clrMux$mux":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
                "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
              },
              "enMux$mux":{
                "genref":"cgralib.PE",
                "genargs":{"numbitports":["Int",3], "numdataports":["Int",2], "op_kind":["String","combined"], "width":["Int",16]},
                "modargs":{"alu_op":["String","sel"], "bit0_mode":["String","BYPASS"], "bit0_value":["Bool",false], "bit1_mode":["String","BYPASS"], "bit1_value":["Bool",false], "bit2_mode":["String","BYPASS"], "bit2_value":["Bool",false], "data0_mode":["String","BYPASS"], "data0_value":[["BitVector",16],"16'h0000"], "data1_mode":["String","BYPASS"], "data1_value":[["BitVector",16],"16'h0000"], "flag_sel":["String","pe"], "lut_value":[["BitVector",8],"8'h00"], "signed":["Bool",false]}
              },
              "reg0":{
                "genref":"coreir.reg",
                "genargs":{"width":["Int",16]},
                "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"Arg","init"]}
              }
            },
            "connections":[
              ["clrMux$mux.data.in.0","c0.out"],
              ["self.clr","clrMux$mux.bit.in.0"],
              ["enMux$mux.data.out","clrMux$mux.data.in.1"],
              ["reg0.in","clrMux$mux.data.out"],
              ["self.en","enMux$mux.bit.in.0"],
              ["self.in","enMux$mux.data.in.0"],
              ["reg0.out","enMux$mux.data.in.1"],
              ["self.clk","reg0.clk"],
              ["self.out","reg0.out"]
            ]
          }]
        ],
        "defaultgenargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false]}
      },
      "regCE":{
        "typegen":"mantle.regCEType",
        "genparams":{"width":"Int"},
        "metadata":{"verilog":{"definition":"  reg [width-1:0] value;\n  always @(posedge clk) begin\n    if (ce) begin\n      value <= in;\n    end\n  end\n  assign out = value;","interface":["input [width-1:0] in","input ce","output [width-1:0] out","input clk"]}}
      },
      "regCE_arst":{
        "typegen":"mantle.regCEArstType",
        "genparams":{"width":"Int"},
        "metadata":{"verilog":{"definition":"  reg [width-1:0] value;\n  always @(posedge clk, posedge arst) begin\n    if (arst) begin\n      value <= init;\n    end\n    else if (ce) begin\n      value <= in;\n    end\n  end\n  assign out = value;","interface":["input [width-1:0] in","input ce","output [width-1:0] out","input clk","input arst"],"parameters":["init"]}}
      },
      "sub":{
        "typegen":"mantle.addType",
        "genparams":{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},
        "defaultgenargs":{"has_cin":["Bool",false], "has_cout":["Bool",false]}
      },
      "wire":{
        "typegen":"mantle.wire",
        "genparams":{"type":"CoreIRType"}
      }
    },
    "typegens":{
      "addType":[{"has_cin":"Bool", "has_cout":"Bool", "width":"Int"},"implicit"],
      "counter_type":[{"has_en":"Bool", "has_max":"Bool", "has_srst":"Bool", "width":"Int"},"implicit"],
      "regCEArstType":[{"width":"Int"},"implicit"],
      "regCEType":[{"width":"Int"},"implicit"],
      "regType":[{"has_clr":"Bool", "has_en":"Bool", "has_rst":"Bool", "width":"Int"},"sparse",[
        [{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},["Record",[["in",["Array",16,"BitIn"]],["clk",["Named","coreir.clkIn"]],["out",["Array",16,"Bit"]]]]],
        [{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},["Record",[["in",["Array",16,"BitIn"]],["clk",["Named","coreir.clkIn"]],["out",["Array",16,"Bit"]],["en","BitIn"]]]],
        [{"has_clr":["Bool",true], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},["Record",[["in",["Array",16,"BitIn"]],["clk",["Named","coreir.clkIn"]],["out",["Array",16,"Bit"]],["en","BitIn"],["clr","BitIn"]]]]
      ]],
      "wire":[{"type":"CoreIRType"},"implicit"]
    }
  }
}
}
