// Generated by FIR Compiler
// ************************************************************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
// ************************************************************
// Copyright (C) 1991-2005 Altera Corporation
// Any megafunction design, and related net list (encrypted or decrypted),
// support information, device programming or simulation file, and any other
// associated documentation or information provided by Altera or a partner
// under Altera's Megafunction Partnership Program may be used only to
// program PLD devices (but not masked PLD devices) from Altera.  Any other
// use of such megafunction design, net list, support information, device
// programming or simulation file, or any other related documentation or
// information is prohibited for any other purpose, including, but not
// limited to modification, reverse engineering, de-compiling, or use with
// any other silicon devices, unless such use is explicitly licensed under
// a separate agreement with Altera or a megafunction partner.  Title to
// the intellectual property, including patents, copyrights, trademarks,
// trade secrets, or maskworks, embodied in any such megafunction design,
// net list, support information, device programming or simulation file, or
// any other related documentation or information provided by Altera or a
// megafunction partner, remains with Altera, the megafunction partner, or
// their respective licensors.  No other licenses, including any licenses
// needed under any third party's intellectual property, are provided herein.
// 00
// altera message_off 10036
(* altera_attribute = "-name MESSAGE_DISABLE 15400; -name MESSAGE_DISABLE 14130; -name MESSAGE_DISABLE 10036; -name MESSAGE_DISABLE 12020; -name MESSAGE_DISABLE 12030; -name MESSAGE_DISABLE 12010; -name MESSAGE_DISABLE 12110; -name MESSAGE_DISABLE 14320; -name MESSAGE_DISABLE 13410" *)
module fir_core_st (clk, 
              rst, 
              data_in, 
              clk_en, 
              rdy_to_ld, 
              done, 
              fir_result); 
parameter DATA_WIDTH  = 10;
parameter COEF_WIDTH  = 14;
parameter ACCUM_WIDTH = 23;

parameter MSB_RM = 1;
parameter LSB_RM = 9;
parameter WIDTH_SAT = ACCUM_WIDTH-LSB_RM;
input clk, rst;
input [DATA_WIDTH-1:0] data_in;
input clk_en;
output rdy_to_ld;
wire rdy_to_ld;
wire rdy_int;
wire data_ld;
output done;
wire done;
wire done_int;
output [ACCUM_WIDTH-MSB_RM-LSB_RM-1:0] fir_result;
wire addr_low;
assign addr_low = 1'b0;


//--- Parallel TDL Storage ---
wire inv_rst;
assign inv_rst = ~rst;
assign data_ld = rdy_int;
wire [9:0] tdl_0_n;
wire [9:0] tdl_1_n;
wire [9:0] tdl_2_n;
wire [9:0] tdl_3_n;
wire [9:0] tdl_4_n;
wire [9:0] tdl_5_n;
wire [9:0] tdl_6_n;
wire [9:0] tdl_7_n;
wire [9:0] tdl_8_n;
wire [9:0] tdl_9_n;
wire [9:0] tdl_10_n;
wire [9:0] tdl_11_n;
wire [9:0] tdl_12_n;
wire [9:0] tdl_13_n;
wire [9:0] tdl_14_n;
wire [9:0] tdl_15_n;
wire [9:0] tdl_16_n;
wire [9:0] tdl_17_n;
wire [9:0] tdl_18_n;
wire [9:0] tdl_19_n;
wire [9:0] tdl_20_n;
wire [9:0] tdl_21_n;
wire [9:0] tdl_22_n;
wire [9:0] tdl_23_n;
wire [9:0] tdl_24_n;
wire [9:0] tdl_25_n;
wire [9:0] tdl_26_n;
wire [9:0] tdl_27_n;
wire [9:0] tdl_28_n;
wire [9:0] tdl_29_n;
wire [9:0] tdl_30_n;
wire [9:0] tdl_31_n;
wire [9:0] tdl_32_n;
wire [9:0] tdl_33_n;
wire [9:0] tdl_34_n;
wire [9:0] tdl_35_n;
wire [9:0] tdl_36_n;
wire [9:0] tdl_37_n;
wire [9:0] tdl_38_n;
wire [9:0] tdl_39_n;
wire [9:0] tdl_40_n;
wire [9:0] tdl_41_n;
wire [9:0] tdl_42_n;
wire [9:0] tdl_43_n;
wire [9:0] tdl_44_n;
wire [9:0] tdl_45_n;
wire [9:0] tdl_46_n;
wire [9:0] tdl_47_n;
wire [9:0] tdl_48_n;
wire [9:0] tdl_49_n;
wire [9:0] tdl_50_n;
wire [9:0] tdl_51_n;
wire [9:0] tdl_52_n;
wire [9:0] tdl_53_n;
wire [9:0] tdl_54_n;
wire [9:0] tdl_55_n;
wire [9:0] tdl_56_n;
wire [9:0] tdl_57_n;
wire [9:0] tdl_58_n;
wire [9:0] tdl_59_n;
wire [9:0] tdl_60_n;
wire [9:0] tdl_61_n;
wire [9:0] tdl_62_n;
wire [9:0] tdl_63_n;


//--- TDL  ---
tdl_da_lc Utdldalc0n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(data_in), .data_out(tdl_0_n) );
defparam Utdldalc0n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc1n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_0_n), .data_out(tdl_1_n) );
defparam Utdldalc1n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc2n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_1_n), .data_out(tdl_2_n) );
defparam Utdldalc2n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc3n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_2_n), .data_out(tdl_3_n) );
defparam Utdldalc3n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc4n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_3_n), .data_out(tdl_4_n) );
defparam Utdldalc4n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc5n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_4_n), .data_out(tdl_5_n) );
defparam Utdldalc5n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc6n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_5_n), .data_out(tdl_6_n) );
defparam Utdldalc6n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc7n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_6_n), .data_out(tdl_7_n) );
defparam Utdldalc7n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc8n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_7_n), .data_out(tdl_8_n) );
defparam Utdldalc8n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc9n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_8_n), .data_out(tdl_9_n) );
defparam Utdldalc9n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc10n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_9_n), .data_out(tdl_10_n) );
defparam Utdldalc10n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc11n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_10_n), .data_out(tdl_11_n) );
defparam Utdldalc11n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc12n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_11_n), .data_out(tdl_12_n) );
defparam Utdldalc12n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc13n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_12_n), .data_out(tdl_13_n) );
defparam Utdldalc13n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc14n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_13_n), .data_out(tdl_14_n) );
defparam Utdldalc14n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc15n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_14_n), .data_out(tdl_15_n) );
defparam Utdldalc15n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc16n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_15_n), .data_out(tdl_16_n) );
defparam Utdldalc16n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc17n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_16_n), .data_out(tdl_17_n) );
defparam Utdldalc17n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc18n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_17_n), .data_out(tdl_18_n) );
defparam Utdldalc18n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc19n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_18_n), .data_out(tdl_19_n) );
defparam Utdldalc19n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc20n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_19_n), .data_out(tdl_20_n) );
defparam Utdldalc20n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc21n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_20_n), .data_out(tdl_21_n) );
defparam Utdldalc21n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc22n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_21_n), .data_out(tdl_22_n) );
defparam Utdldalc22n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc23n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_22_n), .data_out(tdl_23_n) );
defparam Utdldalc23n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc24n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_23_n), .data_out(tdl_24_n) );
defparam Utdldalc24n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc25n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_24_n), .data_out(tdl_25_n) );
defparam Utdldalc25n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc26n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_25_n), .data_out(tdl_26_n) );
defparam Utdldalc26n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc27n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_26_n), .data_out(tdl_27_n) );
defparam Utdldalc27n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc28n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_27_n), .data_out(tdl_28_n) );
defparam Utdldalc28n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc29n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_28_n), .data_out(tdl_29_n) );
defparam Utdldalc29n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc30n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_29_n), .data_out(tdl_30_n) );
defparam Utdldalc30n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc31n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_30_n), .data_out(tdl_31_n) );
defparam Utdldalc31n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc32n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_31_n), .data_out(tdl_32_n) );
defparam Utdldalc32n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc33n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_32_n), .data_out(tdl_33_n) );
defparam Utdldalc33n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc34n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_33_n), .data_out(tdl_34_n) );
defparam Utdldalc34n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc35n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_34_n), .data_out(tdl_35_n) );
defparam Utdldalc35n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc36n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_35_n), .data_out(tdl_36_n) );
defparam Utdldalc36n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc37n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_36_n), .data_out(tdl_37_n) );
defparam Utdldalc37n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc38n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_37_n), .data_out(tdl_38_n) );
defparam Utdldalc38n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc39n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_38_n), .data_out(tdl_39_n) );
defparam Utdldalc39n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc40n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_39_n), .data_out(tdl_40_n) );
defparam Utdldalc40n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc41n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_40_n), .data_out(tdl_41_n) );
defparam Utdldalc41n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc42n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_41_n), .data_out(tdl_42_n) );
defparam Utdldalc42n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc43n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_42_n), .data_out(tdl_43_n) );
defparam Utdldalc43n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc44n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_43_n), .data_out(tdl_44_n) );
defparam Utdldalc44n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc45n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_44_n), .data_out(tdl_45_n) );
defparam Utdldalc45n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc46n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_45_n), .data_out(tdl_46_n) );
defparam Utdldalc46n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc47n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_46_n), .data_out(tdl_47_n) );
defparam Utdldalc47n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc48n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_47_n), .data_out(tdl_48_n) );
defparam Utdldalc48n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc49n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_48_n), .data_out(tdl_49_n) );
defparam Utdldalc49n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc50n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_49_n), .data_out(tdl_50_n) );
defparam Utdldalc50n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc51n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_50_n), .data_out(tdl_51_n) );
defparam Utdldalc51n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc52n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_51_n), .data_out(tdl_52_n) );
defparam Utdldalc52n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc53n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_52_n), .data_out(tdl_53_n) );
defparam Utdldalc53n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc54n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_53_n), .data_out(tdl_54_n) );
defparam Utdldalc54n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc55n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_54_n), .data_out(tdl_55_n) );
defparam Utdldalc55n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc56n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_55_n), .data_out(tdl_56_n) );
defparam Utdldalc56n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc57n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_56_n), .data_out(tdl_57_n) );
defparam Utdldalc57n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc58n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_57_n), .data_out(tdl_58_n) );
defparam Utdldalc58n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc59n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_58_n), .data_out(tdl_59_n) );
defparam Utdldalc59n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc60n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_59_n), .data_out(tdl_60_n) );
defparam Utdldalc60n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc61n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_60_n), .data_out(tdl_61_n) );
defparam Utdldalc61n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc62n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_61_n), .data_out(tdl_62_n) );
defparam Utdldalc62n.WIDTH = DATA_WIDTH;
tdl_da_lc Utdldalc63n (.clk(clk), .clk_en(rdy_int & clk_en),.data_in(tdl_62_n), .data_out(tdl_63_n) );
defparam Utdldalc63n.WIDTH = DATA_WIDTH;


// --- ROM LUTs ---- 
wire [13:0] lut_val_0_n_0_pp;
ram_lut_cen Ur0_n_0_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_11_n[0],tdl_9_n[0],tdl_7_n[0],tdl_5_n[0],tdl_3_n[0],tdl_1_n[0] } ), .wr_en(1'b0),.data_out( lut_val_0_n_0_pp[5:0]) ) ;
defparam Ur0_n_0_pp.device_family = "STRATIXIV";
defparam Ur0_n_0_pp.init_file = "fir_core_coef_0.hex";
defparam Ur0_n_0_pp.data_width = 6;
defparam Ur0_n_0_pp.addr_width = 6;
defparam Ur0_n_0_pp.depth = 64;
defparam Ur0_n_0_pp.mem_core = "AUTO";
assign lut_val_0_n_0_pp[13] = lut_val_0_n_0_pp[5];
assign lut_val_0_n_0_pp[12] = lut_val_0_n_0_pp[5];
assign lut_val_0_n_0_pp[11] = lut_val_0_n_0_pp[5];
assign lut_val_0_n_0_pp[10] = lut_val_0_n_0_pp[5];
assign lut_val_0_n_0_pp[9] = lut_val_0_n_0_pp[5];
assign lut_val_0_n_0_pp[8] = lut_val_0_n_0_pp[5];
assign lut_val_0_n_0_pp[7] = lut_val_0_n_0_pp[5];
assign lut_val_0_n_0_pp[6] = lut_val_0_n_0_pp[5];
wire [13:0] lut_val_0_n_1_pp;
ram_lut_cen Ur0_n_1_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_11_n[1],tdl_9_n[1],tdl_7_n[1],tdl_5_n[1],tdl_3_n[1],tdl_1_n[1] } ), .wr_en(1'b0),.data_out( lut_val_0_n_1_pp[5:0]) ) ;
defparam Ur0_n_1_pp.device_family = "STRATIXIV";
defparam Ur0_n_1_pp.init_file = "fir_core_coef_0.hex";
defparam Ur0_n_1_pp.data_width = 6;
defparam Ur0_n_1_pp.addr_width = 6;
defparam Ur0_n_1_pp.depth = 64;
defparam Ur0_n_1_pp.mem_core = "AUTO";
assign lut_val_0_n_1_pp[13] = lut_val_0_n_1_pp[5];
assign lut_val_0_n_1_pp[12] = lut_val_0_n_1_pp[5];
assign lut_val_0_n_1_pp[11] = lut_val_0_n_1_pp[5];
assign lut_val_0_n_1_pp[10] = lut_val_0_n_1_pp[5];
assign lut_val_0_n_1_pp[9] = lut_val_0_n_1_pp[5];
assign lut_val_0_n_1_pp[8] = lut_val_0_n_1_pp[5];
assign lut_val_0_n_1_pp[7] = lut_val_0_n_1_pp[5];
assign lut_val_0_n_1_pp[6] = lut_val_0_n_1_pp[5];
wire [13:0] lut_val_0_n_2_pp;
ram_lut_cen Ur0_n_2_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_11_n[2],tdl_9_n[2],tdl_7_n[2],tdl_5_n[2],tdl_3_n[2],tdl_1_n[2] } ), .wr_en(1'b0),.data_out( lut_val_0_n_2_pp[5:0]) ) ;
defparam Ur0_n_2_pp.device_family = "STRATIXIV";
defparam Ur0_n_2_pp.init_file = "fir_core_coef_0.hex";
defparam Ur0_n_2_pp.data_width = 6;
defparam Ur0_n_2_pp.addr_width = 6;
defparam Ur0_n_2_pp.depth = 64;
defparam Ur0_n_2_pp.mem_core = "AUTO";
assign lut_val_0_n_2_pp[13] = lut_val_0_n_2_pp[5];
assign lut_val_0_n_2_pp[12] = lut_val_0_n_2_pp[5];
assign lut_val_0_n_2_pp[11] = lut_val_0_n_2_pp[5];
assign lut_val_0_n_2_pp[10] = lut_val_0_n_2_pp[5];
assign lut_val_0_n_2_pp[9] = lut_val_0_n_2_pp[5];
assign lut_val_0_n_2_pp[8] = lut_val_0_n_2_pp[5];
assign lut_val_0_n_2_pp[7] = lut_val_0_n_2_pp[5];
assign lut_val_0_n_2_pp[6] = lut_val_0_n_2_pp[5];
wire [13:0] lut_val_0_n_3_pp;
ram_lut_cen Ur0_n_3_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_11_n[3],tdl_9_n[3],tdl_7_n[3],tdl_5_n[3],tdl_3_n[3],tdl_1_n[3] } ), .wr_en(1'b0),.data_out( lut_val_0_n_3_pp[5:0]) ) ;
defparam Ur0_n_3_pp.device_family = "STRATIXIV";
defparam Ur0_n_3_pp.init_file = "fir_core_coef_0.hex";
defparam Ur0_n_3_pp.data_width = 6;
defparam Ur0_n_3_pp.addr_width = 6;
defparam Ur0_n_3_pp.depth = 64;
defparam Ur0_n_3_pp.mem_core = "AUTO";
assign lut_val_0_n_3_pp[13] = lut_val_0_n_3_pp[5];
assign lut_val_0_n_3_pp[12] = lut_val_0_n_3_pp[5];
assign lut_val_0_n_3_pp[11] = lut_val_0_n_3_pp[5];
assign lut_val_0_n_3_pp[10] = lut_val_0_n_3_pp[5];
assign lut_val_0_n_3_pp[9] = lut_val_0_n_3_pp[5];
assign lut_val_0_n_3_pp[8] = lut_val_0_n_3_pp[5];
assign lut_val_0_n_3_pp[7] = lut_val_0_n_3_pp[5];
assign lut_val_0_n_3_pp[6] = lut_val_0_n_3_pp[5];
wire [13:0] lut_val_0_n_4_pp;
ram_lut_cen Ur0_n_4_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_11_n[4],tdl_9_n[4],tdl_7_n[4],tdl_5_n[4],tdl_3_n[4],tdl_1_n[4] } ), .wr_en(1'b0),.data_out( lut_val_0_n_4_pp[5:0]) ) ;
defparam Ur0_n_4_pp.device_family = "STRATIXIV";
defparam Ur0_n_4_pp.init_file = "fir_core_coef_0.hex";
defparam Ur0_n_4_pp.data_width = 6;
defparam Ur0_n_4_pp.addr_width = 6;
defparam Ur0_n_4_pp.depth = 64;
defparam Ur0_n_4_pp.mem_core = "AUTO";
assign lut_val_0_n_4_pp[13] = lut_val_0_n_4_pp[5];
assign lut_val_0_n_4_pp[12] = lut_val_0_n_4_pp[5];
assign lut_val_0_n_4_pp[11] = lut_val_0_n_4_pp[5];
assign lut_val_0_n_4_pp[10] = lut_val_0_n_4_pp[5];
assign lut_val_0_n_4_pp[9] = lut_val_0_n_4_pp[5];
assign lut_val_0_n_4_pp[8] = lut_val_0_n_4_pp[5];
assign lut_val_0_n_4_pp[7] = lut_val_0_n_4_pp[5];
assign lut_val_0_n_4_pp[6] = lut_val_0_n_4_pp[5];
wire [13:0] lut_val_0_n_5_pp;
ram_lut_cen Ur0_n_5_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_11_n[5],tdl_9_n[5],tdl_7_n[5],tdl_5_n[5],tdl_3_n[5],tdl_1_n[5] } ), .wr_en(1'b0),.data_out( lut_val_0_n_5_pp[5:0]) ) ;
defparam Ur0_n_5_pp.device_family = "STRATIXIV";
defparam Ur0_n_5_pp.init_file = "fir_core_coef_0.hex";
defparam Ur0_n_5_pp.data_width = 6;
defparam Ur0_n_5_pp.addr_width = 6;
defparam Ur0_n_5_pp.depth = 64;
defparam Ur0_n_5_pp.mem_core = "AUTO";
assign lut_val_0_n_5_pp[13] = lut_val_0_n_5_pp[5];
assign lut_val_0_n_5_pp[12] = lut_val_0_n_5_pp[5];
assign lut_val_0_n_5_pp[11] = lut_val_0_n_5_pp[5];
assign lut_val_0_n_5_pp[10] = lut_val_0_n_5_pp[5];
assign lut_val_0_n_5_pp[9] = lut_val_0_n_5_pp[5];
assign lut_val_0_n_5_pp[8] = lut_val_0_n_5_pp[5];
assign lut_val_0_n_5_pp[7] = lut_val_0_n_5_pp[5];
assign lut_val_0_n_5_pp[6] = lut_val_0_n_5_pp[5];
wire [13:0] lut_val_0_n_6_pp;
ram_lut_cen Ur0_n_6_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_11_n[6],tdl_9_n[6],tdl_7_n[6],tdl_5_n[6],tdl_3_n[6],tdl_1_n[6] } ), .wr_en(1'b0),.data_out( lut_val_0_n_6_pp[5:0]) ) ;
defparam Ur0_n_6_pp.device_family = "STRATIXIV";
defparam Ur0_n_6_pp.init_file = "fir_core_coef_0.hex";
defparam Ur0_n_6_pp.data_width = 6;
defparam Ur0_n_6_pp.addr_width = 6;
defparam Ur0_n_6_pp.depth = 64;
defparam Ur0_n_6_pp.mem_core = "AUTO";
assign lut_val_0_n_6_pp[13] = lut_val_0_n_6_pp[5];
assign lut_val_0_n_6_pp[12] = lut_val_0_n_6_pp[5];
assign lut_val_0_n_6_pp[11] = lut_val_0_n_6_pp[5];
assign lut_val_0_n_6_pp[10] = lut_val_0_n_6_pp[5];
assign lut_val_0_n_6_pp[9] = lut_val_0_n_6_pp[5];
assign lut_val_0_n_6_pp[8] = lut_val_0_n_6_pp[5];
assign lut_val_0_n_6_pp[7] = lut_val_0_n_6_pp[5];
assign lut_val_0_n_6_pp[6] = lut_val_0_n_6_pp[5];
wire [13:0] lut_val_0_n_7_pp;
ram_lut_cen Ur0_n_7_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_11_n[7],tdl_9_n[7],tdl_7_n[7],tdl_5_n[7],tdl_3_n[7],tdl_1_n[7] } ), .wr_en(1'b0),.data_out( lut_val_0_n_7_pp[5:0]) ) ;
defparam Ur0_n_7_pp.device_family = "STRATIXIV";
defparam Ur0_n_7_pp.init_file = "fir_core_coef_0.hex";
defparam Ur0_n_7_pp.data_width = 6;
defparam Ur0_n_7_pp.addr_width = 6;
defparam Ur0_n_7_pp.depth = 64;
defparam Ur0_n_7_pp.mem_core = "AUTO";
assign lut_val_0_n_7_pp[13] = lut_val_0_n_7_pp[5];
assign lut_val_0_n_7_pp[12] = lut_val_0_n_7_pp[5];
assign lut_val_0_n_7_pp[11] = lut_val_0_n_7_pp[5];
assign lut_val_0_n_7_pp[10] = lut_val_0_n_7_pp[5];
assign lut_val_0_n_7_pp[9] = lut_val_0_n_7_pp[5];
assign lut_val_0_n_7_pp[8] = lut_val_0_n_7_pp[5];
assign lut_val_0_n_7_pp[7] = lut_val_0_n_7_pp[5];
assign lut_val_0_n_7_pp[6] = lut_val_0_n_7_pp[5];
wire [13:0] lut_val_0_n_8_pp;
ram_lut_cen Ur0_n_8_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_11_n[8],tdl_9_n[8],tdl_7_n[8],tdl_5_n[8],tdl_3_n[8],tdl_1_n[8] } ), .wr_en(1'b0),.data_out( lut_val_0_n_8_pp[5:0]) ) ;
defparam Ur0_n_8_pp.device_family = "STRATIXIV";
defparam Ur0_n_8_pp.init_file = "fir_core_coef_0.hex";
defparam Ur0_n_8_pp.data_width = 6;
defparam Ur0_n_8_pp.addr_width = 6;
defparam Ur0_n_8_pp.depth = 64;
defparam Ur0_n_8_pp.mem_core = "AUTO";
assign lut_val_0_n_8_pp[13] = lut_val_0_n_8_pp[5];
assign lut_val_0_n_8_pp[12] = lut_val_0_n_8_pp[5];
assign lut_val_0_n_8_pp[11] = lut_val_0_n_8_pp[5];
assign lut_val_0_n_8_pp[10] = lut_val_0_n_8_pp[5];
assign lut_val_0_n_8_pp[9] = lut_val_0_n_8_pp[5];
assign lut_val_0_n_8_pp[8] = lut_val_0_n_8_pp[5];
assign lut_val_0_n_8_pp[7] = lut_val_0_n_8_pp[5];
assign lut_val_0_n_8_pp[6] = lut_val_0_n_8_pp[5];
wire [13:0] lut_val_0_n_9_pp;
ram_lut_cen Ur0_n_9_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_11_n[9],tdl_9_n[9],tdl_7_n[9],tdl_5_n[9],tdl_3_n[9],tdl_1_n[9] } ), .wr_en(1'b0),.data_out( lut_val_0_n_9_pp[5:0]) ) ;
defparam Ur0_n_9_pp.device_family = "STRATIXIV";
defparam Ur0_n_9_pp.init_file = "fir_core_coef_0_inv.hex";
defparam Ur0_n_9_pp.data_width = 6;
defparam Ur0_n_9_pp.addr_width = 6;
defparam Ur0_n_9_pp.depth = 64;
defparam Ur0_n_9_pp.mem_core = "AUTO";
assign lut_val_0_n_9_pp[13] = lut_val_0_n_9_pp[5];
assign lut_val_0_n_9_pp[12] = lut_val_0_n_9_pp[5];
assign lut_val_0_n_9_pp[11] = lut_val_0_n_9_pp[5];
assign lut_val_0_n_9_pp[10] = lut_val_0_n_9_pp[5];
assign lut_val_0_n_9_pp[9] = lut_val_0_n_9_pp[5];
assign lut_val_0_n_9_pp[8] = lut_val_0_n_9_pp[5];
assign lut_val_0_n_9_pp[7] = lut_val_0_n_9_pp[5];
assign lut_val_0_n_9_pp[6] = lut_val_0_n_9_pp[5];
wire [13:0] lut_val_1_n_0_pp;
ram_lut_cen Ur1_n_0_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_23_n[0],tdl_21_n[0],tdl_19_n[0],tdl_17_n[0],tdl_15_n[0],tdl_13_n[0] } ), .wr_en(1'b0),.data_out( lut_val_1_n_0_pp[7:0]) ) ;
defparam Ur1_n_0_pp.device_family = "STRATIXIV";
defparam Ur1_n_0_pp.init_file = "fir_core_coef_1.hex";
defparam Ur1_n_0_pp.data_width = 8;
defparam Ur1_n_0_pp.addr_width = 6;
defparam Ur1_n_0_pp.depth = 64;
defparam Ur1_n_0_pp.mem_core = "AUTO";
assign lut_val_1_n_0_pp[13] = lut_val_1_n_0_pp[7];
assign lut_val_1_n_0_pp[12] = lut_val_1_n_0_pp[7];
assign lut_val_1_n_0_pp[11] = lut_val_1_n_0_pp[7];
assign lut_val_1_n_0_pp[10] = lut_val_1_n_0_pp[7];
assign lut_val_1_n_0_pp[9] = lut_val_1_n_0_pp[7];
assign lut_val_1_n_0_pp[8] = lut_val_1_n_0_pp[7];
wire [13:0] lut_val_1_n_1_pp;
ram_lut_cen Ur1_n_1_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_23_n[1],tdl_21_n[1],tdl_19_n[1],tdl_17_n[1],tdl_15_n[1],tdl_13_n[1] } ), .wr_en(1'b0),.data_out( lut_val_1_n_1_pp[7:0]) ) ;
defparam Ur1_n_1_pp.device_family = "STRATIXIV";
defparam Ur1_n_1_pp.init_file = "fir_core_coef_1.hex";
defparam Ur1_n_1_pp.data_width = 8;
defparam Ur1_n_1_pp.addr_width = 6;
defparam Ur1_n_1_pp.depth = 64;
defparam Ur1_n_1_pp.mem_core = "AUTO";
assign lut_val_1_n_1_pp[13] = lut_val_1_n_1_pp[7];
assign lut_val_1_n_1_pp[12] = lut_val_1_n_1_pp[7];
assign lut_val_1_n_1_pp[11] = lut_val_1_n_1_pp[7];
assign lut_val_1_n_1_pp[10] = lut_val_1_n_1_pp[7];
assign lut_val_1_n_1_pp[9] = lut_val_1_n_1_pp[7];
assign lut_val_1_n_1_pp[8] = lut_val_1_n_1_pp[7];
wire [13:0] lut_val_1_n_2_pp;
ram_lut_cen Ur1_n_2_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_23_n[2],tdl_21_n[2],tdl_19_n[2],tdl_17_n[2],tdl_15_n[2],tdl_13_n[2] } ), .wr_en(1'b0),.data_out( lut_val_1_n_2_pp[7:0]) ) ;
defparam Ur1_n_2_pp.device_family = "STRATIXIV";
defparam Ur1_n_2_pp.init_file = "fir_core_coef_1.hex";
defparam Ur1_n_2_pp.data_width = 8;
defparam Ur1_n_2_pp.addr_width = 6;
defparam Ur1_n_2_pp.depth = 64;
defparam Ur1_n_2_pp.mem_core = "AUTO";
assign lut_val_1_n_2_pp[13] = lut_val_1_n_2_pp[7];
assign lut_val_1_n_2_pp[12] = lut_val_1_n_2_pp[7];
assign lut_val_1_n_2_pp[11] = lut_val_1_n_2_pp[7];
assign lut_val_1_n_2_pp[10] = lut_val_1_n_2_pp[7];
assign lut_val_1_n_2_pp[9] = lut_val_1_n_2_pp[7];
assign lut_val_1_n_2_pp[8] = lut_val_1_n_2_pp[7];
wire [13:0] lut_val_1_n_3_pp;
ram_lut_cen Ur1_n_3_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_23_n[3],tdl_21_n[3],tdl_19_n[3],tdl_17_n[3],tdl_15_n[3],tdl_13_n[3] } ), .wr_en(1'b0),.data_out( lut_val_1_n_3_pp[7:0]) ) ;
defparam Ur1_n_3_pp.device_family = "STRATIXIV";
defparam Ur1_n_3_pp.init_file = "fir_core_coef_1.hex";
defparam Ur1_n_3_pp.data_width = 8;
defparam Ur1_n_3_pp.addr_width = 6;
defparam Ur1_n_3_pp.depth = 64;
defparam Ur1_n_3_pp.mem_core = "AUTO";
assign lut_val_1_n_3_pp[13] = lut_val_1_n_3_pp[7];
assign lut_val_1_n_3_pp[12] = lut_val_1_n_3_pp[7];
assign lut_val_1_n_3_pp[11] = lut_val_1_n_3_pp[7];
assign lut_val_1_n_3_pp[10] = lut_val_1_n_3_pp[7];
assign lut_val_1_n_3_pp[9] = lut_val_1_n_3_pp[7];
assign lut_val_1_n_3_pp[8] = lut_val_1_n_3_pp[7];
wire [13:0] lut_val_1_n_4_pp;
ram_lut_cen Ur1_n_4_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_23_n[4],tdl_21_n[4],tdl_19_n[4],tdl_17_n[4],tdl_15_n[4],tdl_13_n[4] } ), .wr_en(1'b0),.data_out( lut_val_1_n_4_pp[7:0]) ) ;
defparam Ur1_n_4_pp.device_family = "STRATIXIV";
defparam Ur1_n_4_pp.init_file = "fir_core_coef_1.hex";
defparam Ur1_n_4_pp.data_width = 8;
defparam Ur1_n_4_pp.addr_width = 6;
defparam Ur1_n_4_pp.depth = 64;
defparam Ur1_n_4_pp.mem_core = "AUTO";
assign lut_val_1_n_4_pp[13] = lut_val_1_n_4_pp[7];
assign lut_val_1_n_4_pp[12] = lut_val_1_n_4_pp[7];
assign lut_val_1_n_4_pp[11] = lut_val_1_n_4_pp[7];
assign lut_val_1_n_4_pp[10] = lut_val_1_n_4_pp[7];
assign lut_val_1_n_4_pp[9] = lut_val_1_n_4_pp[7];
assign lut_val_1_n_4_pp[8] = lut_val_1_n_4_pp[7];
wire [13:0] lut_val_1_n_5_pp;
ram_lut_cen Ur1_n_5_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_23_n[5],tdl_21_n[5],tdl_19_n[5],tdl_17_n[5],tdl_15_n[5],tdl_13_n[5] } ), .wr_en(1'b0),.data_out( lut_val_1_n_5_pp[7:0]) ) ;
defparam Ur1_n_5_pp.device_family = "STRATIXIV";
defparam Ur1_n_5_pp.init_file = "fir_core_coef_1.hex";
defparam Ur1_n_5_pp.data_width = 8;
defparam Ur1_n_5_pp.addr_width = 6;
defparam Ur1_n_5_pp.depth = 64;
defparam Ur1_n_5_pp.mem_core = "AUTO";
assign lut_val_1_n_5_pp[13] = lut_val_1_n_5_pp[7];
assign lut_val_1_n_5_pp[12] = lut_val_1_n_5_pp[7];
assign lut_val_1_n_5_pp[11] = lut_val_1_n_5_pp[7];
assign lut_val_1_n_5_pp[10] = lut_val_1_n_5_pp[7];
assign lut_val_1_n_5_pp[9] = lut_val_1_n_5_pp[7];
assign lut_val_1_n_5_pp[8] = lut_val_1_n_5_pp[7];
wire [13:0] lut_val_1_n_6_pp;
ram_lut_cen Ur1_n_6_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_23_n[6],tdl_21_n[6],tdl_19_n[6],tdl_17_n[6],tdl_15_n[6],tdl_13_n[6] } ), .wr_en(1'b0),.data_out( lut_val_1_n_6_pp[7:0]) ) ;
defparam Ur1_n_6_pp.device_family = "STRATIXIV";
defparam Ur1_n_6_pp.init_file = "fir_core_coef_1.hex";
defparam Ur1_n_6_pp.data_width = 8;
defparam Ur1_n_6_pp.addr_width = 6;
defparam Ur1_n_6_pp.depth = 64;
defparam Ur1_n_6_pp.mem_core = "AUTO";
assign lut_val_1_n_6_pp[13] = lut_val_1_n_6_pp[7];
assign lut_val_1_n_6_pp[12] = lut_val_1_n_6_pp[7];
assign lut_val_1_n_6_pp[11] = lut_val_1_n_6_pp[7];
assign lut_val_1_n_6_pp[10] = lut_val_1_n_6_pp[7];
assign lut_val_1_n_6_pp[9] = lut_val_1_n_6_pp[7];
assign lut_val_1_n_6_pp[8] = lut_val_1_n_6_pp[7];
wire [13:0] lut_val_1_n_7_pp;
ram_lut_cen Ur1_n_7_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_23_n[7],tdl_21_n[7],tdl_19_n[7],tdl_17_n[7],tdl_15_n[7],tdl_13_n[7] } ), .wr_en(1'b0),.data_out( lut_val_1_n_7_pp[7:0]) ) ;
defparam Ur1_n_7_pp.device_family = "STRATIXIV";
defparam Ur1_n_7_pp.init_file = "fir_core_coef_1.hex";
defparam Ur1_n_7_pp.data_width = 8;
defparam Ur1_n_7_pp.addr_width = 6;
defparam Ur1_n_7_pp.depth = 64;
defparam Ur1_n_7_pp.mem_core = "AUTO";
assign lut_val_1_n_7_pp[13] = lut_val_1_n_7_pp[7];
assign lut_val_1_n_7_pp[12] = lut_val_1_n_7_pp[7];
assign lut_val_1_n_7_pp[11] = lut_val_1_n_7_pp[7];
assign lut_val_1_n_7_pp[10] = lut_val_1_n_7_pp[7];
assign lut_val_1_n_7_pp[9] = lut_val_1_n_7_pp[7];
assign lut_val_1_n_7_pp[8] = lut_val_1_n_7_pp[7];
wire [13:0] lut_val_1_n_8_pp;
ram_lut_cen Ur1_n_8_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_23_n[8],tdl_21_n[8],tdl_19_n[8],tdl_17_n[8],tdl_15_n[8],tdl_13_n[8] } ), .wr_en(1'b0),.data_out( lut_val_1_n_8_pp[7:0]) ) ;
defparam Ur1_n_8_pp.device_family = "STRATIXIV";
defparam Ur1_n_8_pp.init_file = "fir_core_coef_1.hex";
defparam Ur1_n_8_pp.data_width = 8;
defparam Ur1_n_8_pp.addr_width = 6;
defparam Ur1_n_8_pp.depth = 64;
defparam Ur1_n_8_pp.mem_core = "AUTO";
assign lut_val_1_n_8_pp[13] = lut_val_1_n_8_pp[7];
assign lut_val_1_n_8_pp[12] = lut_val_1_n_8_pp[7];
assign lut_val_1_n_8_pp[11] = lut_val_1_n_8_pp[7];
assign lut_val_1_n_8_pp[10] = lut_val_1_n_8_pp[7];
assign lut_val_1_n_8_pp[9] = lut_val_1_n_8_pp[7];
assign lut_val_1_n_8_pp[8] = lut_val_1_n_8_pp[7];
wire [13:0] lut_val_1_n_9_pp;
ram_lut_cen Ur1_n_9_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_23_n[9],tdl_21_n[9],tdl_19_n[9],tdl_17_n[9],tdl_15_n[9],tdl_13_n[9] } ), .wr_en(1'b0),.data_out( lut_val_1_n_9_pp[7:0]) ) ;
defparam Ur1_n_9_pp.device_family = "STRATIXIV";
defparam Ur1_n_9_pp.init_file = "fir_core_coef_1_inv.hex";
defparam Ur1_n_9_pp.data_width = 8;
defparam Ur1_n_9_pp.addr_width = 6;
defparam Ur1_n_9_pp.depth = 64;
defparam Ur1_n_9_pp.mem_core = "AUTO";
assign lut_val_1_n_9_pp[13] = lut_val_1_n_9_pp[7];
assign lut_val_1_n_9_pp[12] = lut_val_1_n_9_pp[7];
assign lut_val_1_n_9_pp[11] = lut_val_1_n_9_pp[7];
assign lut_val_1_n_9_pp[10] = lut_val_1_n_9_pp[7];
assign lut_val_1_n_9_pp[9] = lut_val_1_n_9_pp[7];
assign lut_val_1_n_9_pp[8] = lut_val_1_n_9_pp[7];
wire [13:0] lut_val_2_n_0_pp;
ram_lut_cen Ur2_n_0_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_32_n[0],tdl_31_n[0],tdl_29_n[0],tdl_27_n[0],tdl_25_n[0] } ), .wr_en(1'b0),.data_out( lut_val_2_n_0_pp[13:0]) ) ;
defparam Ur2_n_0_pp.device_family = "STRATIXIV";
defparam Ur2_n_0_pp.init_file = "fir_core_coef_2.hex";
defparam Ur2_n_0_pp.data_width = 14;
defparam Ur2_n_0_pp.addr_width = 5;
defparam Ur2_n_0_pp.depth = 32;
defparam Ur2_n_0_pp.mem_core = "AUTO";
wire [13:0] lut_val_2_n_1_pp;
ram_lut_cen Ur2_n_1_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_32_n[1],tdl_31_n[1],tdl_29_n[1],tdl_27_n[1],tdl_25_n[1] } ), .wr_en(1'b0),.data_out( lut_val_2_n_1_pp[13:0]) ) ;
defparam Ur2_n_1_pp.device_family = "STRATIXIV";
defparam Ur2_n_1_pp.init_file = "fir_core_coef_2.hex";
defparam Ur2_n_1_pp.data_width = 14;
defparam Ur2_n_1_pp.addr_width = 5;
defparam Ur2_n_1_pp.depth = 32;
defparam Ur2_n_1_pp.mem_core = "AUTO";
wire [13:0] lut_val_2_n_2_pp;
ram_lut_cen Ur2_n_2_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_32_n[2],tdl_31_n[2],tdl_29_n[2],tdl_27_n[2],tdl_25_n[2] } ), .wr_en(1'b0),.data_out( lut_val_2_n_2_pp[13:0]) ) ;
defparam Ur2_n_2_pp.device_family = "STRATIXIV";
defparam Ur2_n_2_pp.init_file = "fir_core_coef_2.hex";
defparam Ur2_n_2_pp.data_width = 14;
defparam Ur2_n_2_pp.addr_width = 5;
defparam Ur2_n_2_pp.depth = 32;
defparam Ur2_n_2_pp.mem_core = "AUTO";
wire [13:0] lut_val_2_n_3_pp;
ram_lut_cen Ur2_n_3_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_32_n[3],tdl_31_n[3],tdl_29_n[3],tdl_27_n[3],tdl_25_n[3] } ), .wr_en(1'b0),.data_out( lut_val_2_n_3_pp[13:0]) ) ;
defparam Ur2_n_3_pp.device_family = "STRATIXIV";
defparam Ur2_n_3_pp.init_file = "fir_core_coef_2.hex";
defparam Ur2_n_3_pp.data_width = 14;
defparam Ur2_n_3_pp.addr_width = 5;
defparam Ur2_n_3_pp.depth = 32;
defparam Ur2_n_3_pp.mem_core = "AUTO";
wire [13:0] lut_val_2_n_4_pp;
ram_lut_cen Ur2_n_4_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_32_n[4],tdl_31_n[4],tdl_29_n[4],tdl_27_n[4],tdl_25_n[4] } ), .wr_en(1'b0),.data_out( lut_val_2_n_4_pp[13:0]) ) ;
defparam Ur2_n_4_pp.device_family = "STRATIXIV";
defparam Ur2_n_4_pp.init_file = "fir_core_coef_2.hex";
defparam Ur2_n_4_pp.data_width = 14;
defparam Ur2_n_4_pp.addr_width = 5;
defparam Ur2_n_4_pp.depth = 32;
defparam Ur2_n_4_pp.mem_core = "AUTO";
wire [13:0] lut_val_2_n_5_pp;
ram_lut_cen Ur2_n_5_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_32_n[5],tdl_31_n[5],tdl_29_n[5],tdl_27_n[5],tdl_25_n[5] } ), .wr_en(1'b0),.data_out( lut_val_2_n_5_pp[13:0]) ) ;
defparam Ur2_n_5_pp.device_family = "STRATIXIV";
defparam Ur2_n_5_pp.init_file = "fir_core_coef_2.hex";
defparam Ur2_n_5_pp.data_width = 14;
defparam Ur2_n_5_pp.addr_width = 5;
defparam Ur2_n_5_pp.depth = 32;
defparam Ur2_n_5_pp.mem_core = "AUTO";
wire [13:0] lut_val_2_n_6_pp;
ram_lut_cen Ur2_n_6_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_32_n[6],tdl_31_n[6],tdl_29_n[6],tdl_27_n[6],tdl_25_n[6] } ), .wr_en(1'b0),.data_out( lut_val_2_n_6_pp[13:0]) ) ;
defparam Ur2_n_6_pp.device_family = "STRATIXIV";
defparam Ur2_n_6_pp.init_file = "fir_core_coef_2.hex";
defparam Ur2_n_6_pp.data_width = 14;
defparam Ur2_n_6_pp.addr_width = 5;
defparam Ur2_n_6_pp.depth = 32;
defparam Ur2_n_6_pp.mem_core = "AUTO";
wire [13:0] lut_val_2_n_7_pp;
ram_lut_cen Ur2_n_7_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_32_n[7],tdl_31_n[7],tdl_29_n[7],tdl_27_n[7],tdl_25_n[7] } ), .wr_en(1'b0),.data_out( lut_val_2_n_7_pp[13:0]) ) ;
defparam Ur2_n_7_pp.device_family = "STRATIXIV";
defparam Ur2_n_7_pp.init_file = "fir_core_coef_2.hex";
defparam Ur2_n_7_pp.data_width = 14;
defparam Ur2_n_7_pp.addr_width = 5;
defparam Ur2_n_7_pp.depth = 32;
defparam Ur2_n_7_pp.mem_core = "AUTO";
wire [13:0] lut_val_2_n_8_pp;
ram_lut_cen Ur2_n_8_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_32_n[8],tdl_31_n[8],tdl_29_n[8],tdl_27_n[8],tdl_25_n[8] } ), .wr_en(1'b0),.data_out( lut_val_2_n_8_pp[13:0]) ) ;
defparam Ur2_n_8_pp.device_family = "STRATIXIV";
defparam Ur2_n_8_pp.init_file = "fir_core_coef_2.hex";
defparam Ur2_n_8_pp.data_width = 14;
defparam Ur2_n_8_pp.addr_width = 5;
defparam Ur2_n_8_pp.depth = 32;
defparam Ur2_n_8_pp.mem_core = "AUTO";
wire [13:0] lut_val_2_n_9_pp;
ram_lut_cen Ur2_n_9_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_32_n[9],tdl_31_n[9],tdl_29_n[9],tdl_27_n[9],tdl_25_n[9] } ), .wr_en(1'b0),.data_out( lut_val_2_n_9_pp[13:0]) ) ;
defparam Ur2_n_9_pp.device_family = "STRATIXIV";
defparam Ur2_n_9_pp.init_file = "fir_core_coef_2_inv.hex";
defparam Ur2_n_9_pp.data_width = 14;
defparam Ur2_n_9_pp.addr_width = 5;
defparam Ur2_n_9_pp.depth = 32;
defparam Ur2_n_9_pp.mem_core = "AUTO";
wire [13:0] lut_val_3_n_0_pp;
ram_lut_cen Ur3_n_0_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_41_n[0],tdl_39_n[0],tdl_37_n[0],tdl_35_n[0],tdl_33_n[0] } ), .wr_en(1'b0),.data_out( lut_val_3_n_0_pp[11:0]) ) ;
defparam Ur3_n_0_pp.device_family = "STRATIXIV";
defparam Ur3_n_0_pp.init_file = "fir_core_coef_3.hex";
defparam Ur3_n_0_pp.data_width = 12;
defparam Ur3_n_0_pp.addr_width = 5;
defparam Ur3_n_0_pp.depth = 32;
defparam Ur3_n_0_pp.mem_core = "AUTO";
assign lut_val_3_n_0_pp[13] = lut_val_3_n_0_pp[11];
assign lut_val_3_n_0_pp[12] = lut_val_3_n_0_pp[11];
wire [13:0] lut_val_3_n_1_pp;
ram_lut_cen Ur3_n_1_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_41_n[1],tdl_39_n[1],tdl_37_n[1],tdl_35_n[1],tdl_33_n[1] } ), .wr_en(1'b0),.data_out( lut_val_3_n_1_pp[11:0]) ) ;
defparam Ur3_n_1_pp.device_family = "STRATIXIV";
defparam Ur3_n_1_pp.init_file = "fir_core_coef_3.hex";
defparam Ur3_n_1_pp.data_width = 12;
defparam Ur3_n_1_pp.addr_width = 5;
defparam Ur3_n_1_pp.depth = 32;
defparam Ur3_n_1_pp.mem_core = "AUTO";
assign lut_val_3_n_1_pp[13] = lut_val_3_n_1_pp[11];
assign lut_val_3_n_1_pp[12] = lut_val_3_n_1_pp[11];
wire [13:0] lut_val_3_n_2_pp;
ram_lut_cen Ur3_n_2_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_41_n[2],tdl_39_n[2],tdl_37_n[2],tdl_35_n[2],tdl_33_n[2] } ), .wr_en(1'b0),.data_out( lut_val_3_n_2_pp[11:0]) ) ;
defparam Ur3_n_2_pp.device_family = "STRATIXIV";
defparam Ur3_n_2_pp.init_file = "fir_core_coef_3.hex";
defparam Ur3_n_2_pp.data_width = 12;
defparam Ur3_n_2_pp.addr_width = 5;
defparam Ur3_n_2_pp.depth = 32;
defparam Ur3_n_2_pp.mem_core = "AUTO";
assign lut_val_3_n_2_pp[13] = lut_val_3_n_2_pp[11];
assign lut_val_3_n_2_pp[12] = lut_val_3_n_2_pp[11];
wire [13:0] lut_val_3_n_3_pp;
ram_lut_cen Ur3_n_3_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_41_n[3],tdl_39_n[3],tdl_37_n[3],tdl_35_n[3],tdl_33_n[3] } ), .wr_en(1'b0),.data_out( lut_val_3_n_3_pp[11:0]) ) ;
defparam Ur3_n_3_pp.device_family = "STRATIXIV";
defparam Ur3_n_3_pp.init_file = "fir_core_coef_3.hex";
defparam Ur3_n_3_pp.data_width = 12;
defparam Ur3_n_3_pp.addr_width = 5;
defparam Ur3_n_3_pp.depth = 32;
defparam Ur3_n_3_pp.mem_core = "AUTO";
assign lut_val_3_n_3_pp[13] = lut_val_3_n_3_pp[11];
assign lut_val_3_n_3_pp[12] = lut_val_3_n_3_pp[11];
wire [13:0] lut_val_3_n_4_pp;
ram_lut_cen Ur3_n_4_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_41_n[4],tdl_39_n[4],tdl_37_n[4],tdl_35_n[4],tdl_33_n[4] } ), .wr_en(1'b0),.data_out( lut_val_3_n_4_pp[11:0]) ) ;
defparam Ur3_n_4_pp.device_family = "STRATIXIV";
defparam Ur3_n_4_pp.init_file = "fir_core_coef_3.hex";
defparam Ur3_n_4_pp.data_width = 12;
defparam Ur3_n_4_pp.addr_width = 5;
defparam Ur3_n_4_pp.depth = 32;
defparam Ur3_n_4_pp.mem_core = "AUTO";
assign lut_val_3_n_4_pp[13] = lut_val_3_n_4_pp[11];
assign lut_val_3_n_4_pp[12] = lut_val_3_n_4_pp[11];
wire [13:0] lut_val_3_n_5_pp;
ram_lut_cen Ur3_n_5_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_41_n[5],tdl_39_n[5],tdl_37_n[5],tdl_35_n[5],tdl_33_n[5] } ), .wr_en(1'b0),.data_out( lut_val_3_n_5_pp[11:0]) ) ;
defparam Ur3_n_5_pp.device_family = "STRATIXIV";
defparam Ur3_n_5_pp.init_file = "fir_core_coef_3.hex";
defparam Ur3_n_5_pp.data_width = 12;
defparam Ur3_n_5_pp.addr_width = 5;
defparam Ur3_n_5_pp.depth = 32;
defparam Ur3_n_5_pp.mem_core = "AUTO";
assign lut_val_3_n_5_pp[13] = lut_val_3_n_5_pp[11];
assign lut_val_3_n_5_pp[12] = lut_val_3_n_5_pp[11];
wire [13:0] lut_val_3_n_6_pp;
ram_lut_cen Ur3_n_6_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_41_n[6],tdl_39_n[6],tdl_37_n[6],tdl_35_n[6],tdl_33_n[6] } ), .wr_en(1'b0),.data_out( lut_val_3_n_6_pp[11:0]) ) ;
defparam Ur3_n_6_pp.device_family = "STRATIXIV";
defparam Ur3_n_6_pp.init_file = "fir_core_coef_3.hex";
defparam Ur3_n_6_pp.data_width = 12;
defparam Ur3_n_6_pp.addr_width = 5;
defparam Ur3_n_6_pp.depth = 32;
defparam Ur3_n_6_pp.mem_core = "AUTO";
assign lut_val_3_n_6_pp[13] = lut_val_3_n_6_pp[11];
assign lut_val_3_n_6_pp[12] = lut_val_3_n_6_pp[11];
wire [13:0] lut_val_3_n_7_pp;
ram_lut_cen Ur3_n_7_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_41_n[7],tdl_39_n[7],tdl_37_n[7],tdl_35_n[7],tdl_33_n[7] } ), .wr_en(1'b0),.data_out( lut_val_3_n_7_pp[11:0]) ) ;
defparam Ur3_n_7_pp.device_family = "STRATIXIV";
defparam Ur3_n_7_pp.init_file = "fir_core_coef_3.hex";
defparam Ur3_n_7_pp.data_width = 12;
defparam Ur3_n_7_pp.addr_width = 5;
defparam Ur3_n_7_pp.depth = 32;
defparam Ur3_n_7_pp.mem_core = "AUTO";
assign lut_val_3_n_7_pp[13] = lut_val_3_n_7_pp[11];
assign lut_val_3_n_7_pp[12] = lut_val_3_n_7_pp[11];
wire [13:0] lut_val_3_n_8_pp;
ram_lut_cen Ur3_n_8_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_41_n[8],tdl_39_n[8],tdl_37_n[8],tdl_35_n[8],tdl_33_n[8] } ), .wr_en(1'b0),.data_out( lut_val_3_n_8_pp[11:0]) ) ;
defparam Ur3_n_8_pp.device_family = "STRATIXIV";
defparam Ur3_n_8_pp.init_file = "fir_core_coef_3.hex";
defparam Ur3_n_8_pp.data_width = 12;
defparam Ur3_n_8_pp.addr_width = 5;
defparam Ur3_n_8_pp.depth = 32;
defparam Ur3_n_8_pp.mem_core = "AUTO";
assign lut_val_3_n_8_pp[13] = lut_val_3_n_8_pp[11];
assign lut_val_3_n_8_pp[12] = lut_val_3_n_8_pp[11];
wire [13:0] lut_val_3_n_9_pp;
ram_lut_cen Ur3_n_9_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_41_n[9],tdl_39_n[9],tdl_37_n[9],tdl_35_n[9],tdl_33_n[9] } ), .wr_en(1'b0),.data_out( lut_val_3_n_9_pp[11:0]) ) ;
defparam Ur3_n_9_pp.device_family = "STRATIXIV";
defparam Ur3_n_9_pp.init_file = "fir_core_coef_3_inv.hex";
defparam Ur3_n_9_pp.data_width = 12;
defparam Ur3_n_9_pp.addr_width = 5;
defparam Ur3_n_9_pp.depth = 32;
defparam Ur3_n_9_pp.mem_core = "AUTO";
assign lut_val_3_n_9_pp[13] = lut_val_3_n_9_pp[11];
assign lut_val_3_n_9_pp[12] = lut_val_3_n_9_pp[11];
wire [13:0] lut_val_4_n_0_pp;
ram_lut_cen Ur4_n_0_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_53_n[0],tdl_51_n[0],tdl_49_n[0],tdl_47_n[0],tdl_45_n[0],tdl_43_n[0] } ), .wr_en(1'b0),.data_out( lut_val_4_n_0_pp[6:0]) ) ;
defparam Ur4_n_0_pp.device_family = "STRATIXIV";
defparam Ur4_n_0_pp.init_file = "fir_core_coef_4.hex";
defparam Ur4_n_0_pp.data_width = 7;
defparam Ur4_n_0_pp.addr_width = 6;
defparam Ur4_n_0_pp.depth = 64;
defparam Ur4_n_0_pp.mem_core = "AUTO";
assign lut_val_4_n_0_pp[13] = lut_val_4_n_0_pp[6];
assign lut_val_4_n_0_pp[12] = lut_val_4_n_0_pp[6];
assign lut_val_4_n_0_pp[11] = lut_val_4_n_0_pp[6];
assign lut_val_4_n_0_pp[10] = lut_val_4_n_0_pp[6];
assign lut_val_4_n_0_pp[9] = lut_val_4_n_0_pp[6];
assign lut_val_4_n_0_pp[8] = lut_val_4_n_0_pp[6];
assign lut_val_4_n_0_pp[7] = lut_val_4_n_0_pp[6];
wire [13:0] lut_val_4_n_1_pp;
ram_lut_cen Ur4_n_1_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_53_n[1],tdl_51_n[1],tdl_49_n[1],tdl_47_n[1],tdl_45_n[1],tdl_43_n[1] } ), .wr_en(1'b0),.data_out( lut_val_4_n_1_pp[6:0]) ) ;
defparam Ur4_n_1_pp.device_family = "STRATIXIV";
defparam Ur4_n_1_pp.init_file = "fir_core_coef_4.hex";
defparam Ur4_n_1_pp.data_width = 7;
defparam Ur4_n_1_pp.addr_width = 6;
defparam Ur4_n_1_pp.depth = 64;
defparam Ur4_n_1_pp.mem_core = "AUTO";
assign lut_val_4_n_1_pp[13] = lut_val_4_n_1_pp[6];
assign lut_val_4_n_1_pp[12] = lut_val_4_n_1_pp[6];
assign lut_val_4_n_1_pp[11] = lut_val_4_n_1_pp[6];
assign lut_val_4_n_1_pp[10] = lut_val_4_n_1_pp[6];
assign lut_val_4_n_1_pp[9] = lut_val_4_n_1_pp[6];
assign lut_val_4_n_1_pp[8] = lut_val_4_n_1_pp[6];
assign lut_val_4_n_1_pp[7] = lut_val_4_n_1_pp[6];
wire [13:0] lut_val_4_n_2_pp;
ram_lut_cen Ur4_n_2_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_53_n[2],tdl_51_n[2],tdl_49_n[2],tdl_47_n[2],tdl_45_n[2],tdl_43_n[2] } ), .wr_en(1'b0),.data_out( lut_val_4_n_2_pp[6:0]) ) ;
defparam Ur4_n_2_pp.device_family = "STRATIXIV";
defparam Ur4_n_2_pp.init_file = "fir_core_coef_4.hex";
defparam Ur4_n_2_pp.data_width = 7;
defparam Ur4_n_2_pp.addr_width = 6;
defparam Ur4_n_2_pp.depth = 64;
defparam Ur4_n_2_pp.mem_core = "AUTO";
assign lut_val_4_n_2_pp[13] = lut_val_4_n_2_pp[6];
assign lut_val_4_n_2_pp[12] = lut_val_4_n_2_pp[6];
assign lut_val_4_n_2_pp[11] = lut_val_4_n_2_pp[6];
assign lut_val_4_n_2_pp[10] = lut_val_4_n_2_pp[6];
assign lut_val_4_n_2_pp[9] = lut_val_4_n_2_pp[6];
assign lut_val_4_n_2_pp[8] = lut_val_4_n_2_pp[6];
assign lut_val_4_n_2_pp[7] = lut_val_4_n_2_pp[6];
wire [13:0] lut_val_4_n_3_pp;
ram_lut_cen Ur4_n_3_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_53_n[3],tdl_51_n[3],tdl_49_n[3],tdl_47_n[3],tdl_45_n[3],tdl_43_n[3] } ), .wr_en(1'b0),.data_out( lut_val_4_n_3_pp[6:0]) ) ;
defparam Ur4_n_3_pp.device_family = "STRATIXIV";
defparam Ur4_n_3_pp.init_file = "fir_core_coef_4.hex";
defparam Ur4_n_3_pp.data_width = 7;
defparam Ur4_n_3_pp.addr_width = 6;
defparam Ur4_n_3_pp.depth = 64;
defparam Ur4_n_3_pp.mem_core = "AUTO";
assign lut_val_4_n_3_pp[13] = lut_val_4_n_3_pp[6];
assign lut_val_4_n_3_pp[12] = lut_val_4_n_3_pp[6];
assign lut_val_4_n_3_pp[11] = lut_val_4_n_3_pp[6];
assign lut_val_4_n_3_pp[10] = lut_val_4_n_3_pp[6];
assign lut_val_4_n_3_pp[9] = lut_val_4_n_3_pp[6];
assign lut_val_4_n_3_pp[8] = lut_val_4_n_3_pp[6];
assign lut_val_4_n_3_pp[7] = lut_val_4_n_3_pp[6];
wire [13:0] lut_val_4_n_4_pp;
ram_lut_cen Ur4_n_4_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_53_n[4],tdl_51_n[4],tdl_49_n[4],tdl_47_n[4],tdl_45_n[4],tdl_43_n[4] } ), .wr_en(1'b0),.data_out( lut_val_4_n_4_pp[6:0]) ) ;
defparam Ur4_n_4_pp.device_family = "STRATIXIV";
defparam Ur4_n_4_pp.init_file = "fir_core_coef_4.hex";
defparam Ur4_n_4_pp.data_width = 7;
defparam Ur4_n_4_pp.addr_width = 6;
defparam Ur4_n_4_pp.depth = 64;
defparam Ur4_n_4_pp.mem_core = "AUTO";
assign lut_val_4_n_4_pp[13] = lut_val_4_n_4_pp[6];
assign lut_val_4_n_4_pp[12] = lut_val_4_n_4_pp[6];
assign lut_val_4_n_4_pp[11] = lut_val_4_n_4_pp[6];
assign lut_val_4_n_4_pp[10] = lut_val_4_n_4_pp[6];
assign lut_val_4_n_4_pp[9] = lut_val_4_n_4_pp[6];
assign lut_val_4_n_4_pp[8] = lut_val_4_n_4_pp[6];
assign lut_val_4_n_4_pp[7] = lut_val_4_n_4_pp[6];
wire [13:0] lut_val_4_n_5_pp;
ram_lut_cen Ur4_n_5_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_53_n[5],tdl_51_n[5],tdl_49_n[5],tdl_47_n[5],tdl_45_n[5],tdl_43_n[5] } ), .wr_en(1'b0),.data_out( lut_val_4_n_5_pp[6:0]) ) ;
defparam Ur4_n_5_pp.device_family = "STRATIXIV";
defparam Ur4_n_5_pp.init_file = "fir_core_coef_4.hex";
defparam Ur4_n_5_pp.data_width = 7;
defparam Ur4_n_5_pp.addr_width = 6;
defparam Ur4_n_5_pp.depth = 64;
defparam Ur4_n_5_pp.mem_core = "AUTO";
assign lut_val_4_n_5_pp[13] = lut_val_4_n_5_pp[6];
assign lut_val_4_n_5_pp[12] = lut_val_4_n_5_pp[6];
assign lut_val_4_n_5_pp[11] = lut_val_4_n_5_pp[6];
assign lut_val_4_n_5_pp[10] = lut_val_4_n_5_pp[6];
assign lut_val_4_n_5_pp[9] = lut_val_4_n_5_pp[6];
assign lut_val_4_n_5_pp[8] = lut_val_4_n_5_pp[6];
assign lut_val_4_n_5_pp[7] = lut_val_4_n_5_pp[6];
wire [13:0] lut_val_4_n_6_pp;
ram_lut_cen Ur4_n_6_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_53_n[6],tdl_51_n[6],tdl_49_n[6],tdl_47_n[6],tdl_45_n[6],tdl_43_n[6] } ), .wr_en(1'b0),.data_out( lut_val_4_n_6_pp[6:0]) ) ;
defparam Ur4_n_6_pp.device_family = "STRATIXIV";
defparam Ur4_n_6_pp.init_file = "fir_core_coef_4.hex";
defparam Ur4_n_6_pp.data_width = 7;
defparam Ur4_n_6_pp.addr_width = 6;
defparam Ur4_n_6_pp.depth = 64;
defparam Ur4_n_6_pp.mem_core = "AUTO";
assign lut_val_4_n_6_pp[13] = lut_val_4_n_6_pp[6];
assign lut_val_4_n_6_pp[12] = lut_val_4_n_6_pp[6];
assign lut_val_4_n_6_pp[11] = lut_val_4_n_6_pp[6];
assign lut_val_4_n_6_pp[10] = lut_val_4_n_6_pp[6];
assign lut_val_4_n_6_pp[9] = lut_val_4_n_6_pp[6];
assign lut_val_4_n_6_pp[8] = lut_val_4_n_6_pp[6];
assign lut_val_4_n_6_pp[7] = lut_val_4_n_6_pp[6];
wire [13:0] lut_val_4_n_7_pp;
ram_lut_cen Ur4_n_7_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_53_n[7],tdl_51_n[7],tdl_49_n[7],tdl_47_n[7],tdl_45_n[7],tdl_43_n[7] } ), .wr_en(1'b0),.data_out( lut_val_4_n_7_pp[6:0]) ) ;
defparam Ur4_n_7_pp.device_family = "STRATIXIV";
defparam Ur4_n_7_pp.init_file = "fir_core_coef_4.hex";
defparam Ur4_n_7_pp.data_width = 7;
defparam Ur4_n_7_pp.addr_width = 6;
defparam Ur4_n_7_pp.depth = 64;
defparam Ur4_n_7_pp.mem_core = "AUTO";
assign lut_val_4_n_7_pp[13] = lut_val_4_n_7_pp[6];
assign lut_val_4_n_7_pp[12] = lut_val_4_n_7_pp[6];
assign lut_val_4_n_7_pp[11] = lut_val_4_n_7_pp[6];
assign lut_val_4_n_7_pp[10] = lut_val_4_n_7_pp[6];
assign lut_val_4_n_7_pp[9] = lut_val_4_n_7_pp[6];
assign lut_val_4_n_7_pp[8] = lut_val_4_n_7_pp[6];
assign lut_val_4_n_7_pp[7] = lut_val_4_n_7_pp[6];
wire [13:0] lut_val_4_n_8_pp;
ram_lut_cen Ur4_n_8_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_53_n[8],tdl_51_n[8],tdl_49_n[8],tdl_47_n[8],tdl_45_n[8],tdl_43_n[8] } ), .wr_en(1'b0),.data_out( lut_val_4_n_8_pp[6:0]) ) ;
defparam Ur4_n_8_pp.device_family = "STRATIXIV";
defparam Ur4_n_8_pp.init_file = "fir_core_coef_4.hex";
defparam Ur4_n_8_pp.data_width = 7;
defparam Ur4_n_8_pp.addr_width = 6;
defparam Ur4_n_8_pp.depth = 64;
defparam Ur4_n_8_pp.mem_core = "AUTO";
assign lut_val_4_n_8_pp[13] = lut_val_4_n_8_pp[6];
assign lut_val_4_n_8_pp[12] = lut_val_4_n_8_pp[6];
assign lut_val_4_n_8_pp[11] = lut_val_4_n_8_pp[6];
assign lut_val_4_n_8_pp[10] = lut_val_4_n_8_pp[6];
assign lut_val_4_n_8_pp[9] = lut_val_4_n_8_pp[6];
assign lut_val_4_n_8_pp[8] = lut_val_4_n_8_pp[6];
assign lut_val_4_n_8_pp[7] = lut_val_4_n_8_pp[6];
wire [13:0] lut_val_4_n_9_pp;
ram_lut_cen Ur4_n_9_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_53_n[9],tdl_51_n[9],tdl_49_n[9],tdl_47_n[9],tdl_45_n[9],tdl_43_n[9] } ), .wr_en(1'b0),.data_out( lut_val_4_n_9_pp[6:0]) ) ;
defparam Ur4_n_9_pp.device_family = "STRATIXIV";
defparam Ur4_n_9_pp.init_file = "fir_core_coef_4_inv.hex";
defparam Ur4_n_9_pp.data_width = 7;
defparam Ur4_n_9_pp.addr_width = 6;
defparam Ur4_n_9_pp.depth = 64;
defparam Ur4_n_9_pp.mem_core = "AUTO";
assign lut_val_4_n_9_pp[13] = lut_val_4_n_9_pp[6];
assign lut_val_4_n_9_pp[12] = lut_val_4_n_9_pp[6];
assign lut_val_4_n_9_pp[11] = lut_val_4_n_9_pp[6];
assign lut_val_4_n_9_pp[10] = lut_val_4_n_9_pp[6];
assign lut_val_4_n_9_pp[9] = lut_val_4_n_9_pp[6];
assign lut_val_4_n_9_pp[8] = lut_val_4_n_9_pp[6];
assign lut_val_4_n_9_pp[7] = lut_val_4_n_9_pp[6];
wire [13:0] lut_val_5_n_0_pp;
ram_lut_cen Ur5_n_0_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_63_n[0],tdl_61_n[0],tdl_59_n[0],tdl_57_n[0],tdl_55_n[0] } ), .wr_en(1'b0),.data_out( lut_val_5_n_0_pp[5:0]) ) ;
defparam Ur5_n_0_pp.device_family = "STRATIXIV";
defparam Ur5_n_0_pp.init_file = "fir_core_coef_5.hex";
defparam Ur5_n_0_pp.data_width = 6;
defparam Ur5_n_0_pp.addr_width = 5;
defparam Ur5_n_0_pp.depth = 32;
defparam Ur5_n_0_pp.mem_core = "AUTO";
assign lut_val_5_n_0_pp[13] = lut_val_5_n_0_pp[5];
assign lut_val_5_n_0_pp[12] = lut_val_5_n_0_pp[5];
assign lut_val_5_n_0_pp[11] = lut_val_5_n_0_pp[5];
assign lut_val_5_n_0_pp[10] = lut_val_5_n_0_pp[5];
assign lut_val_5_n_0_pp[9] = lut_val_5_n_0_pp[5];
assign lut_val_5_n_0_pp[8] = lut_val_5_n_0_pp[5];
assign lut_val_5_n_0_pp[7] = lut_val_5_n_0_pp[5];
assign lut_val_5_n_0_pp[6] = lut_val_5_n_0_pp[5];
wire [13:0] lut_val_5_n_1_pp;
ram_lut_cen Ur5_n_1_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_63_n[1],tdl_61_n[1],tdl_59_n[1],tdl_57_n[1],tdl_55_n[1] } ), .wr_en(1'b0),.data_out( lut_val_5_n_1_pp[5:0]) ) ;
defparam Ur5_n_1_pp.device_family = "STRATIXIV";
defparam Ur5_n_1_pp.init_file = "fir_core_coef_5.hex";
defparam Ur5_n_1_pp.data_width = 6;
defparam Ur5_n_1_pp.addr_width = 5;
defparam Ur5_n_1_pp.depth = 32;
defparam Ur5_n_1_pp.mem_core = "AUTO";
assign lut_val_5_n_1_pp[13] = lut_val_5_n_1_pp[5];
assign lut_val_5_n_1_pp[12] = lut_val_5_n_1_pp[5];
assign lut_val_5_n_1_pp[11] = lut_val_5_n_1_pp[5];
assign lut_val_5_n_1_pp[10] = lut_val_5_n_1_pp[5];
assign lut_val_5_n_1_pp[9] = lut_val_5_n_1_pp[5];
assign lut_val_5_n_1_pp[8] = lut_val_5_n_1_pp[5];
assign lut_val_5_n_1_pp[7] = lut_val_5_n_1_pp[5];
assign lut_val_5_n_1_pp[6] = lut_val_5_n_1_pp[5];
wire [13:0] lut_val_5_n_2_pp;
ram_lut_cen Ur5_n_2_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_63_n[2],tdl_61_n[2],tdl_59_n[2],tdl_57_n[2],tdl_55_n[2] } ), .wr_en(1'b0),.data_out( lut_val_5_n_2_pp[5:0]) ) ;
defparam Ur5_n_2_pp.device_family = "STRATIXIV";
defparam Ur5_n_2_pp.init_file = "fir_core_coef_5.hex";
defparam Ur5_n_2_pp.data_width = 6;
defparam Ur5_n_2_pp.addr_width = 5;
defparam Ur5_n_2_pp.depth = 32;
defparam Ur5_n_2_pp.mem_core = "AUTO";
assign lut_val_5_n_2_pp[13] = lut_val_5_n_2_pp[5];
assign lut_val_5_n_2_pp[12] = lut_val_5_n_2_pp[5];
assign lut_val_5_n_2_pp[11] = lut_val_5_n_2_pp[5];
assign lut_val_5_n_2_pp[10] = lut_val_5_n_2_pp[5];
assign lut_val_5_n_2_pp[9] = lut_val_5_n_2_pp[5];
assign lut_val_5_n_2_pp[8] = lut_val_5_n_2_pp[5];
assign lut_val_5_n_2_pp[7] = lut_val_5_n_2_pp[5];
assign lut_val_5_n_2_pp[6] = lut_val_5_n_2_pp[5];
wire [13:0] lut_val_5_n_3_pp;
ram_lut_cen Ur5_n_3_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_63_n[3],tdl_61_n[3],tdl_59_n[3],tdl_57_n[3],tdl_55_n[3] } ), .wr_en(1'b0),.data_out( lut_val_5_n_3_pp[5:0]) ) ;
defparam Ur5_n_3_pp.device_family = "STRATIXIV";
defparam Ur5_n_3_pp.init_file = "fir_core_coef_5.hex";
defparam Ur5_n_3_pp.data_width = 6;
defparam Ur5_n_3_pp.addr_width = 5;
defparam Ur5_n_3_pp.depth = 32;
defparam Ur5_n_3_pp.mem_core = "AUTO";
assign lut_val_5_n_3_pp[13] = lut_val_5_n_3_pp[5];
assign lut_val_5_n_3_pp[12] = lut_val_5_n_3_pp[5];
assign lut_val_5_n_3_pp[11] = lut_val_5_n_3_pp[5];
assign lut_val_5_n_3_pp[10] = lut_val_5_n_3_pp[5];
assign lut_val_5_n_3_pp[9] = lut_val_5_n_3_pp[5];
assign lut_val_5_n_3_pp[8] = lut_val_5_n_3_pp[5];
assign lut_val_5_n_3_pp[7] = lut_val_5_n_3_pp[5];
assign lut_val_5_n_3_pp[6] = lut_val_5_n_3_pp[5];
wire [13:0] lut_val_5_n_4_pp;
ram_lut_cen Ur5_n_4_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_63_n[4],tdl_61_n[4],tdl_59_n[4],tdl_57_n[4],tdl_55_n[4] } ), .wr_en(1'b0),.data_out( lut_val_5_n_4_pp[5:0]) ) ;
defparam Ur5_n_4_pp.device_family = "STRATIXIV";
defparam Ur5_n_4_pp.init_file = "fir_core_coef_5.hex";
defparam Ur5_n_4_pp.data_width = 6;
defparam Ur5_n_4_pp.addr_width = 5;
defparam Ur5_n_4_pp.depth = 32;
defparam Ur5_n_4_pp.mem_core = "AUTO";
assign lut_val_5_n_4_pp[13] = lut_val_5_n_4_pp[5];
assign lut_val_5_n_4_pp[12] = lut_val_5_n_4_pp[5];
assign lut_val_5_n_4_pp[11] = lut_val_5_n_4_pp[5];
assign lut_val_5_n_4_pp[10] = lut_val_5_n_4_pp[5];
assign lut_val_5_n_4_pp[9] = lut_val_5_n_4_pp[5];
assign lut_val_5_n_4_pp[8] = lut_val_5_n_4_pp[5];
assign lut_val_5_n_4_pp[7] = lut_val_5_n_4_pp[5];
assign lut_val_5_n_4_pp[6] = lut_val_5_n_4_pp[5];
wire [13:0] lut_val_5_n_5_pp;
ram_lut_cen Ur5_n_5_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_63_n[5],tdl_61_n[5],tdl_59_n[5],tdl_57_n[5],tdl_55_n[5] } ), .wr_en(1'b0),.data_out( lut_val_5_n_5_pp[5:0]) ) ;
defparam Ur5_n_5_pp.device_family = "STRATIXIV";
defparam Ur5_n_5_pp.init_file = "fir_core_coef_5.hex";
defparam Ur5_n_5_pp.data_width = 6;
defparam Ur5_n_5_pp.addr_width = 5;
defparam Ur5_n_5_pp.depth = 32;
defparam Ur5_n_5_pp.mem_core = "AUTO";
assign lut_val_5_n_5_pp[13] = lut_val_5_n_5_pp[5];
assign lut_val_5_n_5_pp[12] = lut_val_5_n_5_pp[5];
assign lut_val_5_n_5_pp[11] = lut_val_5_n_5_pp[5];
assign lut_val_5_n_5_pp[10] = lut_val_5_n_5_pp[5];
assign lut_val_5_n_5_pp[9] = lut_val_5_n_5_pp[5];
assign lut_val_5_n_5_pp[8] = lut_val_5_n_5_pp[5];
assign lut_val_5_n_5_pp[7] = lut_val_5_n_5_pp[5];
assign lut_val_5_n_5_pp[6] = lut_val_5_n_5_pp[5];
wire [13:0] lut_val_5_n_6_pp;
ram_lut_cen Ur5_n_6_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_63_n[6],tdl_61_n[6],tdl_59_n[6],tdl_57_n[6],tdl_55_n[6] } ), .wr_en(1'b0),.data_out( lut_val_5_n_6_pp[5:0]) ) ;
defparam Ur5_n_6_pp.device_family = "STRATIXIV";
defparam Ur5_n_6_pp.init_file = "fir_core_coef_5.hex";
defparam Ur5_n_6_pp.data_width = 6;
defparam Ur5_n_6_pp.addr_width = 5;
defparam Ur5_n_6_pp.depth = 32;
defparam Ur5_n_6_pp.mem_core = "AUTO";
assign lut_val_5_n_6_pp[13] = lut_val_5_n_6_pp[5];
assign lut_val_5_n_6_pp[12] = lut_val_5_n_6_pp[5];
assign lut_val_5_n_6_pp[11] = lut_val_5_n_6_pp[5];
assign lut_val_5_n_6_pp[10] = lut_val_5_n_6_pp[5];
assign lut_val_5_n_6_pp[9] = lut_val_5_n_6_pp[5];
assign lut_val_5_n_6_pp[8] = lut_val_5_n_6_pp[5];
assign lut_val_5_n_6_pp[7] = lut_val_5_n_6_pp[5];
assign lut_val_5_n_6_pp[6] = lut_val_5_n_6_pp[5];
wire [13:0] lut_val_5_n_7_pp;
ram_lut_cen Ur5_n_7_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_63_n[7],tdl_61_n[7],tdl_59_n[7],tdl_57_n[7],tdl_55_n[7] } ), .wr_en(1'b0),.data_out( lut_val_5_n_7_pp[5:0]) ) ;
defparam Ur5_n_7_pp.device_family = "STRATIXIV";
defparam Ur5_n_7_pp.init_file = "fir_core_coef_5.hex";
defparam Ur5_n_7_pp.data_width = 6;
defparam Ur5_n_7_pp.addr_width = 5;
defparam Ur5_n_7_pp.depth = 32;
defparam Ur5_n_7_pp.mem_core = "AUTO";
assign lut_val_5_n_7_pp[13] = lut_val_5_n_7_pp[5];
assign lut_val_5_n_7_pp[12] = lut_val_5_n_7_pp[5];
assign lut_val_5_n_7_pp[11] = lut_val_5_n_7_pp[5];
assign lut_val_5_n_7_pp[10] = lut_val_5_n_7_pp[5];
assign lut_val_5_n_7_pp[9] = lut_val_5_n_7_pp[5];
assign lut_val_5_n_7_pp[8] = lut_val_5_n_7_pp[5];
assign lut_val_5_n_7_pp[7] = lut_val_5_n_7_pp[5];
assign lut_val_5_n_7_pp[6] = lut_val_5_n_7_pp[5];
wire [13:0] lut_val_5_n_8_pp;
ram_lut_cen Ur5_n_8_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_63_n[8],tdl_61_n[8],tdl_59_n[8],tdl_57_n[8],tdl_55_n[8] } ), .wr_en(1'b0),.data_out( lut_val_5_n_8_pp[5:0]) ) ;
defparam Ur5_n_8_pp.device_family = "STRATIXIV";
defparam Ur5_n_8_pp.init_file = "fir_core_coef_5.hex";
defparam Ur5_n_8_pp.data_width = 6;
defparam Ur5_n_8_pp.addr_width = 5;
defparam Ur5_n_8_pp.depth = 32;
defparam Ur5_n_8_pp.mem_core = "AUTO";
assign lut_val_5_n_8_pp[13] = lut_val_5_n_8_pp[5];
assign lut_val_5_n_8_pp[12] = lut_val_5_n_8_pp[5];
assign lut_val_5_n_8_pp[11] = lut_val_5_n_8_pp[5];
assign lut_val_5_n_8_pp[10] = lut_val_5_n_8_pp[5];
assign lut_val_5_n_8_pp[9] = lut_val_5_n_8_pp[5];
assign lut_val_5_n_8_pp[8] = lut_val_5_n_8_pp[5];
assign lut_val_5_n_8_pp[7] = lut_val_5_n_8_pp[5];
assign lut_val_5_n_8_pp[6] = lut_val_5_n_8_pp[5];
wire [13:0] lut_val_5_n_9_pp;
ram_lut_cen Ur5_n_9_pp(.clk_in(clk),  .gclk_en(clk_en),.clk_out(clk), .addr_in( {tdl_63_n[9],tdl_61_n[9],tdl_59_n[9],tdl_57_n[9],tdl_55_n[9] } ), .wr_en(1'b0),.data_out( lut_val_5_n_9_pp[5:0]) ) ;
defparam Ur5_n_9_pp.device_family = "STRATIXIV";
defparam Ur5_n_9_pp.init_file = "fir_core_coef_5_inv.hex";
defparam Ur5_n_9_pp.data_width = 6;
defparam Ur5_n_9_pp.addr_width = 5;
defparam Ur5_n_9_pp.depth = 32;
defparam Ur5_n_9_pp.mem_core = "AUTO";
assign lut_val_5_n_9_pp[13] = lut_val_5_n_9_pp[5];
assign lut_val_5_n_9_pp[12] = lut_val_5_n_9_pp[5];
assign lut_val_5_n_9_pp[11] = lut_val_5_n_9_pp[5];
assign lut_val_5_n_9_pp[10] = lut_val_5_n_9_pp[5];
assign lut_val_5_n_9_pp[9] = lut_val_5_n_9_pp[5];
assign lut_val_5_n_9_pp[8] = lut_val_5_n_9_pp[5];
assign lut_val_5_n_9_pp[7] = lut_val_5_n_9_pp[5];
assign lut_val_5_n_9_pp[6] = lut_val_5_n_9_pp[5];


// ---- partial product adder tree ----

wire [22:0] lut_0_bit_0_fill;
wire [22:0] lut_0_bit_1_fill;
wire [22:0] lut_0_bit_2_fill;
wire [22:0] lut_0_bit_3_fill;
wire [22:0] lut_0_bit_4_fill;
wire [22:0] lut_0_bit_5_fill;
wire [22:0] lut_0_bit_6_fill;
wire [22:0] lut_0_bit_7_fill;
wire [22:0] lut_0_bit_8_fill;
wire [22:0] lut_0_bit_9_fill;
assign lut_0_bit_0_fill = {lut_val_0_n_0_pp[13], lut_val_0_n_0_pp[13], lut_val_0_n_0_pp[13], lut_val_0_n_0_pp[13], lut_val_0_n_0_pp[13], lut_val_0_n_0_pp[13], lut_val_0_n_0_pp[13], lut_val_0_n_0_pp[13], lut_val_0_n_0_pp[13],  lut_val_0_n_0_pp };
assign lut_0_bit_1_fill = {lut_val_0_n_1_pp[13], lut_val_0_n_1_pp[13], lut_val_0_n_1_pp[13], lut_val_0_n_1_pp[13], lut_val_0_n_1_pp[13], lut_val_0_n_1_pp[13], lut_val_0_n_1_pp[13], lut_val_0_n_1_pp[13],  lut_val_0_n_1_pp, 1'd0 };
assign lut_0_bit_2_fill = {lut_val_0_n_2_pp[13], lut_val_0_n_2_pp[13], lut_val_0_n_2_pp[13], lut_val_0_n_2_pp[13], lut_val_0_n_2_pp[13], lut_val_0_n_2_pp[13], lut_val_0_n_2_pp[13],  lut_val_0_n_2_pp, 2'd0 };
assign lut_0_bit_3_fill = {lut_val_0_n_3_pp[13], lut_val_0_n_3_pp[13], lut_val_0_n_3_pp[13], lut_val_0_n_3_pp[13], lut_val_0_n_3_pp[13], lut_val_0_n_3_pp[13],  lut_val_0_n_3_pp, 3'd0 };
assign lut_0_bit_4_fill = {lut_val_0_n_4_pp[13], lut_val_0_n_4_pp[13], lut_val_0_n_4_pp[13], lut_val_0_n_4_pp[13], lut_val_0_n_4_pp[13],  lut_val_0_n_4_pp, 4'd0 };
assign lut_0_bit_5_fill = {lut_val_0_n_5_pp[13], lut_val_0_n_5_pp[13], lut_val_0_n_5_pp[13], lut_val_0_n_5_pp[13],  lut_val_0_n_5_pp, 5'd0 };
assign lut_0_bit_6_fill = {lut_val_0_n_6_pp[13], lut_val_0_n_6_pp[13], lut_val_0_n_6_pp[13],  lut_val_0_n_6_pp, 6'd0 };
assign lut_0_bit_7_fill = {lut_val_0_n_7_pp[13], lut_val_0_n_7_pp[13],  lut_val_0_n_7_pp, 7'd0 };
assign lut_0_bit_8_fill = {lut_val_0_n_8_pp[13],  lut_val_0_n_8_pp, 8'd0 };
assign lut_0_bit_9_fill = { lut_val_0_n_9_pp, 9'd0 };
wire [24:0] tree_0_pp_l_0_n_0_n;
tsadd_lpm_cen Uadd_0_lut_l_0_n_0_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_0_bit_0_fill), .cin(lut_0_bit_1_fill), .bin(lut_0_bit_2_fill), .res(tree_0_pp_l_0_n_0_n) );
defparam Uadd_0_lut_l_0_n_0_n.IN_WIDTH = 23;
defparam Uadd_0_lut_l_0_n_0_n.PIPE_DEPTH = 1;
wire [24:0] tree_0_pp_l_0_n_1_n;
tsadd_lpm_cen Uadd_0_lut_l_0_n_1_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_0_bit_3_fill), .cin(lut_0_bit_4_fill), .bin(lut_0_bit_5_fill), .res(tree_0_pp_l_0_n_1_n) );
defparam Uadd_0_lut_l_0_n_1_n.IN_WIDTH = 23;
defparam Uadd_0_lut_l_0_n_1_n.PIPE_DEPTH = 1;
wire [24:0] tree_0_pp_l_0_n_2_n;
tsadd_lpm_cen Uadd_0_lut_l_0_n_2_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_0_bit_6_fill), .cin(lut_0_bit_7_fill), .bin(lut_0_bit_8_fill), .res(tree_0_pp_l_0_n_2_n) );
defparam Uadd_0_lut_l_0_n_2_n.IN_WIDTH = 23;
defparam Uadd_0_lut_l_0_n_2_n.PIPE_DEPTH = 1;
wire [24:0] tree_0_pp_l_0_n_3_n;
tsadd_lpm_cen Uadd_0_lut_l_0_n_3_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_0_bit_9_fill), .cin(23'd0), .bin(23'd0), .res(tree_0_pp_l_0_n_3_n) );
defparam Uadd_0_lut_l_0_n_3_n.IN_WIDTH = 23;
defparam Uadd_0_lut_l_0_n_3_n.PIPE_DEPTH = 1;

wire [26:0] tree_0_pp_l_1_n_0_n;
tsadd_lpm_cen Uadd_0_lut_l_1_n_0_n (.clk(clk),  .gclk_en(clk_en), .ain(tree_0_pp_l_0_n_0_n), .cin(tree_0_pp_l_0_n_1_n), .bin(tree_0_pp_l_0_n_2_n), .res(tree_0_pp_l_1_n_0_n) );
defparam Uadd_0_lut_l_1_n_0_n.IN_WIDTH = 25;
defparam Uadd_0_lut_l_1_n_0_n.PIPE_DEPTH = 1;
wire [26:0] tree_0_pp_l_1_n_1_n;
tsadd_lpm_cen Uadd_0_lut_l_1_n_1_n (.clk(clk),  .gclk_en(clk_en), .ain(tree_0_pp_l_0_n_3_n), .cin(25'd0), .bin(25'd0), .res(tree_0_pp_l_1_n_1_n) );
defparam Uadd_0_lut_l_1_n_1_n.IN_WIDTH = 25;
defparam Uadd_0_lut_l_1_n_1_n.PIPE_DEPTH = 1;

wire [28:0] tree_0_pp_l_2_n_0_n;
tsadd_lpm_cen Uadd_0_lut_l_2_n_0_n (.clk(clk),  .gclk_en(clk_en), .ain(tree_0_pp_l_1_n_0_n), .cin(tree_0_pp_l_1_n_1_n), .bin(27'd0), .res(tree_0_pp_l_2_n_0_n) );
defparam Uadd_0_lut_l_2_n_0_n.IN_WIDTH = 27;
defparam Uadd_0_lut_l_2_n_0_n.PIPE_DEPTH = 1;

wire [28:0] lut_val_0_n;
assign lut_val_0_n=tree_0_pp_l_2_n_0_n;


// ---- partial product adder tree ----

wire [22:0] lut_1_bit_0_fill;
wire [22:0] lut_1_bit_1_fill;
wire [22:0] lut_1_bit_2_fill;
wire [22:0] lut_1_bit_3_fill;
wire [22:0] lut_1_bit_4_fill;
wire [22:0] lut_1_bit_5_fill;
wire [22:0] lut_1_bit_6_fill;
wire [22:0] lut_1_bit_7_fill;
wire [22:0] lut_1_bit_8_fill;
wire [22:0] lut_1_bit_9_fill;
assign lut_1_bit_0_fill = {lut_val_1_n_0_pp[13], lut_val_1_n_0_pp[13], lut_val_1_n_0_pp[13], lut_val_1_n_0_pp[13], lut_val_1_n_0_pp[13], lut_val_1_n_0_pp[13], lut_val_1_n_0_pp[13], lut_val_1_n_0_pp[13], lut_val_1_n_0_pp[13],  lut_val_1_n_0_pp };
assign lut_1_bit_1_fill = {lut_val_1_n_1_pp[13], lut_val_1_n_1_pp[13], lut_val_1_n_1_pp[13], lut_val_1_n_1_pp[13], lut_val_1_n_1_pp[13], lut_val_1_n_1_pp[13], lut_val_1_n_1_pp[13], lut_val_1_n_1_pp[13],  lut_val_1_n_1_pp, 1'd0 };
assign lut_1_bit_2_fill = {lut_val_1_n_2_pp[13], lut_val_1_n_2_pp[13], lut_val_1_n_2_pp[13], lut_val_1_n_2_pp[13], lut_val_1_n_2_pp[13], lut_val_1_n_2_pp[13], lut_val_1_n_2_pp[13],  lut_val_1_n_2_pp, 2'd0 };
assign lut_1_bit_3_fill = {lut_val_1_n_3_pp[13], lut_val_1_n_3_pp[13], lut_val_1_n_3_pp[13], lut_val_1_n_3_pp[13], lut_val_1_n_3_pp[13], lut_val_1_n_3_pp[13],  lut_val_1_n_3_pp, 3'd0 };
assign lut_1_bit_4_fill = {lut_val_1_n_4_pp[13], lut_val_1_n_4_pp[13], lut_val_1_n_4_pp[13], lut_val_1_n_4_pp[13], lut_val_1_n_4_pp[13],  lut_val_1_n_4_pp, 4'd0 };
assign lut_1_bit_5_fill = {lut_val_1_n_5_pp[13], lut_val_1_n_5_pp[13], lut_val_1_n_5_pp[13], lut_val_1_n_5_pp[13],  lut_val_1_n_5_pp, 5'd0 };
assign lut_1_bit_6_fill = {lut_val_1_n_6_pp[13], lut_val_1_n_6_pp[13], lut_val_1_n_6_pp[13],  lut_val_1_n_6_pp, 6'd0 };
assign lut_1_bit_7_fill = {lut_val_1_n_7_pp[13], lut_val_1_n_7_pp[13],  lut_val_1_n_7_pp, 7'd0 };
assign lut_1_bit_8_fill = {lut_val_1_n_8_pp[13],  lut_val_1_n_8_pp, 8'd0 };
assign lut_1_bit_9_fill = { lut_val_1_n_9_pp, 9'd0 };
wire [24:0] tree_1_pp_l_0_n_0_n;
tsadd_lpm_cen Uadd_1_lut_l_0_n_0_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_1_bit_0_fill), .cin(lut_1_bit_1_fill), .bin(lut_1_bit_2_fill), .res(tree_1_pp_l_0_n_0_n) );
defparam Uadd_1_lut_l_0_n_0_n.IN_WIDTH = 23;
defparam Uadd_1_lut_l_0_n_0_n.PIPE_DEPTH = 1;
wire [24:0] tree_1_pp_l_0_n_1_n;
tsadd_lpm_cen Uadd_1_lut_l_0_n_1_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_1_bit_3_fill), .cin(lut_1_bit_4_fill), .bin(lut_1_bit_5_fill), .res(tree_1_pp_l_0_n_1_n) );
defparam Uadd_1_lut_l_0_n_1_n.IN_WIDTH = 23;
defparam Uadd_1_lut_l_0_n_1_n.PIPE_DEPTH = 1;
wire [24:0] tree_1_pp_l_0_n_2_n;
tsadd_lpm_cen Uadd_1_lut_l_0_n_2_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_1_bit_6_fill), .cin(lut_1_bit_7_fill), .bin(lut_1_bit_8_fill), .res(tree_1_pp_l_0_n_2_n) );
defparam Uadd_1_lut_l_0_n_2_n.IN_WIDTH = 23;
defparam Uadd_1_lut_l_0_n_2_n.PIPE_DEPTH = 1;
wire [24:0] tree_1_pp_l_0_n_3_n;
tsadd_lpm_cen Uadd_1_lut_l_0_n_3_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_1_bit_9_fill), .cin(23'd0), .bin(23'd0), .res(tree_1_pp_l_0_n_3_n) );
defparam Uadd_1_lut_l_0_n_3_n.IN_WIDTH = 23;
defparam Uadd_1_lut_l_0_n_3_n.PIPE_DEPTH = 1;

wire [26:0] tree_1_pp_l_1_n_0_n;
tsadd_lpm_cen Uadd_1_lut_l_1_n_0_n (.clk(clk),  .gclk_en(clk_en), .ain(tree_1_pp_l_0_n_0_n), .cin(tree_1_pp_l_0_n_1_n), .bin(tree_1_pp_l_0_n_2_n), .res(tree_1_pp_l_1_n_0_n) );
defparam Uadd_1_lut_l_1_n_0_n.IN_WIDTH = 25;
defparam Uadd_1_lut_l_1_n_0_n.PIPE_DEPTH = 1;
wire [26:0] tree_1_pp_l_1_n_1_n;
tsadd_lpm_cen Uadd_1_lut_l_1_n_1_n (.clk(clk),  .gclk_en(clk_en), .ain(tree_1_pp_l_0_n_3_n), .cin(25'd0), .bin(25'd0), .res(tree_1_pp_l_1_n_1_n) );
defparam Uadd_1_lut_l_1_n_1_n.IN_WIDTH = 25;
defparam Uadd_1_lut_l_1_n_1_n.PIPE_DEPTH = 1;

wire [28:0] tree_1_pp_l_2_n_0_n;
tsadd_lpm_cen Uadd_1_lut_l_2_n_0_n (.clk(clk),  .gclk_en(clk_en), .ain(tree_1_pp_l_1_n_0_n), .cin(tree_1_pp_l_1_n_1_n), .bin(27'd0), .res(tree_1_pp_l_2_n_0_n) );
defparam Uadd_1_lut_l_2_n_0_n.IN_WIDTH = 27;
defparam Uadd_1_lut_l_2_n_0_n.PIPE_DEPTH = 1;

wire [28:0] lut_val_1_n;
assign lut_val_1_n=tree_1_pp_l_2_n_0_n;


// ---- partial product adder tree ----

wire [22:0] lut_2_bit_0_fill;
wire [22:0] lut_2_bit_1_fill;
wire [22:0] lut_2_bit_2_fill;
wire [22:0] lut_2_bit_3_fill;
wire [22:0] lut_2_bit_4_fill;
wire [22:0] lut_2_bit_5_fill;
wire [22:0] lut_2_bit_6_fill;
wire [22:0] lut_2_bit_7_fill;
wire [22:0] lut_2_bit_8_fill;
wire [22:0] lut_2_bit_9_fill;
assign lut_2_bit_0_fill = {lut_val_2_n_0_pp[13], lut_val_2_n_0_pp[13], lut_val_2_n_0_pp[13], lut_val_2_n_0_pp[13], lut_val_2_n_0_pp[13], lut_val_2_n_0_pp[13], lut_val_2_n_0_pp[13], lut_val_2_n_0_pp[13], lut_val_2_n_0_pp[13],  lut_val_2_n_0_pp };
assign lut_2_bit_1_fill = {lut_val_2_n_1_pp[13], lut_val_2_n_1_pp[13], lut_val_2_n_1_pp[13], lut_val_2_n_1_pp[13], lut_val_2_n_1_pp[13], lut_val_2_n_1_pp[13], lut_val_2_n_1_pp[13], lut_val_2_n_1_pp[13],  lut_val_2_n_1_pp, 1'd0 };
assign lut_2_bit_2_fill = {lut_val_2_n_2_pp[13], lut_val_2_n_2_pp[13], lut_val_2_n_2_pp[13], lut_val_2_n_2_pp[13], lut_val_2_n_2_pp[13], lut_val_2_n_2_pp[13], lut_val_2_n_2_pp[13],  lut_val_2_n_2_pp, 2'd0 };
assign lut_2_bit_3_fill = {lut_val_2_n_3_pp[13], lut_val_2_n_3_pp[13], lut_val_2_n_3_pp[13], lut_val_2_n_3_pp[13], lut_val_2_n_3_pp[13], lut_val_2_n_3_pp[13],  lut_val_2_n_3_pp, 3'd0 };
assign lut_2_bit_4_fill = {lut_val_2_n_4_pp[13], lut_val_2_n_4_pp[13], lut_val_2_n_4_pp[13], lut_val_2_n_4_pp[13], lut_val_2_n_4_pp[13],  lut_val_2_n_4_pp, 4'd0 };
assign lut_2_bit_5_fill = {lut_val_2_n_5_pp[13], lut_val_2_n_5_pp[13], lut_val_2_n_5_pp[13], lut_val_2_n_5_pp[13],  lut_val_2_n_5_pp, 5'd0 };
assign lut_2_bit_6_fill = {lut_val_2_n_6_pp[13], lut_val_2_n_6_pp[13], lut_val_2_n_6_pp[13],  lut_val_2_n_6_pp, 6'd0 };
assign lut_2_bit_7_fill = {lut_val_2_n_7_pp[13], lut_val_2_n_7_pp[13],  lut_val_2_n_7_pp, 7'd0 };
assign lut_2_bit_8_fill = {lut_val_2_n_8_pp[13],  lut_val_2_n_8_pp, 8'd0 };
assign lut_2_bit_9_fill = { lut_val_2_n_9_pp, 9'd0 };
wire [24:0] tree_2_pp_l_0_n_0_n;
tsadd_lpm_cen Uadd_2_lut_l_0_n_0_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_2_bit_0_fill), .cin(lut_2_bit_1_fill), .bin(lut_2_bit_2_fill), .res(tree_2_pp_l_0_n_0_n) );
defparam Uadd_2_lut_l_0_n_0_n.IN_WIDTH = 23;
defparam Uadd_2_lut_l_0_n_0_n.PIPE_DEPTH = 1;
wire [24:0] tree_2_pp_l_0_n_1_n;
tsadd_lpm_cen Uadd_2_lut_l_0_n_1_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_2_bit_3_fill), .cin(lut_2_bit_4_fill), .bin(lut_2_bit_5_fill), .res(tree_2_pp_l_0_n_1_n) );
defparam Uadd_2_lut_l_0_n_1_n.IN_WIDTH = 23;
defparam Uadd_2_lut_l_0_n_1_n.PIPE_DEPTH = 1;
wire [24:0] tree_2_pp_l_0_n_2_n;
tsadd_lpm_cen Uadd_2_lut_l_0_n_2_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_2_bit_6_fill), .cin(lut_2_bit_7_fill), .bin(lut_2_bit_8_fill), .res(tree_2_pp_l_0_n_2_n) );
defparam Uadd_2_lut_l_0_n_2_n.IN_WIDTH = 23;
defparam Uadd_2_lut_l_0_n_2_n.PIPE_DEPTH = 1;
wire [24:0] tree_2_pp_l_0_n_3_n;
tsadd_lpm_cen Uadd_2_lut_l_0_n_3_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_2_bit_9_fill), .cin(23'd0), .bin(23'd0), .res(tree_2_pp_l_0_n_3_n) );
defparam Uadd_2_lut_l_0_n_3_n.IN_WIDTH = 23;
defparam Uadd_2_lut_l_0_n_3_n.PIPE_DEPTH = 1;

wire [26:0] tree_2_pp_l_1_n_0_n;
tsadd_lpm_cen Uadd_2_lut_l_1_n_0_n (.clk(clk),  .gclk_en(clk_en), .ain(tree_2_pp_l_0_n_0_n), .cin(tree_2_pp_l_0_n_1_n), .bin(tree_2_pp_l_0_n_2_n), .res(tree_2_pp_l_1_n_0_n) );
defparam Uadd_2_lut_l_1_n_0_n.IN_WIDTH = 25;
defparam Uadd_2_lut_l_1_n_0_n.PIPE_DEPTH = 1;
wire [26:0] tree_2_pp_l_1_n_1_n;
tsadd_lpm_cen Uadd_2_lut_l_1_n_1_n (.clk(clk),  .gclk_en(clk_en), .ain(tree_2_pp_l_0_n_3_n), .cin(25'd0), .bin(25'd0), .res(tree_2_pp_l_1_n_1_n) );
defparam Uadd_2_lut_l_1_n_1_n.IN_WIDTH = 25;
defparam Uadd_2_lut_l_1_n_1_n.PIPE_DEPTH = 1;

wire [28:0] tree_2_pp_l_2_n_0_n;
tsadd_lpm_cen Uadd_2_lut_l_2_n_0_n (.clk(clk),  .gclk_en(clk_en), .ain(tree_2_pp_l_1_n_0_n), .cin(tree_2_pp_l_1_n_1_n), .bin(27'd0), .res(tree_2_pp_l_2_n_0_n) );
defparam Uadd_2_lut_l_2_n_0_n.IN_WIDTH = 27;
defparam Uadd_2_lut_l_2_n_0_n.PIPE_DEPTH = 1;

wire [28:0] lut_val_2_n;
assign lut_val_2_n=tree_2_pp_l_2_n_0_n;


// ---- partial product adder tree ----

wire [22:0] lut_3_bit_0_fill;
wire [22:0] lut_3_bit_1_fill;
wire [22:0] lut_3_bit_2_fill;
wire [22:0] lut_3_bit_3_fill;
wire [22:0] lut_3_bit_4_fill;
wire [22:0] lut_3_bit_5_fill;
wire [22:0] lut_3_bit_6_fill;
wire [22:0] lut_3_bit_7_fill;
wire [22:0] lut_3_bit_8_fill;
wire [22:0] lut_3_bit_9_fill;
assign lut_3_bit_0_fill = {lut_val_3_n_0_pp[13], lut_val_3_n_0_pp[13], lut_val_3_n_0_pp[13], lut_val_3_n_0_pp[13], lut_val_3_n_0_pp[13], lut_val_3_n_0_pp[13], lut_val_3_n_0_pp[13], lut_val_3_n_0_pp[13], lut_val_3_n_0_pp[13],  lut_val_3_n_0_pp };
assign lut_3_bit_1_fill = {lut_val_3_n_1_pp[13], lut_val_3_n_1_pp[13], lut_val_3_n_1_pp[13], lut_val_3_n_1_pp[13], lut_val_3_n_1_pp[13], lut_val_3_n_1_pp[13], lut_val_3_n_1_pp[13], lut_val_3_n_1_pp[13],  lut_val_3_n_1_pp, 1'd0 };
assign lut_3_bit_2_fill = {lut_val_3_n_2_pp[13], lut_val_3_n_2_pp[13], lut_val_3_n_2_pp[13], lut_val_3_n_2_pp[13], lut_val_3_n_2_pp[13], lut_val_3_n_2_pp[13], lut_val_3_n_2_pp[13],  lut_val_3_n_2_pp, 2'd0 };
assign lut_3_bit_3_fill = {lut_val_3_n_3_pp[13], lut_val_3_n_3_pp[13], lut_val_3_n_3_pp[13], lut_val_3_n_3_pp[13], lut_val_3_n_3_pp[13], lut_val_3_n_3_pp[13],  lut_val_3_n_3_pp, 3'd0 };
assign lut_3_bit_4_fill = {lut_val_3_n_4_pp[13], lut_val_3_n_4_pp[13], lut_val_3_n_4_pp[13], lut_val_3_n_4_pp[13], lut_val_3_n_4_pp[13],  lut_val_3_n_4_pp, 4'd0 };
assign lut_3_bit_5_fill = {lut_val_3_n_5_pp[13], lut_val_3_n_5_pp[13], lut_val_3_n_5_pp[13], lut_val_3_n_5_pp[13],  lut_val_3_n_5_pp, 5'd0 };
assign lut_3_bit_6_fill = {lut_val_3_n_6_pp[13], lut_val_3_n_6_pp[13], lut_val_3_n_6_pp[13],  lut_val_3_n_6_pp, 6'd0 };
assign lut_3_bit_7_fill = {lut_val_3_n_7_pp[13], lut_val_3_n_7_pp[13],  lut_val_3_n_7_pp, 7'd0 };
assign lut_3_bit_8_fill = {lut_val_3_n_8_pp[13],  lut_val_3_n_8_pp, 8'd0 };
assign lut_3_bit_9_fill = { lut_val_3_n_9_pp, 9'd0 };
wire [24:0] tree_3_pp_l_0_n_0_n;
tsadd_lpm_cen Uadd_3_lut_l_0_n_0_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_3_bit_0_fill), .cin(lut_3_bit_1_fill), .bin(lut_3_bit_2_fill), .res(tree_3_pp_l_0_n_0_n) );
defparam Uadd_3_lut_l_0_n_0_n.IN_WIDTH = 23;
defparam Uadd_3_lut_l_0_n_0_n.PIPE_DEPTH = 1;
wire [24:0] tree_3_pp_l_0_n_1_n;
tsadd_lpm_cen Uadd_3_lut_l_0_n_1_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_3_bit_3_fill), .cin(lut_3_bit_4_fill), .bin(lut_3_bit_5_fill), .res(tree_3_pp_l_0_n_1_n) );
defparam Uadd_3_lut_l_0_n_1_n.IN_WIDTH = 23;
defparam Uadd_3_lut_l_0_n_1_n.PIPE_DEPTH = 1;
wire [24:0] tree_3_pp_l_0_n_2_n;
tsadd_lpm_cen Uadd_3_lut_l_0_n_2_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_3_bit_6_fill), .cin(lut_3_bit_7_fill), .bin(lut_3_bit_8_fill), .res(tree_3_pp_l_0_n_2_n) );
defparam Uadd_3_lut_l_0_n_2_n.IN_WIDTH = 23;
defparam Uadd_3_lut_l_0_n_2_n.PIPE_DEPTH = 1;
wire [24:0] tree_3_pp_l_0_n_3_n;
tsadd_lpm_cen Uadd_3_lut_l_0_n_3_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_3_bit_9_fill), .cin(23'd0), .bin(23'd0), .res(tree_3_pp_l_0_n_3_n) );
defparam Uadd_3_lut_l_0_n_3_n.IN_WIDTH = 23;
defparam Uadd_3_lut_l_0_n_3_n.PIPE_DEPTH = 1;

wire [26:0] tree_3_pp_l_1_n_0_n;
tsadd_lpm_cen Uadd_3_lut_l_1_n_0_n (.clk(clk),  .gclk_en(clk_en), .ain(tree_3_pp_l_0_n_0_n), .cin(tree_3_pp_l_0_n_1_n), .bin(tree_3_pp_l_0_n_2_n), .res(tree_3_pp_l_1_n_0_n) );
defparam Uadd_3_lut_l_1_n_0_n.IN_WIDTH = 25;
defparam Uadd_3_lut_l_1_n_0_n.PIPE_DEPTH = 1;
wire [26:0] tree_3_pp_l_1_n_1_n;
tsadd_lpm_cen Uadd_3_lut_l_1_n_1_n (.clk(clk),  .gclk_en(clk_en), .ain(tree_3_pp_l_0_n_3_n), .cin(25'd0), .bin(25'd0), .res(tree_3_pp_l_1_n_1_n) );
defparam Uadd_3_lut_l_1_n_1_n.IN_WIDTH = 25;
defparam Uadd_3_lut_l_1_n_1_n.PIPE_DEPTH = 1;

wire [28:0] tree_3_pp_l_2_n_0_n;
tsadd_lpm_cen Uadd_3_lut_l_2_n_0_n (.clk(clk),  .gclk_en(clk_en), .ain(tree_3_pp_l_1_n_0_n), .cin(tree_3_pp_l_1_n_1_n), .bin(27'd0), .res(tree_3_pp_l_2_n_0_n) );
defparam Uadd_3_lut_l_2_n_0_n.IN_WIDTH = 27;
defparam Uadd_3_lut_l_2_n_0_n.PIPE_DEPTH = 1;

wire [28:0] lut_val_3_n;
assign lut_val_3_n=tree_3_pp_l_2_n_0_n;


// ---- partial product adder tree ----

wire [22:0] lut_4_bit_0_fill;
wire [22:0] lut_4_bit_1_fill;
wire [22:0] lut_4_bit_2_fill;
wire [22:0] lut_4_bit_3_fill;
wire [22:0] lut_4_bit_4_fill;
wire [22:0] lut_4_bit_5_fill;
wire [22:0] lut_4_bit_6_fill;
wire [22:0] lut_4_bit_7_fill;
wire [22:0] lut_4_bit_8_fill;
wire [22:0] lut_4_bit_9_fill;
assign lut_4_bit_0_fill = {lut_val_4_n_0_pp[13], lut_val_4_n_0_pp[13], lut_val_4_n_0_pp[13], lut_val_4_n_0_pp[13], lut_val_4_n_0_pp[13], lut_val_4_n_0_pp[13], lut_val_4_n_0_pp[13], lut_val_4_n_0_pp[13], lut_val_4_n_0_pp[13],  lut_val_4_n_0_pp };
assign lut_4_bit_1_fill = {lut_val_4_n_1_pp[13], lut_val_4_n_1_pp[13], lut_val_4_n_1_pp[13], lut_val_4_n_1_pp[13], lut_val_4_n_1_pp[13], lut_val_4_n_1_pp[13], lut_val_4_n_1_pp[13], lut_val_4_n_1_pp[13],  lut_val_4_n_1_pp, 1'd0 };
assign lut_4_bit_2_fill = {lut_val_4_n_2_pp[13], lut_val_4_n_2_pp[13], lut_val_4_n_2_pp[13], lut_val_4_n_2_pp[13], lut_val_4_n_2_pp[13], lut_val_4_n_2_pp[13], lut_val_4_n_2_pp[13],  lut_val_4_n_2_pp, 2'd0 };
assign lut_4_bit_3_fill = {lut_val_4_n_3_pp[13], lut_val_4_n_3_pp[13], lut_val_4_n_3_pp[13], lut_val_4_n_3_pp[13], lut_val_4_n_3_pp[13], lut_val_4_n_3_pp[13],  lut_val_4_n_3_pp, 3'd0 };
assign lut_4_bit_4_fill = {lut_val_4_n_4_pp[13], lut_val_4_n_4_pp[13], lut_val_4_n_4_pp[13], lut_val_4_n_4_pp[13], lut_val_4_n_4_pp[13],  lut_val_4_n_4_pp, 4'd0 };
assign lut_4_bit_5_fill = {lut_val_4_n_5_pp[13], lut_val_4_n_5_pp[13], lut_val_4_n_5_pp[13], lut_val_4_n_5_pp[13],  lut_val_4_n_5_pp, 5'd0 };
assign lut_4_bit_6_fill = {lut_val_4_n_6_pp[13], lut_val_4_n_6_pp[13], lut_val_4_n_6_pp[13],  lut_val_4_n_6_pp, 6'd0 };
assign lut_4_bit_7_fill = {lut_val_4_n_7_pp[13], lut_val_4_n_7_pp[13],  lut_val_4_n_7_pp, 7'd0 };
assign lut_4_bit_8_fill = {lut_val_4_n_8_pp[13],  lut_val_4_n_8_pp, 8'd0 };
assign lut_4_bit_9_fill = { lut_val_4_n_9_pp, 9'd0 };
wire [24:0] tree_4_pp_l_0_n_0_n;
tsadd_lpm_cen Uadd_4_lut_l_0_n_0_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_4_bit_0_fill), .cin(lut_4_bit_1_fill), .bin(lut_4_bit_2_fill), .res(tree_4_pp_l_0_n_0_n) );
defparam Uadd_4_lut_l_0_n_0_n.IN_WIDTH = 23;
defparam Uadd_4_lut_l_0_n_0_n.PIPE_DEPTH = 1;
wire [24:0] tree_4_pp_l_0_n_1_n;
tsadd_lpm_cen Uadd_4_lut_l_0_n_1_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_4_bit_3_fill), .cin(lut_4_bit_4_fill), .bin(lut_4_bit_5_fill), .res(tree_4_pp_l_0_n_1_n) );
defparam Uadd_4_lut_l_0_n_1_n.IN_WIDTH = 23;
defparam Uadd_4_lut_l_0_n_1_n.PIPE_DEPTH = 1;
wire [24:0] tree_4_pp_l_0_n_2_n;
tsadd_lpm_cen Uadd_4_lut_l_0_n_2_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_4_bit_6_fill), .cin(lut_4_bit_7_fill), .bin(lut_4_bit_8_fill), .res(tree_4_pp_l_0_n_2_n) );
defparam Uadd_4_lut_l_0_n_2_n.IN_WIDTH = 23;
defparam Uadd_4_lut_l_0_n_2_n.PIPE_DEPTH = 1;
wire [24:0] tree_4_pp_l_0_n_3_n;
tsadd_lpm_cen Uadd_4_lut_l_0_n_3_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_4_bit_9_fill), .cin(23'd0), .bin(23'd0), .res(tree_4_pp_l_0_n_3_n) );
defparam Uadd_4_lut_l_0_n_3_n.IN_WIDTH = 23;
defparam Uadd_4_lut_l_0_n_3_n.PIPE_DEPTH = 1;

wire [26:0] tree_4_pp_l_1_n_0_n;
tsadd_lpm_cen Uadd_4_lut_l_1_n_0_n (.clk(clk),  .gclk_en(clk_en), .ain(tree_4_pp_l_0_n_0_n), .cin(tree_4_pp_l_0_n_1_n), .bin(tree_4_pp_l_0_n_2_n), .res(tree_4_pp_l_1_n_0_n) );
defparam Uadd_4_lut_l_1_n_0_n.IN_WIDTH = 25;
defparam Uadd_4_lut_l_1_n_0_n.PIPE_DEPTH = 1;
wire [26:0] tree_4_pp_l_1_n_1_n;
tsadd_lpm_cen Uadd_4_lut_l_1_n_1_n (.clk(clk),  .gclk_en(clk_en), .ain(tree_4_pp_l_0_n_3_n), .cin(25'd0), .bin(25'd0), .res(tree_4_pp_l_1_n_1_n) );
defparam Uadd_4_lut_l_1_n_1_n.IN_WIDTH = 25;
defparam Uadd_4_lut_l_1_n_1_n.PIPE_DEPTH = 1;

wire [28:0] tree_4_pp_l_2_n_0_n;
tsadd_lpm_cen Uadd_4_lut_l_2_n_0_n (.clk(clk),  .gclk_en(clk_en), .ain(tree_4_pp_l_1_n_0_n), .cin(tree_4_pp_l_1_n_1_n), .bin(27'd0), .res(tree_4_pp_l_2_n_0_n) );
defparam Uadd_4_lut_l_2_n_0_n.IN_WIDTH = 27;
defparam Uadd_4_lut_l_2_n_0_n.PIPE_DEPTH = 1;

wire [28:0] lut_val_4_n;
assign lut_val_4_n=tree_4_pp_l_2_n_0_n;


// ---- partial product adder tree ----

wire [22:0] lut_5_bit_0_fill;
wire [22:0] lut_5_bit_1_fill;
wire [22:0] lut_5_bit_2_fill;
wire [22:0] lut_5_bit_3_fill;
wire [22:0] lut_5_bit_4_fill;
wire [22:0] lut_5_bit_5_fill;
wire [22:0] lut_5_bit_6_fill;
wire [22:0] lut_5_bit_7_fill;
wire [22:0] lut_5_bit_8_fill;
wire [22:0] lut_5_bit_9_fill;
assign lut_5_bit_0_fill = {lut_val_5_n_0_pp[13], lut_val_5_n_0_pp[13], lut_val_5_n_0_pp[13], lut_val_5_n_0_pp[13], lut_val_5_n_0_pp[13], lut_val_5_n_0_pp[13], lut_val_5_n_0_pp[13], lut_val_5_n_0_pp[13], lut_val_5_n_0_pp[13],  lut_val_5_n_0_pp };
assign lut_5_bit_1_fill = {lut_val_5_n_1_pp[13], lut_val_5_n_1_pp[13], lut_val_5_n_1_pp[13], lut_val_5_n_1_pp[13], lut_val_5_n_1_pp[13], lut_val_5_n_1_pp[13], lut_val_5_n_1_pp[13], lut_val_5_n_1_pp[13],  lut_val_5_n_1_pp, 1'd0 };
assign lut_5_bit_2_fill = {lut_val_5_n_2_pp[13], lut_val_5_n_2_pp[13], lut_val_5_n_2_pp[13], lut_val_5_n_2_pp[13], lut_val_5_n_2_pp[13], lut_val_5_n_2_pp[13], lut_val_5_n_2_pp[13],  lut_val_5_n_2_pp, 2'd0 };
assign lut_5_bit_3_fill = {lut_val_5_n_3_pp[13], lut_val_5_n_3_pp[13], lut_val_5_n_3_pp[13], lut_val_5_n_3_pp[13], lut_val_5_n_3_pp[13], lut_val_5_n_3_pp[13],  lut_val_5_n_3_pp, 3'd0 };
assign lut_5_bit_4_fill = {lut_val_5_n_4_pp[13], lut_val_5_n_4_pp[13], lut_val_5_n_4_pp[13], lut_val_5_n_4_pp[13], lut_val_5_n_4_pp[13],  lut_val_5_n_4_pp, 4'd0 };
assign lut_5_bit_5_fill = {lut_val_5_n_5_pp[13], lut_val_5_n_5_pp[13], lut_val_5_n_5_pp[13], lut_val_5_n_5_pp[13],  lut_val_5_n_5_pp, 5'd0 };
assign lut_5_bit_6_fill = {lut_val_5_n_6_pp[13], lut_val_5_n_6_pp[13], lut_val_5_n_6_pp[13],  lut_val_5_n_6_pp, 6'd0 };
assign lut_5_bit_7_fill = {lut_val_5_n_7_pp[13], lut_val_5_n_7_pp[13],  lut_val_5_n_7_pp, 7'd0 };
assign lut_5_bit_8_fill = {lut_val_5_n_8_pp[13],  lut_val_5_n_8_pp, 8'd0 };
assign lut_5_bit_9_fill = { lut_val_5_n_9_pp, 9'd0 };
wire [24:0] tree_5_pp_l_0_n_0_n;
tsadd_lpm_cen Uadd_5_lut_l_0_n_0_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_5_bit_0_fill), .cin(lut_5_bit_1_fill), .bin(lut_5_bit_2_fill), .res(tree_5_pp_l_0_n_0_n) );
defparam Uadd_5_lut_l_0_n_0_n.IN_WIDTH = 23;
defparam Uadd_5_lut_l_0_n_0_n.PIPE_DEPTH = 1;
wire [24:0] tree_5_pp_l_0_n_1_n;
tsadd_lpm_cen Uadd_5_lut_l_0_n_1_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_5_bit_3_fill), .cin(lut_5_bit_4_fill), .bin(lut_5_bit_5_fill), .res(tree_5_pp_l_0_n_1_n) );
defparam Uadd_5_lut_l_0_n_1_n.IN_WIDTH = 23;
defparam Uadd_5_lut_l_0_n_1_n.PIPE_DEPTH = 1;
wire [24:0] tree_5_pp_l_0_n_2_n;
tsadd_lpm_cen Uadd_5_lut_l_0_n_2_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_5_bit_6_fill), .cin(lut_5_bit_7_fill), .bin(lut_5_bit_8_fill), .res(tree_5_pp_l_0_n_2_n) );
defparam Uadd_5_lut_l_0_n_2_n.IN_WIDTH = 23;
defparam Uadd_5_lut_l_0_n_2_n.PIPE_DEPTH = 1;
wire [24:0] tree_5_pp_l_0_n_3_n;
tsadd_lpm_cen Uadd_5_lut_l_0_n_3_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_5_bit_9_fill), .cin(23'd0), .bin(23'd0), .res(tree_5_pp_l_0_n_3_n) );
defparam Uadd_5_lut_l_0_n_3_n.IN_WIDTH = 23;
defparam Uadd_5_lut_l_0_n_3_n.PIPE_DEPTH = 1;

wire [26:0] tree_5_pp_l_1_n_0_n;
tsadd_lpm_cen Uadd_5_lut_l_1_n_0_n (.clk(clk),  .gclk_en(clk_en), .ain(tree_5_pp_l_0_n_0_n), .cin(tree_5_pp_l_0_n_1_n), .bin(tree_5_pp_l_0_n_2_n), .res(tree_5_pp_l_1_n_0_n) );
defparam Uadd_5_lut_l_1_n_0_n.IN_WIDTH = 25;
defparam Uadd_5_lut_l_1_n_0_n.PIPE_DEPTH = 1;
wire [26:0] tree_5_pp_l_1_n_1_n;
tsadd_lpm_cen Uadd_5_lut_l_1_n_1_n (.clk(clk),  .gclk_en(clk_en), .ain(tree_5_pp_l_0_n_3_n), .cin(25'd0), .bin(25'd0), .res(tree_5_pp_l_1_n_1_n) );
defparam Uadd_5_lut_l_1_n_1_n.IN_WIDTH = 25;
defparam Uadd_5_lut_l_1_n_1_n.PIPE_DEPTH = 1;

wire [28:0] tree_5_pp_l_2_n_0_n;
tsadd_lpm_cen Uadd_5_lut_l_2_n_0_n (.clk(clk),  .gclk_en(clk_en), .ain(tree_5_pp_l_1_n_0_n), .cin(tree_5_pp_l_1_n_1_n), .bin(27'd0), .res(tree_5_pp_l_2_n_0_n) );
defparam Uadd_5_lut_l_2_n_0_n.IN_WIDTH = 27;
defparam Uadd_5_lut_l_2_n_0_n.PIPE_DEPTH = 1;

wire [28:0] lut_val_5_n;
assign lut_val_5_n=tree_5_pp_l_2_n_0_n;


// ---- final adder tree ----

wire [30:0] fin_atree_l_0_n_0_n;
tsadd_lpm_cen Uadd_cen_l_0_n_0_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_val_0_n), .cin(lut_val_1_n), .bin(lut_val_2_n), .res(fin_atree_l_0_n_0_n) );
defparam Uadd_cen_l_0_n_0_n.IN_WIDTH = 29;
defparam Uadd_cen_l_0_n_0_n.PIPE_DEPTH = 1;
wire [30:0] fin_atree_l_0_n_1_n;
tsadd_lpm_cen Uadd_cen_l_0_n_1_n (.clk(clk),  .gclk_en(clk_en), .ain(lut_val_3_n), .cin(lut_val_4_n), .bin(lut_val_5_n), .res(fin_atree_l_0_n_1_n) );
defparam Uadd_cen_l_0_n_1_n.IN_WIDTH = 29;
defparam Uadd_cen_l_0_n_1_n.PIPE_DEPTH = 1;

wire [32:0] fin_atree_l_1_n_0_n;
tsadd_lpm_cen Uadd_cen_l_1_n_0_n (.clk(clk),  .gclk_en(clk_en), .ain(fin_atree_l_0_n_0_n), .cin(fin_atree_l_0_n_1_n), .bin(31'd0), .res(fin_atree_l_1_n_0_n) );
defparam Uadd_cen_l_1_n_0_n.IN_WIDTH = 31;
defparam Uadd_cen_l_1_n_0_n.PIPE_DEPTH = 1;

wire [32:0] mac_res;
assign mac_res=fin_atree_l_1_n_0_n;
wire [31:0] atree_res;
mac_tl Umtl (.clk(clk), 
             .data_in(mac_res),
             .data_out(atree_res));
defparam Umtl.DATA_WIDTH = 32;

// ---- Adder Tree Complete ---- 
wire [22:0] fir_int_res;
assign fir_int_res = atree_res [22:0];

// ---- Limiting Precision ---- 
wire [22:0]fir_int_res_fill;
assign fir_int_res_fill =  fir_int_res[22 :0];
parameter TOT_WIDTH = ACCUM_WIDTH;
wire [TOT_WIDTH-LSB_RM-1:0] fir_res_rnd;
assign fir_res_rnd = fir_int_res_fill[TOT_WIDTH-1:LSB_RM];
sat_dat Usat(.data_in(fir_res_rnd), .data_out(fir_result));
defparam Usat.IN_WIDTH = 14;
defparam Usat.LOSE_BITS = MSB_RM;
defparam Usat.SIGN = 0;


wire pre_rdy;
assign rdy_to_ld = pre_rdy;
assign done = done_int;
par_ctrl Uctrl(.rst(rst),
		.clk(clk),
		.clk_en(clk_en),
		.done(done_int),
		.rdy_int(rdy_int),
		.rdy_to_ld(pre_rdy));
defparam Uctrl.REG_LEN = 8;
defparam Uctrl.REG_BIT = 4;
defparam Uctrl.CH_WIDTH =0; 
defparam Uctrl.NUM_CH =1; 
endmodule
