Release 12.4 - xst M.81d (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.03 secs
 
--> Reading design: Generador_top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Generador_top.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Generador_top"
Output Format                      : NGC
Target Device                      : xc3s1600e-4-fg320

---- Source Options
Top Module Name                    : Generador_top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Documents and Settings/lester/Escritorio/TADE/CLases/Generador/Generador_signal.vhd" in Library work.
Architecture behavioral of Entity gen is up to date.
Compiling vhdl file "C:/Documents and Settings/lester/Escritorio/TADE/CLases/Generador/SPI.vhd" in Library work.
Architecture behavioral of Entity spi is up to date.
Compiling vhdl file "C:/Documents and Settings/lester/Escritorio/TADE/CLases/Generador/Divisor_frecuencia_25MHz.vhd" in Library work.
Architecture arch of Entity clk_25mhz is up to date.
Compiling vhdl file "C:/Documents and Settings/lester/Escritorio/TADE/CLases/Generador/Contador_4_bits.vhd" in Library work.
Architecture behavioral of Entity contador is up to date.
Compiling vhdl file "C:/Documents and Settings/lester/Escritorio/TADE/CLases/Generador/Selector_frecuencia.vhd" in Library work.
Architecture arch of Entity frequ is up to date.
Compiling vhdl file "C:/Documents and Settings/lester/Escritorio/TADE/CLases/Generador/Generador_top.vhd" in Library work.
Architecture behavioral of Entity generador_top is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Generador_top> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <gen> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SPI> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <clk_25MHz> in library <work> (architecture <arch>).

Analyzing hierarchy for entity <contador> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <frequ> in library <work> (architecture <arch>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Generador_top> in library <work> (Architecture <behavioral>).
Entity <Generador_top> analyzed. Unit <Generador_top> generated.

Analyzing Entity <gen> in library <work> (Architecture <behavioral>).
Entity <gen> analyzed. Unit <gen> generated.

Analyzing Entity <SPI> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Documents and Settings/lester/Escritorio/TADE/CLases/Generador/SPI.vhd" line 55: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <Sign>
Entity <SPI> analyzed. Unit <SPI> generated.

Analyzing Entity <clk_25MHz> in library <work> (Architecture <arch>).
Entity <clk_25MHz> analyzed. Unit <clk_25MHz> generated.

Analyzing Entity <contador> in library <work> (Architecture <behavioral>).
Entity <contador> analyzed. Unit <contador> generated.

Analyzing Entity <frequ> in library <work> (Architecture <arch>).
Entity <frequ> analyzed. Unit <frequ> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <gen>.
    Related source file is "C:/Documents and Settings/lester/Escritorio/TADE/CLases/Generador/Generador_signal.vhd".
    Found 16x24-bit ROM for signal <cont$rom0000>.
    Found 12-bit register for signal <sign>.
    Found 12-bit 4-to-1 multiplexer for signal <sign$mux0001> created at line 47.
    Summary:
	inferred   1 ROM(s).
	inferred  12 D-type flip-flop(s).
	inferred  12 Multiplexer(s).
Unit <gen> synthesized.


Synthesizing Unit <SPI>.
    Related source file is "C:/Documents and Settings/lester/Escritorio/TADE/CLases/Generador/SPI.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <DAC_CS>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 36-bit latch for signal <dat_siguiente>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <SPI_MOSI>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Using one-hot encoding for signal <dat_presente>.
    Found 36-bit register for signal <dat_presente>.
    Summary:
	inferred  36 D-type flip-flop(s).
Unit <SPI> synthesized.


Synthesizing Unit <clk_25MHz>.
    Related source file is "C:/Documents and Settings/lester/Escritorio/TADE/CLases/Generador/Divisor_frecuencia_25MHz.vhd".
    Found 1-bit register for signal <freq_25MHz>.
    Found 1-bit register for signal <led>.
    Found 1-bit register for signal <i_clk>.
    Found 32-bit up counter for signal <i_cuenta>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <clk_25MHz> synthesized.


Synthesizing Unit <contador>.
    Related source file is "C:/Documents and Settings/lester/Escritorio/TADE/CLases/Generador/Contador_4_bits.vhd".
    Found 4-bit up counter for signal <contador>.
    Summary:
	inferred   1 Counter(s).
Unit <contador> synthesized.


Synthesizing Unit <frequ>.
    Related source file is "C:/Documents and Settings/lester/Escritorio/TADE/CLases/Generador/Selector_frecuencia.vhd".
    Found 1-bit register for signal <freq>.
    Found 1-bit register for signal <i_clk>.
    Found 1-bit 4-to-1 multiplexer for signal <i_clk$mux0001> created at line 53.
    Found 32-bit register for signal <i_cuenta>.
    Found 32-bit 4-to-1 multiplexer for signal <i_cuenta$mux0001> created at line 53.
    Found 32-bit adder for signal <i_cuenta$share0000> created at line 53.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred  33 Multiplexer(s).
Unit <frequ> synthesized.


Synthesizing Unit <Generador_top>.
    Related source file is "C:/Documents and Settings/lester/Escritorio/TADE/CLases/Generador/Generador_top.vhd".
Unit <Generador_top> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x24-bit ROM                                         : 1
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 2
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 8
 1-bit register                                        : 5
 12-bit register                                       : 1
 32-bit register                                       : 1
 36-bit register                                       : 1
# Latches                                              : 3
 1-bit latch                                           : 2
 36-bit latch                                          : 1
# Multiplexers                                         : 3
 1-bit 4-to-1 multiplexer                              : 1
 12-bit 4-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x24-bit ROM                                         : 1
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 2
 32-bit up counter                                     : 1
 4-bit up counter                                      : 1
# Registers                                            : 85
 Flip-Flops                                            : 85
# Latches                                              : 3
 1-bit latch                                           : 2
 36-bit latch                                          : 1
# Multiplexers                                         : 14
 1-bit 4-to-1 multiplexer                              : 13
 32-bit 4-to-1 multiplexer                             : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Generador_top> ...

Optimizing unit <gen> ...

Optimizing unit <frequ> ...

Optimizing unit <SPI> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Generador_top, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 121
 Flip-Flops                                            : 121

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Generador_top.ngr
Top Level Output File Name         : Generador_top
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 12

Cell Usage :
# BELS                             : 435
#      GND                         : 1
#      INV                         : 6
#      LUT1                        : 62
#      LUT2                        : 35
#      LUT2_D                      : 1
#      LUT2_L                      : 2
#      LUT3                        : 30
#      LUT3_D                      : 1
#      LUT4                        : 109
#      LUT4_D                      : 2
#      MUXCY                       : 76
#      MUXF5                       : 45
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 159
#      FD                          : 36
#      FDC                         : 82
#      FDE                         : 2
#      FDP                         : 1
#      LD_1                        : 38
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 11
#      IBUF                        : 5
#      OBUF                        : 6
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1600efg320-4 

 Number of Slices:                      156  out of  14752     1%  
 Number of Slice Flip Flops:            157  out of  29504     0%  
 Number of 4 input LUTs:                248  out of  29504     0%  
 Number of IOs:                          12
 Number of bonded IOBs:                  12  out of    250     4%  
    IOB Flip Flops:                       2
 Number of GCLKs:                         3  out of     24    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------+-------+
Clock Signal                       | Clock buffer(FF name)       | Load  |
-----------------------------------+-----------------------------+-------+
clk_25MHz_1/i_clk                  | NONE(clk_25MHz_1/freq_25MHz)| 1     |
clk                                | BUFGP                       | 67    |
frequ_1/freq                       | NONE(contador_1/contador_0) | 16    |
frequ_1/i_clk                      | NONE(frequ_1/freq)          | 1     |
rst                                | IBUF+BUFG                   | 38    |
clk_25MHz_1/freq_25MHz1            | BUFG                        | 36    |
-----------------------------------+-----------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
rst                                | IBUF                   | 83    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 7.058ns (Maximum Frequency: 141.683MHz)
   Minimum input arrival time before clock: 4.343ns
   Maximum output required time after clock: 4.395ns
   Maximum combinational path delay: 7.060ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_25MHz_1/i_clk'
  Clock period: 2.554ns (frequency: 391.543MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.554ns (Levels of Logic = 1)
  Source:            clk_25MHz_1/freq_25MHz (FF)
  Destination:       clk_25MHz_1/freq_25MHz (FF)
  Source Clock:      clk_25MHz_1/i_clk rising
  Destination Clock: clk_25MHz_1/i_clk rising

  Data Path: clk_25MHz_1/freq_25MHz to clk_25MHz_1/freq_25MHz
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.531  clk_25MHz_1/freq_25MHz (clk_25MHz_1/freq_25MHz1)
     INV:I->O              1   0.704   0.420  clk_25MHz_1/freq_25MHz_not00011_INV_0 (clk_25MHz_1/freq_25MHz_not0001)
     FDC:D                     0.308          clk_25MHz_1/freq_25MHz
    ----------------------------------------
    Total                      2.554ns (1.603ns logic, 0.951ns route)
                                       (62.8% logic, 37.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 7.058ns (frequency: 141.683MHz)
  Total number of paths / destination ports: 5841 / 66
-------------------------------------------------------------------------
Delay:               7.058ns (Levels of Logic = 10)
  Source:            frequ_1/i_cuenta_22 (FF)
  Destination:       frequ_1/i_clk (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: frequ_1/i_cuenta_22 to frequ_1/i_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.706  frequ_1/i_cuenta_22 (frequ_1/i_cuenta_22)
     LUT3:I0->O            1   0.704   0.000  frequ_1/i_cuenta_cmp_eq00001_wg_lut<0> (frequ_1/i_cuenta_cmp_eq00001_wg_lut<0>)
     MUXCY:S->O            1   0.464   0.000  frequ_1/i_cuenta_cmp_eq00001_wg_cy<0> (frequ_1/i_cuenta_cmp_eq00001_wg_cy<0>)
     MUXCY:CI->O           1   0.059   0.000  frequ_1/i_cuenta_cmp_eq00001_wg_cy<1> (frequ_1/i_cuenta_cmp_eq00001_wg_cy<1>)
     MUXCY:CI->O           1   0.059   0.000  frequ_1/i_cuenta_cmp_eq00001_wg_cy<2> (frequ_1/i_cuenta_cmp_eq00001_wg_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  frequ_1/i_cuenta_cmp_eq00001_wg_cy<3> (frequ_1/i_cuenta_cmp_eq00001_wg_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  frequ_1/i_cuenta_cmp_eq00001_wg_cy<4> (frequ_1/i_cuenta_cmp_eq00001_wg_cy<4>)
     MUXCY:CI->O           6   0.459   0.748  frequ_1/i_cuenta_cmp_eq00001_wg_cy<5> (frequ_1/N01)
     LUT3:I1->O           16   0.704   1.113  frequ_1/i_cuenta_cmp_eq000239 (frequ_1/i_cuenta_cmp_eq0002)
     LUT3:I1->O            1   0.704   0.000  frequ_1/Mmux_i_clk_mux0001_2_f5_F (N01)
     MUXF5:I0->O           1   0.321   0.000  frequ_1/Mmux_i_clk_mux0001_2_f5 (frequ_1/i_clk_mux0001)
     FDE:D                     0.308          frequ_1/i_clk
    ----------------------------------------
    Total                      7.058ns (4.491ns logic, 2.567ns route)
                                       (63.6% logic, 36.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'frequ_1/freq'
  Clock period: 4.804ns (frequency: 208.176MHz)
  Total number of paths / destination ports: 118 / 16
-------------------------------------------------------------------------
Delay:               4.804ns (Levels of Logic = 3)
  Source:            contador_1/contador_3 (FF)
  Destination:       gen_1/sign_7 (FF)
  Source Clock:      frequ_1/freq rising
  Destination Clock: frequ_1/freq rising

  Data Path: contador_1/contador_3 to gen_1/sign_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             27   0.591   1.340  contador_1/contador_3 (contador_1/contador_3)
     LUT4:I1->O            8   0.704   0.836  gen_1/Mrom_cont_rom00001 (gen_1/Mrom_cont_rom0000)
     LUT3:I1->O            1   0.704   0.000  gen_1/mux_3 (gen_1/mux_3)
     MUXF5:I1->O           1   0.321   0.000  gen_1/mux_2_f5 (gen_1/sign_mux0001<11>)
     FDC:D                     0.308          gen_1/sign_0
    ----------------------------------------
    Total                      4.804ns (2.628ns logic, 2.176ns route)
                                       (54.7% logic, 45.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'frequ_1/i_clk'
  Clock period: 3.074ns (frequency: 325.309MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               3.074ns (Levels of Logic = 1)
  Source:            frequ_1/freq (FF)
  Destination:       frequ_1/freq (FF)
  Source Clock:      frequ_1/i_clk rising
  Destination Clock: frequ_1/i_clk rising

  Data Path: frequ_1/freq to frequ_1/freq
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             17   0.591   1.051  frequ_1/freq (frequ_1/freq)
     INV:I->O              1   0.704   0.420  frequ_1/freq_not00011_INV_0 (frequ_1/freq_not0001)
     FDC:D                     0.308          frequ_1/freq
    ----------------------------------------
    Total                      3.074ns (1.603ns logic, 1.471ns route)
                                       (52.1% logic, 47.9% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rst'
  Clock period: 2.214ns (frequency: 451.671MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.214ns (Levels of Logic = 1)
  Source:            SPI_1/SPI_MOSI (LATCH)
  Destination:       SPI_1/SPI_MOSI (LATCH)
  Source Clock:      rst rising
  Destination Clock: rst rising

  Data Path: SPI_1/SPI_MOSI to SPI_1/SPI_MOSI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             2   0.676   0.526  SPI_1/SPI_MOSI (SPI_1/SPI_MOSI)
     LUT3:I1->O            1   0.704   0.000  SPI_1/SPI_MOSI_mux0001111 (SPI_1/SPI_MOSI_mux0001)
     LD_1:D                    0.308          SPI_1/SPI_MOSI
    ----------------------------------------
    Total                      2.214ns (1.688ns logic, 0.526ns route)
                                       (76.2% logic, 23.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 101 / 35
-------------------------------------------------------------------------
Offset:              4.343ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       clk_25MHz_1/i_clk (FF)
  Destination Clock: clk rising

  Data Path: rst to clk_25MHz_1/i_clk
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            85   1.218   1.279  rst_IBUF (rst_IBUF1)
     INV:I->O              4   0.704   0.587  SPI_1/led21_INV_0 (DAC_CLR_OBUF)
     FDE:CE                    0.555          frequ_1/i_clk
    ----------------------------------------
    Total                      4.343ns (2.477ns logic, 1.866ns route)
                                       (57.0% logic, 43.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'frequ_1/freq'
  Total number of paths / destination ports: 36 / 12
-------------------------------------------------------------------------
Offset:              3.978ns (Levels of Logic = 3)
  Source:            sw_sign<0> (PAD)
  Destination:       gen_1/sign_11 (FF)
  Destination Clock: frequ_1/freq rising

  Data Path: sw_sign<0> to gen_1/sign_11
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            24   1.218   1.427  sw_sign_0_IBUF (sw_sign_0_IBUF)
     LUT3:I0->O            1   0.704   0.000  gen_1/mux2_3 (gen_1/mux2_3)
     MUXF5:I1->O           1   0.321   0.000  gen_1/mux2_2_f5 (gen_1/sign_mux0001<0>)
     FDC:D                     0.308          gen_1/sign_11
    ----------------------------------------
    Total                      3.978ns (2.551ns logic, 1.427ns route)
                                       (64.1% logic, 35.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.395ns (Levels of Logic = 1)
  Source:            SPI_1/SPI_MOSI (LATCH)
  Destination:       SPI_MOSI (PAD)
  Source Clock:      rst rising

  Data Path: SPI_1/SPI_MOSI to SPI_MOSI
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD_1:G->Q             2   0.676   0.447  SPI_1/SPI_MOSI (SPI_1/SPI_MOSI)
     OBUF:I->O                 3.272          SPI_MOSI_OBUF (SPI_MOSI)
    ----------------------------------------
    Total                      4.395ns (3.948ns logic, 0.447ns route)
                                       (89.8% logic, 10.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_25MHz_1/i_clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.394ns (Levels of Logic = 1)
  Source:            clk_25MHz_1/freq_25MHz (FF)
  Destination:       SPI_SCK (PAD)
  Source Clock:      clk_25MHz_1/i_clk rising

  Data Path: clk_25MHz_1/freq_25MHz to SPI_SCK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.591   0.531  clk_25MHz_1/freq_25MHz (clk_25MHz_1/freq_25MHz1)
     OBUF:I->O                 3.272          SPI_SCK_OBUF (SPI_SCK)
    ----------------------------------------
    Total                      4.394ns (3.863ns logic, 0.531ns route)
                                       (87.9% logic, 12.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.283ns (Levels of Logic = 1)
  Source:            clk_25MHz_1/led (FF)
  Destination:       led (PAD)
  Source Clock:      clk rising

  Data Path: clk_25MHz_1/led to led
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.591   0.420  clk_25MHz_1/led (clk_25MHz_1/led)
     OBUF:I->O                 3.272          led_OBUF (led)
    ----------------------------------------
    Total                      4.283ns (3.863ns logic, 0.420ns route)
                                       (90.2% logic, 9.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               7.060ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       led2 (PAD)

  Data Path: rst to led2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            85   1.218   1.279  rst_IBUF (rst_IBUF1)
     INV:I->O              4   0.704   0.587  SPI_1/led21_INV_0 (DAC_CLR_OBUF)
     OBUF:I->O                 3.272          led2_OBUF (led2)
    ----------------------------------------
    Total                      7.060ns (5.194ns logic, 1.866ns route)
                                       (73.6% logic, 26.4% route)

=========================================================================


Total REAL time to Xst completion: 2.00 secs
Total CPU time to Xst completion: 1.90 secs
 
--> 

Total memory usage is 141004 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    2 (   0 filtered)

