
AVRASM ver. 2.2.6  C:\Users\Lee\Documents\Atmel Studio\7.0\cs2121project\main.asm Mon Oct 30 14:50:14 2017

[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.132\avrasm\inc\m2560def.inc'
C:\Users\Lee\Documents\Atmel Studio\7.0\cs2121project\main.asm(30): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.132\avrasm\inc\m2560def.inc'
[builtin](2): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.132\avrasm\inc\m2560def.inc'
C:\Users\Lee\Documents\Atmel Studio\7.0\cs2121project\main.asm(30): Including file 'C:/Program Files (x86)\Atmel\Studio\7.0\Packs\atmel\ATmega_DFP\1.2.132\avrasm\inc\m2560def.inc'
                                 
                                 /*
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega2560.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m2560def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega2560
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega2560
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M2560DEF_INC_
                                 #define _M2560DEF_INC_
                                 
                                 
                                 #pragma partinc 0
                                 
                                 ; ***** SPECIFY DEVICE ***************************************************
                                 .device ATmega2560
                                 #pragma AVRPART ADMIN PART_NAME ATmega2560
                                 .equ	SIGNATURE_000	= 0x1e
                                 .equ	SIGNATURE_001	= 0x98
                                 .equ	SIGNATURE_002	= 0x01
                                 
                                 #pragma AVRPART CORE CORE_VERSION V3
                                 
                                 
                                 ; ***** I/O REGISTER DEFINITIONS *****************************************
                                 ; NOTE:
                                 ; Definitions marked "MEMORY MAPPED"are extended I/O ports
                                 ; and cannot be used with IN/OUT instructions
                                 .equ	UDR3	= 0x136	; MEMORY MAPPED
                                 .equ	UBRR3L	= 0x134	; MEMORY MAPPED
                                 .equ	UBRR3H	= 0x135	; MEMORY MAPPED
                                 .equ	UCSR3C	= 0x132	; MEMORY MAPPED
                                 .equ	UCSR3B	= 0x131	; MEMORY MAPPED
                                 .equ	UCSR3A	= 0x130	; MEMORY MAPPED
                                 .equ	OCR5CL	= 0x12c	; MEMORY MAPPED
                                 .equ	OCR5CH	= 0x12d	; MEMORY MAPPED
                                 .equ	OCR5BL	= 0x12a	; MEMORY MAPPED
                                 .equ	OCR5BH	= 0x12b	; MEMORY MAPPED
                                 .equ	OCR5AL	= 0x128	; MEMORY MAPPED
                                 .equ	OCR5AH	= 0x129	; MEMORY MAPPED
                                 .equ	ICR5H	= 0x127	; MEMORY MAPPED
                                 .equ	ICR5L	= 0x126	; MEMORY MAPPED
                                 .equ	TCNT5L	= 0x124	; MEMORY MAPPED
                                 .equ	TCNT5H	= 0x125	; MEMORY MAPPED
                                 .equ	TCCR5C	= 0x122	; MEMORY MAPPED
                                 .equ	TCCR5B	= 0x121	; MEMORY MAPPED
                                 .equ	TCCR5A	= 0x120	; MEMORY MAPPED
                                 .equ	PORTL	= 0x10b	; MEMORY MAPPED
                                 .equ	DDRL	= 0x10a	; MEMORY MAPPED
                                 .equ	PINL	= 0x109	; MEMORY MAPPED
                                 .equ	PORTK	= 0x108	; MEMORY MAPPED
                                 .equ	DDRK	= 0x107	; MEMORY MAPPED
                                 .equ	PINK	= 0x106	; MEMORY MAPPED
                                 .equ	PORTJ	= 0x105	; MEMORY MAPPED
                                 .equ	DDRJ	= 0x104	; MEMORY MAPPED
                                 .equ	PINJ	= 0x103	; MEMORY MAPPED
                                 .equ	PORTH	= 0x102	; MEMORY MAPPED
                                 .equ	DDRH	= 0x101	; MEMORY MAPPED
                                 .equ	PINH	= 0x100	; MEMORY MAPPED
                                 .equ	UDR2	= 0xd6	; MEMORY MAPPED
                                 .equ	UBRR2L	= 0xd4	; MEMORY MAPPED
                                 .equ	UBRR2H	= 0xd5	; MEMORY MAPPED
                                 .equ	UCSR2C	= 0xd2	; MEMORY MAPPED
                                 .equ	UCSR2B	= 0xd1	; MEMORY MAPPED
                                 .equ	UCSR2A	= 0xd0	; MEMORY MAPPED
                                 .equ	UDR1	= 0xce	; MEMORY MAPPED
                                 .equ	UBRR1L	= 0xcc	; MEMORY MAPPED
                                 .equ	UBRR1H	= 0xcd	; MEMORY MAPPED
                                 .equ	UCSR1C	= 0xca	; MEMORY MAPPED
                                 .equ	UCSR1B	= 0xc9	; MEMORY MAPPED
                                 .equ	UCSR1A	= 0xc8	; MEMORY MAPPED
                                 .equ	UDR0	= 0xc6	; MEMORY MAPPED
                                 .equ	UBRR0L	= 0xc4	; MEMORY MAPPED
                                 .equ	UBRR0H	= 0xc5	; MEMORY MAPPED
                                 .equ	UCSR0C	= 0xc2	; MEMORY MAPPED
                                 .equ	UCSR0B	= 0xc1	; MEMORY MAPPED
                                 .equ	UCSR0A	= 0xc0	; MEMORY MAPPED
                                 .equ	TWAMR	= 0xbd	; MEMORY MAPPED
                                 .equ	TWCR	= 0xbc	; MEMORY MAPPED
                                 .equ	TWDR	= 0xbb	; MEMORY MAPPED
                                 .equ	TWAR	= 0xba	; MEMORY MAPPED
                                 .equ	TWSR	= 0xb9	; MEMORY MAPPED
                                 .equ	TWBR	= 0xb8	; MEMORY MAPPED
                                 .equ	ASSR	= 0xb6	; MEMORY MAPPED
                                 .equ	OCR2B	= 0xb4	; MEMORY MAPPED
                                 .equ	OCR2A	= 0xb3	; MEMORY MAPPED
                                 .equ	TCNT2	= 0xb2	; MEMORY MAPPED
                                 .equ	TCCR2B	= 0xb1	; MEMORY MAPPED
                                 .equ	TCCR2A	= 0xb0	; MEMORY MAPPED
                                 .equ	OCR4CL	= 0xac	; MEMORY MAPPED
                                 .equ	OCR4CH	= 0xad	; MEMORY MAPPED
                                 .equ	OCR4BL	= 0xaa	; MEMORY MAPPED
                                 .equ	OCR4BH	= 0xab	; MEMORY MAPPED
                                 .equ	OCR4AL	= 0xa8	; MEMORY MAPPED
                                 .equ	OCR4AH	= 0xa9	; MEMORY MAPPED
                                 .equ	ICR4L	= 0xa6	; MEMORY MAPPED
                                 .equ	ICR4H	= 0xa7	; MEMORY MAPPED
                                 .equ	TCNT4L	= 0xa4	; MEMORY MAPPED
                                 .equ	TCNT4H	= 0xa5	; MEMORY MAPPED
                                 .equ	TCCR4C	= 0xa2	; MEMORY MAPPED
                                 .equ	TCCR4B	= 0xa1	; MEMORY MAPPED
                                 .equ	TCCR4A	= 0xa0	; MEMORY MAPPED
                                 .equ	OCR3CL	= 0x9c	; MEMORY MAPPED
                                 .equ	OCR3CH	= 0x9d	; MEMORY MAPPED
                                 .equ	OCR3BL	= 0x9a	; MEMORY MAPPED
                                 .equ	OCR3BH	= 0x9b	; MEMORY MAPPED
                                 .equ	OCR3AL	= 0x98	; MEMORY MAPPED
                                 .equ	OCR3AH	= 0x99	; MEMORY MAPPED
                                 .equ	ICR3L	= 0x96	; MEMORY MAPPED
                                 .equ	ICR3H	= 0x97	; MEMORY MAPPED
                                 .equ	TCNT3L	= 0x94	; MEMORY MAPPED
                                 .equ	TCNT3H	= 0x95	; MEMORY MAPPED
                                 .equ	TCCR3C	= 0x92	; MEMORY MAPPED
                                 .equ	TCCR3B	= 0x91	; MEMORY MAPPED
                                 .equ	TCCR3A	= 0x90	; MEMORY MAPPED
                                 .equ	OCR1CL	= 0x8c	; MEMORY MAPPED
                                 .equ	OCR1CH	= 0x8d	; MEMORY MAPPED
                                 .equ	OCR1BL	= 0x8a	; MEMORY MAPPED
                                 .equ	OCR1BH	= 0x8b	; MEMORY MAPPED
                                 .equ	OCR1AL	= 0x88	; MEMORY MAPPED
                                 .equ	OCR1AH	= 0x89	; MEMORY MAPPED
                                 .equ	ICR1L	= 0x86	; MEMORY MAPPED
                                 .equ	ICR1H	= 0x87	; MEMORY MAPPED
                                 .equ	TCNT1L	= 0x84	; MEMORY MAPPED
                                 .equ	TCNT1H	= 0x85	; MEMORY MAPPED
                                 .equ	TCCR1C	= 0x82	; MEMORY MAPPED
                                 .equ	TCCR1B	= 0x81	; MEMORY MAPPED
                                 .equ	TCCR1A	= 0x80	; MEMORY MAPPED
                                 .equ	DIDR1	= 0x7f	; MEMORY MAPPED
                                 .equ	DIDR0	= 0x7e	; MEMORY MAPPED
                                 .equ	DIDR2	= 0x7d	; MEMORY MAPPED
                                 .equ	ADMUX	= 0x7c	; MEMORY MAPPED
                                 .equ	ADCSRB	= 0x7b	; MEMORY MAPPED
                                 .equ	ADCSRA	= 0x7a	; MEMORY MAPPED
                                 .equ	ADCH	= 0x79	; MEMORY MAPPED
                                 .equ	ADCL	= 0x78	; MEMORY MAPPED
                                 .equ	XMCRB	= 0x75	; MEMORY MAPPED
                                 .equ	XMCRA	= 0x74	; MEMORY MAPPED
                                 .equ	TIMSK5	= 0x73	; MEMORY MAPPED
                                 .equ	TIMSK4	= 0x72	; MEMORY MAPPED
                                 .equ	TIMSK3	= 0x71	; MEMORY MAPPED
                                 .equ	TIMSK2	= 0x70	; MEMORY MAPPED
                                 .equ	TIMSK1	= 0x6f	; MEMORY MAPPED
                                 .equ	TIMSK0	= 0x6e	; MEMORY MAPPED
                                 .equ	PCMSK2	= 0x6d	; MEMORY MAPPED
                                 .equ	PCMSK1	= 0x6c	; MEMORY MAPPED
                                 .equ	PCMSK0	= 0x6b	; MEMORY MAPPED
                                 .equ	EICRB	= 0x6a	; MEMORY MAPPED
                                 .equ	EICRA	= 0x69	; MEMORY MAPPED
                                 .equ	PCICR	= 0x68	; MEMORY MAPPED
                                 .equ	OSCCAL	= 0x66	; MEMORY MAPPED
                                 .equ	PRR1	= 0x65	; MEMORY MAPPED
                                 .equ	PRR0	= 0x64	; MEMORY MAPPED
                                 .equ	CLKPR	= 0x61	; MEMORY MAPPED
                                 .equ	WDTCSR	= 0x60	; MEMORY MAPPED
                                 .equ	SREG	= 0x3f
                                 .equ	SPL	= 0x3d
                                 .equ	SPH	= 0x3e
                                 .equ	EIND	= 0x3c
                                 .equ	RAMPZ	= 0x3b
                                 .equ	SPMCSR	= 0x37
                                 .equ	MCUCR	= 0x35
                                 .equ	MCUSR	= 0x34
                                 .equ	SMCR	= 0x33
                                 .equ	OCDR	= 0x31
                                 .equ	ACSR	= 0x30
                                 .equ	SPDR	= 0x2e
                                 .equ	SPSR	= 0x2d
                                 .equ	SPCR	= 0x2c
                                 .equ	GPIOR2	= 0x2b
                                 .equ	GPIOR1	= 0x2a
                                 .equ	OCR0B	= 0x28
                                 .equ	OCR0A	= 0x27
                                 .equ	TCNT0	= 0x26
                                 .equ	TCCR0B	= 0x25
                                 .equ	TCCR0A	= 0x24
                                 .equ	GTCCR	= 0x23
                                 .equ	EEARH	= 0x22
                                 .equ	EEARL	= 0x21
                                 .equ	EEDR	= 0x20
                                 .equ	EECR	= 0x1f
                                 .equ	GPIOR0	= 0x1e
                                 .equ	EIMSK	= 0x1d
                                 .equ	EIFR	= 0x1c
                                 .equ	PCIFR	= 0x1b
                                 .equ	TIFR5	= 0x1a
                                 .equ	TIFR4	= 0x19
                                 .equ	TIFR3	= 0x18
                                 .equ	TIFR2	= 0x17
                                 .equ	TIFR1	= 0x16
                                 .equ	TIFR0	= 0x15
                                 .equ	PORTG	= 0x14
                                 .equ	DDRG	= 0x13
                                 .equ	PING	= 0x12
                                 .equ	PORTF	= 0x11
                                 .equ	DDRF	= 0x10
                                 .equ	PINF	= 0x0f
                                 .equ	PORTE	= 0x0e
                                 .equ	DDRE	= 0x0d
                                 .equ	PINE	= 0x0c
                                 .equ	PORTD	= 0x0b
                                 .equ	DDRD	= 0x0a
                                 .equ	PIND	= 0x09
                                 .equ	PORTC	= 0x08
                                 .equ	DDRC	= 0x07
                                 .equ	PINC	= 0x06
                                 .equ	PORTB	= 0x05
                                 .equ	DDRB	= 0x04
                                 .equ	PINB	= 0x03
                                 .equ	PORTA	= 0x02
                                 .equ	DDRA	= 0x01
                                 .equ	PINA	= 0x00
                                 
                                 
                                 ; ***** BIT DEFINITIONS **************************************************
                                 
                                 ; ***** ANALOG_COMPARATOR ************
                                 ; ADCSRB - ADC Control and Status Register B
                                 .equ	ACME	= 6	; Analog Comparator Multiplexer Enable
                                 
                                 ; ACSR - Analog Comparator Control And Status Register
                                 .equ	ACIS0	= 0	; Analog Comparator Interrupt Mode Select bit 0
                                 .equ	ACIS1	= 1	; Analog Comparator Interrupt Mode Select bit 1
                                 .equ	ACIC	= 2	; Analog Comparator Input Capture Enable
                                 .equ	ACIE	= 3	; Analog Comparator Interrupt Enable
                                 .equ	ACI	= 4	; Analog Comparator Interrupt Flag
                                 .equ	ACO	= 5	; Analog Compare Output
                                 .equ	ACBG	= 6	; Analog Comparator Bandgap Select
                                 .equ	ACD	= 7	; Analog Comparator Disable
                                 
                                 ; DIDR1 - Digital Input Disable Register 1
                                 .equ	AIN0D	= 0	; AIN0 Digital Input Disable
                                 .equ	AIN1D	= 1	; AIN1 Digital Input Disable
                                 
                                 
                                 ; ***** USART0 ***********************
                                 ; UDR0 - USART I/O Data Register
                                 .equ	UDR0_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR0_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR0_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR0_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR0_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR0_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR0_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR0_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR0A - USART Control and Status Register A
                                 .equ	MPCM0	= 0	; Multi-processor Communication Mode
                                 .equ	U2X0	= 1	; Double the USART transmission speed
                                 .equ	UPE0	= 2	; Parity Error
                                 .equ	DOR0	= 3	; Data overRun
                                 .equ	FE0	= 4	; Framing Error
                                 .equ	UDRE0	= 5	; USART Data Register Empty
                                 .equ	TXC0	= 6	; USART Transmitt Complete
                                 .equ	RXC0	= 7	; USART Receive Complete
                                 
                                 ; UCSR0B - USART Control and Status Register B
                                 .equ	TXB80	= 0	; Transmit Data Bit 8
                                 .equ	RXB80	= 1	; Receive Data Bit 8
                                 .equ	UCSZ02	= 2	; Character Size
                                 .equ	TXEN0	= 3	; Transmitter Enable
                                 .equ	RXEN0	= 4	; Receiver Enable
                                 .equ	UDRIE0	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE0	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE0	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR0C - USART Control and Status Register C
                                 .equ	UCPOL0	= 0	; Clock Polarity
                                 .equ	UCSZ00	= 1	; Character Size
                                 .equ	UCPHA0	= UCSZ00	; For compatibility
                                 .equ	UCSZ01	= 2	; Character Size
                                 .equ	UDORD0	= UCSZ01	; For compatibility
                                 .equ	USBS0	= 3	; Stop Bit Select
                                 .equ	UPM00	= 4	; Parity Mode Bit 0
                                 .equ	UPM01	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL00	= 6	; USART Mode Select
                                 .equ	UMSEL0	= UMSEL00	; For compatibility
                                 .equ	UMSEL01	= 7	; USART Mode Select
                                 .equ	UMSEL1	= UMSEL01	; For compatibility
                                 
                                 ; UBRR0H - USART Baud Rate Register High Byte
                                 .equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR0L - USART Baud Rate Register Low Byte
                                 .equ	_UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	_UBRR1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** TWI **************************
                                 ; TWAMR - TWI (Slave) Address Mask Register
                                 .equ	TWAM0	= 1	; 
                                 .equ	TWAMR0	= TWAM0	; For compatibility
                                 .equ	TWAM1	= 2	; 
                                 .equ	TWAMR1	= TWAM1	; For compatibility
                                 .equ	TWAM2	= 3	; 
                                 .equ	TWAMR2	= TWAM2	; For compatibility
                                 .equ	TWAM3	= 4	; 
                                 .equ	TWAMR3	= TWAM3	; For compatibility
                                 .equ	TWAM4	= 5	; 
                                 .equ	TWAMR4	= TWAM4	; For compatibility
                                 .equ	TWAM5	= 6	; 
                                 .equ	TWAMR5	= TWAM5	; For compatibility
                                 .equ	TWAM6	= 7	; 
                                 .equ	TWAMR6	= TWAM6	; For compatibility
                                 
                                 ; TWBR - TWI Bit Rate register
                                 .equ	TWBR0	= 0	; 
                                 .equ	TWBR1	= 1	; 
                                 .equ	TWBR2	= 2	; 
                                 .equ	TWBR3	= 3	; 
                                 .equ	TWBR4	= 4	; 
                                 .equ	TWBR5	= 5	; 
                                 .equ	TWBR6	= 6	; 
                                 .equ	TWBR7	= 7	; 
                                 
                                 ; TWCR - TWI Control Register
                                 .equ	TWIE	= 0	; TWI Interrupt Enable
                                 .equ	TWEN	= 2	; TWI Enable Bit
                                 .equ	TWWC	= 3	; TWI Write Collition Flag
                                 .equ	TWSTO	= 4	; TWI Stop Condition Bit
                                 .equ	TWSTA	= 5	; TWI Start Condition Bit
                                 .equ	TWEA	= 6	; TWI Enable Acknowledge Bit
                                 .equ	TWINT	= 7	; TWI Interrupt Flag
                                 
                                 ; TWSR - TWI Status Register
                                 .equ	TWPS0	= 0	; TWI Prescaler
                                 .equ	TWPS1	= 1	; TWI Prescaler
                                 .equ	TWS3	= 3	; TWI Status
                                 .equ	TWS4	= 4	; TWI Status
                                 .equ	TWS5	= 5	; TWI Status
                                 .equ	TWS6	= 6	; TWI Status
                                 .equ	TWS7	= 7	; TWI Status
                                 
                                 ; TWDR - TWI Data register
                                 .equ	TWD0	= 0	; TWI Data Register Bit 0
                                 .equ	TWD1	= 1	; TWI Data Register Bit 1
                                 .equ	TWD2	= 2	; TWI Data Register Bit 2
                                 .equ	TWD3	= 3	; TWI Data Register Bit 3
                                 .equ	TWD4	= 4	; TWI Data Register Bit 4
                                 .equ	TWD5	= 5	; TWI Data Register Bit 5
                                 .equ	TWD6	= 6	; TWI Data Register Bit 6
                                 .equ	TWD7	= 7	; TWI Data Register Bit 7
                                 
                                 ; TWAR - TWI (Slave) Address register
                                 .equ	TWGCE	= 0	; TWI General Call Recognition Enable Bit
                                 .equ	TWA0	= 1	; TWI (Slave) Address register Bit 0
                                 .equ	TWA1	= 2	; TWI (Slave) Address register Bit 1
                                 .equ	TWA2	= 3	; TWI (Slave) Address register Bit 2
                                 .equ	TWA3	= 4	; TWI (Slave) Address register Bit 3
                                 .equ	TWA4	= 5	; TWI (Slave) Address register Bit 4
                                 .equ	TWA5	= 6	; TWI (Slave) Address register Bit 5
                                 .equ	TWA6	= 7	; TWI (Slave) Address register Bit 6
                                 
                                 
                                 ; ***** SPI **************************
                                 ; SPDR - SPI Data Register
                                 .equ	SPDR0	= 0	; SPI Data Register bit 0
                                 .equ	SPDR1	= 1	; SPI Data Register bit 1
                                 .equ	SPDR2	= 2	; SPI Data Register bit 2
                                 .equ	SPDR3	= 3	; SPI Data Register bit 3
                                 .equ	SPDR4	= 4	; SPI Data Register bit 4
                                 .equ	SPDR5	= 5	; SPI Data Register bit 5
                                 .equ	SPDR6	= 6	; SPI Data Register bit 6
                                 .equ	SPDR7	= 7	; SPI Data Register bit 7
                                 
                                 ; SPSR - SPI Status Register
                                 .equ	SPI2X	= 0	; Double SPI Speed Bit
                                 .equ	WCOL	= 6	; Write Collision Flag
                                 .equ	SPIF	= 7	; SPI Interrupt Flag
                                 
                                 ; SPCR - SPI Control Register
                                 .equ	SPR0	= 0	; SPI Clock Rate Select 0
                                 .equ	SPR1	= 1	; SPI Clock Rate Select 1
                                 .equ	CPHA	= 2	; Clock Phase
                                 .equ	CPOL	= 3	; Clock polarity
                                 .equ	MSTR	= 4	; Master/Slave Select
                                 .equ	DORD	= 5	; Data Order
                                 .equ	SPE	= 6	; SPI Enable
                                 .equ	SPIE	= 7	; SPI Interrupt Enable
                                 
                                 
                                 ; ***** PORTA ************************
                                 ; PORTA - Port A Data Register
                                 .equ	PORTA0	= 0	; Port A Data Register bit 0
                                 .equ	PA0	= 0	; For compatibility
                                 .equ	PORTA1	= 1	; Port A Data Register bit 1
                                 .equ	PA1	= 1	; For compatibility
                                 .equ	PORTA2	= 2	; Port A Data Register bit 2
                                 .equ	PA2	= 2	; For compatibility
                                 .equ	PORTA3	= 3	; Port A Data Register bit 3
                                 .equ	PA3	= 3	; For compatibility
                                 .equ	PORTA4	= 4	; Port A Data Register bit 4
                                 .equ	PA4	= 4	; For compatibility
                                 .equ	PORTA5	= 5	; Port A Data Register bit 5
                                 .equ	PA5	= 5	; For compatibility
                                 .equ	PORTA6	= 6	; Port A Data Register bit 6
                                 .equ	PA6	= 6	; For compatibility
                                 .equ	PORTA7	= 7	; Port A Data Register bit 7
                                 .equ	PA7	= 7	; For compatibility
                                 
                                 ; DDRA - Port A Data Direction Register
                                 .equ	DDA0	= 0	; Data Direction Register, Port A, bit 0
                                 .equ	DDA1	= 1	; Data Direction Register, Port A, bit 1
                                 .equ	DDA2	= 2	; Data Direction Register, Port A, bit 2
                                 .equ	DDA3	= 3	; Data Direction Register, Port A, bit 3
                                 .equ	DDA4	= 4	; Data Direction Register, Port A, bit 4
                                 .equ	DDA5	= 5	; Data Direction Register, Port A, bit 5
                                 .equ	DDA6	= 6	; Data Direction Register, Port A, bit 6
                                 .equ	DDA7	= 7	; Data Direction Register, Port A, bit 7
                                 
                                 ; PINA - Port A Input Pins
                                 .equ	PINA0	= 0	; Input Pins, Port A bit 0
                                 .equ	PINA1	= 1	; Input Pins, Port A bit 1
                                 .equ	PINA2	= 2	; Input Pins, Port A bit 2
                                 .equ	PINA3	= 3	; Input Pins, Port A bit 3
                                 .equ	PINA4	= 4	; Input Pins, Port A bit 4
                                 .equ	PINA5	= 5	; Input Pins, Port A bit 5
                                 .equ	PINA6	= 6	; Input Pins, Port A bit 6
                                 .equ	PINA7	= 7	; Input Pins, Port A bit 7
                                 
                                 
                                 ; ***** PORTB ************************
                                 ; PORTB - Port B Data Register
                                 .equ	PORTB0	= 0	; Port B Data Register bit 0
                                 .equ	PB0	= 0	; For compatibility
                                 .equ	PORTB1	= 1	; Port B Data Register bit 1
                                 .equ	PB1	= 1	; For compatibility
                                 .equ	PORTB2	= 2	; Port B Data Register bit 2
                                 .equ	PB2	= 2	; For compatibility
                                 .equ	PORTB3	= 3	; Port B Data Register bit 3
                                 .equ	PB3	= 3	; For compatibility
                                 .equ	PORTB4	= 4	; Port B Data Register bit 4
                                 .equ	PB4	= 4	; For compatibility
                                 .equ	PORTB5	= 5	; Port B Data Register bit 5
                                 .equ	PB5	= 5	; For compatibility
                                 .equ	PORTB6	= 6	; Port B Data Register bit 6
                                 .equ	PB6	= 6	; For compatibility
                                 .equ	PORTB7	= 7	; Port B Data Register bit 7
                                 .equ	PB7	= 7	; For compatibility
                                 
                                 ; DDRB - Port B Data Direction Register
                                 .equ	DDB0	= 0	; Port B Data Direction Register bit 0
                                 .equ	DDB1	= 1	; Port B Data Direction Register bit 1
                                 .equ	DDB2	= 2	; Port B Data Direction Register bit 2
                                 .equ	DDB3	= 3	; Port B Data Direction Register bit 3
                                 .equ	DDB4	= 4	; Port B Data Direction Register bit 4
                                 .equ	DDB5	= 5	; Port B Data Direction Register bit 5
                                 .equ	DDB6	= 6	; Port B Data Direction Register bit 6
                                 .equ	DDB7	= 7	; Port B Data Direction Register bit 7
                                 
                                 ; PINB - Port B Input Pins
                                 .equ	PINB0	= 0	; Port B Input Pins bit 0
                                 .equ	PINB1	= 1	; Port B Input Pins bit 1
                                 .equ	PINB2	= 2	; Port B Input Pins bit 2
                                 .equ	PINB3	= 3	; Port B Input Pins bit 3
                                 .equ	PINB4	= 4	; Port B Input Pins bit 4
                                 .equ	PINB5	= 5	; Port B Input Pins bit 5
                                 .equ	PINB6	= 6	; Port B Input Pins bit 6
                                 .equ	PINB7	= 7	; Port B Input Pins bit 7
                                 
                                 
                                 ; ***** PORTC ************************
                                 ; PORTC - Port C Data Register
                                 .equ	PORTC0	= 0	; Port C Data Register bit 0
                                 .equ	PC0	= 0	; For compatibility
                                 .equ	PORTC1	= 1	; Port C Data Register bit 1
                                 .equ	PC1	= 1	; For compatibility
                                 .equ	PORTC2	= 2	; Port C Data Register bit 2
                                 .equ	PC2	= 2	; For compatibility
                                 .equ	PORTC3	= 3	; Port C Data Register bit 3
                                 .equ	PC3	= 3	; For compatibility
                                 .equ	PORTC4	= 4	; Port C Data Register bit 4
                                 .equ	PC4	= 4	; For compatibility
                                 .equ	PORTC5	= 5	; Port C Data Register bit 5
                                 .equ	PC5	= 5	; For compatibility
                                 .equ	PORTC6	= 6	; Port C Data Register bit 6
                                 .equ	PC6	= 6	; For compatibility
                                 .equ	PORTC7	= 7	; Port C Data Register bit 7
                                 .equ	PC7	= 7	; For compatibility
                                 
                                 ; DDRC - Port C Data Direction Register
                                 .equ	DDC0	= 0	; Port C Data Direction Register bit 0
                                 .equ	DDC1	= 1	; Port C Data Direction Register bit 1
                                 .equ	DDC2	= 2	; Port C Data Direction Register bit 2
                                 .equ	DDC3	= 3	; Port C Data Direction Register bit 3
                                 .equ	DDC4	= 4	; Port C Data Direction Register bit 4
                                 .equ	DDC5	= 5	; Port C Data Direction Register bit 5
                                 .equ	DDC6	= 6	; Port C Data Direction Register bit 6
                                 .equ	DDC7	= 7	; Port C Data Direction Register bit 7
                                 
                                 ; PINC - Port C Input Pins
                                 .equ	PINC0	= 0	; Port C Input Pins bit 0
                                 .equ	PINC1	= 1	; Port C Input Pins bit 1
                                 .equ	PINC2	= 2	; Port C Input Pins bit 2
                                 .equ	PINC3	= 3	; Port C Input Pins bit 3
                                 .equ	PINC4	= 4	; Port C Input Pins bit 4
                                 .equ	PINC5	= 5	; Port C Input Pins bit 5
                                 .equ	PINC6	= 6	; Port C Input Pins bit 6
                                 .equ	PINC7	= 7	; Port C Input Pins bit 7
                                 
                                 
                                 ; ***** PORTD ************************
                                 ; PORTD - Port D Data Register
                                 .equ	PORTD0	= 0	; Port D Data Register bit 0
                                 .equ	PD0	= 0	; For compatibility
                                 .equ	PORTD1	= 1	; Port D Data Register bit 1
                                 .equ	PD1	= 1	; For compatibility
                                 .equ	PORTD2	= 2	; Port D Data Register bit 2
                                 .equ	PD2	= 2	; For compatibility
                                 .equ	PORTD3	= 3	; Port D Data Register bit 3
                                 .equ	PD3	= 3	; For compatibility
                                 .equ	PORTD4	= 4	; Port D Data Register bit 4
                                 .equ	PD4	= 4	; For compatibility
                                 .equ	PORTD5	= 5	; Port D Data Register bit 5
                                 .equ	PD5	= 5	; For compatibility
                                 .equ	PORTD6	= 6	; Port D Data Register bit 6
                                 .equ	PD6	= 6	; For compatibility
                                 .equ	PORTD7	= 7	; Port D Data Register bit 7
                                 .equ	PD7	= 7	; For compatibility
                                 
                                 ; DDRD - Port D Data Direction Register
                                 .equ	DDD0	= 0	; Port D Data Direction Register bit 0
                                 .equ	DDD1	= 1	; Port D Data Direction Register bit 1
                                 .equ	DDD2	= 2	; Port D Data Direction Register bit 2
                                 .equ	DDD3	= 3	; Port D Data Direction Register bit 3
                                 .equ	DDD4	= 4	; Port D Data Direction Register bit 4
                                 .equ	DDD5	= 5	; Port D Data Direction Register bit 5
                                 .equ	DDD6	= 6	; Port D Data Direction Register bit 6
                                 .equ	DDD7	= 7	; Port D Data Direction Register bit 7
                                 
                                 ; PIND - Port D Input Pins
                                 .equ	PIND0	= 0	; Port D Input Pins bit 0
                                 .equ	PIND1	= 1	; Port D Input Pins bit 1
                                 .equ	PIND2	= 2	; Port D Input Pins bit 2
                                 .equ	PIND3	= 3	; Port D Input Pins bit 3
                                 .equ	PIND4	= 4	; Port D Input Pins bit 4
                                 .equ	PIND5	= 5	; Port D Input Pins bit 5
                                 .equ	PIND6	= 6	; Port D Input Pins bit 6
                                 .equ	PIND7	= 7	; Port D Input Pins bit 7
                                 
                                 
                                 ; ***** PORTE ************************
                                 ; PORTE - Data Register, Port E
                                 .equ	PORTE0	= 0	; 
                                 .equ	PE0	= 0	; For compatibility
                                 .equ	PORTE1	= 1	; 
                                 .equ	PE1	= 1	; For compatibility
                                 .equ	PORTE2	= 2	; 
                                 .equ	PE2	= 2	; For compatibility
                                 .equ	PORTE3	= 3	; 
                                 .equ	PE3	= 3	; For compatibility
                                 .equ	PORTE4	= 4	; 
                                 .equ	PE4	= 4	; For compatibility
                                 .equ	PORTE5	= 5	; 
                                 .equ	PE5	= 5	; For compatibility
                                 .equ	PORTE6	= 6	; 
                                 .equ	PE6	= 6	; For compatibility
                                 .equ	PORTE7	= 7	; 
                                 .equ	PE7	= 7	; For compatibility
                                 
                                 ; DDRE - Data Direction Register, Port E
                                 .equ	DDE0	= 0	; 
                                 .equ	DDE1	= 1	; 
                                 .equ	DDE2	= 2	; 
                                 .equ	DDE3	= 3	; 
                                 .equ	DDE4	= 4	; 
                                 .equ	DDE5	= 5	; 
                                 .equ	DDE6	= 6	; 
                                 .equ	DDE7	= 7	; 
                                 
                                 ; PINE - Input Pins, Port E
                                 .equ	PINE0	= 0	; 
                                 .equ	PINE1	= 1	; 
                                 .equ	PINE2	= 2	; 
                                 .equ	PINE3	= 3	; 
                                 .equ	PINE4	= 4	; 
                                 .equ	PINE5	= 5	; 
                                 .equ	PINE6	= 6	; 
                                 .equ	PINE7	= 7	; 
                                 
                                 
                                 ; ***** PORTF ************************
                                 ; PORTF - Data Register, Port F
                                 .equ	PORTF0	= 0	; 
                                 .equ	PF0	= 0	; For compatibility
                                 .equ	PORTF1	= 1	; 
                                 .equ	PF1	= 1	; For compatibility
                                 .equ	PORTF2	= 2	; 
                                 .equ	PF2	= 2	; For compatibility
                                 .equ	PORTF3	= 3	; 
                                 .equ	PF3	= 3	; For compatibility
                                 .equ	PORTF4	= 4	; 
                                 .equ	PF4	= 4	; For compatibility
                                 .equ	PORTF5	= 5	; 
                                 .equ	PF5	= 5	; For compatibility
                                 .equ	PORTF6	= 6	; 
                                 .equ	PF6	= 6	; For compatibility
                                 .equ	PORTF7	= 7	; 
                                 .equ	PF7	= 7	; For compatibility
                                 
                                 ; DDRF - Data Direction Register, Port F
                                 .equ	DDF0	= 0	; 
                                 .equ	DDF1	= 1	; 
                                 .equ	DDF2	= 2	; 
                                 .equ	DDF3	= 3	; 
                                 .equ	DDF4	= 4	; 
                                 .equ	DDF5	= 5	; 
                                 .equ	DDF6	= 6	; 
                                 .equ	DDF7	= 7	; 
                                 
                                 ; PINF - Input Pins, Port F
                                 .equ	PINF0	= 0	; 
                                 .equ	PINF1	= 1	; 
                                 .equ	PINF2	= 2	; 
                                 .equ	PINF3	= 3	; 
                                 .equ	PINF4	= 4	; 
                                 .equ	PINF5	= 5	; 
                                 .equ	PINF6	= 6	; 
                                 .equ	PINF7	= 7	; 
                                 
                                 
                                 ; ***** PORTG ************************
                                 ; PORTG - Data Register, Port G
                                 .equ	PORTG0	= 0	; 
                                 .equ	PG0	= 0	; For compatibility
                                 .equ	PORTG1	= 1	; 
                                 .equ	PG1	= 1	; For compatibility
                                 .equ	PORTG2	= 2	; 
                                 .equ	PG2	= 2	; For compatibility
                                 .equ	PORTG3	= 3	; 
                                 .equ	PG3	= 3	; For compatibility
                                 .equ	PORTG4	= 4	; 
                                 .equ	PG4	= 4	; For compatibility
                                 .equ	PORTG5	= 5	; 
                                 .equ	PG5	= 5	; For compatibility
                                 
                                 ; DDRG - Data Direction Register, Port G
                                 .equ	DDG0	= 0	; 
                                 .equ	DDG1	= 1	; 
                                 .equ	DDG2	= 2	; 
                                 .equ	DDG3	= 3	; 
                                 .equ	DDG4	= 4	; 
                                 .equ	DDG5	= 5	; 
                                 
                                 ; PING - Input Pins, Port G
                                 .equ	PING0	= 0	; 
                                 .equ	PING1	= 1	; 
                                 .equ	PING2	= 2	; 
                                 .equ	PING3	= 3	; 
                                 .equ	PING4	= 4	; 
                                 .equ	PING5	= 5	; 
                                 
                                 
                                 ; ***** PORTH ************************
                                 ; PORTH - PORT H Data Register
                                 .equ	PORTH0	= 0	; PORT H Data Register bit 0
                                 .equ	PH0	= 0	; For compatibility
                                 .equ	PORTH1	= 1	; PORT H Data Register bit 1
                                 .equ	PH1	= 1	; For compatibility
                                 .equ	PORTH2	= 2	; PORT H Data Register bit 2
                                 .equ	PH2	= 2	; For compatibility
                                 .equ	PORTH3	= 3	; PORT H Data Register bit 3
                                 .equ	PH3	= 3	; For compatibility
                                 .equ	PORTH4	= 4	; PORT H Data Register bit 4
                                 .equ	PH4	= 4	; For compatibility
                                 .equ	PORTH5	= 5	; PORT H Data Register bit 5
                                 .equ	PH5	= 5	; For compatibility
                                 .equ	PORTH6	= 6	; PORT H Data Register bit 6
                                 .equ	PH6	= 6	; For compatibility
                                 .equ	PORTH7	= 7	; PORT H Data Register bit 7
                                 .equ	PH7	= 7	; For compatibility
                                 
                                 ; DDRH - PORT H Data Direction Register
                                 .equ	DDH0	= 0	; PORT H Data Direction Register bit 0
                                 .equ	DDH1	= 1	; PORT H Data Direction Register bit 1
                                 .equ	DDH2	= 2	; PORT H Data Direction Register bit 2
                                 .equ	DDH3	= 3	; PORT H Data Direction Register bit 3
                                 .equ	DDH4	= 4	; PORT H Data Direction Register bit 4
                                 .equ	DDH5	= 5	; PORT H Data Direction Register bit 5
                                 .equ	DDH6	= 6	; PORT H Data Direction Register bit 6
                                 .equ	DDH7	= 7	; PORT H Data Direction Register bit 7
                                 
                                 ; PINH - PORT H Input Pins
                                 .equ	PINH0	= 0	; PORT H Input Pins bit 0
                                 .equ	PINH1	= 1	; PORT H Input Pins bit 1
                                 .equ	PINH2	= 2	; PORT H Input Pins bit 2
                                 .equ	PINH3	= 3	; PORT H Input Pins bit 3
                                 .equ	PINH4	= 4	; PORT H Input Pins bit 4
                                 .equ	PINH5	= 5	; PORT H Input Pins bit 5
                                 .equ	PINH6	= 6	; PORT H Input Pins bit 6
                                 .equ	PINH7	= 7	; PORT H Input Pins bit 7
                                 
                                 
                                 ; ***** PORTJ ************************
                                 ; PORTJ - PORT J Data Register
                                 .equ	PORTJ0	= 0	; PORT J Data Register bit 0
                                 .equ	PJ0	= 0	; For compatibility
                                 .equ	PORTJ1	= 1	; PORT J Data Register bit 1
                                 .equ	PJ1	= 1	; For compatibility
                                 .equ	PORTJ2	= 2	; PORT J Data Register bit 2
                                 .equ	PJ2	= 2	; For compatibility
                                 .equ	PORTJ3	= 3	; PORT J Data Register bit 3
                                 .equ	PJ3	= 3	; For compatibility
                                 .equ	PORTJ4	= 4	; PORT J Data Register bit 4
                                 .equ	PJ4	= 4	; For compatibility
                                 .equ	PORTJ5	= 5	; PORT J Data Register bit 5
                                 .equ	PJ5	= 5	; For compatibility
                                 .equ	PORTJ6	= 6	; PORT J Data Register bit 6
                                 .equ	PJ6	= 6	; For compatibility
                                 .equ	PORTJ7	= 7	; PORT J Data Register bit 7
                                 .equ	PJ7	= 7	; For compatibility
                                 
                                 ; DDRJ - PORT J Data Direction Register
                                 .equ	DDJ0	= 0	; PORT J Data Direction Register bit 0
                                 .equ	DDJ1	= 1	; PORT J Data Direction Register bit 1
                                 .equ	DDJ2	= 2	; PORT J Data Direction Register bit 2
                                 .equ	DDJ3	= 3	; PORT J Data Direction Register bit 3
                                 .equ	DDJ4	= 4	; PORT J Data Direction Register bit 4
                                 .equ	DDJ5	= 5	; PORT J Data Direction Register bit 5
                                 .equ	DDJ6	= 6	; PORT J Data Direction Register bit 6
                                 .equ	DDJ7	= 7	; PORT J Data Direction Register bit 7
                                 
                                 ; PINJ - PORT J Input Pins
                                 .equ	PINJ0	= 0	; PORT J Input Pins bit 0
                                 .equ	PINJ1	= 1	; PORT J Input Pins bit 1
                                 .equ	PINJ2	= 2	; PORT J Input Pins bit 2
                                 .equ	PINJ3	= 3	; PORT J Input Pins bit 3
                                 .equ	PINJ4	= 4	; PORT J Input Pins bit 4
                                 .equ	PINJ5	= 5	; PORT J Input Pins bit 5
                                 .equ	PINJ6	= 6	; PORT J Input Pins bit 6
                                 .equ	PINJ7	= 7	; PORT J Input Pins bit 7
                                 
                                 
                                 ; ***** PORTK ************************
                                 ; PORTK - PORT K Data Register
                                 .equ	PORTK0	= 0	; PORT K Data Register bit 0
                                 .equ	PK0	= 0	; For compatibility
                                 .equ	PORTK1	= 1	; PORT K Data Register bit 1
                                 .equ	PK1	= 1	; For compatibility
                                 .equ	PORTK2	= 2	; PORT K Data Register bit 2
                                 .equ	PK2	= 2	; For compatibility
                                 .equ	PORTK3	= 3	; PORT K Data Register bit 3
                                 .equ	PK3	= 3	; For compatibility
                                 .equ	PORTK4	= 4	; PORT K Data Register bit 4
                                 .equ	PK4	= 4	; For compatibility
                                 .equ	PORTK5	= 5	; PORT K Data Register bit 5
                                 .equ	PK5	= 5	; For compatibility
                                 .equ	PORTK6	= 6	; PORT K Data Register bit 6
                                 .equ	PK6	= 6	; For compatibility
                                 .equ	PORTK7	= 7	; PORT K Data Register bit 7
                                 .equ	PK7	= 7	; For compatibility
                                 
                                 ; DDRK - PORT K Data Direction Register
                                 .equ	DDK0	= 0	; PORT K Data Direction Register bit 0
                                 .equ	DDK1	= 1	; PORT K Data Direction Register bit 1
                                 .equ	DDK2	= 2	; PORT K Data Direction Register bit 2
                                 .equ	DDK3	= 3	; PORT K Data Direction Register bit 3
                                 .equ	DDK4	= 4	; PORT K Data Direction Register bit 4
                                 .equ	DDK5	= 5	; PORT K Data Direction Register bit 5
                                 .equ	DDK6	= 6	; PORT K Data Direction Register bit 6
                                 .equ	DDK7	= 7	; PORT K Data Direction Register bit 7
                                 
                                 ; PINK - PORT K Input Pins
                                 .equ	PINK0	= 0	; PORT K Input Pins bit 0
                                 .equ	PINK1	= 1	; PORT K Input Pins bit 1
                                 .equ	PINK2	= 2	; PORT K Input Pins bit 2
                                 .equ	PINK3	= 3	; PORT K Input Pins bit 3
                                 .equ	PINK4	= 4	; PORT K Input Pins bit 4
                                 .equ	PINK5	= 5	; PORT K Input Pins bit 5
                                 .equ	PINK6	= 6	; PORT K Input Pins bit 6
                                 .equ	PINK7	= 7	; PORT K Input Pins bit 7
                                 
                                 
                                 ; ***** PORTL ************************
                                 ; PORTL - PORT L Data Register
                                 .equ	PORTL0	= 0	; PORT L Data Register bit 0
                                 .equ	PL0	= 0	; For compatibility
                                 .equ	PORTL1	= 1	; PORT L Data Register bit 1
                                 .equ	PL1	= 1	; For compatibility
                                 .equ	PORTL2	= 2	; PORT L Data Register bit 2
                                 .equ	PL2	= 2	; For compatibility
                                 .equ	PORTL3	= 3	; PORT L Data Register bit 3
                                 .equ	PL3	= 3	; For compatibility
                                 .equ	PORTL4	= 4	; PORT L Data Register bit 4
                                 .equ	PL4	= 4	; For compatibility
                                 .equ	PORTL5	= 5	; PORT L Data Register bit 5
                                 .equ	PL5	= 5	; For compatibility
                                 .equ	PORTL6	= 6	; PORT L Data Register bit 6
                                 .equ	PL6	= 6	; For compatibility
                                 .equ	PORTL7	= 7	; PORT L Data Register bit 7
                                 .equ	PL7	= 7	; For compatibility
                                 
                                 ; DDRL - PORT L Data Direction Register
                                 .equ	DDL0	= 0	; PORT L Data Direction Register bit 0
                                 .equ	DDL1	= 1	; PORT L Data Direction Register bit 1
                                 .equ	DDL2	= 2	; PORT L Data Direction Register bit 2
                                 .equ	DDL3	= 3	; PORT L Data Direction Register bit 3
                                 .equ	DDL4	= 4	; PORT L Data Direction Register bit 4
                                 .equ	DDL5	= 5	; PORT L Data Direction Register bit 5
                                 .equ	DDL6	= 6	; PORT L Data Direction Register bit 6
                                 .equ	DDL7	= 7	; PORT L Data Direction Register bit 7
                                 
                                 ; PINL - PORT L Input Pins
                                 .equ	PINL0	= 0	; PORT L Input Pins bit 0
                                 .equ	PINL1	= 1	; PORT L Input Pins bit 1
                                 .equ	PINL2	= 2	; PORT L Input Pins bit 2
                                 .equ	PINL3	= 3	; PORT L Input Pins bit 3
                                 .equ	PINL4	= 4	; PORT L Input Pins bit 4
                                 .equ	PINL5	= 5	; PORT L Input Pins bit 5
                                 .equ	PINL6	= 6	; PORT L Input Pins bit 6
                                 .equ	PINL7	= 7	; PORT L Input Pins bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_0 **************
                                 ; TIMSK0 - Timer/Counter0 Interrupt Mask Register
                                 .equ	TOIE0	= 0	; Timer/Counter0 Overflow Interrupt Enable
                                 .equ	OCIE0A	= 1	; Timer/Counter0 Output Compare Match A Interrupt Enable
                                 .equ	OCIE0B	= 2	; Timer/Counter0 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR0 - Timer/Counter0 Interrupt Flag register
                                 .equ	TOV0	= 0	; Timer/Counter0 Overflow Flag
                                 .equ	OCF0A	= 1	; Timer/Counter0 Output Compare Flag 0A
                                 .equ	OCF0B	= 2	; Timer/Counter0 Output Compare Flag 0B
                                 
                                 ; TCCR0A - Timer/Counter  Control Register A
                                 .equ	WGM00	= 0	; Waveform Generation Mode
                                 .equ	WGM01	= 1	; Waveform Generation Mode
                                 .equ	COM0B0	= 4	; Compare Output Mode, Fast PWm
                                 .equ	COM0B1	= 5	; Compare Output Mode, Fast PWm
                                 .equ	COM0A0	= 6	; Compare Output Mode, Phase Correct PWM Mode
                                 .equ	COM0A1	= 7	; Compare Output Mode, Phase Correct PWM Mode
                                 
                                 ; TCCR0B - Timer/Counter Control Register B
                                 .equ	CS00	= 0	; Clock Select
                                 .equ	CS01	= 1	; Clock Select
                                 .equ	CS02	= 2	; Clock Select
                                 .equ	WGM02	= 3	; 
                                 .equ	FOC0B	= 6	; Force Output Compare B
                                 .equ	FOC0A	= 7	; Force Output Compare A
                                 
                                 ; TCNT0 - Timer/Counter0
                                 .equ	TCNT0_0	= 0	; 
                                 .equ	TCNT0_1	= 1	; 
                                 .equ	TCNT0_2	= 2	; 
                                 .equ	TCNT0_3	= 3	; 
                                 .equ	TCNT0_4	= 4	; 
                                 .equ	TCNT0_5	= 5	; 
                                 .equ	TCNT0_6	= 6	; 
                                 .equ	TCNT0_7	= 7	; 
                                 
                                 ; OCR0A - Timer/Counter0 Output Compare Register
                                 .equ	OCR0A_0	= 0	; 
                                 .equ	OCR0A_1	= 1	; 
                                 .equ	OCR0A_2	= 2	; 
                                 .equ	OCR0A_3	= 3	; 
                                 .equ	OCR0A_4	= 4	; 
                                 .equ	OCR0A_5	= 5	; 
                                 .equ	OCR0A_6	= 6	; 
                                 .equ	OCR0A_7	= 7	; 
                                 
                                 ; OCR0B - Timer/Counter0 Output Compare Register
                                 .equ	OCR0B_0	= 0	; 
                                 .equ	OCR0B_1	= 1	; 
                                 .equ	OCR0B_2	= 2	; 
                                 .equ	OCR0B_3	= 3	; 
                                 .equ	OCR0B_4	= 4	; 
                                 .equ	OCR0B_5	= 5	; 
                                 .equ	OCR0B_6	= 6	; 
                                 .equ	OCR0B_7	= 7	; 
                                 
                                 ; GTCCR - General Timer/Counter Control Register
                                 .equ	PSRSYNC	= 0	; Prescaler Reset Timer/Counter1 and Timer/Counter0
                                 .equ	PSR10	= PSRSYNC	; For compatibility
                                 .equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** TIMER_COUNTER_2 **************
                                 ; TIMSK2 - Timer/Counter Interrupt Mask register
                                 .equ	TOIE2	= 0	; Timer/Counter2 Overflow Interrupt Enable
                                 .equ	TOIE2A	= TOIE2	; For compatibility
                                 .equ	OCIE2A	= 1	; Timer/Counter2 Output Compare Match A Interrupt Enable
                                 .equ	OCIE2B	= 2	; Timer/Counter2 Output Compare Match B Interrupt Enable
                                 
                                 ; TIFR2 - Timer/Counter Interrupt Flag Register
                                 .equ	TOV2	= 0	; Timer/Counter2 Overflow Flag
                                 .equ	OCF2A	= 1	; Output Compare Flag 2A
                                 .equ	OCF2B	= 2	; Output Compare Flag 2B
                                 
                                 ; TCCR2A - Timer/Counter2 Control Register A
                                 .equ	WGM20	= 0	; Waveform Genration Mode
                                 .equ	WGM21	= 1	; Waveform Genration Mode
                                 .equ	COM2B0	= 4	; Compare Output Mode bit 0
                                 .equ	COM2B1	= 5	; Compare Output Mode bit 1
                                 .equ	COM2A0	= 6	; Compare Output Mode bit 1
                                 .equ	COM2A1	= 7	; Compare Output Mode bit 1
                                 
                                 ; TCCR2B - Timer/Counter2 Control Register B
                                 .equ	CS20	= 0	; Clock Select bit 0
                                 .equ	CS21	= 1	; Clock Select bit 1
                                 .equ	CS22	= 2	; Clock Select bit 2
                                 .equ	WGM22	= 3	; Waveform Generation Mode
                                 .equ	FOC2B	= 6	; Force Output Compare B
                                 .equ	FOC2A	= 7	; Force Output Compare A
                                 
                                 ; TCNT2 - Timer/Counter2
                                 .equ	TCNT2_0	= 0	; Timer/Counter 2 bit 0
                                 .equ	TCNT2_1	= 1	; Timer/Counter 2 bit 1
                                 .equ	TCNT2_2	= 2	; Timer/Counter 2 bit 2
                                 .equ	TCNT2_3	= 3	; Timer/Counter 2 bit 3
                                 .equ	TCNT2_4	= 4	; Timer/Counter 2 bit 4
                                 .equ	TCNT2_5	= 5	; Timer/Counter 2 bit 5
                                 .equ	TCNT2_6	= 6	; Timer/Counter 2 bit 6
                                 .equ	TCNT2_7	= 7	; Timer/Counter 2 bit 7
                                 
                                 ; OCR2A - Timer/Counter2 Output Compare Register A
                                 .equ	OCR2A_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2A_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2A_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2A_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2A_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2A_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2A_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2A_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; OCR2B - Timer/Counter2 Output Compare Register B
                                 .equ	OCR2B_0	= 0	; Timer/Counter2 Output Compare Register Bit 0
                                 .equ	OCR2B_1	= 1	; Timer/Counter2 Output Compare Register Bit 1
                                 .equ	OCR2B_2	= 2	; Timer/Counter2 Output Compare Register Bit 2
                                 .equ	OCR2B_3	= 3	; Timer/Counter2 Output Compare Register Bit 3
                                 .equ	OCR2B_4	= 4	; Timer/Counter2 Output Compare Register Bit 4
                                 .equ	OCR2B_5	= 5	; Timer/Counter2 Output Compare Register Bit 5
                                 .equ	OCR2B_6	= 6	; Timer/Counter2 Output Compare Register Bit 6
                                 .equ	OCR2B_7	= 7	; Timer/Counter2 Output Compare Register Bit 7
                                 
                                 ; ASSR - Asynchronous Status Register
                                 .equ	TCR2BUB	= 0	; Timer/Counter Control Register2 Update Busy
                                 .equ	TCR2AUB	= 1	; Timer/Counter Control Register2 Update Busy
                                 .equ	OCR2BUB	= 2	; Output Compare Register 2 Update Busy
                                 .equ	OCR2AUB	= 3	; Output Compare Register2 Update Busy
                                 .equ	TCN2UB	= 4	; Timer/Counter2 Update Busy
                                 .equ	AS2	= 5	; Asynchronous Timer/Counter2
                                 .equ	EXCLK	= 6	; Enable External Clock Input
                                 
                                 ; GTCCR - General Timer Counter Control register
                                 .equ	PSRASY	= 1	; Prescaler Reset Timer/Counter2
                                 .equ	PSR2	= PSRASY	; For compatibility
                                 ;.equ	TSM	= 7	; Timer/Counter Synchronization Mode
                                 
                                 
                                 ; ***** WATCHDOG *********************
                                 ; WDTCSR - Watchdog Timer Control Register
                                 .equ	WDP0	= 0	; Watch Dog Timer Prescaler bit 0
                                 .equ	WDP1	= 1	; Watch Dog Timer Prescaler bit 1
                                 .equ	WDP2	= 2	; Watch Dog Timer Prescaler bit 2
                                 .equ	WDE	= 3	; Watch Dog Enable
                                 .equ	WDCE	= 4	; Watchdog Change Enable
                                 .equ	WDP3	= 5	; Watchdog Timer Prescaler Bit 3
                                 .equ	WDIE	= 6	; Watchdog Timeout Interrupt Enable
                                 .equ	WDIF	= 7	; Watchdog Timeout Interrupt Flag
                                 
                                 
                                 ; ***** USART1 ***********************
                                 ; UDR1 - USART I/O Data Register
                                 .equ	UDR1_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR1_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR1_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR1_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR1_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR1_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR1_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR1_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR1A - USART Control and Status Register A
                                 .equ	MPCM1	= 0	; Multi-processor Communication Mode
                                 .equ	U2X1	= 1	; Double the USART transmission speed
                                 .equ	UPE1	= 2	; Parity Error
                                 .equ	DOR1	= 3	; Data overRun
                                 .equ	FE1	= 4	; Framing Error
                                 .equ	UDRE1	= 5	; USART Data Register Empty
                                 .equ	TXC1	= 6	; USART Transmitt Complete
                                 .equ	RXC1	= 7	; USART Receive Complete
                                 
                                 ; UCSR1B - USART Control and Status Register B
                                 .equ	TXB81	= 0	; Transmit Data Bit 8
                                 .equ	RXB81	= 1	; Receive Data Bit 8
                                 .equ	UCSZ12	= 2	; Character Size
                                 .equ	TXEN1	= 3	; Transmitter Enable
                                 .equ	RXEN1	= 4	; Receiver Enable
                                 .equ	UDRIE1	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE1	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE1	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR1C - USART Control and Status Register C
                                 .equ	UCPOL1	= 0	; Clock Polarity
                                 .equ	UCSZ10	= 1	; Character Size
                                 .equ	UCPHA1	= UCSZ10	; For compatibility
                                 .equ	UCSZ11	= 2	; Character Size
                                 .equ	UDORD1	= UCSZ11	; For compatibility
                                 .equ	USBS1	= 3	; Stop Bit Select
                                 .equ	UPM10	= 4	; Parity Mode Bit 0
                                 .equ	UPM11	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL10	= 6	; USART Mode Select
                                 .equ	UMSEL11	= 7	; USART Mode Select
                                 
                                 ; UBRR1H - USART Baud Rate Register High Byte
                                 .equ	UBRR_8	= 0	; USART Baud Rate Register bit 8
                                 .equ	UBRR_9	= 1	; USART Baud Rate Register bit 9
                                 .equ	UBRR_10	= 2	; USART Baud Rate Register bit 10
                                 .equ	UBRR_11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR1L - USART Baud Rate Register Low Byte
                                 .equ	UBRR_0	= 0	; USART Baud Rate Register bit 0
                                 .equ	UBRR_1	= 1	; USART Baud Rate Register bit 1
                                 .equ	UBRR_2	= 2	; USART Baud Rate Register bit 2
                                 .equ	UBRR_3	= 3	; USART Baud Rate Register bit 3
                                 .equ	UBRR_4	= 4	; USART Baud Rate Register bit 4
                                 .equ	UBRR_5	= 5	; USART Baud Rate Register bit 5
                                 .equ	UBRR_6	= 6	; USART Baud Rate Register bit 6
                                 .equ	UBRR_7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** EEPROM ***********************
                                 ; EEARH - EEPROM Address Register Low Byte
                                 .equ	EEAR8	= 0	; EEPROM Read/Write Access Bit 8
                                 .equ	EEAR9	= 1	; EEPROM Read/Write Access Bit 9
                                 .equ	EEAR10	= 2	; EEPROM Read/Write Access Bit 10
                                 .equ	EEAR11	= 3	; EEPROM Read/Write Access Bit 11
                                 
                                 ; EEARL - EEPROM Address Register Low Byte
                                 .equ	EEAR0	= 0	; EEPROM Read/Write Access Bit 0
                                 .equ	EEAR1	= 1	; EEPROM Read/Write Access Bit 1
                                 .equ	EEAR2	= 2	; EEPROM Read/Write Access Bit 2
                                 .equ	EEAR3	= 3	; EEPROM Read/Write Access Bit 3
                                 .equ	EEAR4	= 4	; EEPROM Read/Write Access Bit 4
                                 .equ	EEAR5	= 5	; EEPROM Read/Write Access Bit 5
                                 .equ	EEAR6	= 6	; EEPROM Read/Write Access Bit 6
                                 .equ	EEAR7	= 7	; EEPROM Read/Write Access Bit 7
                                 
                                 ; EEDR - EEPROM Data Register
                                 .equ	EEDR0	= 0	; EEPROM Data Register bit 0
                                 .equ	EEDR1	= 1	; EEPROM Data Register bit 1
                                 .equ	EEDR2	= 2	; EEPROM Data Register bit 2
                                 .equ	EEDR3	= 3	; EEPROM Data Register bit 3
                                 .equ	EEDR4	= 4	; EEPROM Data Register bit 4
                                 .equ	EEDR5	= 5	; EEPROM Data Register bit 5
                                 .equ	EEDR6	= 6	; EEPROM Data Register bit 6
                                 .equ	EEDR7	= 7	; EEPROM Data Register bit 7
                                 
                                 ; EECR - EEPROM Control Register
                                 .equ	EERE	= 0	; EEPROM Read Enable
                                 .equ	EEPE	= 1	; EEPROM Write Enable
                                 .equ	EEMPE	= 2	; EEPROM Master Write Enable
                                 .equ	EERIE	= 3	; EEPROM Ready Interrupt Enable
                                 .equ	EEPM0	= 4	; EEPROM Programming Mode Bit 0
                                 .equ	EEPM1	= 5	; EEPROM Programming Mode Bit 1
                                 
                                 
                                 ; ***** TIMER_COUNTER_5 **************
                                 ; TIMSK5 - Timer/Counter5 Interrupt Mask Register
                                 .equ	TOIE5	= 0	; Timer/Counter5 Overflow Interrupt Enable
                                 .equ	OCIE5A	= 1	; Timer/Counter5 Output Compare A Match Interrupt Enable
                                 .equ	OCIE5B	= 2	; Timer/Counter5 Output Compare B Match Interrupt Enable
                                 .equ	OCIE5C	= 3	; Timer/Counter5 Output Compare C Match Interrupt Enable
                                 .equ	ICIE5	= 5	; Timer/Counter5 Input Capture Interrupt Enable
                                 
                                 ; TIFR5 - Timer/Counter5 Interrupt Flag register
                                 .equ	TOV5	= 0	; Timer/Counter5 Overflow Flag
                                 .equ	OCF5A	= 1	; Output Compare Flag 5A
                                 .equ	OCF5B	= 2	; Output Compare Flag 5B
                                 .equ	OCF5C	= 3	; Output Compare Flag 5C
                                 .equ	ICF5	= 5	; Input Capture Flag 5
                                 
                                 ; TCCR5A - Timer/Counter5 Control Register A
                                 .equ	WGM50	= 0	; Waveform Generation Mode
                                 .equ	WGM51	= 1	; Waveform Generation Mode
                                 .equ	COM5C0	= 2	; Compare Output Mode 5C, bit 0
                                 .equ	COM5C1	= 3	; Compare Output Mode 5C, bit 1
                                 .equ	COM5B0	= 4	; Compare Output Mode 5B, bit 0
                                 .equ	COM5B1	= 5	; Compare Output Mode 5B, bit 1
                                 .equ	COM5A0	= 6	; Compare Output Mode 5A, bit 0
                                 .equ	COM5A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR5B - Timer/Counter5 Control Register B
                                 .equ	CS50	= 0	; Prescaler source of Timer/Counter 5
                                 .equ	CS51	= 1	; Prescaler source of Timer/Counter 5
                                 .equ	CS52	= 2	; Prescaler source of Timer/Counter 5
                                 .equ	WGM52	= 3	; Waveform Generation Mode
                                 .equ	WGM53	= 4	; Waveform Generation Mode
                                 .equ	ICES5	= 6	; Input Capture 5 Edge Select
                                 .equ	ICNC5	= 7	; Input Capture 5 Noise Canceler
                                 
                                 ; TCCR5C - Timer/Counter 5 Control Register C
                                 .equ	FOC5C	= 5	; Force Output Compare 5C
                                 .equ	FOC5B	= 6	; Force Output Compare 5B
                                 .equ	FOC5A	= 7	; Force Output Compare 5A
                                 
                                 ; ICR5H - Timer/Counter5 Input Capture Register High Byte
                                 .equ	ICR5H0	= 0	; Timer/Counter5 Input Capture Register High Byte bit 0
                                 .equ	ICR5H1	= 1	; Timer/Counter5 Input Capture Register High Byte bit 1
                                 .equ	ICR5H2	= 2	; Timer/Counter5 Input Capture Register High Byte bit 2
                                 .equ	ICR5H3	= 3	; Timer/Counter5 Input Capture Register High Byte bit 3
                                 .equ	ICR5H4	= 4	; Timer/Counter5 Input Capture Register High Byte bit 4
                                 .equ	ICR5H5	= 5	; Timer/Counter5 Input Capture Register High Byte bit 5
                                 .equ	ICR5H6	= 6	; Timer/Counter5 Input Capture Register High Byte bit 6
                                 .equ	ICR5H7	= 7	; Timer/Counter5 Input Capture Register High Byte bit 7
                                 
                                 ; ICR5L - Timer/Counter5 Input Capture Register Low Byte
                                 .equ	ICR5L0	= 0	; Timer/Counter5 Input Capture Register Low Byte bit 0
                                 .equ	ICR5L1	= 1	; Timer/Counter5 Input Capture Register Low Byte bit 1
                                 .equ	ICR5L2	= 2	; Timer/Counter5 Input Capture Register Low Byte bit 2
                                 .equ	ICR5L3	= 3	; Timer/Counter5 Input Capture Register Low Byte bit 3
                                 .equ	ICR5L4	= 4	; Timer/Counter5 Input Capture Register Low Byte bit 4
                                 .equ	ICR5L5	= 5	; Timer/Counter5 Input Capture Register Low Byte bit 5
                                 .equ	ICR5L6	= 6	; Timer/Counter5 Input Capture Register Low Byte bit 6
                                 .equ	ICR5L7	= 7	; Timer/Counter5 Input Capture Register Low Byte bit 7
                                 
                                 
                                 ; ***** TIMER_COUNTER_4 **************
                                 ; TIMSK4 - Timer/Counter4 Interrupt Mask Register
                                 .equ	TOIE4	= 0	; Timer/Counter4 Overflow Interrupt Enable
                                 .equ	OCIE4A	= 1	; Timer/Counter4 Output Compare A Match Interrupt Enable
                                 .equ	OCIE4B	= 2	; Timer/Counter4 Output Compare B Match Interrupt Enable
                                 .equ	OCIE4C	= 3	; Timer/Counter4 Output Compare C Match Interrupt Enable
                                 .equ	ICIE4	= 5	; Timer/Counter4 Input Capture Interrupt Enable
                                 
                                 ; TIFR4 - Timer/Counter4 Interrupt Flag register
                                 .equ	TOV4	= 0	; Timer/Counter4 Overflow Flag
                                 .equ	OCF4A	= 1	; Output Compare Flag 4A
                                 .equ	OCF4B	= 2	; Output Compare Flag 4B
                                 .equ	OCF4C	= 3	; Output Compare Flag 4C
                                 .equ	ICF4	= 5	; Input Capture Flag 4
                                 
                                 ; TCCR4A - Timer/Counter4 Control Register A
                                 .equ	WGM40	= 0	; Waveform Generation Mode
                                 .equ	WGM41	= 1	; Waveform Generation Mode
                                 .equ	COM4C0	= 2	; Compare Output Mode 4C, bit 0
                                 .equ	COM4C1	= 3	; Compare Output Mode 4C, bit 1
                                 .equ	COM4B0	= 4	; Compare Output Mode 4B, bit 0
                                 .equ	COM4B1	= 5	; Compare Output Mode 4B, bit 1
                                 .equ	COM4A0	= 6	; Compare Output Mode 4A, bit 0
                                 .equ	COM4A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR4B - Timer/Counter4 Control Register B
                                 .equ	CS40	= 0	; Prescaler source of Timer/Counter 4
                                 .equ	CS41	= 1	; Prescaler source of Timer/Counter 4
                                 .equ	CS42	= 2	; Prescaler source of Timer/Counter 4
                                 .equ	WGM42	= 3	; Waveform Generation Mode
                                 .equ	WGM43	= 4	; Waveform Generation Mode
                                 .equ	ICES4	= 6	; Input Capture 4 Edge Select
                                 .equ	ICNC4	= 7	; Input Capture 4 Noise Canceler
                                 
                                 ; TCCR4C - Timer/Counter 4 Control Register C
                                 .equ	FOC4C	= 5	; Force Output Compare 4C
                                 .equ	FOC4B	= 6	; Force Output Compare 4B
                                 .equ	FOC4A	= 7	; Force Output Compare 4A
                                 
                                 
                                 ; ***** TIMER_COUNTER_3 **************
                                 ; TIMSK3 - Timer/Counter3 Interrupt Mask Register
                                 .equ	TOIE3	= 0	; Timer/Counter3 Overflow Interrupt Enable
                                 .equ	OCIE3A	= 1	; Timer/Counter3 Output Compare A Match Interrupt Enable
                                 .equ	OCIE3B	= 2	; Timer/Counter3 Output Compare B Match Interrupt Enable
                                 .equ	OCIE3C	= 3	; Timer/Counter3 Output Compare C Match Interrupt Enable
                                 .equ	ICIE3	= 5	; Timer/Counter3 Input Capture Interrupt Enable
                                 
                                 ; TIFR3 - Timer/Counter3 Interrupt Flag register
                                 .equ	TOV3	= 0	; Timer/Counter3 Overflow Flag
                                 .equ	OCF3A	= 1	; Output Compare Flag 3A
                                 .equ	OCF3B	= 2	; Output Compare Flag 3B
                                 .equ	OCF3C	= 3	; Output Compare Flag 3C
                                 .equ	ICF3	= 5	; Input Capture Flag 3
                                 
                                 ; TCCR3A - Timer/Counter3 Control Register A
                                 .equ	WGM30	= 0	; Waveform Generation Mode
                                 .equ	WGM31	= 1	; Waveform Generation Mode
                                 .equ	COM3C0	= 2	; Compare Output Mode 3C, bit 0
                                 .equ	COM3C1	= 3	; Compare Output Mode 3C, bit 1
                                 .equ	COM3B0	= 4	; Compare Output Mode 3B, bit 0
                                 .equ	COM3B1	= 5	; Compare Output Mode 3B, bit 1
                                 .equ	COM3A0	= 6	; Compare Output Mode 3A, bit 0
                                 .equ	COM3A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR3B - Timer/Counter3 Control Register B
                                 .equ	CS30	= 0	; Prescaler source of Timer/Counter 3
                                 .equ	CS31	= 1	; Prescaler source of Timer/Counter 3
                                 .equ	CS32	= 2	; Prescaler source of Timer/Counter 3
                                 .equ	WGM32	= 3	; Waveform Generation Mode
                                 .equ	WGM33	= 4	; Waveform Generation Mode
                                 .equ	ICES3	= 6	; Input Capture 3 Edge Select
                                 .equ	ICNC3	= 7	; Input Capture 3 Noise Canceler
                                 
                                 ; TCCR3C - Timer/Counter 3 Control Register C
                                 .equ	FOC3C	= 5	; Force Output Compare 3C
                                 .equ	FOC3B	= 6	; Force Output Compare 3B
                                 .equ	FOC3A	= 7	; Force Output Compare 3A
                                 
                                 
                                 ; ***** TIMER_COUNTER_1 **************
                                 ; TIMSK1 - Timer/Counter1 Interrupt Mask Register
                                 .equ	TOIE1	= 0	; Timer/Counter1 Overflow Interrupt Enable
                                 .equ	OCIE1A	= 1	; Timer/Counter1 Output Compare A Match Interrupt Enable
                                 .equ	OCIE1B	= 2	; Timer/Counter1 Output Compare B Match Interrupt Enable
                                 .equ	OCIE1C	= 3	; Timer/Counter1 Output Compare C Match Interrupt Enable
                                 .equ	ICIE1	= 5	; Timer/Counter1 Input Capture Interrupt Enable
                                 
                                 ; TIFR1 - Timer/Counter1 Interrupt Flag register
                                 .equ	TOV1	= 0	; Timer/Counter1 Overflow Flag
                                 .equ	OCF1A	= 1	; Output Compare Flag 1A
                                 .equ	OCF1B	= 2	; Output Compare Flag 1B
                                 .equ	OCF1C	= 3	; Output Compare Flag 1C
                                 .equ	ICF1	= 5	; Input Capture Flag 1
                                 
                                 ; TCCR1A - Timer/Counter1 Control Register A
                                 .equ	WGM10	= 0	; Waveform Generation Mode
                                 .equ	WGM11	= 1	; Waveform Generation Mode
                                 .equ	COM1C0	= 2	; Compare Output Mode 1C, bit 0
                                 .equ	COM1C1	= 3	; Compare Output Mode 1C, bit 1
                                 .equ	COM1B0	= 4	; Compare Output Mode 1B, bit 0
                                 .equ	COM1B1	= 5	; Compare Output Mode 1B, bit 1
                                 .equ	COM1A0	= 6	; Compare Output Mode 1A, bit 0
                                 .equ	COM1A1	= 7	; Compare Output Mode 1A, bit 1
                                 
                                 ; TCCR1B - Timer/Counter1 Control Register B
                                 .equ	CS10	= 0	; Prescaler source of Timer/Counter 1
                                 .equ	CS11	= 1	; Prescaler source of Timer/Counter 1
                                 .equ	CS12	= 2	; Prescaler source of Timer/Counter 1
                                 .equ	WGM12	= 3	; Waveform Generation Mode
                                 .equ	WGM13	= 4	; Waveform Generation Mode
                                 .equ	ICES1	= 6	; Input Capture 1 Edge Select
                                 .equ	ICNC1	= 7	; Input Capture 1 Noise Canceler
                                 
                                 ; TCCR1C - Timer/Counter 1 Control Register C
                                 .equ	FOC1C	= 5	; Force Output Compare 1C
                                 .equ	FOC1B	= 6	; Force Output Compare 1B
                                 .equ	FOC1A	= 7	; Force Output Compare 1A
                                 
                                 
                                 ; ***** JTAG *************************
                                 ; OCDR - On-Chip Debug Related Register in I/O Memory
                                 .equ	OCDR0	= 0	; On-Chip Debug Register Bit 0
                                 .equ	OCDR1	= 1	; On-Chip Debug Register Bit 1
                                 .equ	OCDR2	= 2	; On-Chip Debug Register Bit 2
                                 .equ	OCDR3	= 3	; On-Chip Debug Register Bit 3
                                 .equ	OCDR4	= 4	; On-Chip Debug Register Bit 4
                                 .equ	OCDR5	= 5	; On-Chip Debug Register Bit 5
                                 .equ	OCDR6	= 6	; On-Chip Debug Register Bit 6
                                 .equ	OCDR7	= 7	; On-Chip Debug Register Bit 7
                                 .equ	IDRD	= OCDR7	; For compatibility
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	JTRF	= 4	; JTAG Reset Flag
                                 
                                 
                                 ; ***** EXTERNAL_INTERRUPT ***********
                                 ; EICRA - External Interrupt Control Register A
                                 .equ	ISC00	= 0	; External Interrupt Sense Control Bit
                                 .equ	ISC01	= 1	; External Interrupt Sense Control Bit
                                 .equ	ISC10	= 2	; External Interrupt Sense Control Bit
                                 .equ	ISC11	= 3	; External Interrupt Sense Control Bit
                                 .equ	ISC20	= 4	; External Interrupt Sense Control Bit
                                 .equ	ISC21	= 5	; External Interrupt Sense Control Bit
                                 .equ	ISC30	= 6	; External Interrupt Sense Control Bit
                                 .equ	ISC31	= 7	; External Interrupt Sense Control Bit
                                 
                                 ; EICRB - External Interrupt Control Register B
                                 .equ	ISC40	= 0	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC41	= 1	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC50	= 2	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC51	= 3	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC60	= 4	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC61	= 5	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC70	= 6	; External Interrupt 7-4 Sense Control Bit
                                 .equ	ISC71	= 7	; External Interrupt 7-4 Sense Control Bit
                                 
                                 ; EIMSK - External Interrupt Mask Register
                                 .equ	INT0	= 0	; External Interrupt Request 0 Enable
                                 .equ	INT1	= 1	; External Interrupt Request 1 Enable
                                 .equ	INT2	= 2	; External Interrupt Request 2 Enable
                                 .equ	INT3	= 3	; External Interrupt Request 3 Enable
                                 .equ	INT4	= 4	; External Interrupt Request 4 Enable
                                 .equ	INT5	= 5	; External Interrupt Request 5 Enable
                                 .equ	INT6	= 6	; External Interrupt Request 6 Enable
                                 .equ	INT7	= 7	; External Interrupt Request 7 Enable
                                 
                                 ; EIFR - External Interrupt Flag Register
                                 .equ	INTF0	= 0	; External Interrupt Flag 0
                                 .equ	INTF1	= 1	; External Interrupt Flag 1
                                 .equ	INTF2	= 2	; External Interrupt Flag 2
                                 .equ	INTF3	= 3	; External Interrupt Flag 3
                                 .equ	INTF4	= 4	; External Interrupt Flag 4
                                 .equ	INTF5	= 5	; External Interrupt Flag 5
                                 .equ	INTF6	= 6	; External Interrupt Flag 6
                                 .equ	INTF7	= 7	; External Interrupt Flag 7
                                 
                                 ; PCICR - Pin Change Interrupt Control Register
                                 .equ	PCIE0	= 0	; Pin Change Interrupt Enable 0
                                 .equ	PCIE1	= 1	; Pin Change Interrupt Enable 1
                                 .equ	PCIE2	= 2	; Pin Change Interrupt Enable 2
                                 
                                 ; PCIFR - Pin Change Interrupt Flag Register
                                 .equ	PCIF0	= 0	; Pin Change Interrupt Flag 0
                                 .equ	PCIF1	= 1	; Pin Change Interrupt Flag 1
                                 .equ	PCIF2	= 2	; Pin Change Interrupt Flag 2
                                 
                                 ; PCMSK2 - Pin Change Mask Register 2
                                 .equ	PCINT16	= 0	; Pin Change Enable Mask 16
                                 .equ	PCINT17	= 1	; Pin Change Enable Mask 17
                                 .equ	PCINT18	= 2	; Pin Change Enable Mask 18
                                 .equ	PCINT19	= 3	; Pin Change Enable Mask 19
                                 .equ	PCINT20	= 4	; Pin Change Enable Mask 20
                                 .equ	PCINT21	= 5	; Pin Change Enable Mask 21
                                 .equ	PCINT22	= 6	; Pin Change Enable Mask 22
                                 .equ	PCINT23	= 7	; Pin Change Enable Mask 23
                                 
                                 ; PCMSK1 - Pin Change Mask Register 1
                                 .equ	PCINT8	= 0	; Pin Change Enable Mask 8
                                 .equ	PCINT9	= 1	; Pin Change Enable Mask 9
                                 .equ	PCINT10	= 2	; Pin Change Enable Mask 10
                                 .equ	PCINT11	= 3	; Pin Change Enable Mask 11
                                 .equ	PCINT12	= 4	; Pin Change Enable Mask 12
                                 .equ	PCINT13	= 5	; Pin Change Enable Mask 13
                                 .equ	PCINT14	= 6	; Pin Change Enable Mask 14
                                 .equ	PCINT15	= 7	; Pin Change Enable Mask 15
                                 
                                 ; PCMSK0 - Pin Change Mask Register 0
                                 .equ	PCINT0	= 0	; Pin Change Enable Mask 0
                                 .equ	PCINT1	= 1	; Pin Change Enable Mask 1
                                 .equ	PCINT2	= 2	; Pin Change Enable Mask 2
                                 .equ	PCINT3	= 3	; Pin Change Enable Mask 3
                                 .equ	PCINT4	= 4	; Pin Change Enable Mask 4
                                 .equ	PCINT5	= 5	; Pin Change Enable Mask 5
                                 .equ	PCINT6	= 6	; Pin Change Enable Mask 6
                                 .equ	PCINT7	= 7	; Pin Change Enable Mask 7
                                 
                                 
                                 ; ***** CPU **************************
                                 ; SREG - Status Register
                                 .equ	SREG_C	= 0	; Carry Flag
                                 .equ	SREG_Z	= 1	; Zero Flag
                                 .equ	SREG_N	= 2	; Negative Flag
                                 .equ	SREG_V	= 3	; Two's Complement Overflow Flag
                                 .equ	SREG_S	= 4	; Sign Bit
                                 .equ	SREG_H	= 5	; Half Carry Flag
                                 .equ	SREG_T	= 6	; Bit Copy Storage
                                 .equ	SREG_I	= 7	; Global Interrupt Enable
                                 
                                 ; MCUCR - MCU Control Register
                                 .equ	IVCE	= 0	; Interrupt Vector Change Enable
                                 .equ	IVSEL	= 1	; Interrupt Vector Select
                                 .equ	PUD	= 4	; Pull-up disable
                                 ;.equ	JTD	= 7	; JTAG Interface Disable
                                 
                                 ; MCUSR - MCU Status Register
                                 .equ	PORF	= 0	; Power-on reset flag
                                 .equ	EXTRF	= 1	; External Reset Flag
                                 .equ	BORF	= 2	; Brown-out Reset Flag
                                 .equ	WDRF	= 3	; Watchdog Reset Flag
                                 ;.equ	JTRF	= 4	; JTAG Reset Flag
                                 
                                 ; XMCRA - External Memory Control Register A
                                 .equ	SRW00	= 0	; Wait state select bit lower page
                                 .equ	SRW01	= 1	; Wait state select bit lower page
                                 .equ	SRW10	= 2	; Wait state select bit upper page
                                 .equ	SRW11	= 3	; Wait state select bit upper page
                                 .equ	SRL0	= 4	; Wait state page limit
                                 .equ	SRL1	= 5	; Wait state page limit
                                 .equ	SRL2	= 6	; Wait state page limit
                                 .equ	SRE	= 7	; External SRAM Enable
                                 
                                 ; XMCRB - External Memory Control Register B
                                 .equ	XMM0	= 0	; External Memory High Mask
                                 .equ	XMM1	= 1	; External Memory High Mask
                                 .equ	XMM2	= 2	; External Memory High Mask
                                 .equ	XMBK	= 7	; External Memory Bus Keeper Enable
                                 
                                 ; OSCCAL - Oscillator Calibration Value
                                 .equ	CAL0	= 0	; Oscillator Calibration Value Bit0
                                 .equ	CAL1	= 1	; Oscillator Calibration Value Bit1
                                 .equ	CAL2	= 2	; Oscillator Calibration Value Bit2
                                 .equ	CAL3	= 3	; Oscillator Calibration Value Bit3
                                 .equ	CAL4	= 4	; Oscillator Calibration Value Bit4
                                 .equ	CAL5	= 5	; Oscillator Calibration Value Bit5
                                 .equ	CAL6	= 6	; Oscillator Calibration Value Bit6
                                 .equ	CAL7	= 7	; Oscillator Calibration Value Bit7
                                 
                                 ; CLKPR - 
                                 .equ	CLKPS0	= 0	; 
                                 .equ	CLKPS1	= 1	; 
                                 .equ	CLKPS2	= 2	; 
                                 .equ	CLKPS3	= 3	; 
                                 .equ	CLKPCE	= 7	; 
                                 
                                 ; SMCR - Sleep Mode Control Register
                                 .equ	SE	= 0	; Sleep Enable
                                 .equ	SM0	= 1	; Sleep Mode Select bit 0
                                 .equ	SM1	= 2	; Sleep Mode Select bit 1
                                 .equ	SM2	= 3	; Sleep Mode Select bit 2
                                 
                                 ; RAMPZ - RAM Page Z Select Register
                                 .equ	RAMPZ0	= 0	; RAM Page Z Select Register Bit 0
                                 .equ	RAMPZ1	= 1	; RAM Page Z Select Register Bit 1
                                 
                                 ; EIND - Extended Indirect Register
                                 .equ	EIND0	= 0	; Bit 0
                                 
                                 ; GPIOR2 - General Purpose IO Register 2
                                 .equ	GPIOR20	= 0	; General Purpose IO Register 2 bit 0
                                 .equ	GPIOR21	= 1	; General Purpose IO Register 2 bit 1
                                 .equ	GPIOR22	= 2	; General Purpose IO Register 2 bit 2
                                 .equ	GPIOR23	= 3	; General Purpose IO Register 2 bit 3
                                 .equ	GPIOR24	= 4	; General Purpose IO Register 2 bit 4
                                 .equ	GPIOR25	= 5	; General Purpose IO Register 2 bit 5
                                 .equ	GPIOR26	= 6	; General Purpose IO Register 2 bit 6
                                 .equ	GPIOR27	= 7	; General Purpose IO Register 2 bit 7
                                 
                                 ; GPIOR1 - General Purpose IO Register 1
                                 .equ	GPIOR10	= 0	; General Purpose IO Register 1 bit 0
                                 .equ	GPIOR11	= 1	; General Purpose IO Register 1 bit 1
                                 .equ	GPIOR12	= 2	; General Purpose IO Register 1 bit 2
                                 .equ	GPIOR13	= 3	; General Purpose IO Register 1 bit 3
                                 .equ	GPIOR14	= 4	; General Purpose IO Register 1 bit 4
                                 .equ	GPIOR15	= 5	; General Purpose IO Register 1 bit 5
                                 .equ	GPIOR16	= 6	; General Purpose IO Register 1 bit 6
                                 .equ	GPIOR17	= 7	; General Purpose IO Register 1 bit 7
                                 
                                 ; GPIOR0 - General Purpose IO Register 0
                                 .equ	GPIOR00	= 0	; General Purpose IO Register 0 bit 0
                                 .equ	GPIOR01	= 1	; General Purpose IO Register 0 bit 1
                                 .equ	GPIOR02	= 2	; General Purpose IO Register 0 bit 2
                                 .equ	GPIOR03	= 3	; General Purpose IO Register 0 bit 3
                                 .equ	GPIOR04	= 4	; General Purpose IO Register 0 bit 4
                                 .equ	GPIOR05	= 5	; General Purpose IO Register 0 bit 5
                                 .equ	GPIOR06	= 6	; General Purpose IO Register 0 bit 6
                                 .equ	GPIOR07	= 7	; General Purpose IO Register 0 bit 7
                                 
                                 ; PRR1 - Power Reduction Register1
                                 .equ	PRUSART1	= 0	; Power Reduction USART1
                                 .equ	PRUSART2	= 1	; Power Reduction USART2
                                 .equ	PRUSART3	= 2	; Power Reduction USART3
                                 .equ	PRTIM3	= 3	; Power Reduction Timer/Counter3
                                 .equ	PRTIM4	= 4	; Power Reduction Timer/Counter4
                                 .equ	PRTIM5	= 5	; Power Reduction Timer/Counter5
                                 
                                 ; PRR0 - Power Reduction Register0
                                 .equ	PRADC	= 0	; Power Reduction ADC
                                 .equ	PRUSART0	= 1	; Power Reduction USART
                                 .equ	PRSPI	= 2	; Power Reduction Serial Peripheral Interface
                                 .equ	PRTIM1	= 3	; Power Reduction Timer/Counter1
                                 .equ	PRTIM0	= 5	; Power Reduction Timer/Counter0
                                 .equ	PRTIM2	= 6	; Power Reduction Timer/Counter2
                                 .equ	PRTWI	= 7	; Power Reduction TWI
                                 
                                 
                                 ; ***** AD_CONVERTER *****************
                                 ; ADMUX - The ADC multiplexer Selection Register
                                 .equ	MUX0	= 0	; Analog Channel and Gain Selection Bits
                                 .equ	MUX1	= 1	; Analog Channel and Gain Selection Bits
                                 .equ	MUX2	= 2	; Analog Channel and Gain Selection Bits
                                 .equ	MUX3	= 3	; Analog Channel and Gain Selection Bits
                                 .equ	MUX4	= 4	; Analog Channel and Gain Selection Bits
                                 .equ	ADLAR	= 5	; Left Adjust Result
                                 .equ	REFS0	= 6	; Reference Selection Bit 0
                                 .equ	REFS1	= 7	; Reference Selection Bit 1
                                 
                                 ; ADCSRA - The ADC Control and Status register A
                                 .equ	ADPS0	= 0	; ADC  Prescaler Select Bits
                                 .equ	ADPS1	= 1	; ADC  Prescaler Select Bits
                                 .equ	ADPS2	= 2	; ADC  Prescaler Select Bits
                                 .equ	ADIE	= 3	; ADC Interrupt Enable
                                 .equ	ADIF	= 4	; ADC Interrupt Flag
                                 .equ	ADATE	= 5	; ADC  Auto Trigger Enable
                                 .equ	ADSC	= 6	; ADC Start Conversion
                                 .equ	ADEN	= 7	; ADC Enable
                                 
                                 ; ADCSRB - The ADC Control and Status register B
                                 .equ	ADTS0	= 0	; ADC Auto Trigger Source bit 0
                                 .equ	ADTS1	= 1	; ADC Auto Trigger Source bit 1
                                 .equ	ADTS2	= 2	; ADC Auto Trigger Source bit 2
                                 .equ	MUX5	= 3	; Analog Channel and Gain Selection Bits
                                 ;.equ	ACME	= 6	; 
                                 
                                 ; ADCH - ADC Data Register High Byte
                                 .equ	ADCH0	= 0	; ADC Data Register High Byte Bit 0
                                 .equ	ADCH1	= 1	; ADC Data Register High Byte Bit 1
                                 .equ	ADCH2	= 2	; ADC Data Register High Byte Bit 2
                                 .equ	ADCH3	= 3	; ADC Data Register High Byte Bit 3
                                 .equ	ADCH4	= 4	; ADC Data Register High Byte Bit 4
                                 .equ	ADCH5	= 5	; ADC Data Register High Byte Bit 5
                                 .equ	ADCH6	= 6	; ADC Data Register High Byte Bit 6
                                 .equ	ADCH7	= 7	; ADC Data Register High Byte Bit 7
                                 
                                 ; ADCL - ADC Data Register Low Byte
                                 .equ	ADCL0	= 0	; ADC Data Register Low Byte Bit 0
                                 .equ	ADCL1	= 1	; ADC Data Register Low Byte Bit 1
                                 .equ	ADCL2	= 2	; ADC Data Register Low Byte Bit 2
                                 .equ	ADCL3	= 3	; ADC Data Register Low Byte Bit 3
                                 .equ	ADCL4	= 4	; ADC Data Register Low Byte Bit 4
                                 .equ	ADCL5	= 5	; ADC Data Register Low Byte Bit 5
                                 .equ	ADCL6	= 6	; ADC Data Register Low Byte Bit 6
                                 .equ	ADCL7	= 7	; ADC Data Register Low Byte Bit 7
                                 
                                 ; DIDR0 - Digital Input Disable Register
                                 .equ	ADC0D	= 0	; 
                                 .equ	ADC1D	= 1	; 
                                 .equ	ADC2D	= 2	; 
                                 .equ	ADC3D	= 3	; 
                                 .equ	ADC4D	= 4	; 
                                 .equ	ADC5D	= 5	; 
                                 .equ	ADC6D	= 6	; 
                                 .equ	ADC7D	= 7	; 
                                 
                                 ; DIDR2 - Digital Input Disable Register
                                 .equ	ADC8D	= 0	; 
                                 .equ	ADC9D	= 1	; 
                                 .equ	ADC10D	= 2	; 
                                 .equ	ADC11D	= 3	; 
                                 .equ	ADC12D	= 4	; 
                                 .equ	ADC13D	= 5	; 
                                 .equ	ADC14D	= 6	; 
                                 .equ	ADC15D	= 7	; 
                                 
                                 
                                 ; ***** BOOT_LOAD ********************
                                 ; SPMCSR - Store Program Memory Control Register
                                 .equ	SPMEN	= 0	; Store Program Memory Enable
                                 .equ	PGERS	= 1	; Page Erase
                                 .equ	PGWRT	= 2	; Page Write
                                 .equ	BLBSET	= 3	; Boot Lock Bit Set
                                 .equ	RWWSRE	= 4	; Read While Write section read enable
                                 .equ	SIGRD	= 5	; Signature Row Read
                                 .equ	RWWSB	= 6	; Read While Write Section Busy
                                 .equ	SPMIE	= 7	; SPM Interrupt Enable
                                 
                                 
                                 ; ***** USART2 ***********************
                                 ; UDR2 - USART I/O Data Register
                                 .equ	UDR2_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR2_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR2_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR2_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR2_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR2_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR2_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR2_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR2A - USART Control and Status Register A
                                 .equ	MPCM2	= 0	; Multi-processor Communication Mode
                                 .equ	U2X2	= 1	; Double the USART transmission speed
                                 .equ	UPE2	= 2	; Parity Error
                                 .equ	DOR2	= 3	; Data overRun
                                 .equ	FE2	= 4	; Framing Error
                                 .equ	UDRE2	= 5	; USART Data Register Empty
                                 .equ	TXC2	= 6	; USART Transmitt Complete
                                 .equ	RXC2	= 7	; USART Receive Complete
                                 
                                 ; UCSR2B - USART Control and Status Register B
                                 .equ	TXB82	= 0	; Transmit Data Bit 8
                                 .equ	RXB82	= 1	; Receive Data Bit 8
                                 .equ	UCSZ22	= 2	; Character Size
                                 .equ	TXEN2	= 3	; Transmitter Enable
                                 .equ	RXEN2	= 4	; Receiver Enable
                                 .equ	UDRIE2	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE2	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE2	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR2C - USART Control and Status Register C
                                 .equ	UCPOL2	= 0	; Clock Polarity
                                 .equ	UCSZ20	= 1	; Character Size
                                 .equ	UCSZ21	= 2	; Character Size
                                 .equ	USBS2	= 3	; Stop Bit Select
                                 .equ	UPM20	= 4	; Parity Mode Bit 0
                                 .equ	UPM21	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL20	= 6	; USART Mode Select
                                 .equ	UMSEL21	= 7	; USART Mode Select
                                 
                                 ; UBRR2H - USART Baud Rate Register High Byte
                                 ;.equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 ;.equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 ;.equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 ;.equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR2L - USART Baud Rate Register Low Byte
                                 .equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                                 .equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                                 ;.equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 ;.equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 ;.equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 ;.equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 ;.equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 ;.equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 ; ***** USART3 ***********************
                                 ; UDR3 - USART I/O Data Register
                                 .equ	UDR3_0	= 0	; USART I/O Data Register bit 0
                                 .equ	UDR3_1	= 1	; USART I/O Data Register bit 1
                                 .equ	UDR3_2	= 2	; USART I/O Data Register bit 2
                                 .equ	UDR3_3	= 3	; USART I/O Data Register bit 3
                                 .equ	UDR3_4	= 4	; USART I/O Data Register bit 4
                                 .equ	UDR3_5	= 5	; USART I/O Data Register bit 5
                                 .equ	UDR3_6	= 6	; USART I/O Data Register bit 6
                                 .equ	UDR3_7	= 7	; USART I/O Data Register bit 7
                                 
                                 ; UCSR3A - USART Control and Status Register A
                                 .equ	MPCM3	= 0	; Multi-processor Communication Mode
                                 .equ	U2X3	= 1	; Double the USART transmission speed
                                 .equ	UPE3	= 2	; Parity Error
                                 .equ	DOR3	= 3	; Data overRun
                                 .equ	FE3	= 4	; Framing Error
                                 .equ	UDRE3	= 5	; USART Data Register Empty
                                 .equ	TXC3	= 6	; USART Transmitt Complete
                                 .equ	RXC3	= 7	; USART Receive Complete
                                 
                                 ; UCSR3B - USART Control and Status Register B
                                 .equ	TXB83	= 0	; Transmit Data Bit 8
                                 .equ	RXB83	= 1	; Receive Data Bit 8
                                 .equ	UCSZ32	= 2	; Character Size
                                 .equ	TXEN3	= 3	; Transmitter Enable
                                 .equ	RXEN3	= 4	; Receiver Enable
                                 .equ	UDRIE3	= 5	; USART Data register Empty Interrupt Enable
                                 .equ	TXCIE3	= 6	; TX Complete Interrupt Enable
                                 .equ	RXCIE3	= 7	; RX Complete Interrupt Enable
                                 
                                 ; UCSR3C - USART Control and Status Register C
                                 .equ	UCPOL3	= 0	; Clock Polarity
                                 .equ	UCSZ30	= 1	; Character Size
                                 .equ	UCSZ31	= 2	; Character Size
                                 .equ	USBS3	= 3	; Stop Bit Select
                                 .equ	UPM30	= 4	; Parity Mode Bit 0
                                 .equ	UPM31	= 5	; Parity Mode Bit 1
                                 .equ	UMSEL30	= 6	; USART Mode Select
                                 .equ	UMSEL31	= 7	; USART Mode Select
                                 
                                 ; UBRR3H - USART Baud Rate Register High Byte
                                 ;.equ	UBRR8	= 0	; USART Baud Rate Register bit 8
                                 ;.equ	UBRR9	= 1	; USART Baud Rate Register bit 9
                                 ;.equ	UBRR10	= 2	; USART Baud Rate Register bit 10
                                 ;.equ	UBRR11	= 3	; USART Baud Rate Register bit 11
                                 
                                 ; UBRR3L - USART Baud Rate Register Low Byte
                                 ;.equ	UBRR0	= 0	; USART Baud Rate Register bit 0
                                 ;.equ	UBRR1	= 1	; USART Baud Rate Register bit 1
                                 ;.equ	UBRR2	= 2	; USART Baud Rate Register bit 2
                                 ;.equ	UBRR3	= 3	; USART Baud Rate Register bit 3
                                 ;.equ	UBRR4	= 4	; USART Baud Rate Register bit 4
                                 ;.equ	UBRR5	= 5	; USART Baud Rate Register bit 5
                                 ;.equ	UBRR6	= 6	; USART Baud Rate Register bit 6
                                 ;.equ	UBRR7	= 7	; USART Baud Rate Register bit 7
                                 
                                 
                                 
                                 ; ***** LOCKSBITS ********************************************************
                                 .equ	LB1	= 0	; Lock bit
                                 .equ	LB2	= 1	; Lock bit
                                 .equ	BLB01	= 2	; Boot Lock bit
                                 .equ	BLB02	= 3	; Boot Lock bit
                                 .equ	BLB11	= 4	; Boot lock bit
                                 .equ	BLB12	= 5	; Boot lock bit
                                 
                                 
                                 ; ***** FUSES ************************************************************
                                 ; LOW fuse bits
                                 .equ	CKSEL0	= 0	; Select Clock Source
                                 .equ	CKSEL1	= 1	; Select Clock Source
                                 .equ	CKSEL2	= 2	; Select Clock Source
                                 .equ	CKSEL3	= 3	; Select Clock Source
                                 .equ	SUT0	= 4	; Select start-up time
                                 .equ	SUT1	= 5	; Select start-up time
                                 .equ	CKOUT	= 6	; Clock output
                                 .equ	CKDIV8	= 7	; Divide clock by 8
                                 
                                 ; HIGH fuse bits
                                 .equ	BOOTRST	= 0	; Select Reset Vector
                                 .equ	BOOTSZ0	= 1	; Select Boot Size
                                 .equ	BOOTSZ1	= 2	; Select Boot Size
                                 .equ	EESAVE	= 3	; EEPROM memory is preserved through chip erase
                                 .equ	WDTON	= 4	; Watchdog timer always on
                                 .equ	SPIEN	= 5	; Enable Serial programming and Data Downloading
                                 .equ	JTAGEN	= 6	; Enable JTAG
                                 .equ	OCDEN	= 7	; Enable OCD
                                 
                                 ; EXTENDED fuse bits
                                 .equ	BODLEVEL0	= 0	; Brown-out Detector trigger level
                                 .equ	BODLEVEL1	= 1	; Brown-out Detector trigger level
                                 .equ	BODLEVEL2	= 2	; Brown-out Detector trigger level
                                 
                                 
                                 
                                 ; ***** CPU REGISTER DEFINITIONS *****************************************
                                 .def	XH	= r27
                                 .def	XL	= r26
                                 .def	YH	= r29
                                 .def	YL	= r28
                                 .def	ZH	= r31
                                 .def	ZL	= r30
                                 
                                 
                                 
                                 ; ***** DATA MEMORY DECLARATIONS *****************************************
                                 .equ	FLASHEND	= 0x1ffff	; Note: Word address
                                 .equ	IOEND	= 0x01ff
                                 .equ	SRAM_START	= 0x0200
                                 .equ	SRAM_SIZE	= 8192
                                 .equ	RAMEND	= 0x21ff
                                 .equ	XRAMEND	= 0xffff
                                 .equ	E2END	= 0x0fff
                                 .equ	EEPROMEND	= 0x0fff
                                 .equ	EEADRBITS	= 12
                                 #pragma AVRPART MEMORY PROG_FLASH 262144
                                 #pragma AVRPART MEMORY EEPROM 4096
                                 #pragma AVRPART MEMORY INT_SRAM SIZE 8192
                                 #pragma AVRPART MEMORY INT_SRAM START_ADDR 0x200
                                 
                                 
                                 
                                 ; ***** BOOTLOADER DECLARATIONS ******************************************
                                 .equ	NRWW_START_ADDR	= 0x1f000
                                 .equ	NRWW_STOP_ADDR	= 0x1ffff
                                 .equ	RWW_START_ADDR	= 0x0
                                 .equ	RWW_STOP_ADDR	= 0x1efff
                                 .equ	PAGESIZE	= 128
                                 .equ	FIRSTBOOTSTART	= 0x1fe00
                                 .equ	SECONDBOOTSTART	= 0x1fc00
                                 .equ	THIRDBOOTSTART	= 0x1f800
                                 .equ	FOURTHBOOTSTART	= 0x1f000
                                 .equ	SMALLBOOTSTART	= FIRSTBOOTSTART
                                 .equ	LARGEBOOTSTART	= FOURTHBOOTSTART
                                 
                                 
                                 
                                 ; ***** INTERRUPT VECTORS ************************************************
                                 .equ	INT0addr	= 0x0002	; External Interrupt Request 0
                                 .equ	INT1addr	= 0x0004	; External Interrupt Request 1
                                 .equ	INT2addr	= 0x0006	; External Interrupt Request 2
                                 .equ	INT3addr	= 0x0008	; External Interrupt Request 3
                                 .equ	INT4addr	= 0x000a	; External Interrupt Request 4
                                 .equ	INT5addr	= 0x000c	; External Interrupt Request 5
                                 .equ	INT6addr	= 0x000e	; External Interrupt Request 6
                                 .equ	INT7addr	= 0x0010	; External Interrupt Request 7
                                 .equ	PCI0addr	= 0x0012	; Pin Change Interrupt Request 0
                                 .equ	PCI1addr	= 0x0014	; Pin Change Interrupt Request 1
                                 .equ	PCI2addr	= 0x0016	; Pin Change Interrupt Request 2
                                 .equ	WDTaddr	= 0x0018	; Watchdog Time-out Interrupt
                                 .equ	OC2Aaddr	= 0x001a	; Timer/Counter2 Compare Match A
                                 .equ	OC2Baddr	= 0x001c	; Timer/Counter2 Compare Match B
                                 .equ	OVF2addr	= 0x001e	; Timer/Counter2 Overflow
                                 .equ	ICP1addr	= 0x0020	; Timer/Counter1 Capture Event
                                 .equ	OC1Aaddr	= 0x0022	; Timer/Counter1 Compare Match A
                                 .equ	OC1Baddr	= 0x0024	; Timer/Counter1 Compare Match B
                                 .equ	OC1Caddr	= 0x0026	; Timer/Counter1 Compare Match C
                                 .equ	OVF1addr	= 0x0028	; Timer/Counter1 Overflow
                                 .equ	OC0Aaddr	= 0x002a	; Timer/Counter0 Compare Match A
                                 .equ	OC0Baddr	= 0x002c	; Timer/Counter0 Compare Match B
                                 .equ	OVF0addr	= 0x002e	; Timer/Counter0 Overflow
                                 .equ	SPIaddr	= 0x0030	; SPI Serial Transfer Complete
                                 .equ	URXC0addr	= 0x0032	; USART0, Rx Complete
                                 .equ	UDRE0addr	= 0x0034	; USART0 Data register Empty
                                 .equ	UTXC0addr	= 0x0036	; USART0, Tx Complete
                                 .equ	ACIaddr	= 0x0038	; Analog Comparator
                                 .equ	ADCCaddr	= 0x003a	; ADC Conversion Complete
                                 .equ	ERDYaddr	= 0x003c	; EEPROM Ready
                                 .equ	ICP3addr	= 0x003e	; Timer/Counter3 Capture Event
                                 .equ	OC3Aaddr	= 0x0040	; Timer/Counter3 Compare Match A
                                 .equ	OC3Baddr	= 0x0042	; Timer/Counter3 Compare Match B
                                 .equ	OC3Caddr	= 0x0044	; Timer/Counter3 Compare Match C
                                 .equ	OVF3addr	= 0x0046	; Timer/Counter3 Overflow
                                 .equ	URXC1addr	= 0x0048	; USART1, Rx Complete
                                 .equ	UDRE1addr	= 0x004a	; USART1 Data register Empty
                                 .equ	UTXC1addr	= 0x004c	; USART1, Tx Complete
                                 .equ	TWIaddr	= 0x004e	; 2-wire Serial Interface
                                 .equ	SPMRaddr	= 0x0050	; Store Program Memory Read
                                 .equ	ICP4addr	= 0x0052	; Timer/Counter4 Capture Event
                                 .equ	OC4Aaddr	= 0x0054	; Timer/Counter4 Compare Match A
                                 .equ	OC4Baddr	= 0x0056	; Timer/Counter4 Compare Match B
                                 .equ	OC4Caddr	= 0x0058	; Timer/Counter4 Compare Match C
                                 .equ	OVF4addr	= 0x005a	; Timer/Counter4 Overflow
                                 .equ	ICP5addr	= 0x005c	; Timer/Counter5 Capture Event
                                 .equ	OC5Aaddr	= 0x005e	; Timer/Counter5 Compare Match A
                                 .equ	OC5Baddr	= 0x0060	; Timer/Counter5 Compare Match B
                                 .equ	OC5Caddr	= 0x0062	; Timer/Counter5 Compare Match C
                                 .equ	OVF5addr	= 0x0064	; Timer/Counter5 Overflow
                                 .equ	URXC2addr	= 0x0066	; USART2, Rx Complete
                                 .equ	UDRE2addr	= 0x0068	; USART2 Data register Empty
                                 .equ	UTXC2addr	= 0x006a	; USART2, Tx Complete
                                 .equ	URXC3addr	= 0x006c	; USART3, Rx Complete
                                 .equ	UDRE3addr	= 0x006e	; USART3 Data register Empty
                                 .equ	UTXC3addr	= 0x0070	; USART3, Tx Complete
                                 
                                 .equ	INT_VECTORS_SIZE	= 114	; size in words
                                 
                                 #endif  /* _M2560DEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                  * main.asm
                                  *
                                  *  Created: 20/10/2017 10:11:17 AM
                                  *   Author: Liangde Li z5077896 Dankoon Yoo z5116090
                                  */ 
                                 
                                  /*
                                  Display "Max stations:"
                                  Get input NUM
                                  for(i=1; i<=NUM; i++){
                                      display "Namei: "
                                 	 Get input NAMEi
                                  }
                                  for(i=1; i<=NUM; i++){
                                      Time i to i+1: 
                                 	 Get input TIMEi
                                  }
                                  Display "Stop time: "
                                  Get input STOPTIME
                                  Display "Done, wait"
                                  DC running 60
                                  if PB0, light up LED0-3
                                  if PB1, light up LED4-7
                                  if #, stop, then #, start again
                                  LCD display next stop
                                  when stop, 2 LEDs blink
                                  */
                                  
                                 .include "m2560def.inc"
                                 
                                 ;***** Created: 2011-02-09 12:03 ******* Source: ATmega2560.xml **********
                                 ;*************************************************************************
                                 ;* A P P L I C A T I O N   N O T E   F O R   T H E   A V R   F A M I L Y
                                 ;* 
                                 ;* Number            : AVR000
                                 ;* File Name         : "m2560def.inc"
                                 ;* Title             : Register/Bit Definitions for the ATmega2560
                                 ;* Date              : 2011-02-09
                                 ;* Version           : 2.35
                                 ;* Support E-mail    : avr@atmel.com
                                 ;* Target MCU        : ATmega2560
                                 ;* 
                                 ;* DESCRIPTION
                                 ;* When including this file in the assembly program file, all I/O register 
                                 ;* names and I/O register bit names appearing in the data book can be used.
                                 ;* In addition, the six registers forming the three data pointers X, Y and 
                                 ;* Z have been assigned names XL - ZH. Highest RAM address for Internal 
                                 ;* SRAM is also defined 
                                 ;* 
                                 ;* The Register names are represented by their hexadecimal address.
                                 ;* 
                                 ;* The Register Bit names are represented by their bit number (0-7).
                                 ;* 
                                 ;* Please observe the difference in using the bit names with instructions
                                 ;* such as "sbr"/"cbr" (set/clear bit in register) and "sbrs"/"sbrc"
                                 ;* (skip if bit in register set/cleared). The following example illustrates
                                 ;* this:
                                 ;* 
                                 ;* in    r16,PORTB             ;read PORTB latch
                                 ;* sbr   r16,(1<<PB6)+(1<<PB5) ;set PB6 and PB5 (use masks, not bit#)
                                 ;* out   PORTB,r16             ;output to PORTB
                                 ;* 
                                 ;* in    r16,TIFR              ;read the Timer Interrupt Flag Register
                                 ;* sbrc  r16,TOV0              ;test the overflow flag (use bit#)
                                 ;* rjmp  TOV0_is_set           ;jump if set
                                 ;* ...                         ;otherwise do something else
                                 ;*************************************************************************
                                 
                                 #ifndef _M2560DEF_INC_
                                 #endif  /* _M2560DEF_INC_ */
                                 
                                 ; ***** END OF FILE ******************************************************
                                 
                                 .def temp = r16
                                 .def temp1 = r17
                                 .def row =r18
                                 .def col =r19
                                 .def mask =r20
                                 .def temp2 = r21
                                 .def leds = r22
                                 .def station = r23
                                 .def flag = r25
                                 .def counter = r15
                                 .def halt = r14
                                 .def blink = r13
                                 .def d_2 = r12
                                 .def d_1 = r11
                                 .def result_high = r7
                                 .def result_low = r6
                                 .equ PORTLDIR = 0xF0
                                 .equ INITCOLMASK = 0xEF
                                 .equ INITROWMASK = 0x01
                                 .equ ROWMASK = 0x0F
                                 
                                 .macro do_lcd_command
                                 	ldi r16, @0
                                 	rcall lcd_command
                                 	rcall lcd_wait
                                 .endmacro
                                 
                                 .macro do_lcd_data
                                 	ldi r16, @0
                                 	rcall lcd_data
                                 	rcall lcd_wait
                                 .endmacro
                                 
                                 ; The macro clears a word (2 bytes) in a memory
                                 ; the parameter @0 is the memory address for that word
                                 .macro clear_2
                                     ldi YL, low(@0)     ; load the memory address to Y
                                     ldi YH, high(@0)
                                     clr temp 
                                     st Y+, temp         ; clear the two bytes at @0 in SRAM
                                     st Y, temp
                                 .endmacro
                                 
                                 .macro display
                                 	rcall lcd_data
                                 	rcall lcd_wait
                                 .endmacro
                                 
                                                         
                                 .dseg
                                 .org 0x200
000200                           	SecondCounter: .byte 2 ; Two-byte counter for counting seconds.
000202                           	TempCounter: .byte 2 ; Temporary counter. Used to determine if one second has passed
000204                           	RevCounter: .byte 2 ; revolution counter, for counting revolution in 1/10 seconds
000206                           	TargetSpeed: .byte 1
000207                           	MaxStations: .byte 1
000208                           	StationNames: .byte 100 
00026c                           	TimeToNext: .byte 10 
000276                           	StopTime: .byte 1
                                 	 
                                 
                                 .cseg
                                 	.org 0x0000
000000 940c 0009                 		jmp RESET
                                 	.org INT0addr ; INT0addr is the address of EXT_INT0
000002 940c 007b                 		jmp EXT_INT0
                                 	.org INT1addr ; INT1addr is the address of EXT_INT1
000004 940c 0086                 		jmp EXT_INT1
                                 	/*.org INT2addr ; 
                                 		jmp EXT_INT2*/
                                 	/*.org OVF0addr
                                 		jmp Timer0OVF ; Jump to the interrupt handler for*/
                                 						; Timer0 overflow.
000006 940c 0008                 	jmp DEFAULT          ; default service for all other interrupts.
000008 9518                      	DEFAULT:  reti       ; no service
                                 
                                 //*************************************************************************************************************
                                 // boarder for modules
                                 //*************************************************************************************************************
                                 
                                 
                                 
                                 // RESET module
                                 // start here
                                 RESET:
000009 ef0f                      	ldi temp, low(RAMEND)
00000a bf0d                      	out SPL, temp
00000b e201                      	ldi temp, high(RAMEND)
00000c bf0e                      	out SPH, temp
                                 	
00000d ef0f                      	ser r16
00000e b90d                      	out DDRE, r16
                                 	// LCD
00000f bb00                      	out DDRF, r16
000010 b901                      	out DDRA, r16
000011 2700                      	clr temp
000012 bb01                      	out PORTF, r16
000013 b902                      	out PORTA, r16
000014 2700                      	clr temp
000015 b90a                      	out DDRD, temp
000016 b90b                      	out PORTD, temp
                                 	// Interrupts
000017 e00a                      	ldi temp, (2 << ISC10) | (2 << ISC00)
000018 9300 0069                 	sts EICRA, temp
00001a b30d                      	in temp, EIMSK
00001b 6003                      	ori temp, (1<<INT0) | (1<<INT1)
00001c bb0d                      	out EIMSK, temp
                                 	// keypad
00001d ef00                      	ldi temp, PORTLDIR ; columns are outputs, rows are inputs
00001e 9300 010a                     STS DDRL, temp     ; cannot use out
                                     // LEDs
000020 ef0f                      	ser temp
000021 b907                          out DDRC, temp ; Make PORTC all outputs
000022 b908                          out PORTC, temp ; Turn on all the LEDs
000023 b904                      	out DDRB, temp
000024 2700                      	clr temp
000025 b905                      	out PORTB, temp
000026 2ed0                      	mov blink, temp
                                 	//
                                 /*	out PORTG, temp ; Enable pull-up resistors on PORTG 
                                 	clr temp
                                 	out DDRG, temp*/
                                 
000027 e010                      	ldi temp1, 0 					
000028 9310 009b                 	sts OCR3BH, temp1
00002a e010                      	ldi temp1, 0
00002b 9310 009a                 	sts OCR3BL, temp1
00002d e010                      	ldi temp1, 0
00002e 9310 0206                 	sts TargetSpeed, temp1
                                 
000030 e011                      	ldi temp1, (1 << CS30) 		; set the Timer3 to Phase Correct PWM mode. 
000031 9310 0091                 	sts TCCR3B, temp1
000033 e211                      	ldi temp1, (1<< WGM30)|(1<<COM3B1)
000034 9310 0090                 	sts TCCR3A, temp1
                                 
000036 24ee                      	clr halt
                                 
000037 e308
000038 d3da
000039 d3f3                      	do_lcd_command 0b00111000 ; 2x5x7
00003a d40e                      	rcall sleep_5ms
00003b e308
00003c d3d6
00003d d3ef                      	do_lcd_command 0b00111000 ; 2x5x7
00003e d401                      	rcall sleep_1ms
00003f e308
000040 d3d2
000041 d3eb                      	do_lcd_command 0b00111000 ; 2x5x7
000042 e308
000043 d3cf
000044 d3e8                      	do_lcd_command 0b00111000 ; 2x5x7
000045 e008
000046 d3cc
000047 d3e5                      	do_lcd_command 0b00001000 ; display off?
000048 e001
000049 d3c9
00004a d3e2                      	do_lcd_command 0b00000001 ; clear display
00004b e006
00004c d3c6
00004d d3df                      	do_lcd_command 0b00000110 ; increment, no display shift
00004e e00e
00004f d3c3
000050 d3dc                      	do_lcd_command 0b00001110 ; Cursor on, bar, no blink
                                 
000051 e40d
000052 d3cb
000053 d3d9                      	do_lcd_data 'M'
000054 e601
000055 d3c8
000056 d3d6                      	do_lcd_data 'a'
000057 e708
000058 d3c5
000059 d3d3                      	do_lcd_data 'x'
00005a e200
00005b d3c2
00005c d3d0                      	do_lcd_data ' '
00005d e703
00005e d3bf
00005f d3cd                      	do_lcd_data 's'
000060 e704
000061 d3bc
000062 d3ca                      	do_lcd_data 't'
000063 e601
000064 d3b9
000065 d3c7                      	do_lcd_data 'a'
000066 e704
000067 d3b6
000068 d3c4                      	do_lcd_data 't'
000069 e609
00006a d3b3
00006b d3c1                      	do_lcd_data 'i'
00006c e60f
00006d d3b0
00006e d3be                      	do_lcd_data 'o'
00006f e60e
000070 d3ad
000071 d3bb                      	do_lcd_data 'n'
000072 e703
000073 d3aa
000074 d3b8                      	do_lcd_data 's'
000075 e30a
000076 d3a7
000077 d3b5                      	do_lcd_data ':'
                                 		
                                 
                                 
000078 9478                      	sei
000079 940c 0091                 	jmp main
                                 // end here
                                 // RESET module
                                 
                                 
                                 
                                 //*************************************************************************************************************
                                 // boarder for modules
                                 //*************************************************************************************************************
                                 
                                 
                                 
                                  // Interrupt 0 module
                                 // start here
                                 EXT_INT0:
00007b 930f                      	push temp
00007c 931f                      	push temp1
00007d b70f                      	in temp, SREG
00007e 930f                      	push temp
00007f ef00                      	ldi temp, 0b11110000
000080 2b60                      	or leds, temp
000081 910f                      	pop temp
000082 bf0f                      	out SREG, temp
000083 911f                      	pop temp1
000084 910f                      	pop temp
000085 9518                      	reti
                                 // end here
                                 // Interrupt 0 module
                                 
                                 
                                 
                                 //*************************************************************************************************************
                                 // boarder for modules
                                 //*************************************************************************************************************
                                 
                                 
                                 
                                  // Interrupt 1 module
                                 // start here
                                 EXT_INT1:
000086 930f                      	push temp
000087 931f                      	push temp1
000088 b70f                      	in temp, SREG
000089 930f                      	push temp
00008a e00f                      	ldi temp, 0b00001111
00008b 2b60                      	or leds, temp
00008c 910f                      	pop temp
00008d bf0f                      	out SREG, temp
00008e 911f                      	pop temp1
00008f 910f                      	pop temp
000090 9518                      	reti
                                 // end here
                                 // Interrupt 1 module
                                 
                                 
                                 
                                 //*************************************************************************************************************
                                 // boarder for modules
                                 //*************************************************************************************************************
                                 
                                 
                                 
                                 // Timer0 module
                                 // start here
                                 /*Timer0OVF: ; interrupt subroutine to Timer0
                                 	in temp, SREG
                                 	push temp ; prologue starts
                                 	push YH ; save all conflicting registers in the prologue
                                 	push YL
                                 	push r25
                                 	push r24
                                 		; Load the value of the temporary counter
                                 		lds r24, TempCounter
                                 		lds r25, TempCounter+1
                                 		adiw r25:r24, 1 ; increase the temporary counter by one
                                 		cpi r24, low(1302) ; check if (r25:r24) = 7812
                                 		ldi temp, high(1302) ; 7812 = 10^6/128
                                 		cpc r25, temp
                                 		brne NotOneSixthSecond
                                 		cpi flag, 1
                                 		breq no_blink
                                 		mov temp, halt
                                 		cpi temp, 0
                                 		breq no_blink
                                 		com blink
                                 		mov temp, blink
                                 		out PORTB, blink
                                 		no_blink:
                                 		clear_2 TempCounter ; reset the temporary counter
                                 		; Load the value of the second counter
                                 		lds r24, SecondCounter
                                 		lds r25, SecondCounter+1
                                 		adiw r25:r24, 1 ; increase the second counter by one
                                 		sts SecondCounter, r24
                                 		sts SecondCounter+1, r25
                                 		rjmp EndIF
                                  
                                 	NotOneSixthSecond: ; store the new value of the temporary counter
                                 		sts TempCounter, r24
                                 		sts TempCounter+1, r25
                                  
                                 	EndIF: 
                                 	    pop r24
                                 		pop r25
                                 		pop YL
                                 		pop YH
                                 		pop temp
                                 		out SREG, temp
                                 		reti ; return from the interrupt*/
                                 // end here
                                 // Timer0 module
                                 
                                 
                                 
                                 //*************************************************************************************************************
                                 // boarder for modules
                                 //*************************************************************************************************************
                                 
                                 
                                 
                                     
                                 
                                 
                                 
                                 //*************************************************************************************************************
                                 // boarder for modules
                                 //*************************************************************************************************************
                                 
                                 
                                 
                                 // main function
                                 // start here
                                 main: ; main - does nothing 
                                 	//clr flag
                                 	//clear_2 RevCounter
                                 	/*clear_2 TempCounter ; initialize the temporary counter to 0
                                     clear_2 SecondCounter ; initialize the second counter to 0
                                 	ldi temp, 0b00000000
                                 	out TCCR0A, temp
                                 	ldi temp, 0b00000010
                                 	out TCCR0B, temp ; set prescalar value to 8
                                 	ldi temp, 1<<TOIE0 ; TOIE0 is the bit number of TOIE0 which is 0
                                 	sts TIMSK0, temp ; enable Timer0 Overflow Interrupt
                                 	sei ; enable global interrupt*/
000091 e200                      	ldi temp, 32
000092 e010                      	ldi temp1, 0
000093 e0e8                      	ldi zl, low(StationNames)
000094 e0f2                      	ldi zh, high(StationNames)
                                 	clear_name:
000095 3614                      	    cpi temp1, 100
000096 f019                      	    breq go_on_7
                                 		//ldi temp, 48
000097 9301                      		st z+, temp
000098 9513                      		inc temp1
000099 cffb                      		rjmp clear_name
                                 	go_on_7:
                                 	/*ldi station, 1
                                 	call display_station_name
                                 	infloop: rjmp infloop*/
                                 	
00009a 2755                      	clr temp2
                                 	get_max_num_station:
                                 		//do_lcd_data 'k'
00009b 940e 0452                 		call sleep_100ms
00009d 940e 0452                 		call sleep_100ms
00009f 940e 0398                 		call GetKeypadNumInput
0000a1 300d                      		cpi temp, 13
0000a2 f061                      		breq end_check1
0000a3 300a                      		cpi temp, 10
0000a4 f488                      		brsh error1
0000a5 e310                      		ldi temp1, 48
0000a6 0f01                      		add temp, temp1
0000a7 d376
0000a8 d384                      		display
0000a9 1b01                      		sub temp, temp1
0000aa e01a                      		ldi temp1, 10
0000ab 9f51                      		mul temp2, temp1
0000ac 2d50                      		mov temp2, r0
0000ad 0f50                      		add temp2, temp
0000ae cfec                      		rjmp get_max_num_station
                                 		end_check1:
0000af 3052                      		    cpi temp2, 2
0000b0 f028                      			brlo error1
0000b1 305b                      			cpi temp2, 11
0000b2 f418                      			brsh error1
0000b3 9350 0207                 		    sts MaxStations, temp2
0000b5 c046                      			rjmp end_get_max_num_station
                                 		error1:
0000b6 e308
0000b7 d35b
0000b8 d374                      			do_lcd_command 0b00111000 ; 2x5x7
0000b9 d38f                      			rcall sleep_5ms
0000ba e308
0000bb d357
0000bc d370                      			do_lcd_command 0b00111000 ; 2x5x7
0000bd d382                      			rcall sleep_1ms
0000be e308
0000bf d353
0000c0 d36c                      			do_lcd_command 0b00111000 ; 2x5x7
0000c1 e308
0000c2 d350
0000c3 d369                      			do_lcd_command 0b00111000 ; 2x5x7
0000c4 e008
0000c5 d34d
0000c6 d366                      			do_lcd_command 0b00001000 ; display off?
0000c7 e001
0000c8 d34a
0000c9 d363                      		    do_lcd_command 0b00000001 ; clear display
0000ca e006
0000cb d347
0000cc d360                      			do_lcd_command 0b00000110 ; increment, no display shift
0000cd e00e
0000ce d344
0000cf d35d                      			do_lcd_command 0b00001110 ; Cursor on, bar, no blink
0000d0 e508
0000d1 d34c
0000d2 d35a                      			do_lcd_data 'X'
0000d3 e40d
0000d4 d349
0000d5 d357                      			do_lcd_data 'M'
0000d6 e601
0000d7 d346
0000d8 d354                      			do_lcd_data 'a'
0000d9 e708
0000da d343
0000db d351                      			do_lcd_data 'x'
0000dc e200
0000dd d340
0000de d34e                      			do_lcd_data ' '
0000df e703
0000e0 d33d
0000e1 d34b                      			do_lcd_data 's'
0000e2 e704
0000e3 d33a
0000e4 d348                      			do_lcd_data 't'
0000e5 e601
0000e6 d337
0000e7 d345                      			do_lcd_data 'a'
0000e8 e704
0000e9 d334
0000ea d342                      			do_lcd_data 't'
0000eb e609
0000ec d331
0000ed d33f                      			do_lcd_data 'i'
0000ee e60f
0000ef d32e
0000f0 d33c                      			do_lcd_data 'o'
0000f1 e60e
0000f2 d32b
0000f3 d339                      			do_lcd_data 'n'
0000f4 e703
0000f5 d328
0000f6 d336                      			do_lcd_data 's'
0000f7 e30a
0000f8 d325
0000f9 d333                      			do_lcd_data ':'
0000fa 2755                      			clr temp2
0000fb cf9f                      			rjmp get_max_num_station
                                 	end_get_max_num_station:
                                 
                                 	// already got correct number of stations, stored in MaxStations and temp2-1
                                 	//
                                 	// Then get the name for each station
0000fc e0e8                      	    ldi zl, low(StationNames)
0000fd e0f2                      		ldi zh, high(StationNames)
0000fe e061                      	    ldi r22, 1 ; use r22 as current number of station
0000ff 9553                      		inc temp2
000100 e308
000101 d311
000102 d32a                      	    do_lcd_command 0b00111000 ; 2x5x7
000103 d345                      	    rcall sleep_5ms
000104 e308
000105 d30d
000106 d326                      		do_lcd_command 0b00111000 ; 2x5x7
000107 d338                      		rcall sleep_1ms
000108 e308
000109 d309
00010a d322                      		do_lcd_command 0b00111000 ; 2x5x7
00010b e308
00010c d306
00010d d31f                      		do_lcd_command 0b00111000 ; 2x5x7
00010e e008
00010f d303
000110 d31c                      	    do_lcd_command 0b00001000 ; display off?
000111 e001
000112 d300
000113 d319                      		do_lcd_command 0b00000001 ; clear display
000114 e006
000115 d2fd
000116 d316                      		do_lcd_command 0b00000110 ; increment, no display shift
000117 e00e
000118 d2fa
000119 d313                      		do_lcd_command 0b00001110 ; Cursor on, bar, no blink
                                 		//loop:rjmp loop
                                 	get_names:
00011a 940e 0449                 	    call sleep_5ms	
00011c e40e
00011d d300
00011e d30e                      		do_lcd_data 'N'
00011f e601
000120 d2fd
000121 d30b                      		do_lcd_data 'a'
000122 e60d
000123 d2fa
000124 d308                      		do_lcd_data 'm'
000125 e605
000126 d2f7
000127 d305                      		do_lcd_data 'e'
000128 306a                      		cpi r22, 10
000129 f029                      		breq ten_case
00012a e300                      		ldi temp, 48
00012b 0f06                      		add temp, r22
00012c d2f1
00012d d2ff                      		display ; display current station number
00012e c006                      		rjmp to_colum
                                 		ten_case:
00012f e301
000130 d2ed
000131 d2fb                      		    do_lcd_data '1'
000132 e300
000133 d2ea
000134 d2f8                      			do_lcd_data '0'
                                 		to_colum:
000135 e30a
000136 d2e7
000137 d2f5                      		do_lcd_data ':'
000138 e081                      		ldi r24, 1
                                 	get_letters:	
000139 d318                      		rcall sleep_100ms
00013a d317                      		rcall sleep_100ms
00013b 940e 0398                 		call GetKeypadNumInput
00013d 2f70                      		mov r23, temp
00013e 3071                      		cpi r23, 1
00013f f109                      		breq error2
000140 3070                      		cpi r23, 0
000141 f041                      		breq space
000142 307d                      		cpi r23, 13
000143 f009                      		breq finish_letters
000144 c002                      		rjmp go_on1
000145 940c 01a0                 		finish_letters: jmp end_letters
                                 		go_on1:
000147 307a                      		cpi r23, 10
000148 f4c0                      		brsh error2
000149 c002                      		rjmp go_on2
                                 		space:
00014a e210                      		    ldi temp1, 32
00014b c04b                      			rjmp end_check2
                                 		go_on2:
00014c d305                      		rcall sleep_100ms
00014d d304                      		rcall sleep_100ms
00014e 940e 0398                 		call GetKeypadNumInput
000150 300a                      		cpi temp, 10
000151 f078                      		brlo error2
000152 300d                      		cpi temp, 13
000153 f468                      		brsh error2
000154 3077                      		cpi r23, 7
000155 f191                      		breq seven
000156 3078                      		cpi r23, 8
000157 f1d1                      		breq eight
000158 3079                      		cpi r23, 9
000159 f1d9                      		breq nine
00015a e013                      		ldi temp1, 3
00015b 9f17                      		mul temp1, r23
00015c 2d10                      		mov temp1, r0
00015d e371                      		ldi r23, 49
00015e 0f17                      		add temp1, r23
00015f 0f10                      		add temp1, temp
000160 c036                      		rjmp end_check2
                                 		error2:
000161 e308
000162 d2b0
000163 d2c9                      		    do_lcd_command 0b00111000 ; 2x5x7
000164 d2e4                      			rcall sleep_5ms
000165 e308
000166 d2ac
000167 d2c5                      			do_lcd_command 0b00111000 ; 2x5x7
000168 d2d7                      			rcall sleep_1ms
000169 e308
00016a d2a8
00016b d2c1                      			do_lcd_command 0b00111000 ; 2x5x7
00016c e308
00016d d2a5
00016e d2be                      			do_lcd_command 0b00111000 ; 2x5x7
00016f e008
000170 d2a2
000171 d2bb                      			do_lcd_command 0b00001000 ; display off?
000172 e001
000173 d29f
000174 d2b8                      		    do_lcd_command 0b00000001 ; clear display
000175 e006
000176 d29c
000177 d2b5                      			do_lcd_command 0b00000110 ; increment, no display shift
000178 e00e
000179 d299
00017a d2b2                      			do_lcd_command 0b00001110 ; Cursor on, bar, no blink
00017b d2cd                      			rcall sleep_5ms
00017c e508
00017d d2a0
00017e d2ae                      			do_lcd_data 'X'
00017f e00a                      			ldi temp, 10
000180 9f60                      			mul r22, temp
000181 2d00                      			mov temp, r0
000182 2d11                      			mov temp1, r1
000183 e0e8                      			ldi zl, low(StationNames)
000184 e0f2                      		    ldi zh, high(StationNames)
000185 0fe0                      			add zl, temp
000186 1ff1                      			adc zh, temp1
000187 cf92                      			rjmp get_names
                                 		seven:
000188 300c                      		    cpi temp, 12
000189 f021                      			breq letter_s
00018a 300b                      			cpi temp, 11
00018b f021                      			breq letter_r
00018c e510                      			ldi temp1, 80
00018d c009                      			rjmp end_check2
00018e e513                      			letter_s: ldi temp1, 83
00018f c007                      			rjmp end_check2
000190 e512                      			letter_r: ldi temp1, 82
000191 c005                      			rjmp end_check2
                                 		eight:
000192 e41a                      		    ldi temp1, 74
000193 0f10                      			add temp1, temp
000194 c002                      			rjmp end_check2
                                 		nine:
000195 e41d                      		    ldi temp1, 77
000196 0f10                      			add temp1, temp
                                 			;rjmp end_check2
                                 		end_check2:
000197 9311                      		    st z+, temp1
000198 2f01                      			mov temp, temp1
000199 d284
00019a d292                      			display
00019b 9583                      			inc r24	    
00019c 308b                      			cpi r24, 11
00019d f011                      		    breq end_letters
00019e 940c 0139                 			jmp get_letters
                                 		end_letters:
                                 		 /*   ldi temp, 0
                                 			st z, temp*/
0001a0 e00a                      			ldi temp, 10
0001a1 9f60                      			mul r22, temp
0001a2 2d00                      			mov temp, r0
0001a3 2d11                      			mov temp1, r1
0001a4 e0e8                      			ldi zl, low(StationNames)
0001a5 e0f2                      		    ldi zh, high(StationNames)
0001a6 0fe0                      			add zl, temp
0001a7 1ff1                      			adc zh, temp1
0001a8 9563                      			inc r22
0001a9 1765                      	        cp r22, temp2
0001aa f0e1                      		    breq end_names
0001ab e308
0001ac d266
0001ad d27f                      			do_lcd_command 0b00111000 ; 2x5x7
0001ae d29a                      			rcall sleep_5ms
0001af e308
0001b0 d262
0001b1 d27b                      			do_lcd_command 0b00111000 ; 2x5x7
0001b2 d28d                      			rcall sleep_1ms
0001b3 e308
0001b4 d25e
0001b5 d277                      			do_lcd_command 0b00111000 ; 2x5x7
0001b6 e308
0001b7 d25b
0001b8 d274                      			do_lcd_command 0b00111000 ; 2x5x7
0001b9 e008
0001ba d258
0001bb d271                      			do_lcd_command 0b00001000 ; display off?
0001bc e001
0001bd d255
0001be d26e                      			do_lcd_command 0b00000001 ; clear display
0001bf e006
0001c0 d252
0001c1 d26b                      			do_lcd_command 0b00000110 ; increment, no display shift
0001c2 e00e
0001c3 d24f
0001c4 d268                      			do_lcd_command 0b00001110 ; Cursor on, bar, no blink
0001c5 940c 011a                 			jmp get_names
                                 	end_names:
                                 	// already got correct name of each station, stored in StationNames
                                 	// 
                                 	//
                                 	    
0001c7 e6ec                      		ldi zl, low(TimeToNext)
0001c8 e0f2                      	    ldi zh, high(TimeToNext)
0001c9 e061                      		ldi r22, 1 ; use r22 as current number of station
0001ca 9150 0207                 		lds temp2, MaxStations
                                 	get_times:
0001cc 2777                      	    clr r23
0001cd e308
0001ce d244
0001cf d25d                      	    do_lcd_command 0b00111000 ; 2x5x7
0001d0 d278                      	    rcall sleep_5ms
0001d1 e308
0001d2 d240
0001d3 d259                      		do_lcd_command 0b00111000 ; 2x5x7
0001d4 d26b                      		rcall sleep_1ms
0001d5 e308
0001d6 d23c
0001d7 d255                      		do_lcd_command 0b00111000 ; 2x5x7
0001d8 e308
0001d9 d239
0001da d252                      		do_lcd_command 0b00111000 ; 2x5x7
0001db e008
0001dc d236
0001dd d24f                      	    do_lcd_command 0b00001000 ; display off?
0001de e001
0001df d233
0001e0 d24c                      		do_lcd_command 0b00000001 ; clear display
0001e1 e006
0001e2 d230
0001e3 d249                      		do_lcd_command 0b00000110 ; increment, no display shift
0001e4 e00e
0001e5 d22d
0001e6 d246                      		do_lcd_command 0b00001110 ; Cursor on, bar, no blink
0001e7 e504
0001e8 d235
0001e9 d243                      		do_lcd_data 'T'
0001ea e609
0001eb d232
0001ec d240                      		do_lcd_data 'i'
0001ed e60d
0001ee d22f
0001ef d23d                      		do_lcd_data 'm'
0001f0 e605
0001f1 d22c
0001f2 d23a                      		do_lcd_data 'e'
0001f3 2f06                      		mov temp, r22
0001f4 940e 03cf                 		call display_station_number 
0001f6 e704
0001f7 d226
0001f8 d234                      		do_lcd_data 't'
0001f9 e60f
0001fa d223
0001fb d231                      		do_lcd_data 'o'
0001fc 1765                      		cp r22, temp2
0001fd f029                      		breq step_end2
0001fe 2f06                      		mov temp, r22
0001ff 9503                      		inc temp
000200 940e 03cf                 		call display_station_number
000202 c003                      		rjmp go_on3
                                 		step_end2:
000203 e301
000204 d219
000205 d227                      		    do_lcd_data '1'
                                 		go_on3:
000206 e30a
000207 d216
000208 d224                      		do_lcd_data ':'
                                 	get_numbers:	
000209 940e 0452                 		call sleep_100ms
00020b 940e 0452                 		call sleep_100ms
00020d 940e 0398                 		call GetKeypadNumInput
00020f 300d                      		cpi temp, 13
000210 f061                      		breq end_check3
000211 300a                      		cpi temp, 10
000212 f480                      		brsh error3
000213 e310                      		ldi temp1, 48
000214 0f01                      		add temp, temp1
000215 d208
000216 d216                      		display
000217 1b01                      		sub temp, temp1
000218 e01a                      		ldi temp1, 10
000219 9f71                      		mul r23, temp1
00021a 2d70                      		mov r23, r0
00021b 0f70                      		add r23, temp
00021c cfec                      		rjmp get_numbers
                                 		end_check3:
00021d 3071                      		    cpi r23, 1
00021e f020                      			brlo error3
00021f 307b                      			cpi r23, 11
000220 f410                      			brsh error3
000221 9371                      		    st z+, r23
000222 c041                      			rjmp end_get_numbers
                                 		error3:
000223 e308
000224 d1ee
000225 d207                      			do_lcd_command 0b00111000 ; 2x5x7
000226 d222                      			rcall sleep_5ms
000227 e308
000228 d1ea
000229 d203                      			do_lcd_command 0b00111000 ; 2x5x7
00022a d215                      			rcall sleep_1ms
00022b e308
00022c d1e6
00022d d1ff                      			do_lcd_command 0b00111000 ; 2x5x7
00022e e308
00022f d1e3
000230 d1fc                      			do_lcd_command 0b00111000 ; 2x5x7
000231 e008
000232 d1e0
000233 d1f9                      			do_lcd_command 0b00001000 ; display off?
000234 e001
000235 d1dd
000236 d1f6                      		    do_lcd_command 0b00000001 ; clear display
000237 e006
000238 d1da
000239 d1f3                      			do_lcd_command 0b00000110 ; increment, no display shift
00023a e00e
00023b d1d7
00023c d1f0                      			do_lcd_command 0b00001110 ; Cursor on, bar, no blink
00023d e508
00023e d1df
00023f d1ed                      			do_lcd_data 'X'
000240 e504
000241 d1dc
000242 d1ea                      			do_lcd_data 'T'
000243 e609
000244 d1d9
000245 d1e7                      		    do_lcd_data 'i'
000246 e60d
000247 d1d6
000248 d1e4                      		    do_lcd_data 'm'
000249 e605
00024a d1d3
00024b d1e1                      		    do_lcd_data 'e'
00024c 2f06                      		    mov temp, r22
00024d 940e 03cf                 		    call display_station_number 
00024f e704
000250 d1cd
000251 d1db                      		    do_lcd_data 't'
000252 e60f
000253 d1ca
000254 d1d8                      		    do_lcd_data 'o'
000255 1765                      		    cp r22, temp2
000256 f029                      		    breq step_end1
000257 2f06                      			mov temp, r22
000258 9503                      		    inc temp
000259 940e 03cf                 		    call display_station_number
00025b c003                      		    rjmp go_on4
                                 		    step_end1:
00025c e301
00025d d1c0
00025e d1ce                      		        do_lcd_data '1'
                                 		    go_on4:
00025f e30a
000260 d1bd
000261 d1cb                      		    do_lcd_data ':'
000262 2777                      			clr r23
000263 cfa5                      			rjmp get_numbers
                                 	end_get_numbers:
000264 1765                      	    cp r22, temp2
000265 f019                      		breq end_get_times
000266 9563                      		inc r22
000267 940c 01cc                 		jmp get_times
                                 	end_get_times:
                                 	// already got correct time to each station, stored in TimeToNext
                                 	//
                                 	//  
000269 e308
00026a d1a8
00026b d1c1                      		do_lcd_command 0b00111000 ; 2x5x7
00026c d1dc                      		rcall sleep_5ms
00026d e308
00026e d1a4
00026f d1bd                      		do_lcd_command 0b00111000 ; 2x5x7
000270 d1cf                      		rcall sleep_1ms
000271 e308
000272 d1a0
000273 d1b9                      		do_lcd_command 0b00111000 ; 2x5x7
000274 e308
000275 d19d
000276 d1b6                      		do_lcd_command 0b00111000 ; 2x5x7
000277 e008
000278 d19a
000279 d1b3                      		do_lcd_command 0b00001000 ; display off?
00027a e001
00027b d197
00027c d1b0                      		do_lcd_command 0b00000001 ; clear display
00027d e006
00027e d194
00027f d1ad                      		do_lcd_command 0b00000110 ; increment, no display shift
000280 e00e
000281 d191
000282 d1aa                      		do_lcd_command 0b00001110 ; Cursor on, bar, no blink
                                 	get_stop_time:
000283 e503
000284 d199
000285 d1a7                      		do_lcd_data 'S'
000286 e704
000287 d196
000288 d1a4                      		do_lcd_data 't'
000289 e60f
00028a d193
00028b d1a1                      		do_lcd_data 'o'
00028c e700
00028d d190
00028e d19e                      		do_lcd_data 'p'
00028f e200
000290 d18d
000291 d19b                      		do_lcd_data ' '
000292 e704
000293 d18a
000294 d198                      		do_lcd_data 't'
000295 e609
000296 d187
000297 d195                      		do_lcd_data 'i'
000298 e60d
000299 d184
00029a d192                      		do_lcd_data 'm'
00029b e605
00029c d181
00029d d18f                      		do_lcd_data 'e'
00029e e30a
00029f d17e
0002a0 d18c                      		do_lcd_data ':'
0002a1 940e 0452                 		call sleep_100ms
0002a3 940e 0452                 		call sleep_100ms
0002a5 940e 0398                 		call GetKeypadNumInput
0002a7 3002                      		cpi temp, 2
0002a8 f080                      		brlo error4
0002a9 3006                      		cpi temp, 6
0002aa f470                      		brsh error4
0002ab 9300 0276                         sts StopTime, temp
0002ad e310                      		ldi temp1, 48
0002ae 0f01                      		add temp, temp1
0002af d16e
0002b0 d17c                      		display
0002b1 940e 0452                 		call sleep_100ms
0002b3 940e 0452                 		call sleep_100ms
0002b5 940e 0398                 		call GetKeypadNumInput
0002b7 300d                      		cpi temp, 13
0002b8 f0e9                      		breq end_get_stop_time
                                 		error4:
0002b9 e308
0002ba d158
0002bb d171                      		    do_lcd_command 0b00111000 ; 2x5x7
0002bc d18c                      			rcall sleep_5ms
0002bd e308
0002be d154
0002bf d16d                      			do_lcd_command 0b00111000 ; 2x5x7
0002c0 d17f                      			rcall sleep_1ms
0002c1 e308
0002c2 d150
0002c3 d169                      			do_lcd_command 0b00111000 ; 2x5x7
0002c4 e308
0002c5 d14d
0002c6 d166                      			do_lcd_command 0b00111000 ; 2x5x7
0002c7 e008
0002c8 d14a
0002c9 d163                      			do_lcd_command 0b00001000 ; display off?
0002ca e001
0002cb d147
0002cc d160                      			do_lcd_command 0b00000001 ; clear display
0002cd e006
0002ce d144
0002cf d15d                      			do_lcd_command 0b00000110 ; increment, no display shift
0002d0 e00e
0002d1 d141
0002d2 d15a                      			do_lcd_command 0b00001110 ; Cursor on, bar, no blink
0002d3 e508
0002d4 d149
0002d5 d157                      			do_lcd_data 'X'
                                 	end_get_stop_time:
0002d6 e308
0002d7 d13b
0002d8 d154                      	    do_lcd_command 0b00111000 ; 2x5x7
0002d9 d16f                      		rcall sleep_5ms
0002da e308
0002db d137
0002dc d150                      		do_lcd_command 0b00111000 ; 2x5x7
0002dd d162                      		rcall sleep_1ms
0002de e308
0002df d133
0002e0 d14c                      		do_lcd_command 0b00111000 ; 2x5x7
0002e1 e308
0002e2 d130
0002e3 d149                      		do_lcd_command 0b00111000 ; 2x5x7
0002e4 e008
0002e5 d12d
0002e6 d146                      		do_lcd_command 0b00001000 ; display off?
0002e7 e001
0002e8 d12a
0002e9 d143                      		do_lcd_command 0b00000001 ; clear display
0002ea e006
0002eb d127
0002ec d140                      		do_lcd_command 0b00000110 ; increment, no display shift
0002ed e00e
0002ee d124
0002ef d13d                      		do_lcd_command 0b00001110 ; Cursor on, bar, no blink
0002f0 e507
0002f1 d12c
0002f2 d13a                      		do_lcd_data 'W'
0002f3 e601
0002f4 d129
0002f5 d137                      		do_lcd_data 'a'
0002f6 e609
0002f7 d126
0002f8 d134                      		do_lcd_data 'i'
0002f9 e704
0002fa d123
0002fb d131                      		do_lcd_data 't'
0002fc e200
0002fd d120
0002fe d12e                      		do_lcd_data ' '
0002ff e305
000300 d11d
000301 d12b                      		do_lcd_data '5'
000302 e200
000303 d11a
000304 d128                      		do_lcd_data ' '
000305 e703
000306 d117
000307 d125                      		do_lcd_data 's'
000308 e605
000309 d114
00030a d122                      		do_lcd_data 'e'
00030b e603
00030c d111
00030d d11f                      		do_lcd_data 'c'
00030e e60f
00030f d10e
000310 d11c                      		do_lcd_data 'o'
000311 e60e
000312 d10b
000313 d119                      		do_lcd_data 'n'
000314 e604
000315 d108
000316 d116                      		do_lcd_data 'd'
000317 e703
000318 d105
000319 d113                      		do_lcd_data 's'
00031a 2766                      	    clr leds
00031b b968                      	    out PORTC, leds
                                 /*		call sleep_1s
                                 		call sleep_1s
                                 		call sleep_1s
                                 		call sleep_1s*/
00031c 940e 0463                 		call sleep_1s
                                 	// the emulation starts here
                                 /*	do_lcd_command 0b00111000 ; 2x5x7
                                 	rcall sleep_5ms
                                 	do_lcd_command 0b00111000 ; 2x5x7
                                 	rcall sleep_1ms
                                 	do_lcd_command 0b00111000 ; 2x5x7
                                 	do_lcd_command 0b00111000 ; 2x5x7
                                 	do_lcd_command 0b00001000 ; display off?
                                 	do_lcd_command 0b00000001 ; clear display
                                 	do_lcd_command 0b00000110 ; increment, no display shift
                                 	do_lcd_command 0b00001110 ; Cursor on, bar, no blink
                                 	ldi zl, low(TimeToNext)
                                 	ldi zh, high(TimeToNext)
                                 	ld temp, z+
                                 	ldi temp1, 48
                                 	add temp, temp1
                                 	display
                                 	ld temp, z+
                                 	ldi temp1, 48
                                 	add temp, temp1
                                 	display
                                 	stop: rjmp stop*/
                                 	
                                 	//ser leds
                                 	//out PORTC, leds
00031e e071                      	ldi station, 1 ;start at station1
00031f e091                      	ldi flag, 1 ;start with running
000320 24ff                      	clr counter
                                 	mainloop:
000321 940e 0452                 	    call sleep_100ms ;sleep 1/10 second
000323 3090                      		cpi flag, 0 ; check if state is running
000324 f009                      		breq stop_state1 ; flag == 0 means stop in station
000325 c002                      		rjmp running_state
                                 		stop_state1:
000326 940c 0348                 		   jmp stop_state
                                 		running_state:
000328 e6ec                      			ldi zl, low(TimeToNext)
000329 e0f2                      	        ldi zh, high(TimeToNext)
00032a 2f07                      			mov temp, station
00032b 950a                      			dec temp
00032c e010                      			ldi temp1, 0
00032d 0fe0                      			add zl, temp ; make z point to right slot of time
00032e 1ff1                      			adc zh, temp1
00032f 8100                      			ld temp, z ; assign stop time to temp
000330 e05a                      			ldi temp2, 10 
000331 9f05                      			mul temp, temp2
000332 2d00                      			mov temp, r0 ; calculate how many loops should go throught
                                 			//call sleep_100ms
                                 			//loop: rjmp loop
000333 16f0                      			cp counter, temp ; campare real and target num of loop
000334 f0f0                      			brlo normal_go_on ; have not run through enough loop
                                 			//loop: rjmp loop
000335 9100 0207                 			lds temp, MaxStations
000337 1770                      			cp station, temp
000338 f011                      			breq go_to_first
000339 9573                      			inc station
00033a c001                      			rjmp decide_stop
                                 			go_to_first:
00033b e071                      			    ldi station, 1
                                 			decide_stop:
00033c 3060                      			cpi leds, 0
00033d f029                      			breq no_stop
00033e e090                      			    ldi flag, 0
00033f 2766                      				clr leds
000340 24ff                      				clr counter
000341 940c 0321                 				jmp mainloop
                                 			no_stop:
000343 e091                      			    ldi flag, 1
000344 2766                      			    clr leds
000345 24ff                      				clr counter
000346 940c 0321                 				jmp mainloop
                                 		stop_state:
000348 9100 0276                 		    lds temp, StopTime
00034a e01a                      			ldi temp1, 10
00034b 9f01                      			mul temp, temp1
00034c 2d00                      			mov temp, r0
00034d 16f0                      			cp counter, temp
00034e f020                      			brlo normal_go_on
00034f e091                      			ldi flag, 1
000350 24ff                      			clr counter
000351 940c 0321                 			jmp mainloop
                                 		normal_go_on:
                                 /*		    ldi temp, 48
                                 		    add temp, counter
                                 			display
                                 			display
                                 			display
                                 			call sleep_100ms
                                 			call sleep_100ms*/
000353 940e 03e1                 			call display_station_name ; display station name
                                 			//loop: rjmp loop
000355 3091                      			cpi flag, 1
000356 f021                      			breq mot_on
000357 2700                      			clr temp
000358 9300 009a                 			sts OCR3BL, temp
00035a c003                      			rjmp go_on10
                                 			mot_on:
00035b e909                      			    ldi temp, 153
00035c 9300 009a                 			    sts OCR3BL, temp ; set motter speed to be 60, this number to 0.6*255
                                 			go_on10:
                                 			//loop: rjmp loop
                                 			/*in temp, PORTG
                                 			ldi temp1, 0b10011001
                                 			and temp, temp1
                                 			cpi temp, 0
                                 			breq switch1
                                 			//sbic PING, 2 ; Skip the next instruction if PB0 is pushed
                                             //rjmp switch1 ; If not pushed, check the other switch
                                 			ldi temp, 0b11110000
                                 			or leds, temp
                                 			switch1:
                                 			    in temp, PORTG
                                 				ldi temp1, 0b01100110
                                 				and temp, temp1
                                 				cpi temp, 0
                                 				breq update_leds
                                 			    //sbic PING, 3 ; Skip the next instruction if PB1 is pushed
                                                 //rjmp update_leds ; If not pushed, 
                                 			    ldi temp, 0b00001111
                                 				or leds, temp			*/
                                 						
                                 /*			ldi temp, 49
                                 			add temp, leds
                                 			display*/
                                 			//loop: rjmp loop
                                 			update_leds:
00035e b968                      			out PORTC, leds		
                                 			
00035f ee4f                      			ldi mask, INITCOLMASK ; initial column mask
000360 2733                      			clr col ; initial column
                                 			colloop1:
000361 9340 010b                 				STS PORTL, mask ; set column to mask value
                                 				; (sets column 0 off)
000363 ef0f                      				ldi temp, 0xFF ; implement a delay so the
                                 				; hardware can stabilize
                                 				delay1:
000364 950a                      					dec temp
000365 f7f1                      					brne delay1
000366 9100 0109                 				LDS temp, PINL ; read PORTL. Cannot use in 
000368 700f                      				andi temp, ROWMASK ; read only the row bits
000369 300f                      				cpi temp, 0xF ; check if any rows are grounded
00036a f049                      				breq nextcol1 ; if not go to the next column
00036b e041                      				ldi mask, INITROWMASK ; initialise row check
00036c 2722                      				clr row ; initial row
                                 				rowloop1:      
00036d 2f10                      					mov temp1, temp
00036e 2314                      					and temp1, mask ; check masked bit
00036f f409                      					brne skipconv1 ; if the result is non-zero,
                                 					; we need to look again
000370 c00a                      					rjmp convert1 ; if bit is clear, convert the bitcode
                                 					skipconv1:
000371 9523                      					inc row ; else move to the next row
000372 0f44                      					lsl mask ; shift the mask to the next bit
000373 cff9                      					rjmp rowloop1          
                                 				nextcol1:     
000374 3033                      					cpi col, 3 ; check if we^re on the last column
000375 f069                      					breq go_on_5 ; if so, no buttons were pushed,
                                 
000376 9408                      					sec ; else shift the column mask:
                                 					; We must set the carry bit
000377 1f44                      					rol mask ; and then rotate left by a bit,
                                 					; shifting the carry into
                                 					; bit zero. We need this to make
                                 					; sure all the rows have
                                 					; pull-up resistors
000378 9533                      					inc col ; increment column value
000379 940c 0361                 					jmp colloop1 ; and check the next column
                                 			; convert function converts the row and column given to a
                                 			; binary number and also outputs the value to PORTC.
                                 			; Inputs come from registers row and col and output is in
                                 			; temp.
                                 			convert1:
                                 			    //loop: rjmp loop
00037b 3023                      				cpi row, 3 ; if row is 3 we have a symbol or 0
00037c f009                      				breq symbols1
00037d c005                      				rjmp go_on_5
                                 				symbols1:
00037e 3032                      				cpi col, 2
00037f f009                      				breq need_halt
000380 c002                      				rjmp go_on_5
                                 				need_halt:
000381 e001                      				    ldi temp, 1
000382 2ee0                      					mov halt, temp
                                 			go_on_5:
000383 2d0e                      			    mov temp, halt
000384 3000                      			    cpi temp, 0
000385 f071                      				breq go_on_6
000386 e000                      				    ldi temp, 0
000387 9300 009a                 				    sts OCR3BL, temp
000389 940e 045d                 					call sleep_500ms
00038b 940e 0398                 				    call GetKeypadNumInput
00038d 940e 0452                 					call sleep_100ms
00038f 940e 0452                 					call sleep_100ms
000391 300f                      					cpi temp, 15
000392 f009                      					breq go_on_6
000393 cfef                      					rjmp go_on_5
                                 			go_on_6:
000394 24ee                      			   clr halt
000395 94f3                      		inc counter
                                 		//loop: rjmp loop
000396 940c 0321                 		jmp mainloop
                                 	
                                 	
                                 // end here
                                 // main function
                                 
                                 
                                 
                                 //*************************************************************************************************************
                                 // boarder for modules
                                 //*************************************************************************************************************
                                 
                                 
                                 
                                 // GetKeypadNumInput module, temp=0
                                 // start here
                                 // 0-9, A=0xA, B=0xB, C=0xC, D=0xD, *=0xE, #=0xF
                                 ; keeps scanning the keypad to find which key is pressed.
                                 GetKeypadNumInput:
                                 	run_again:
000398 ee4f                      	ldi mask, INITCOLMASK ; initial column mask
000399 2733                      	clr col ; initial column
                                 	colloop:
00039a 9340 010b                 		STS PORTL, mask ; set column to mask value
                                 		; (sets column 0 off)
00039c ef0f                      		ldi temp, 0xFF ; implement a delay so the
                                 		; hardware can stabilize
                                 		delay:
00039d 950a                      			dec temp
00039e f7f1                      			brne delay
00039f 9100 0109                 		LDS temp, PINL ; read PORTL. Cannot use in 
0003a1 700f                      		andi temp, ROWMASK ; read only the row bits
0003a2 300f                      		cpi temp, 0xF ; check if any rows are grounded
0003a3 f049                      		breq nextcol ; if not go to the next column
0003a4 e041                      		ldi mask, INITROWMASK ; initialise row check
0003a5 2722                      		clr row ; initial row
                                 		rowloop:      
0003a6 2f10                      			mov temp1, temp
0003a7 2314                      			and temp1, mask ; check masked bit
0003a8 f409                      			brne skipconv ; if the result is non-zero,
                                 			; we need to look again
0003a9 c00a                      			rjmp convert ; if bit is clear, convert the bitcode
                                 			skipconv:
0003aa 9523                      			inc row ; else move to the next row
0003ab 0f44                      			lsl mask ; shift the mask to the next bit
0003ac cff9                      			rjmp rowloop          
                                 		nextcol:     
0003ad 3033                      			cpi col, 3 ; check if we^re on the last column
0003ae f349                      			breq run_again ; if so, no buttons were pushed,
                                 			; so start again.
                                 
0003af 9408                      			sec ; else shift the column mask:
                                 			; We must set the carry bit
0003b0 1f44                      			rol mask ; and then rotate left by a bit,
                                 			; shifting the carry into
                                 			; bit zero. We need this to make
                                 			; sure all the rows have
                                 			; pull-up resistors
0003b1 9533                      			inc col ; increment column value
0003b2 940c 039a                 			jmp colloop ; and check the next column
                                 	; convert function converts the row and column given to a
                                 	; binary number and also outputs the value to PORTC.
                                 	; Inputs come from registers row and col and output is in
                                 	; temp.
                                 	convert:
0003b4 3033                      		cpi col, 3 ; if column is 3 we have a letter
0003b5 f049                      		breq letters
0003b6 3023                      		cpi row, 3 ; if row is 3 we have a symbol or 0
0003b7 f059                      		breq symbols
0003b8 2f02                      		mov temp, row ; otherwise we have a number (1-9)
0003b9 0f00                      		lsl temp ; temp = row * 2
0003ba 0f02                      		add temp, row ; temp = row * 3
0003bb 0f03                      		add temp, col ; add the column address
                                 		; to get the offset from 1
0003bc 9503                      		inc temp ; add 1. Value of switch is
                                 		; row*3 + col + 1.
0003bd 940c 03ce                 		jmp convert_end
                                 		letters:
0003bf e00a                      		ldi temp, 0xA
0003c0 0f02                      		add temp, row ; increment from 0xA by the row value
0003c1 940c 03ce                 		jmp convert_end
                                 		symbols:
0003c3 3030                      		cpi col, 0 ; check if we have a star
0003c4 f029                      		breq star
0003c5 3031                      		cpi col, 1 ; or if we have zero
0003c6 f031                      		breq zero
0003c7 e00f                      		ldi temp, 0xF ; we'll output 0xF for hash
0003c8 940c 03ce                 		jmp convert_end
                                 		star:
0003ca e00e                      		ldi temp, 0xE ; we'll output 0xE for star
0003cb 940c 03ce                 		jmp convert_end
                                 		zero:
0003cd 2700                      		clr temp ; set to zero
                                 		convert_end:
                                 		//out PORTC, temp ; write value to PORTC
0003ce 9508                      		ret ; return to caller
                                 // end here
                                 // GetKeypadNumInput
                                 
                                 
                                 
                                 //*************************************************************************************************************
                                 // boarder for modules
                                 //*************************************************************************************************************
                                 
                                 
                                 
                                 // display station number
                                 // start here
                                 display_station_number:
0003cf 931f                          push temp1
0003d0 300a                      	cpi temp, 10
0003d1 f039                      	breq equal_ten
0003d2 e310                      	ldi temp1, 48
0003d3 0f01                      	add temp, temp1
0003d4 d049
0003d5 d057                      	display
0003d6 1b01                      	sub temp, temp1
0003d7 911f                      	pop temp1
0003d8 9508                      	ret
                                 	equal_ten:
0003d9 e301
0003da d043
0003db d051                      	do_lcd_data '1'
0003dc e300
0003dd d040
0003de d04e                      	do_lcd_data '0'
0003df 911f                      	pop temp1
0003e0 9508                      	ret
                                 // end here
                                 // 
                                 
                                 
                                 //*************************************************************************************************************
                                 // boarder for modules
                                 //*************************************************************************************************************
                                 
                                 
                                 
                                 display_station_name:
                                 /*    do_lcd_command 0b00111000 ; 2x5x7
                                 	rcall sleep_5ms
                                 	do_lcd_command 0b00111000 ; 2x5x7
                                 	rcall sleep_1ms
                                 	do_lcd_command 0b00111000 ; 2x5x7
                                 	do_lcd_command 0b00111000 ; 2x5x7
                                 	do_lcd_command 0b00001000 ; display off?
                                 	do_lcd_command 0b00000001 ; clear display
                                 	do_lcd_command 0b00000110 ; increment, no display shift
                                 	do_lcd_command 0b00001110 ; Cursor on, bar, no blink
                                 	ldi zl, low(StationNames)
                                 	ldi zh, high(StationNames)
                                 	ldi temp1, 0
                                 	type_name:
                                 	    cpi temp1, 10
                                 	    breq go_on_8
                                 		ld temp, z+
                                 		display
                                 		inc temp1
                                 		rjmp type_name
                                 	go_on_8:*/
0003e1 e308
0003e2 d030
0003e3 d049                      	do_lcd_command 0b00111000 ; 2x5x7
0003e4 d064                      	rcall sleep_5ms
0003e5 e308
0003e6 d02c
0003e7 d045                      	do_lcd_command 0b00111000 ; 2x5x7
0003e8 d057                      	rcall sleep_1ms
0003e9 e308
0003ea d028
0003eb d041                      	do_lcd_command 0b00111000 ; 2x5x7
0003ec e308
0003ed d025
0003ee d03e                      	do_lcd_command 0b00111000 ; 2x5x7
0003ef e008
0003f0 d022
0003f1 d03b                      	do_lcd_command 0b00001000 ; display off?
0003f2 e001
0003f3 d01f
0003f4 d038                      	do_lcd_command 0b00000001 ; clear display
0003f5 e006
0003f6 d01c
0003f7 d035                      	do_lcd_command 0b00000110 ; increment, no display shift
0003f8 e00e
0003f9 d019
0003fa d032                      	do_lcd_command 0b00001110 ; Cursor on, bar, no blink
0003fb e0e8                          ldi zl, low(StationNames)
0003fc e0f2                      	ldi zh, high(StationNames)
0003fd e0a7                      	ldi xl, low(MaxStations)
0003fe e0b2                      	ldi xh, high(MaxStations)
0003ff 915c                      	ld temp2, x
000400 1775                      	cp station, temp2
000401 f008                      	brlo not_last
000402 c007                      	rjmp if_last
                                 	not_last:
000403 2f07                      	mov temp, station
                                 /*	ldi temp1, 1
                                 	sub temp, temp1*/
000404 e01a                      	ldi temp1, 10
000405 9f01                      	mul temp, temp1
000406 2d00                      	mov temp, r0
000407 2711                      	clr temp1
                                 	//debug
                                 	//ldi temp, 48
                                 	//add temp1, temp
                                 	//display
                                 	//stop: rjmp stop
                                 	//
000408 0fe0                      	add zl, temp
000409 1ff1                      	adc zh, temp1
                                 	if_last:
00040a e011                      	ldi temp1, 1
                                 	next_display:
00040b 301b                      	    cpi temp1, 11
00040c f029                      		breq end_display
00040d 9101                      		ld temp, z+
00040e d00f
00040f d01d                      		display
000410 9513                      		inc temp1
000411 cff9                      		rjmp next_display
                                     end_display:
000412 9508                      	ret
                                 
                                 
                                 
                                 //*************************************************************************************************************
                                 // boarder for modules
                                 //*************************************************************************************************************
                                 
                                 
                                 
                                 // LCD setting and displaying module
                                 // start here
                                 	.equ LCD_RS = 7
                                 	.equ LCD_E = 6
                                 	.equ LCD_RW = 5
                                 	.equ LCD_BE = 4
                                 
                                 	.macro lcd_set
                                 		sbi PORTA, @0
                                 	.endmacro
                                 	.macro lcd_clr
                                 		cbi PORTA, @0
                                 	.endmacro
                                 
                                 	;
                                 	; Send a command to the LCD (r16)
                                 	;
                                 
                                 	lcd_command:
000413 bb01                      		out PORTF, r16
000414 0000                      		nop
000415 9a16                      		lcd_set LCD_E
000416 0000                      		nop
000417 0000                      		nop
000418 0000                      		nop
000419 9816                      		lcd_clr LCD_E
00041a 0000                      		nop
00041b 0000                      		nop
00041c 0000                      		nop
00041d 9508                      		ret
                                 
                                 	lcd_data:
00041e bb01                      		out PORTF, r16
00041f 9a17                      		lcd_set LCD_RS
000420 0000                      		nop
000421 0000                      		nop
000422 0000                      		nop
000423 9a16                      		lcd_set LCD_E
000424 0000                      		nop
000425 0000                      		nop
000426 0000                      		nop
000427 9816                      		lcd_clr LCD_E
000428 0000                      		nop
000429 0000                      		nop
00042a 0000                      		nop
00042b 9817                      		lcd_clr LCD_RS
00042c 9508                      		ret
                                 
                                 	lcd_wait:
00042d 930f                      		push r16
00042e 2700                      		clr r16
00042f bb00                      		out DDRF, r16
000430 bb01                      		out PORTF, r16
000431 9a15                      		lcd_set LCD_RW
                                 	lcd_wait_loop:
000432 0000                      		nop
000433 9a16                      		lcd_set LCD_E
000434 0000                      		nop
000435 0000                      		nop
000436 0000                      			nop
000437 b10f                      		in r16, PINF
000438 9816                      		lcd_clr LCD_E
000439 fd07                      		sbrc r16, 7
00043a cff7                      		rjmp lcd_wait_loop
00043b 9815                      		lcd_clr LCD_RW
00043c ef0f                      		ser r16
00043d bb00                      		out DDRF, r16
00043e 910f                      		pop r16
00043f 9508                      		ret
                                 
                                 	.equ F_CPU = 16000000
                                 	.equ DELAY_1MS = F_CPU / 4 / 1000 - 4
                                 	; 4 cycles per iteration - setup/call-return overhead
                                 
                                 	sleep_1ms:
000440 938f                      		push r24
000441 939f                      		push r25
000442 e09f                      		ldi r25, high(DELAY_1MS)
000443 e98c                      		ldi r24, low(DELAY_1MS)
                                 	delayloop_1ms:
000444 9701                      		sbiw r25:r24, 1
000445 f7f1                      		brne delayloop_1ms
000446 919f                      		pop r25
000447 918f                      		pop r24
000448 9508                      		ret
                                 
                                 	sleep_5ms:
000449 dff6                      		rcall sleep_1ms
00044a dff5                      		rcall sleep_1ms
00044b dff4                      		rcall sleep_1ms
00044c dff3                      		rcall sleep_1ms
00044d dff2                      		rcall sleep_1ms
00044e 9508                      		ret
                                 
                                 	sleep_10ms:
00044f dff9                      	    rcall sleep_5ms
000450 dff8                      		rcall sleep_5ms
000451 9508                      		ret
                                 
                                 	sleep_100ms:
000452 dffc                      	    rcall sleep_10ms
000453 dffb                      		rcall sleep_10ms
000454 dffa                      		rcall sleep_10ms
000455 dff9                      		rcall sleep_10ms
000456 dff8                      		rcall sleep_10ms
000457 dff7                      		rcall sleep_10ms
000458 dff6                      		rcall sleep_10ms
000459 dff5                      		rcall sleep_10ms
00045a dff4                      		rcall sleep_10ms
00045b dff3                      		rcall sleep_10ms
00045c 9508                      		ret
                                 
                                 
                                     sleep_500ms:
00045d dff4                      	    rcall sleep_100ms
00045e dff3                      		rcall sleep_100ms
00045f dff2                      		rcall sleep_100ms
000460 dff1                      		rcall sleep_100ms
000461 dff0                      		rcall sleep_100ms
000462 9508                      		ret
                                 
                                 	sleep_1s:
000463 dfee                      	    rcall sleep_100ms
000464 dfed                      		rcall sleep_100ms
000465 dfec                      		rcall sleep_100ms
000466 dfeb                      		rcall sleep_100ms
000467 dfea                      		rcall sleep_100ms
000468 dfe9                      		rcall sleep_100ms
000469 dfe8                      		rcall sleep_100ms
00046a dfe7                      		rcall sleep_100ms
00046b dfe6                      		rcall sleep_100ms
00046c dfe5                      		rcall sleep_100ms
00046d 9508                      		ret
                                 // end here
                                 // LCD setting and displaying module
                                 
                                 
                                 
                                 //*************************************************************************************************************
                                 // boarder for modules
                                 //*************************************************************************************************************
                                 
                                 
                                 
                                 //Currently not using modules:
                                 
                                 


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

"ATmega2560" register use summary:
x  :   1 y  :   0 z  :   5 r0 :   8 r1 :   2 r2 :   0 r3 :   0 r4 :   0 
r5 :   0 r6 :   0 r7 :   0 r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 
r13:   1 r14:   4 r15:   7 r16: 318 r17:  69 r18:   9 r19:  11 r20:  12 
r21:  18 r22:  24 r23:  26 r24:   7 r25:  10 r26:   1 r27:   1 r28:   0 
r29:   0 r30:  11 r31:  11 
Registers used: 21 out of 35 (60.0%)

"ATmega2560" instruction use summary:
.lds  :   0 .sts  :   0 adc   :   4 add   :  18 adiw  :   0 and   :   2 
andi  :   2 asr   :   0 bclr  :   0 bld   :   0 brbc  :   0 brbs  :   0 
brcc  :   0 brcs  :   0 break :   0 breq  :  36 brge  :   0 brhc  :   0 
brhs  :   0 brid  :   0 brie  :   0 brlo  :   7 brlt  :   0 brmi  :   0 
brne  :   5 brpl  :   0 brsh  :   7 brtc  :   0 brts  :   0 brvc  :   0 
brvs  :   0 bset  :   0 bst   :   0 call  :  26 cbi   :   5 cbr   :   0 
clc   :   0 clh   :   0 cli   :   0 cln   :   0 clr   :  24 cls   :   0 
clt   :   0 clv   :   0 clz   :   0 com   :   0 cp    :   8 cpc   :   0 
cpi   :  42 cpse  :   0 dec   :   3 eicall:   0 eijmp :   0 elpm  :   0 
eor   :   0 fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 
in    :   4 inc   :  15 jmp   :  20 ld    :   3 ldd   :   0 ldi   : 241 
lds   :   5 lpm   :   0 lsl   :   3 lsr   :   0 mov   :  24 movw  :   0 
mul   :   8 muls  :   0 mulsu :   0 neg   :   0 nop   :  20 or    :   2 
ori   :   1 out   :  23 pop   :  11 push  :  10 rcall : 407 ret   :  13 
reti  :   3 rjmp  :  32 rol   :   2 ror   :   0 sbc   :   0 sbci  :   0 
sbi   :   5 sbic  :   0 sbis  :   0 sbiw  :   1 sbr   :   0 sbrc  :   1 
sbrs  :   0 sec   :   2 seh   :   0 sei   :   1 sen   :   0 ser   :   3 
ses   :   0 set   :   0 sev   :   0 sez   :   0 sleep :   0 spm   :   0 
st    :   3 std   :   0 sts   :  14 sub   :   3 subi  :   0 swap  :   0 
tst   :   0 wdr   :   0 
Instructions used: 43 out of 116 (37.1%)

"ATmega2560" memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x0008dc   2268      0   2268  262144   0.9%
[.dseg] 0x000200 0x000277      0    119    119    8192   1.5%
[.eseg] 0x000000 0x000000      0      0      0    4096   0.0%

Assembly complete, 0 errors, 0 warnings
