analyze -library WORK -format vhdl {../netlist/datatype.vhd ../netlist/filter2_Advanced3.vhd}
elaborate FILTER -architecture BEH -library work 
#max clock 0.275
create_clock -name my_clk -period 2 clk
set_dont_touch_network my_clk
compile -exact_map
report_timing > report/clk_1_time_adv.txt
report_area > report/clk_1_area_adv.txt

create_clock -name my_clk -period 8 clk
set_dont_touch_network my_clk
compile -exact_map
report_timing > report/clk_1_4_time_adv.txt
report_area > report/clk_1_4_area_adv.txt
ungroup -all -flatten
change_names -hierarchy -rules verilog
write_sdf ../netlist/myfir_a.sdf
write -f verilog -hierarchy -output ../netlist/myfir_a.v
write_sdc ../netlist/myfir_a.sdc
