// Seed: 1123881926
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    input tri  id_2
);
  wire id_4, id_5, id_6, id_7;
endmodule
module module_1 #(
    parameter id_5 = 32'd76,
    parameter id_7 = 32'd54
) (
    input wor id_0,
    output tri1 id_1,
    output uwire id_2,
    input wand id_3,
    output wor id_4
    , id_9,
    input wor _id_5,
    output supply0 id_6[-1 : id_7],
    input supply1 _id_7[id_5 : 1]
);
  timeprecision 1ps;
  assign id_6 = id_3;
  logic id_10;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_3
  );
  assign id_9 = 1 && id_3;
  logic id_11;
endmodule
