!Device
manufacturer: Freescale Semiconductor, Inc.
part_number: MKM34Z7
architecture: ARM Cortex-M
bit_width: 32
endianness: little
modules:
- !Module
  name: FTFA_FlashConfig
  description: Flash configuration field
  base_addr: 0x400
  size: 0xe
  registers:
  - !Register
    name: BACKKEY3
    addr: 0x0
    size_bits: 8
    description: Backdoor Comparison Key 3.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: Backdoor Comparison Key.
      read_allowed: true
      write_allowed: false
  - !Register
    name: BACKKEY2
    addr: 0x1
    size_bits: 8
    description: Backdoor Comparison Key 2.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: Backdoor Comparison Key.
      read_allowed: true
      write_allowed: false
  - !Register
    name: BACKKEY1
    addr: 0x2
    size_bits: 8
    description: Backdoor Comparison Key 1.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: Backdoor Comparison Key.
      read_allowed: true
      write_allowed: false
  - !Register
    name: BACKKEY0
    addr: 0x3
    size_bits: 8
    description: Backdoor Comparison Key 0.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: Backdoor Comparison Key.
      read_allowed: true
      write_allowed: false
  - !Register
    name: BACKKEY7
    addr: 0x4
    size_bits: 8
    description: Backdoor Comparison Key 7.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: Backdoor Comparison Key.
      read_allowed: true
      write_allowed: false
  - !Register
    name: BACKKEY6
    addr: 0x5
    size_bits: 8
    description: Backdoor Comparison Key 6.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: Backdoor Comparison Key.
      read_allowed: true
      write_allowed: false
  - !Register
    name: BACKKEY5
    addr: 0x6
    size_bits: 8
    description: Backdoor Comparison Key 5.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: Backdoor Comparison Key.
      read_allowed: true
      write_allowed: false
  - !Register
    name: BACKKEY4
    addr: 0x7
    size_bits: 8
    description: Backdoor Comparison Key 4.
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: KEY
      bit_offset: 0
      bit_width: 8
      description: Backdoor Comparison Key.
      read_allowed: true
      write_allowed: false
  - !Register
    name: FPROT3
    addr: 0x8
    size_bits: 8
    description: Non-volatile P-Flash Protection 1 - Low Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: PROT
      bit_offset: 0
      bit_width: 8
      description: P-Flash Region Protect
      read_allowed: true
      write_allowed: false
  - !Register
    name: FPROT2
    addr: 0x9
    size_bits: 8
    description: Non-volatile P-Flash Protection 1 - High Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: PROT
      bit_offset: 0
      bit_width: 8
      description: P-Flash Region Protect
      read_allowed: true
      write_allowed: false
  - !Register
    name: FPROT1
    addr: 0xa
    size_bits: 8
    description: Non-volatile P-Flash Protection 0 - Low Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: PROT
      bit_offset: 0
      bit_width: 8
      description: P-Flash Region Protect
      read_allowed: true
      write_allowed: false
  - !Register
    name: FPROT0
    addr: 0xb
    size_bits: 8
    description: Non-volatile P-Flash Protection 0 - High Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: PROT
      bit_offset: 0
      bit_width: 8
      description: P-Flash Region Protect
      read_allowed: true
      write_allowed: false
  - !Register
    name: FSEC
    addr: 0xc
    size_bits: 8
    description: Non-volatile Flash Security Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: SEC
      bit_offset: 0
      bit_width: 2
      description: Flash Security
      read_allowed: true
      write_allowed: false
      enum_values:
        2: '10'
        3: '11'
    - !Field
      name: FSLACC
      bit_offset: 2
      bit_width: 2
      description: Freescale Failure Analysis Access Code
      read_allowed: true
      write_allowed: false
      enum_values:
        2: '10'
        3: '11'
    - !Field
      name: MEEN
      bit_offset: 4
      bit_width: 2
      description: no description available
      read_allowed: true
      write_allowed: false
      enum_values:
        2: '10'
        3: '11'
    - !Field
      name: KEYEN
      bit_offset: 6
      bit_width: 2
      description: Backdoor Key Security Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        2: '10'
        3: '11'
  - !Register
    name: FOPT
    addr: 0xd
    size_bits: 8
    description: Non-volatile Flash Option Register
    read_allowed: true
    write_allowed: false
    reset_value: 0xff
    fields:
    - !Field
      name: LPBOOT
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: NMI_EN
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: EXE_MODE
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: CLK_SRC
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
- !Module
  name: AIPS
  description: AIPS-Lite Bridge
  base_addr: 0x40000000
  size: 0x50
  registers:
  - !Register
    name: PACRA
    addr: 0x20
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AC7
      bit_offset: 0
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO7
      bit_offset: 3
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC6
      bit_offset: 4
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO6
      bit_offset: 7
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC5
      bit_offset: 8
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO5
      bit_offset: 11
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC4
      bit_offset: 12
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO4
      bit_offset: 15
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC3
      bit_offset: 16
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO3
      bit_offset: 19
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC2
      bit_offset: 20
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO2
      bit_offset: 23
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC1
      bit_offset: 24
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO1
      bit_offset: 27
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC0
      bit_offset: 28
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO0
      bit_offset: 31
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRB
    addr: 0x24
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AC7
      bit_offset: 0
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO7
      bit_offset: 3
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC6
      bit_offset: 4
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO6
      bit_offset: 7
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC5
      bit_offset: 8
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO5
      bit_offset: 11
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC4
      bit_offset: 12
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO4
      bit_offset: 15
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC3
      bit_offset: 16
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO3
      bit_offset: 19
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC2
      bit_offset: 20
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO2
      bit_offset: 23
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC1
      bit_offset: 24
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO1
      bit_offset: 27
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC0
      bit_offset: 28
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO0
      bit_offset: 31
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRE
    addr: 0x40
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AC7
      bit_offset: 0
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO7
      bit_offset: 3
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC6
      bit_offset: 4
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO6
      bit_offset: 7
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC5
      bit_offset: 8
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO5
      bit_offset: 11
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC4
      bit_offset: 12
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO4
      bit_offset: 15
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC3
      bit_offset: 16
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO3
      bit_offset: 19
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC2
      bit_offset: 20
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO2
      bit_offset: 23
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC1
      bit_offset: 24
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO1
      bit_offset: 27
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC0
      bit_offset: 28
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO0
      bit_offset: 31
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRF
    addr: 0x44
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AC7
      bit_offset: 0
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO7
      bit_offset: 3
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC6
      bit_offset: 4
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO6
      bit_offset: 7
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC5
      bit_offset: 8
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO5
      bit_offset: 11
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC4
      bit_offset: 12
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO4
      bit_offset: 15
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC3
      bit_offset: 16
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO3
      bit_offset: 19
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC2
      bit_offset: 20
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO2
      bit_offset: 23
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC1
      bit_offset: 24
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO1
      bit_offset: 27
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC0
      bit_offset: 28
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO0
      bit_offset: 31
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRG
    addr: 0x48
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AC7
      bit_offset: 0
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO7
      bit_offset: 3
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC6
      bit_offset: 4
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO6
      bit_offset: 7
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC5
      bit_offset: 8
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO5
      bit_offset: 11
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC4
      bit_offset: 12
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO4
      bit_offset: 15
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC3
      bit_offset: 16
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO3
      bit_offset: 19
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC2
      bit_offset: 20
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO2
      bit_offset: 23
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC1
      bit_offset: 24
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO1
      bit_offset: 27
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC0
      bit_offset: 28
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO0
      bit_offset: 31
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRH
    addr: 0x4c
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AC7
      bit_offset: 0
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO7
      bit_offset: 3
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC6
      bit_offset: 4
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO6
      bit_offset: 7
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC5
      bit_offset: 8
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO5
      bit_offset: 11
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC4
      bit_offset: 12
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO4
      bit_offset: 15
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC3
      bit_offset: 16
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO3
      bit_offset: 19
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC2
      bit_offset: 20
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO2
      bit_offset: 23
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC1
      bit_offset: 24
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO1
      bit_offset: 27
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC0
      bit_offset: 28
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO0
      bit_offset: 31
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRI
    addr: 0x50
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AC7
      bit_offset: 0
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO7
      bit_offset: 3
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC6
      bit_offset: 4
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO6
      bit_offset: 7
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC5
      bit_offset: 8
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO5
      bit_offset: 11
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC4
      bit_offset: 12
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO4
      bit_offset: 15
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC3
      bit_offset: 16
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO3
      bit_offset: 19
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC2
      bit_offset: 20
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO2
      bit_offset: 23
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC1
      bit_offset: 24
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO1
      bit_offset: 27
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC0
      bit_offset: 28
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO0
      bit_offset: 31
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRJ
    addr: 0x54
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AC7
      bit_offset: 0
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO7
      bit_offset: 3
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC6
      bit_offset: 4
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO6
      bit_offset: 7
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC5
      bit_offset: 8
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO5
      bit_offset: 11
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC4
      bit_offset: 12
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO4
      bit_offset: 15
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC3
      bit_offset: 16
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO3
      bit_offset: 19
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC2
      bit_offset: 20
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO2
      bit_offset: 23
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC1
      bit_offset: 24
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO1
      bit_offset: 27
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC0
      bit_offset: 28
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO0
      bit_offset: 31
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRK
    addr: 0x58
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AC7
      bit_offset: 0
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO7
      bit_offset: 3
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC6
      bit_offset: 4
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO6
      bit_offset: 7
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC5
      bit_offset: 8
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO5
      bit_offset: 11
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC4
      bit_offset: 12
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO4
      bit_offset: 15
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC3
      bit_offset: 16
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO3
      bit_offset: 19
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC2
      bit_offset: 20
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO2
      bit_offset: 23
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC1
      bit_offset: 24
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO1
      bit_offset: 27
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC0
      bit_offset: 28
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO0
      bit_offset: 31
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRL
    addr: 0x5c
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AC7
      bit_offset: 0
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO7
      bit_offset: 3
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC6
      bit_offset: 4
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO6
      bit_offset: 7
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC5
      bit_offset: 8
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO5
      bit_offset: 11
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC4
      bit_offset: 12
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO4
      bit_offset: 15
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC3
      bit_offset: 16
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO3
      bit_offset: 19
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC2
      bit_offset: 20
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO2
      bit_offset: 23
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC1
      bit_offset: 24
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO1
      bit_offset: 27
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC0
      bit_offset: 28
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO0
      bit_offset: 31
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRM
    addr: 0x60
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AC7
      bit_offset: 0
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO7
      bit_offset: 3
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC6
      bit_offset: 4
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO6
      bit_offset: 7
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC5
      bit_offset: 8
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO5
      bit_offset: 11
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC4
      bit_offset: 12
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO4
      bit_offset: 15
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC3
      bit_offset: 16
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO3
      bit_offset: 19
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC2
      bit_offset: 20
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO2
      bit_offset: 23
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC1
      bit_offset: 24
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO1
      bit_offset: 27
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC0
      bit_offset: 28
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO0
      bit_offset: 31
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRN
    addr: 0x64
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AC7
      bit_offset: 0
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO7
      bit_offset: 3
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC6
      bit_offset: 4
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO6
      bit_offset: 7
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC5
      bit_offset: 8
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO5
      bit_offset: 11
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC4
      bit_offset: 12
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO4
      bit_offset: 15
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC3
      bit_offset: 16
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO3
      bit_offset: 19
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC2
      bit_offset: 20
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO2
      bit_offset: 23
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC1
      bit_offset: 24
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO1
      bit_offset: 27
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC0
      bit_offset: 28
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO0
      bit_offset: 31
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRO
    addr: 0x68
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AC7
      bit_offset: 0
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO7
      bit_offset: 3
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC6
      bit_offset: 4
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO6
      bit_offset: 7
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC5
      bit_offset: 8
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO5
      bit_offset: 11
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC4
      bit_offset: 12
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO4
      bit_offset: 15
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC3
      bit_offset: 16
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO3
      bit_offset: 19
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC2
      bit_offset: 20
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO2
      bit_offset: 23
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC1
      bit_offset: 24
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO1
      bit_offset: 27
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC0
      bit_offset: 28
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO0
      bit_offset: 31
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PACRP
    addr: 0x6c
    size_bits: 32
    description: Peripheral Access Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AC7
      bit_offset: 0
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO7
      bit_offset: 3
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC6
      bit_offset: 4
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO6
      bit_offset: 7
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC5
      bit_offset: 8
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO5
      bit_offset: 11
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC4
      bit_offset: 12
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO4
      bit_offset: 15
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC3
      bit_offset: 16
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO3
      bit_offset: 19
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC2
      bit_offset: 20
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO2
      bit_offset: 23
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC1
      bit_offset: 24
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO1
      bit_offset: 27
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AC0
      bit_offset: 28
      bit_width: 3
      description: Attribute Check
      read_allowed: true
      write_allowed: true
    - !Field
      name: RO0
      bit_offset: 31
      bit_width: 1
      description: Read Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: DMA
  description: DMA Controller
  base_addr: 0x40008000
  size: 0x40
  registers:
  - !Register
    name: SAR0
    addr: 0x100
    size_bits: 32
    description: Source Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SAR
      bit_offset: 0
      bit_width: 32
      description: SAR
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAR0
    addr: 0x104
    size_bits: 32
    description: Destination Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAR
      bit_offset: 0
      bit_width: 32
      description: DAR
      read_allowed: true
      write_allowed: true
  - !Register
    name: DSR_BCR0
    addr: 0x108
    size_bits: 32
    description: DMA Status Register / Byte Count Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BCR
      bit_offset: 0
      bit_width: 24
      description: BCR
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 24
      bit_width: 1
      description: Transactions Done
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BSY
      bit_offset: 25
      bit_width: 1
      description: Busy
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REQ
      bit_offset: 26
      bit_width: 1
      description: Request
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BED
      bit_offset: 28
      bit_width: 1
      description: Bus Error on Destination
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BES
      bit_offset: 29
      bit_width: 1
      description: Bus Error on Source
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CE
      bit_offset: 30
      bit_width: 1
      description: Configuration Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DSR0
    addr: 0x10b
    size_bits: 8
    description: DMA_DSR0 register.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: DCR0
    addr: 0x10c
    size_bits: 32
    description: DMA Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LCH2
      bit_offset: 0
      bit_width: 2
      description: Link Channel 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: LCH1
      bit_offset: 2
      bit_width: 2
      description: Link Channel 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: LINKCC
      bit_offset: 4
      bit_width: 2
      description: Link Channel Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: D_REQ
      bit_offset: 7
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMOD
      bit_offset: 8
      bit_width: 4
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: SMOD
      bit_offset: 12
      bit_width: 4
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: START
      bit_offset: 16
      bit_width: 1
      description: Start Transfer
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSIZE
      bit_offset: 17
      bit_width: 2
      description: Destination Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: DINC
      bit_offset: 19
      bit_width: 1
      description: Destination Increment
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SSIZE
      bit_offset: 20
      bit_width: 2
      description: Source Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: SINC
      bit_offset: 22
      bit_width: 1
      description: Source Increment
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EADREQ
      bit_offset: 23
      bit_width: 1
      description: Enable asynchronous DMA requests
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: UMNSM
      bit_offset: 24
      bit_width: 2
      description: User Mode, Nonsecure Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: CHACR
      bit_offset: 26
      bit_width: 2
      description: Channel Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: AA
      bit_offset: 28
      bit_width: 1
      description: Auto-align
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CS
      bit_offset: 29
      bit_width: 1
      description: Cycle Steal
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ
      bit_offset: 30
      bit_width: 1
      description: Enable Peripheral Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EINT
      bit_offset: 31
      bit_width: 1
      description: Enable Interrupt on Completion of Transfer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SAR1
    addr: 0x110
    size_bits: 32
    description: Source Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SAR
      bit_offset: 0
      bit_width: 32
      description: SAR
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAR1
    addr: 0x114
    size_bits: 32
    description: Destination Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAR
      bit_offset: 0
      bit_width: 32
      description: DAR
      read_allowed: true
      write_allowed: true
  - !Register
    name: DSR_BCR1
    addr: 0x118
    size_bits: 32
    description: DMA Status Register / Byte Count Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BCR
      bit_offset: 0
      bit_width: 24
      description: BCR
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 24
      bit_width: 1
      description: Transactions Done
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BSY
      bit_offset: 25
      bit_width: 1
      description: Busy
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REQ
      bit_offset: 26
      bit_width: 1
      description: Request
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BED
      bit_offset: 28
      bit_width: 1
      description: Bus Error on Destination
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BES
      bit_offset: 29
      bit_width: 1
      description: Bus Error on Source
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CE
      bit_offset: 30
      bit_width: 1
      description: Configuration Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DSR1
    addr: 0x11b
    size_bits: 8
    description: DMA_DSR1 register.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: DCR1
    addr: 0x11c
    size_bits: 32
    description: DMA Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LCH2
      bit_offset: 0
      bit_width: 2
      description: Link Channel 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: LCH1
      bit_offset: 2
      bit_width: 2
      description: Link Channel 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: LINKCC
      bit_offset: 4
      bit_width: 2
      description: Link Channel Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: D_REQ
      bit_offset: 7
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMOD
      bit_offset: 8
      bit_width: 4
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: SMOD
      bit_offset: 12
      bit_width: 4
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: START
      bit_offset: 16
      bit_width: 1
      description: Start Transfer
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSIZE
      bit_offset: 17
      bit_width: 2
      description: Destination Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: DINC
      bit_offset: 19
      bit_width: 1
      description: Destination Increment
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SSIZE
      bit_offset: 20
      bit_width: 2
      description: Source Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: SINC
      bit_offset: 22
      bit_width: 1
      description: Source Increment
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EADREQ
      bit_offset: 23
      bit_width: 1
      description: Enable asynchronous DMA requests
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: UMNSM
      bit_offset: 24
      bit_width: 2
      description: User Mode, Nonsecure Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: CHACR
      bit_offset: 26
      bit_width: 2
      description: Channel Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: AA
      bit_offset: 28
      bit_width: 1
      description: Auto-align
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CS
      bit_offset: 29
      bit_width: 1
      description: Cycle Steal
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ
      bit_offset: 30
      bit_width: 1
      description: Enable Peripheral Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EINT
      bit_offset: 31
      bit_width: 1
      description: Enable Interrupt on Completion of Transfer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SAR2
    addr: 0x120
    size_bits: 32
    description: Source Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SAR
      bit_offset: 0
      bit_width: 32
      description: SAR
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAR2
    addr: 0x124
    size_bits: 32
    description: Destination Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAR
      bit_offset: 0
      bit_width: 32
      description: DAR
      read_allowed: true
      write_allowed: true
  - !Register
    name: DSR_BCR2
    addr: 0x128
    size_bits: 32
    description: DMA Status Register / Byte Count Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BCR
      bit_offset: 0
      bit_width: 24
      description: BCR
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 24
      bit_width: 1
      description: Transactions Done
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BSY
      bit_offset: 25
      bit_width: 1
      description: Busy
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REQ
      bit_offset: 26
      bit_width: 1
      description: Request
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BED
      bit_offset: 28
      bit_width: 1
      description: Bus Error on Destination
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BES
      bit_offset: 29
      bit_width: 1
      description: Bus Error on Source
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CE
      bit_offset: 30
      bit_width: 1
      description: Configuration Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DSR2
    addr: 0x12b
    size_bits: 8
    description: DMA_DSR2 register.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: DCR2
    addr: 0x12c
    size_bits: 32
    description: DMA Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LCH2
      bit_offset: 0
      bit_width: 2
      description: Link Channel 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: LCH1
      bit_offset: 2
      bit_width: 2
      description: Link Channel 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: LINKCC
      bit_offset: 4
      bit_width: 2
      description: Link Channel Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: D_REQ
      bit_offset: 7
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMOD
      bit_offset: 8
      bit_width: 4
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: SMOD
      bit_offset: 12
      bit_width: 4
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: START
      bit_offset: 16
      bit_width: 1
      description: Start Transfer
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSIZE
      bit_offset: 17
      bit_width: 2
      description: Destination Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: DINC
      bit_offset: 19
      bit_width: 1
      description: Destination Increment
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SSIZE
      bit_offset: 20
      bit_width: 2
      description: Source Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: SINC
      bit_offset: 22
      bit_width: 1
      description: Source Increment
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EADREQ
      bit_offset: 23
      bit_width: 1
      description: Enable asynchronous DMA requests
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: UMNSM
      bit_offset: 24
      bit_width: 2
      description: User Mode, Nonsecure Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: CHACR
      bit_offset: 26
      bit_width: 2
      description: Channel Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: AA
      bit_offset: 28
      bit_width: 1
      description: Auto-align
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CS
      bit_offset: 29
      bit_width: 1
      description: Cycle Steal
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ
      bit_offset: 30
      bit_width: 1
      description: Enable Peripheral Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EINT
      bit_offset: 31
      bit_width: 1
      description: Enable Interrupt on Completion of Transfer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SAR3
    addr: 0x130
    size_bits: 32
    description: Source Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SAR
      bit_offset: 0
      bit_width: 32
      description: SAR
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAR3
    addr: 0x134
    size_bits: 32
    description: Destination Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DAR
      bit_offset: 0
      bit_width: 32
      description: DAR
      read_allowed: true
      write_allowed: true
  - !Register
    name: DSR_BCR3
    addr: 0x138
    size_bits: 32
    description: DMA Status Register / Byte Count Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BCR
      bit_offset: 0
      bit_width: 24
      description: BCR
      read_allowed: true
      write_allowed: true
    - !Field
      name: DONE
      bit_offset: 24
      bit_width: 1
      description: Transactions Done
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BSY
      bit_offset: 25
      bit_width: 1
      description: Busy
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REQ
      bit_offset: 26
      bit_width: 1
      description: Request
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BED
      bit_offset: 28
      bit_width: 1
      description: Bus Error on Destination
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BES
      bit_offset: 29
      bit_width: 1
      description: Bus Error on Source
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CE
      bit_offset: 30
      bit_width: 1
      description: Configuration Error
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DSR3
    addr: 0x13b
    size_bits: 8
    description: DMA_DSR3 register.
    read_allowed: true
    write_allowed: true
    fields: []
  - !Register
    name: DCR3
    addr: 0x13c
    size_bits: 32
    description: DMA Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LCH2
      bit_offset: 0
      bit_width: 2
      description: Link Channel 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: LCH1
      bit_offset: 2
      bit_width: 2
      description: Link Channel 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: LINKCC
      bit_offset: 4
      bit_width: 2
      description: Link Channel Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: D_REQ
      bit_offset: 7
      bit_width: 1
      description: Disable Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMOD
      bit_offset: 8
      bit_width: 4
      description: Destination Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: SMOD
      bit_offset: 12
      bit_width: 4
      description: Source Address Modulo
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: START
      bit_offset: 16
      bit_width: 1
      description: Start Transfer
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DSIZE
      bit_offset: 17
      bit_width: 2
      description: Destination Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: DINC
      bit_offset: 19
      bit_width: 1
      description: Destination Increment
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SSIZE
      bit_offset: 20
      bit_width: 2
      description: Source Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: SINC
      bit_offset: 22
      bit_width: 1
      description: Source Increment
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EADREQ
      bit_offset: 23
      bit_width: 1
      description: Enable asynchronous DMA requests
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: UMNSM
      bit_offset: 24
      bit_width: 2
      description: User Mode, Nonsecure Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: CHACR
      bit_offset: 26
      bit_width: 2
      description: Channel Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: AA
      bit_offset: 28
      bit_width: 1
      description: Auto-align
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CS
      bit_offset: 29
      bit_width: 1
      description: Cycle Steal
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERQ
      bit_offset: 30
      bit_width: 1
      description: Enable Peripheral Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EINT
      bit_offset: 31
      bit_width: 1
      description: Enable Interrupt on Completion of Transfer
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: MPU
  description: Memory protection unit
  base_addr: 0x4000a000
  size: 0x820
  registers:
  - !Register
    name: CESR
    addr: 0x0
    size_bits: 32
    description: Control/Error Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x812001
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NRGD
      bit_offset: 8
      bit_width: 4
      description: Number Of Region Descriptors
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
    - !Field
      name: NSP
      bit_offset: 12
      bit_width: 4
      description: Number Of Slave Ports
      read_allowed: true
      write_allowed: false
    - !Field
      name: HRL
      bit_offset: 16
      bit_width: 4
      description: Hardware Revision Level
      read_allowed: true
      write_allowed: false
    - !Field
      name: SPERR
      bit_offset: 30
      bit_width: 2
      description: Slave Port n Error
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: EAR0
    addr: 0x10
    size_bits: 32
    description: Error Address Register, slave port n
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: EADDR
      bit_offset: 0
      bit_width: 32
      description: Error Address
      read_allowed: true
      write_allowed: false
  - !Register
    name: EAR1
    addr: 0x18
    size_bits: 32
    description: Error Address Register, slave port n
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: EADDR
      bit_offset: 0
      bit_width: 32
      description: Error Address
      read_allowed: true
      write_allowed: false
  - !Register
    name: EDR0
    addr: 0x14
    size_bits: 32
    description: Error Detail Register, slave port n
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ERW
      bit_offset: 0
      bit_width: 1
      description: Error Read/Write
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EATTR
      bit_offset: 1
      bit_width: 3
      description: Error Attributes
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
    - !Field
      name: EMN
      bit_offset: 4
      bit_width: 4
      description: Error Master Number
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPID
      bit_offset: 8
      bit_width: 8
      description: Error Process Identification
      read_allowed: true
      write_allowed: false
    - !Field
      name: EACD
      bit_offset: 16
      bit_width: 16
      description: Error Access Control Detail
      read_allowed: true
      write_allowed: false
  - !Register
    name: EDR1
    addr: 0x1c
    size_bits: 32
    description: Error Detail Register, slave port n
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ERW
      bit_offset: 0
      bit_width: 1
      description: Error Read/Write
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EATTR
      bit_offset: 1
      bit_width: 3
      description: Error Attributes
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
    - !Field
      name: EMN
      bit_offset: 4
      bit_width: 4
      description: Error Master Number
      read_allowed: true
      write_allowed: false
    - !Field
      name: EPID
      bit_offset: 8
      bit_width: 8
      description: Error Process Identification
      read_allowed: true
      write_allowed: false
    - !Field
      name: EACD
      bit_offset: 16
      bit_width: 16
      description: Error Access Control Detail
      read_allowed: true
      write_allowed: false
  - !Register
    name: RGD0_WORD0
    addr: 0x400
    size_bits: 32
    description: Region Descriptor n, Word 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTADDR
      bit_offset: 5
      bit_width: 27
      description: Start Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD1_WORD0
    addr: 0x410
    size_bits: 32
    description: Region Descriptor n, Word 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTADDR
      bit_offset: 5
      bit_width: 27
      description: Start Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD2_WORD0
    addr: 0x420
    size_bits: 32
    description: Region Descriptor n, Word 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTADDR
      bit_offset: 5
      bit_width: 27
      description: Start Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD3_WORD0
    addr: 0x430
    size_bits: 32
    description: Region Descriptor n, Word 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTADDR
      bit_offset: 5
      bit_width: 27
      description: Start Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD4_WORD0
    addr: 0x440
    size_bits: 32
    description: Region Descriptor n, Word 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTADDR
      bit_offset: 5
      bit_width: 27
      description: Start Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD5_WORD0
    addr: 0x450
    size_bits: 32
    description: Region Descriptor n, Word 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTADDR
      bit_offset: 5
      bit_width: 27
      description: Start Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD6_WORD0
    addr: 0x460
    size_bits: 32
    description: Region Descriptor n, Word 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTADDR
      bit_offset: 5
      bit_width: 27
      description: Start Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD7_WORD0
    addr: 0x470
    size_bits: 32
    description: Region Descriptor n, Word 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SRTADDR
      bit_offset: 5
      bit_width: 27
      description: Start Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD0_WORD1
    addr: 0x404
    size_bits: 32
    description: Region Descriptor n, Word 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ENDADDR
      bit_offset: 5
      bit_width: 27
      description: End Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD1_WORD1
    addr: 0x414
    size_bits: 32
    description: Region Descriptor n, Word 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ENDADDR
      bit_offset: 5
      bit_width: 27
      description: End Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD2_WORD1
    addr: 0x424
    size_bits: 32
    description: Region Descriptor n, Word 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ENDADDR
      bit_offset: 5
      bit_width: 27
      description: End Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD3_WORD1
    addr: 0x434
    size_bits: 32
    description: Region Descriptor n, Word 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ENDADDR
      bit_offset: 5
      bit_width: 27
      description: End Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD4_WORD1
    addr: 0x444
    size_bits: 32
    description: Region Descriptor n, Word 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ENDADDR
      bit_offset: 5
      bit_width: 27
      description: End Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD5_WORD1
    addr: 0x454
    size_bits: 32
    description: Region Descriptor n, Word 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ENDADDR
      bit_offset: 5
      bit_width: 27
      description: End Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD6_WORD1
    addr: 0x464
    size_bits: 32
    description: Region Descriptor n, Word 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ENDADDR
      bit_offset: 5
      bit_width: 27
      description: End Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD7_WORD1
    addr: 0x474
    size_bits: 32
    description: Region Descriptor n, Word 1
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: ENDADDR
      bit_offset: 5
      bit_width: 27
      description: End Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD0_WORD2
    addr: 0x408
    size_bits: 32
    description: Region Descriptor n, Word 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGD1_WORD2
    addr: 0x418
    size_bits: 32
    description: Region Descriptor n, Word 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGD2_WORD2
    addr: 0x428
    size_bits: 32
    description: Region Descriptor n, Word 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGD3_WORD2
    addr: 0x438
    size_bits: 32
    description: Region Descriptor n, Word 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGD4_WORD2
    addr: 0x448
    size_bits: 32
    description: Region Descriptor n, Word 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGD5_WORD2
    addr: 0x458
    size_bits: 32
    description: Region Descriptor n, Word 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGD6_WORD2
    addr: 0x468
    size_bits: 32
    description: Region Descriptor n, Word 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGD7_WORD2
    addr: 0x478
    size_bits: 32
    description: Region Descriptor n, Word 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGD0_WORD3
    addr: 0x40c
    size_bits: 32
    description: Region Descriptor n, Word 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIDMASK
      bit_offset: 16
      bit_width: 8
      description: Process Identifier Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: PID
      bit_offset: 24
      bit_width: 8
      description: Process Identifier
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD1_WORD3
    addr: 0x41c
    size_bits: 32
    description: Region Descriptor n, Word 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIDMASK
      bit_offset: 16
      bit_width: 8
      description: Process Identifier Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: PID
      bit_offset: 24
      bit_width: 8
      description: Process Identifier
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD2_WORD3
    addr: 0x42c
    size_bits: 32
    description: Region Descriptor n, Word 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIDMASK
      bit_offset: 16
      bit_width: 8
      description: Process Identifier Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: PID
      bit_offset: 24
      bit_width: 8
      description: Process Identifier
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD3_WORD3
    addr: 0x43c
    size_bits: 32
    description: Region Descriptor n, Word 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIDMASK
      bit_offset: 16
      bit_width: 8
      description: Process Identifier Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: PID
      bit_offset: 24
      bit_width: 8
      description: Process Identifier
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD4_WORD3
    addr: 0x44c
    size_bits: 32
    description: Region Descriptor n, Word 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIDMASK
      bit_offset: 16
      bit_width: 8
      description: Process Identifier Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: PID
      bit_offset: 24
      bit_width: 8
      description: Process Identifier
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD5_WORD3
    addr: 0x45c
    size_bits: 32
    description: Region Descriptor n, Word 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIDMASK
      bit_offset: 16
      bit_width: 8
      description: Process Identifier Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: PID
      bit_offset: 24
      bit_width: 8
      description: Process Identifier
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD6_WORD3
    addr: 0x46c
    size_bits: 32
    description: Region Descriptor n, Word 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIDMASK
      bit_offset: 16
      bit_width: 8
      description: Process Identifier Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: PID
      bit_offset: 24
      bit_width: 8
      description: Process Identifier
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGD7_WORD3
    addr: 0x47c
    size_bits: 32
    description: Region Descriptor n, Word 3
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: VLD
      bit_offset: 0
      bit_width: 1
      description: Valid
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIDMASK
      bit_offset: 16
      bit_width: 8
      description: Process Identifier Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: PID
      bit_offset: 24
      bit_width: 8
      description: Process Identifier
      read_allowed: true
      write_allowed: true
  - !Register
    name: RGDAAC0
    addr: 0x800
    size_bits: 32
    description: Region Descriptor Alternate Access Control n
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGDAAC1
    addr: 0x804
    size_bits: 32
    description: Region Descriptor Alternate Access Control n
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGDAAC2
    addr: 0x808
    size_bits: 32
    description: Region Descriptor Alternate Access Control n
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGDAAC3
    addr: 0x80c
    size_bits: 32
    description: Region Descriptor Alternate Access Control n
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGDAAC4
    addr: 0x810
    size_bits: 32
    description: Region Descriptor Alternate Access Control n
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGDAAC5
    addr: 0x814
    size_bits: 32
    description: Region Descriptor Alternate Access Control n
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGDAAC6
    addr: 0x818
    size_bits: 32
    description: Region Descriptor Alternate Access Control n
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RGDAAC7
    addr: 0x81c
    size_bits: 32
    description: Region Descriptor Alternate Access Control n
    read_allowed: true
    write_allowed: true
    reset_value: 0x61f7df
    fields:
    - !Field
      name: M0UM
      bit_offset: 0
      bit_width: 3
      description: Bus Master 0 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0SM
      bit_offset: 3
      bit_width: 2
      description: Bus Master 0 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M0PE
      bit_offset: 5
      bit_width: 1
      description: Bus Master 0 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1UM
      bit_offset: 6
      bit_width: 3
      description: Bus Master 1 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1SM
      bit_offset: 9
      bit_width: 2
      description: Bus Master 1 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M1PE
      bit_offset: 11
      bit_width: 1
      description: Bus Master 1 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2UM
      bit_offset: 12
      bit_width: 3
      description: Bus Master 2 User Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2SM
      bit_offset: 15
      bit_width: 2
      description: Bus Master 2 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: M2PE
      bit_offset: 17
      bit_width: 1
      description: Bus Master 2 Process Identifier Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: M3UM
      bit_offset: 18
      bit_width: 3
      description: Bus Master 3 User Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M3SM
      bit_offset: 21
      bit_width: 2
      description: Bus Master 3 Supervisor Mode Access Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: M3PE
      bit_offset: 23
      bit_width: 1
      description: Bus Master 3 Process Identifier Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4WE
      bit_offset: 24
      bit_width: 1
      description: Bus Master 4 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M4RE
      bit_offset: 25
      bit_width: 1
      description: Bus Master 4 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5WE
      bit_offset: 26
      bit_width: 1
      description: Bus Master 5 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M5RE
      bit_offset: 27
      bit_width: 1
      description: Bus Master 5 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6WE
      bit_offset: 28
      bit_width: 1
      description: Bus Master 6 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M6RE
      bit_offset: 29
      bit_width: 1
      description: Bus Master 6 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7WE
      bit_offset: 30
      bit_width: 1
      description: Bus Master 7 Write Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M7RE
      bit_offset: 31
      bit_width: 1
      description: Bus Master 7 Read Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: FTFA
  description: Flash Memory Interface
  base_addr: 0x40020000
  size: 0x14
  registers:
  - !Register
    name: FSTAT
    addr: 0x0
    size_bits: 8
    description: Flash Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MGSTAT0
      bit_offset: 0
      bit_width: 1
      description: Memory Controller Command Completion Status Flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: FPVIOL
      bit_offset: 4
      bit_width: 1
      description: Flash Protection Violation Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACCERR
      bit_offset: 5
      bit_width: 1
      description: Flash Access Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDCOLERR
      bit_offset: 6
      bit_width: 1
      description: Flash Read Collision Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CCIF
      bit_offset: 7
      bit_width: 1
      description: Command Complete Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FCNFG
    addr: 0x1
    size_bits: 8
    description: Flash Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ERSSUSP
      bit_offset: 4
      bit_width: 1
      description: Erase Suspend
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERSAREQ
      bit_offset: 5
      bit_width: 1
      description: Erase All Request
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDCOLLIE
      bit_offset: 6
      bit_width: 1
      description: Read Collision Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CCIE
      bit_offset: 7
      bit_width: 1
      description: Command Complete Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FSEC
    addr: 0x2
    size_bits: 8
    description: Flash Security Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SEC
      bit_offset: 0
      bit_width: 2
      description: Flash Security
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FSLACC
      bit_offset: 2
      bit_width: 2
      description: Freescale Failure Analysis Access Code
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: MEEN
      bit_offset: 4
      bit_width: 2
      description: Mass Erase Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: KEYEN
      bit_offset: 6
      bit_width: 2
      description: Backdoor Key Security Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: FOPT
    addr: 0x3
    size_bits: 8
    description: Flash Option Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: OPT
      bit_offset: 0
      bit_width: 8
      description: Nonvolatile Option
      read_allowed: true
      write_allowed: false
  - !Register
    name: FCCOB3
    addr: 0x4
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB2
    addr: 0x5
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB1
    addr: 0x6
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB0
    addr: 0x7
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB7
    addr: 0x8
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB6
    addr: 0x9
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB5
    addr: 0xa
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB4
    addr: 0xb
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOBB
    addr: 0xc
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOBA
    addr: 0xd
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB9
    addr: 0xe
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FCCOB8
    addr: 0xf
    size_bits: 8
    description: Flash Common Command Object Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CCOBn
      bit_offset: 0
      bit_width: 8
      description: The FCCOB register provides a command code and relevant parameters
        to the memory controller
      read_allowed: true
      write_allowed: true
  - !Register
    name: FPROT3
    addr: 0x10
    size_bits: 8
    description: Program Flash Protection Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROT
      bit_offset: 0
      bit_width: 8
      description: Program Flash Region Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FPROT2
    addr: 0x11
    size_bits: 8
    description: Program Flash Protection Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROT
      bit_offset: 0
      bit_width: 8
      description: Program Flash Region Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FPROT1
    addr: 0x12
    size_bits: 8
    description: Program Flash Protection Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROT
      bit_offset: 0
      bit_width: 8
      description: Program Flash Region Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FPROT0
    addr: 0x13
    size_bits: 8
    description: Program Flash Protection Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PROT
      bit_offset: 0
      bit_width: 8
      description: Program Flash Region Protect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: DMAMUX0
  description: DMA channel multiplexor
  base_addr: 0x40021000
  size: 0x4
  registers:
  - !Register
    name: CHCFG0
    addr: 0x0
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        42: '42'
        43: '43'
        44: '44'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        58: '58'
        59: '59'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG1
    addr: 0x1
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        42: '42'
        43: '43'
        44: '44'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        58: '58'
        59: '59'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG2
    addr: 0x2
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        42: '42'
        43: '43'
        44: '44'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        58: '58'
        59: '59'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHCFG3
    addr: 0x3
    size_bits: 8
    description: Channel Configuration register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SOURCE
      bit_offset: 0
      bit_width: 6
      description: DMA Channel Source (Slot)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        42: '42'
        43: '43'
        44: '44'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
        52: '52'
        53: '53'
        54: '54'
        55: '55'
        56: '56'
        57: '57'
        58: '58'
        59: '59'
        60: '60'
        61: '61'
        62: '62'
        63: '63'
    - !Field
      name: TRIG
      bit_offset: 6
      bit_width: 1
      description: DMA Channel Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENBL
      bit_offset: 7
      bit_width: 1
      description: DMA Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: RNG
  description: Random Number Generator Accelerator
  base_addr: 0x40029000
  size: 0x10
  registers:
  - !Register
    name: CR
    addr: 0x0
    size_bits: 32
    description: RNGA Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10
    fields:
    - !Field
      name: GO
      bit_offset: 0
      bit_width: 1
      description: Go
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HA
      bit_offset: 1
      bit_width: 1
      description: High Assurance
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTM
      bit_offset: 2
      bit_width: 1
      description: Interrupt Mask
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRI
      bit_offset: 3
      bit_width: 1
      description: Clear Interrupt
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SLP
      bit_offset: 4
      bit_width: 1
      description: Sleep
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SR
    addr: 0x4
    size_bits: 32
    description: RNGA Status Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x10000
    fields:
    - !Field
      name: SECV
      bit_offset: 0
      bit_width: 1
      description: Security Violation
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LRS
      bit_offset: 1
      bit_width: 1
      description: Last Read Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ORU
      bit_offset: 2
      bit_width: 1
      description: Output Register Underflow
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERRI
      bit_offset: 3
      bit_width: 1
      description: Error Interrupt
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SLP
      bit_offset: 4
      bit_width: 1
      description: Sleep
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OREG_LVL
      bit_offset: 8
      bit_width: 8
      description: Output Register Level
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OREG_SIZE
      bit_offset: 16
      bit_width: 8
      description: Output Register Size
      read_allowed: true
      write_allowed: false
      enum_values:
        1: '1'
  - !Register
    name: ER
    addr: 0x8
    size_bits: 32
    description: RNGA Entropy Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: EXT_ENT
      bit_offset: 0
      bit_width: 32
      description: External Entropy
      read_allowed: false
      write_allowed: true
  - !Register
    name: OR
    addr: 0xc
    size_bits: 32
    description: RNGA Output Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RANDOUT
      bit_offset: 0
      bit_width: 32
      description: Random Output
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
- !Module
  name: LPUART0
  description: Universal Asynchronous Receiver/Transmitter
  base_addr: 0x4002a000
  size: 0x18
  registers:
  - !Register
    name: BAUD
    addr: 0x0
    size_bits: 32
    description: LPUART Baud Rate Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xf000004
    fields:
    - !Field
      name: SBR
      bit_offset: 0
      bit_width: 13
      description: Baud Rate Modulo Divisor.
      read_allowed: true
      write_allowed: true
    - !Field
      name: SBNS
      bit_offset: 13
      bit_width: 1
      description: Stop Bit Number Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEDGIE
      bit_offset: 14
      bit_width: 1
      description: RX Input Active Edge Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDIE
      bit_offset: 15
      bit_width: 1
      description: LIN Break Detect Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RESYNCDIS
      bit_offset: 16
      bit_width: 1
      description: Resynchronization Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BOTHEDGE
      bit_offset: 17
      bit_width: 1
      description: Both Edge Sampling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MATCFG
      bit_offset: 18
      bit_width: 2
      description: Match Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: RDMAE
      bit_offset: 21
      bit_width: 1
      description: Receiver Full DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDMAE
      bit_offset: 23
      bit_width: 1
      description: Transmitter DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OSR
      bit_offset: 24
      bit_width: 5
      description: Over Sampling Ratio
      read_allowed: true
      write_allowed: true
    - !Field
      name: M10
      bit_offset: 29
      bit_width: 1
      description: 10-bit Mode select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAEN2
      bit_offset: 30
      bit_width: 1
      description: Match Address Mode Enable 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAEN1
      bit_offset: 31
      bit_width: 1
      description: Match Address Mode Enable 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: STAT
    addr: 0x4
    size_bits: 32
    description: LPUART Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc00000
    fields:
    - !Field
      name: MA2F
      bit_offset: 14
      bit_width: 1
      description: Match 2 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MA1F
      bit_offset: 15
      bit_width: 1
      description: Match 1 Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PF
      bit_offset: 16
      bit_width: 1
      description: Parity Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FE
      bit_offset: 17
      bit_width: 1
      description: Framing Error Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NF
      bit_offset: 18
      bit_width: 1
      description: Noise Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OR
      bit_offset: 19
      bit_width: 1
      description: Receiver Overrun Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IDLE
      bit_offset: 20
      bit_width: 1
      description: Idle Line Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDRF
      bit_offset: 21
      bit_width: 1
      description: Receive Data Register Full Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TC
      bit_offset: 22
      bit_width: 1
      description: Transmission Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDRE
      bit_offset: 23
      bit_width: 1
      description: Transmit Data Register Empty Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RAF
      bit_offset: 24
      bit_width: 1
      description: Receiver Active Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDE
      bit_offset: 25
      bit_width: 1
      description: LIN Break Detection Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BRK13
      bit_offset: 26
      bit_width: 1
      description: Break Character Generation Length
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWUID
      bit_offset: 27
      bit_width: 1
      description: Receive Wake Up Idle Detect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXINV
      bit_offset: 28
      bit_width: 1
      description: Receive Data Inversion
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MSBF
      bit_offset: 29
      bit_width: 1
      description: MSB First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEDGIF
      bit_offset: 30
      bit_width: 1
      description: LPUART_RX Pin Active Edge Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LBKDIF
      bit_offset: 31
      bit_width: 1
      description: LIN Break Detect Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CTRL
    addr: 0x8
    size_bits: 32
    description: LPUART Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PT
      bit_offset: 0
      bit_width: 1
      description: Parity Type
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Parity Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ILT
      bit_offset: 2
      bit_width: 1
      description: Idle Line Type Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAKE
      bit_offset: 3
      bit_width: 1
      description: Receiver Wakeup Method Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M
      bit_offset: 4
      bit_width: 1
      description: 9-Bit or 8-Bit Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RSRC
      bit_offset: 5
      bit_width: 1
      description: Receiver Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DOZEEN
      bit_offset: 6
      bit_width: 1
      description: Doze Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOOPS
      bit_offset: 7
      bit_width: 1
      description: Loop Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IDLECFG
      bit_offset: 8
      bit_width: 3
      description: Idle Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: MA2IE
      bit_offset: 14
      bit_width: 1
      description: Match 2 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MA1IE
      bit_offset: 15
      bit_width: 1
      description: Match 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SBK
      bit_offset: 16
      bit_width: 1
      description: Send Break
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWU
      bit_offset: 17
      bit_width: 1
      description: Receiver Wakeup Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RE
      bit_offset: 18
      bit_width: 1
      description: Receiver Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TE
      bit_offset: 19
      bit_width: 1
      description: Transmitter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ILIE
      bit_offset: 20
      bit_width: 1
      description: Idle Line Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RIE
      bit_offset: 21
      bit_width: 1
      description: Receiver Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCIE
      bit_offset: 22
      bit_width: 1
      description: Transmission Complete Interrupt Enable for
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIE
      bit_offset: 23
      bit_width: 1
      description: Transmit Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PEIE
      bit_offset: 24
      bit_width: 1
      description: Parity Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FEIE
      bit_offset: 25
      bit_width: 1
      description: Framing Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NEIE
      bit_offset: 26
      bit_width: 1
      description: Noise Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ORIE
      bit_offset: 27
      bit_width: 1
      description: Overrun Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXINV
      bit_offset: 28
      bit_width: 1
      description: Transmit Data Inversion
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXDIR
      bit_offset: 29
      bit_width: 1
      description: LPUART_TX Pin Direction in Single-Wire Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: R9T8
      bit_offset: 30
      bit_width: 1
      description: Receive Bit 9 / Transmit Bit 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: R8T9
      bit_offset: 31
      bit_width: 1
      description: Receive Bit 8 / Transmit Bit 9
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATA
    addr: 0xc
    size_bits: 32
    description: LPUART Data Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1000
    fields:
    - !Field
      name: R0T0
      bit_offset: 0
      bit_width: 1
      description: Read receive data buffer 0 or write transmit data buffer 0.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R1T1
      bit_offset: 1
      bit_width: 1
      description: Read receive data buffer 1 or write transmit data buffer 1.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R2T2
      bit_offset: 2
      bit_width: 1
      description: Read receive data buffer 2 or write transmit data buffer 2.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R3T3
      bit_offset: 3
      bit_width: 1
      description: Read receive data buffer 3 or write transmit data buffer 3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R4T4
      bit_offset: 4
      bit_width: 1
      description: Read receive data buffer 4 or write transmit data buffer 4.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R5T5
      bit_offset: 5
      bit_width: 1
      description: Read receive data buffer 5 or write transmit data buffer 5.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R6T6
      bit_offset: 6
      bit_width: 1
      description: Read receive data buffer 6 or write transmit data buffer 6.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R7T7
      bit_offset: 7
      bit_width: 1
      description: Read receive data buffer 7 or write transmit data buffer 7.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R8T8
      bit_offset: 8
      bit_width: 1
      description: Read receive data buffer 8 or write transmit data buffer 8.
      read_allowed: true
      write_allowed: true
    - !Field
      name: R9T9
      bit_offset: 9
      bit_width: 1
      description: Read receive data buffer 9 or write transmit data buffer 9.
      read_allowed: true
      write_allowed: true
    - !Field
      name: IDLINE
      bit_offset: 11
      bit_width: 1
      description: Idle Line
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEMPT
      bit_offset: 12
      bit_width: 1
      description: Receive Buffer Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRETSC
      bit_offset: 13
      bit_width: 1
      description: Frame Error / Transmit Special Character
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PARITYE
      bit_offset: 14
      bit_width: 1
      description: The current received dataword contained in DATA[R9:R0] was received
        with a parity error.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOISY
      bit_offset: 15
      bit_width: 1
      description: The current received dataword contained in DATA[R9:R0] was received
        with noise.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MATCH
    addr: 0x10
    size_bits: 32
    description: LPUART Match Address Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA1
      bit_offset: 0
      bit_width: 10
      description: Match Address 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: MA2
      bit_offset: 16
      bit_width: 10
      description: Match Address 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: MODIR
    addr: 0x14
    size_bits: 32
    description: LPUART Modem IrDA Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXCTSE
      bit_offset: 0
      bit_width: 1
      description: Transmitter clear-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRTSE
      bit_offset: 1
      bit_width: 1
      description: Transmitter request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRTSPOL
      bit_offset: 2
      bit_width: 1
      description: Transmitter request-to-send polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXRTSE
      bit_offset: 3
      bit_width: 1
      description: Receiver request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXCTSC
      bit_offset: 4
      bit_width: 1
      description: Transmit CTS Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXCTSSRC
      bit_offset: 5
      bit_width: 1
      description: Transmit CTS Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TNP
      bit_offset: 16
      bit_width: 2
      description: Transmitter narrow pulse
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: IREN
      bit_offset: 18
      bit_width: 1
      description: Infrared enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: ADC0
  description: Analog-to-Digital Converter
  base_addr: 0x4002b000
  size: 0x60
  registers:
  - !Register
    name: CFG1
    addr: 0x10
    size_bits: 32
    description: ADC Configuration Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADICLK
      bit_offset: 0
      bit_width: 2
      description: Input Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: MODE
      bit_offset: 2
      bit_width: 2
      description: Conversion mode selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ADLSMP
      bit_offset: 4
      bit_width: 1
      description: Sample Time Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADIV
      bit_offset: 5
      bit_width: 2
      description: Clock Divide Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ADLPC
      bit_offset: 7
      bit_width: 1
      description: Low-Power Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CFG2
    addr: 0x14
    size_bits: 32
    description: ADC Configuration Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADLSTS
      bit_offset: 0
      bit_width: 2
      description: Long Sample Time Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: ADHSC
      bit_offset: 2
      bit_width: 1
      description: High-Speed Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADACKEN
      bit_offset: 3
      bit_width: 1
      description: Asynchronous Clock Output Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUXSEL
      bit_offset: 4
      bit_width: 1
      description: ADC Mux Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SC2
    addr: 0x30
    size_bits: 32
    description: Status and Control Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: REFSEL
      bit_offset: 0
      bit_width: 2
      description: Voltage Reference Selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: DMAEN
      bit_offset: 2
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACREN
      bit_offset: 3
      bit_width: 1
      description: Compare Function Range Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACFGT
      bit_offset: 4
      bit_width: 1
      description: Compare Function Greater Than Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACFE
      bit_offset: 5
      bit_width: 1
      description: Compare Function Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADTRG
      bit_offset: 6
      bit_width: 1
      description: Conversion Trigger Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADACT
      bit_offset: 7
      bit_width: 1
      description: Conversion Active
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SC3
    addr: 0x34
    size_bits: 32
    description: Status and Control Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AVGS
      bit_offset: 0
      bit_width: 2
      description: Hardware Average Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: AVGE
      bit_offset: 2
      bit_width: 1
      description: Hardware Average Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADCO
      bit_offset: 3
      bit_width: 1
      description: Continuous Conversion Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CALF
      bit_offset: 6
      bit_width: 1
      description: Calibration Failed Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CAL
      bit_offset: 7
      bit_width: 1
      description: Calibration
      read_allowed: true
      write_allowed: true
  - !Register
    name: OFS
    addr: 0x38
    size_bits: 32
    description: ADC Offset Correction Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: OFS
      bit_offset: 0
      bit_width: 16
      description: Offset Error Correction Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: PG
    addr: 0x3c
    size_bits: 32
    description: ADC Plus-Side Gain Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x8200
    fields:
    - !Field
      name: PG
      bit_offset: 0
      bit_width: 16
      description: Plus-Side Gain
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLPD
    addr: 0x44
    size_bits: 32
    description: ADC Plus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xa
    fields:
    - !Field
      name: CLPD
      bit_offset: 0
      bit_width: 6
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLPS
    addr: 0x48
    size_bits: 32
    description: ADC Plus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x20
    fields:
    - !Field
      name: CLPS
      bit_offset: 0
      bit_width: 6
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLP4
    addr: 0x4c
    size_bits: 32
    description: ADC Plus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x200
    fields:
    - !Field
      name: CLP4
      bit_offset: 0
      bit_width: 10
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLP3
    addr: 0x50
    size_bits: 32
    description: ADC Plus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x100
    fields:
    - !Field
      name: CLP3
      bit_offset: 0
      bit_width: 9
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLP2
    addr: 0x54
    size_bits: 32
    description: ADC Plus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80
    fields:
    - !Field
      name: CLP2
      bit_offset: 0
      bit_width: 8
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLP1
    addr: 0x58
    size_bits: 32
    description: ADC Plus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x40
    fields:
    - !Field
      name: CLP1
      bit_offset: 0
      bit_width: 7
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLP0
    addr: 0x5c
    size_bits: 32
    description: ADC Plus-Side General Calibration Value Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x20
    fields:
    - !Field
      name: CLP0
      bit_offset: 0
      bit_width: 6
      description: Calibration Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: SC1A
    addr: 0x0
    size_bits: 32
    description: ADC Status and Control Registers 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: ADCH
      bit_offset: 0
      bit_width: 5
      description: Input channel select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00000'
        1: '00001'
        2: '00010'
        3: '00011'
        4: '00100'
        5: '00101'
        6: '00110'
        7: '00111'
        8: '01000'
        9: '01001'
        10: '01010'
        11: '01011'
        12: '01100'
        13: '01101'
        14: '01110'
        15: '01111'
        16: '10000'
        17: '10001'
        18: '10010'
        19: '10011'
        20: '10100'
        21: '10101'
        22: '10110'
        23: '10111'
        26: '11010'
        27: '11011'
        29: '11101'
        30: '11110'
        31: '11111'
    - !Field
      name: AIEN
      bit_offset: 6
      bit_width: 1
      description: Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COCO
      bit_offset: 7
      bit_width: 1
      description: Conversion Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SC1B
    addr: 0x4
    size_bits: 32
    description: ADC Status and Control Registers 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: ADCH
      bit_offset: 0
      bit_width: 5
      description: Input channel select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00000'
        1: '00001'
        2: '00010'
        3: '00011'
        4: '00100'
        5: '00101'
        6: '00110'
        7: '00111'
        8: '01000'
        9: '01001'
        10: '01010'
        11: '01011'
        12: '01100'
        13: '01101'
        14: '01110'
        15: '01111'
        16: '10000'
        17: '10001'
        18: '10010'
        19: '10011'
        20: '10100'
        21: '10101'
        22: '10110'
        23: '10111'
        26: '11010'
        27: '11011'
        29: '11101'
        30: '11110'
        31: '11111'
    - !Field
      name: AIEN
      bit_offset: 6
      bit_width: 1
      description: Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COCO
      bit_offset: 7
      bit_width: 1
      description: Conversion Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SC1C
    addr: 0x8
    size_bits: 32
    description: ADC Status and Control Registers 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: ADCH
      bit_offset: 0
      bit_width: 5
      description: Input channel select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00000'
        1: '00001'
        2: '00010'
        3: '00011'
        4: '00100'
        5: '00101'
        6: '00110'
        7: '00111'
        8: '01000'
        9: '01001'
        10: '01010'
        11: '01011'
        12: '01100'
        13: '01101'
        14: '01110'
        15: '01111'
        16: '10000'
        17: '10001'
        18: '10010'
        19: '10011'
        20: '10100'
        21: '10101'
        22: '10110'
        23: '10111'
        26: '11010'
        27: '11011'
        29: '11101'
        30: '11110'
        31: '11111'
    - !Field
      name: AIEN
      bit_offset: 6
      bit_width: 1
      description: Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COCO
      bit_offset: 7
      bit_width: 1
      description: Conversion Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SC1D
    addr: 0xc
    size_bits: 32
    description: ADC Status and Control Registers 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x1f
    fields:
    - !Field
      name: ADCH
      bit_offset: 0
      bit_width: 5
      description: Input channel select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00000'
        1: '00001'
        2: '00010'
        3: '00011'
        4: '00100'
        5: '00101'
        6: '00110'
        7: '00111'
        8: '01000'
        9: '01001'
        10: '01010'
        11: '01011'
        12: '01100'
        13: '01101'
        14: '01110'
        15: '01111'
        16: '10000'
        17: '10001'
        18: '10010'
        19: '10011'
        20: '10100'
        21: '10101'
        22: '10110'
        23: '10111'
        26: '11010'
        27: '11011'
        29: '11101'
        30: '11110'
        31: '11111'
    - !Field
      name: AIEN
      bit_offset: 6
      bit_width: 1
      description: Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COCO
      bit_offset: 7
      bit_width: 1
      description: Conversion Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RA
    addr: 0x18
    size_bits: 32
    description: ADC Data Result Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: D
      bit_offset: 0
      bit_width: 16
      description: Data result
      read_allowed: true
      write_allowed: false
  - !Register
    name: RB
    addr: 0x1c
    size_bits: 32
    description: ADC Data Result Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: D
      bit_offset: 0
      bit_width: 16
      description: Data result
      read_allowed: true
      write_allowed: false
  - !Register
    name: RC
    addr: 0x20
    size_bits: 32
    description: ADC Data Result Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: D
      bit_offset: 0
      bit_width: 16
      description: Data result
      read_allowed: true
      write_allowed: false
  - !Register
    name: RD
    addr: 0x24
    size_bits: 32
    description: ADC Data Result Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: D
      bit_offset: 0
      bit_width: 16
      description: Data result
      read_allowed: true
      write_allowed: false
  - !Register
    name: CV1
    addr: 0x28
    size_bits: 32
    description: Compare Value Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CV
      bit_offset: 0
      bit_width: 16
      description: Compare Value.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CV2
    addr: 0x2c
    size_bits: 32
    description: Compare Value Registers
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CV
      bit_offset: 0
      bit_width: 16
      description: Compare Value.
      read_allowed: true
      write_allowed: true
- !Module
  name: PIT0
  description: Periodic Interrupt Timer
  base_addr: 0x4002d000
  size: 0x120
  registers:
  - !Register
    name: MCR
    addr: 0x0
    size_bits: 32
    description: PIT Module Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRZ
      bit_offset: 0
      bit_width: 1
      description: Freeze
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MDIS
      bit_offset: 1
      bit_width: 1
      description: Module Disable - (PIT section)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: LDVAL0
    addr: 0x100
    size_bits: 32
    description: Timer Load Value Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSV
      bit_offset: 0
      bit_width: 32
      description: Timer Start Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: LDVAL1
    addr: 0x110
    size_bits: 32
    description: Timer Load Value Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSV
      bit_offset: 0
      bit_width: 32
      description: Timer Start Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CVAL0
    addr: 0x104
    size_bits: 32
    description: Current Timer Value Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TVL
      bit_offset: 0
      bit_width: 32
      description: Current Timer Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: CVAL1
    addr: 0x114
    size_bits: 32
    description: Current Timer Value Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TVL
      bit_offset: 0
      bit_width: 32
      description: Current Timer Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TCTRL0
    addr: 0x108
    size_bits: 32
    description: Timer Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TEN
      bit_offset: 0
      bit_width: 1
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIE
      bit_offset: 1
      bit_width: 1
      description: Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHN
      bit_offset: 2
      bit_width: 1
      description: Chain Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCTRL1
    addr: 0x118
    size_bits: 32
    description: Timer Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TEN
      bit_offset: 0
      bit_width: 1
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIE
      bit_offset: 1
      bit_width: 1
      description: Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHN
      bit_offset: 2
      bit_width: 1
      description: Chain Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TFLG0
    addr: 0x10c
    size_bits: 32
    description: Timer Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIF
      bit_offset: 0
      bit_width: 1
      description: Timer Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TFLG1
    addr: 0x11c
    size_bits: 32
    description: Timer Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIF
      bit_offset: 0
      bit_width: 1
      description: Timer Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: PIT1
  description: Periodic Interrupt Timer
  base_addr: 0x4002e000
  size: 0x120
  registers:
  - !Register
    name: MCR
    addr: 0x0
    size_bits: 32
    description: PIT Module Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FRZ
      bit_offset: 0
      bit_width: 1
      description: Freeze
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MDIS
      bit_offset: 1
      bit_width: 1
      description: Module Disable - (PIT section)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: LDVAL0
    addr: 0x100
    size_bits: 32
    description: Timer Load Value Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSV
      bit_offset: 0
      bit_width: 32
      description: Timer Start Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: LDVAL1
    addr: 0x110
    size_bits: 32
    description: Timer Load Value Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TSV
      bit_offset: 0
      bit_width: 32
      description: Timer Start Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CVAL0
    addr: 0x104
    size_bits: 32
    description: Current Timer Value Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TVL
      bit_offset: 0
      bit_width: 32
      description: Current Timer Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: CVAL1
    addr: 0x114
    size_bits: 32
    description: Current Timer Value Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TVL
      bit_offset: 0
      bit_width: 32
      description: Current Timer Value
      read_allowed: true
      write_allowed: false
  - !Register
    name: TCTRL0
    addr: 0x108
    size_bits: 32
    description: Timer Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TEN
      bit_offset: 0
      bit_width: 1
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIE
      bit_offset: 1
      bit_width: 1
      description: Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHN
      bit_offset: 2
      bit_width: 1
      description: Chain Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TCTRL1
    addr: 0x118
    size_bits: 32
    description: Timer Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TEN
      bit_offset: 0
      bit_width: 1
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIE
      bit_offset: 1
      bit_width: 1
      description: Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CHN
      bit_offset: 2
      bit_width: 1
      description: Chain Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TFLG0
    addr: 0x10c
    size_bits: 32
    description: Timer Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIF
      bit_offset: 0
      bit_width: 1
      description: Timer Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TFLG1
    addr: 0x11c
    size_bits: 32
    description: Timer Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIF
      bit_offset: 0
      bit_width: 1
      description: Timer Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: AFE
  description: Analog Front End
  base_addr: 0x40030000
  size: 0x60
  registers:
  - !Register
    name: CH0_CFR
    addr: 0x0
    size_bits: 32
    description: Channel0 Configuration Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80000
    fields:
    - !Field
      name: HW_TRG
      bit_offset: 9
      bit_width: 1
      description: Hardware Trigger Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DEC_CLK_INP_SEL
      bit_offset: 10
      bit_width: 1
      description: Decimator Clock Input Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DEC_CLK_EDGE_SEL
      bit_offset: 11
      bit_width: 1
      description: Decimator Clock Edge Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CC
      bit_offset: 12
      bit_width: 1
      description: Continuous Conversion/Single Conversion Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DEC_EN
      bit_offset: 13
      bit_width: 1
      description: Decimation Filter enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SD_MOD_EN
      bit_offset: 14
      bit_width: 1
      description: Sigma Delta Modulator enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BYP_MODE
      bit_offset: 17
      bit_width: 1
      description: AFE Channel0 bypass mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PGA_GAIN_SEL
      bit_offset: 19
      bit_width: 3
      description: PGA Gain Select
      read_allowed: true
      write_allowed: true
      enum_values:
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: PGA_EN
      bit_offset: 24
      bit_width: 1
      description: PGA enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DEC_OSR
      bit_offset: 29
      bit_width: 3
      description: Decimator OverSampling Ratio select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
  - !Register
    name: CH1_CFR
    addr: 0x4
    size_bits: 32
    description: Channel1 Configuration Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80000
    fields:
    - !Field
      name: HW_TRG
      bit_offset: 9
      bit_width: 1
      description: Hardware Trigger Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DEC_CLK_INP_SEL
      bit_offset: 10
      bit_width: 1
      description: Decimator Clock Input Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DEC_CLK_EDGE_SEL
      bit_offset: 11
      bit_width: 1
      description: Decimator Clock Edge Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CC
      bit_offset: 12
      bit_width: 1
      description: Continuous Conversion/Single Conversion Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DEC_EN
      bit_offset: 13
      bit_width: 1
      description: Decimation Filter enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SD_MOD_EN
      bit_offset: 14
      bit_width: 1
      description: Sigma Delta Modulator enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BYP_MODE
      bit_offset: 17
      bit_width: 1
      description: AFE Channel1 bypass mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PGA_GAIN_SEL
      bit_offset: 19
      bit_width: 3
      description: PGA Gain Select
      read_allowed: true
      write_allowed: true
      enum_values:
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: PGA_EN
      bit_offset: 24
      bit_width: 1
      description: PGA enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DEC_OSR
      bit_offset: 29
      bit_width: 3
      description: Decimator OverSampling Ratio select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
  - !Register
    name: CH2_CFR
    addr: 0x8
    size_bits: 32
    description: Channel2 Configuration Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80000
    fields:
    - !Field
      name: HW_TRG
      bit_offset: 9
      bit_width: 1
      description: Hardware Trigger Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DEC_CLK_INP_SEL
      bit_offset: 10
      bit_width: 1
      description: Decimator Clock Input Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DEC_CLK_EDGE_SEL
      bit_offset: 11
      bit_width: 1
      description: Decimator Clock Edge Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CC
      bit_offset: 12
      bit_width: 1
      description: Continuous Conversion/Single Conversion Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DEC_EN
      bit_offset: 13
      bit_width: 1
      description: Decimation Filter enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SD_MOD_EN
      bit_offset: 14
      bit_width: 1
      description: Sigma Delta Modulator enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BYP_MODE
      bit_offset: 17
      bit_width: 1
      description: AFE Channel2 bypass mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PGA_GAIN_SEL
      bit_offset: 19
      bit_width: 3
      description: This field selects the analog gain applied to the input signal.
      read_allowed: true
      write_allowed: true
      enum_values:
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: PGA_EN
      bit_offset: 24
      bit_width: 1
      description: It enables the PGA gain stage.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DEC_OSR
      bit_offset: 29
      bit_width: 3
      description: Decimator OverSampling Ratio select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
  - !Register
    name: CH3_CFR
    addr: 0xc
    size_bits: 32
    description: Channel3 Configuration Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80000
    fields:
    - !Field
      name: HW_TRG
      bit_offset: 9
      bit_width: 1
      description: Hardware Trigger Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DEC_CLK_INP_SEL
      bit_offset: 10
      bit_width: 1
      description: Decimator Clock Input Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DEC_CLK_EDGE_SEL
      bit_offset: 11
      bit_width: 1
      description: Decimator Clock Edge Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CC
      bit_offset: 12
      bit_width: 1
      description: Continuous Conversion/Single Conversion Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DEC_EN
      bit_offset: 13
      bit_width: 1
      description: Decimation Filter enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SD_MOD_EN
      bit_offset: 14
      bit_width: 1
      description: Sigma Delta Modulator enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BYP_MODE
      bit_offset: 17
      bit_width: 1
      description: AFE Channel3 bypass mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PGA_GAIN_SEL
      bit_offset: 19
      bit_width: 3
      description: This field selects the analog gain applied to the input signal.
      read_allowed: true
      write_allowed: true
      enum_values:
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: PGA_EN
      bit_offset: 24
      bit_width: 1
      description: It enables the PGA gain stage.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DEC_OSR
      bit_offset: 29
      bit_width: 3
      description: Decimator OverSampling Ratio select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
  - !Register
    name: CR
    addr: 0x18
    size_bits: 32
    description: Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x40fa00
    fields:
    - !Field
      name: STRTUP_CNT
      bit_offset: 9
      bit_width: 7
      description: Start up count
      read_allowed: true
      write_allowed: true
    - !Field
      name: RESULT_FORMAT
      bit_offset: 18
      bit_width: 1
      description: Result Format
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DLY_OK
      bit_offset: 21
      bit_width: 1
      description: Delay OK
      read_allowed: false
      write_allowed: true
    - !Field
      name: RST_B
      bit_offset: 22
      bit_width: 1
      description: Software Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LPM_EN
      bit_offset: 25
      bit_width: 1
      description: Low power Mode enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SOFT_TRG3
      bit_offset: 27
      bit_width: 1
      description: Software Trigger3
      read_allowed: false
      write_allowed: true
    - !Field
      name: SOFT_TRG2
      bit_offset: 28
      bit_width: 1
      description: Software Trigger2
      read_allowed: false
      write_allowed: true
    - !Field
      name: SOFT_TRG1
      bit_offset: 29
      bit_width: 1
      description: Software Trigger1
      read_allowed: false
      write_allowed: true
    - !Field
      name: SOFT_TRG0
      bit_offset: 30
      bit_width: 1
      description: Software Trigger0
      read_allowed: false
      write_allowed: true
    - !Field
      name: MSTR_EN
      bit_offset: 31
      bit_width: 1
      description: AFE Master Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CKR
    addr: 0x1c
    size_bits: 32
    description: Clock Configuration Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10000000
    fields:
    - !Field
      name: CLS
      bit_offset: 21
      bit_width: 2
      description: Clock Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: DIV
      bit_offset: 28
      bit_width: 4
      description: Clock Divider Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: 1xxx
  - !Register
    name: DI
    addr: 0x20
    size_bits: 32
    description: DMA and Interrupt Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: INTEN3
      bit_offset: 23
      bit_width: 1
      description: Interrupt Enable 3
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTEN2
      bit_offset: 24
      bit_width: 1
      description: Interrupt Enable 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTEN1
      bit_offset: 25
      bit_width: 1
      description: Interrupt Enable 1
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTEN0
      bit_offset: 26
      bit_width: 1
      description: Interrupt Enable 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMAEN3
      bit_offset: 28
      bit_width: 1
      description: DMA Enable3
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMAEN2
      bit_offset: 29
      bit_width: 1
      description: DMA Enable2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMAEN1
      bit_offset: 30
      bit_width: 1
      description: DMA Enable1
      read_allowed: true
      write_allowed: true
    - !Field
      name: DMAEN0
      bit_offset: 31
      bit_width: 1
      description: DMA Enable0
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH0_DR
    addr: 0x2c
    size_bits: 32
    description: Channel0 Delay Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLY
      bit_offset: 0
      bit_width: 11
      description: Delay
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH1_DR
    addr: 0x30
    size_bits: 32
    description: Channel1 Delay Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLY
      bit_offset: 0
      bit_width: 11
      description: Delay
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH2_DR
    addr: 0x34
    size_bits: 32
    description: Channel2 Delay Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLY
      bit_offset: 0
      bit_width: 11
      description: Delay
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH3_DR
    addr: 0x38
    size_bits: 32
    description: Channel3 Delay Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLY
      bit_offset: 0
      bit_width: 11
      description: Delay
      read_allowed: true
      write_allowed: true
  - !Register
    name: CH0_RR
    addr: 0x44
    size_bits: 32
    description: Channel0 Result Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SDR
      bit_offset: 0
      bit_width: 23
      description: Sample Data Result
      read_allowed: true
      write_allowed: false
    - !Field
      name: SIGN_BITS
      bit_offset: 23
      bit_width: 9
      description: Sign Bits
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH1_RR
    addr: 0x48
    size_bits: 32
    description: Channel1 Result Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SDR
      bit_offset: 0
      bit_width: 23
      description: Sample Data Result
      read_allowed: true
      write_allowed: false
    - !Field
      name: SIGN_BITS
      bit_offset: 23
      bit_width: 9
      description: Sign Bits
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH2_RR
    addr: 0x4c
    size_bits: 32
    description: Channel2 Result Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SDR
      bit_offset: 0
      bit_width: 23
      description: Sample Data result
      read_allowed: true
      write_allowed: false
    - !Field
      name: SIGN_BITS
      bit_offset: 23
      bit_width: 9
      description: Sign Bits
      read_allowed: true
      write_allowed: false
  - !Register
    name: CH3_RR
    addr: 0x50
    size_bits: 32
    description: Channel3 Result Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: SDR
      bit_offset: 0
      bit_width: 23
      description: Sample Data result
      read_allowed: true
      write_allowed: false
    - !Field
      name: SIGN_BITS
      bit_offset: 23
      bit_width: 9
      description: Sign Bits
      read_allowed: true
      write_allowed: false
  - !Register
    name: SR
    addr: 0x5c
    size_bits: 32
    description: Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RDY3
      bit_offset: 16
      bit_width: 1
      description: AFE Ready3
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDY2
      bit_offset: 17
      bit_width: 1
      description: AFE Ready2
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDY1
      bit_offset: 18
      bit_width: 1
      description: AFE Ready1
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDY0
      bit_offset: 19
      bit_width: 1
      description: AFE Ready0
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OVR3
      bit_offset: 21
      bit_width: 1
      description: Overflow Flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVR2
      bit_offset: 22
      bit_width: 1
      description: Overflow Flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVR1
      bit_offset: 23
      bit_width: 1
      description: Overflow Flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: OVR0
      bit_offset: 24
      bit_width: 1
      description: Overflow Flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: COC3
      bit_offset: 28
      bit_width: 1
      description: Conversion Complete
      read_allowed: true
      write_allowed: false
    - !Field
      name: COC2
      bit_offset: 29
      bit_width: 1
      description: Conversion Complete
      read_allowed: true
      write_allowed: false
    - !Field
      name: COC1
      bit_offset: 30
      bit_width: 1
      description: Conversion Complete
      read_allowed: true
      write_allowed: false
    - !Field
      name: COC0
      bit_offset: 31
      bit_width: 1
      description: Conversion Complete
      read_allowed: true
      write_allowed: false
- !Module
  name: CRC
  description: Cyclic Redundancy Check
  base_addr: 0x40034000
  size: 0xc
  registers:
  - !Register
    name: DATA
    addr: 0x0
    size_bits: 32
    description: CRC Data register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffffffff
    fields:
    - !Field
      name: LL
      bit_offset: 0
      bit_width: 8
      description: CRC Low Lower Byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: LU
      bit_offset: 8
      bit_width: 8
      description: CRC Low Upper Byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HL
      bit_offset: 16
      bit_width: 8
      description: CRC High Lower Byte
      read_allowed: true
      write_allowed: true
    - !Field
      name: HU
      bit_offset: 24
      bit_width: 8
      description: CRC High Upper Byte
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAL
    addr: 0x0
    size_bits: 16
    description: CRC_DATAL register.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: DATAL
      bit_offset: 0
      bit_width: 16
      description: DATAL stores the lower 16 bits of the 16/32 bit CRC
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATALL
    addr: 0x0
    size_bits: 8
    description: CRC_DATALL register.
    read_allowed: true
    write_allowed: true
    reset_value: 0xff
    fields:
    - !Field
      name: DATALL
      bit_offset: 0
      bit_width: 8
      description: CRCLL stores the first 8 bits of the 32 bit DATA
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATALU
    addr: 0x1
    size_bits: 8
    description: CRC_DATALU register.
    read_allowed: true
    write_allowed: true
    reset_value: 0xff
    fields:
    - !Field
      name: DATALU
      bit_offset: 0
      bit_width: 8
      description: DATALL stores the second 8 bits of the 32 bit CRC
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAH
    addr: 0x2
    size_bits: 16
    description: CRC_DATAH register.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: DATAH
      bit_offset: 0
      bit_width: 16
      description: DATAH stores the high 16 bits of the 16/32 bit CRC
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAHL
    addr: 0x2
    size_bits: 8
    description: CRC_DATAHL register.
    read_allowed: true
    write_allowed: true
    reset_value: 0xff
    fields:
    - !Field
      name: DATAHL
      bit_offset: 0
      bit_width: 8
      description: DATAHL stores the third 8 bits of the 32 bit CRC
      read_allowed: true
      write_allowed: true
  - !Register
    name: DATAHU
    addr: 0x3
    size_bits: 8
    description: CRC_DATAHU register.
    read_allowed: true
    write_allowed: true
    reset_value: 0xff
    fields:
    - !Field
      name: DATAHU
      bit_offset: 0
      bit_width: 8
      description: DATAHU stores the fourth 8 bits of the 32 bit CRC
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPOLY
    addr: 0x4
    size_bits: 32
    description: CRC Polynomial register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1021
    fields:
    - !Field
      name: LOW
      bit_offset: 0
      bit_width: 16
      description: Low Polynominal Half-word
      read_allowed: true
      write_allowed: true
    - !Field
      name: HIGH
      bit_offset: 16
      bit_width: 16
      description: High Polynominal Half-word
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPOLYL
    addr: 0x4
    size_bits: 16
    description: CRC_GPOLYL register.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: GPOLYL
      bit_offset: 0
      bit_width: 16
      description: POLYL stores the lower 16 bits of the 16/32 bit CRC polynomial
        value
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPOLYLL
    addr: 0x4
    size_bits: 8
    description: CRC_GPOLYLL register.
    read_allowed: true
    write_allowed: true
    reset_value: 0xff
    fields:
    - !Field
      name: GPOLYLL
      bit_offset: 0
      bit_width: 8
      description: POLYLL stores the first 8 bits of the 32 bit CRC
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPOLYLU
    addr: 0x5
    size_bits: 8
    description: CRC_GPOLYLU register.
    read_allowed: true
    write_allowed: true
    reset_value: 0xff
    fields:
    - !Field
      name: GPOLYLU
      bit_offset: 0
      bit_width: 8
      description: POLYLL stores the second 8 bits of the 32 bit CRC
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPOLYH
    addr: 0x6
    size_bits: 16
    description: CRC_GPOLYH register.
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: GPOLYH
      bit_offset: 0
      bit_width: 16
      description: POLYH stores the high 16 bits of the 16/32 bit CRC polynomial value
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPOLYHL
    addr: 0x6
    size_bits: 8
    description: CRC_GPOLYHL register.
    read_allowed: true
    write_allowed: true
    reset_value: 0xff
    fields:
    - !Field
      name: GPOLYHL
      bit_offset: 0
      bit_width: 8
      description: POLYHL stores the third 8 bits of the 32 bit CRC
      read_allowed: true
      write_allowed: true
  - !Register
    name: GPOLYHU
    addr: 0x7
    size_bits: 8
    description: CRC_GPOLYHU register.
    read_allowed: true
    write_allowed: true
    reset_value: 0xff
    fields:
    - !Field
      name: GPOLYHU
      bit_offset: 0
      bit_width: 8
      description: POLYHU stores the fourth 8 bits of the 32 bit CRC
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL
    addr: 0x8
    size_bits: 32
    description: CRC Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TCRC
      bit_offset: 24
      bit_width: 1
      description: Width of CRC protocol.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAS
      bit_offset: 25
      bit_width: 1
      description: Write CRC Data Register As Seed
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FXOR
      bit_offset: 26
      bit_width: 1
      description: Complement Read Of CRC Data Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOTR
      bit_offset: 28
      bit_width: 2
      description: Type Of Transpose For Read
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TOT
      bit_offset: 30
      bit_width: 2
      description: Type Of Transpose For Writes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: CTRLHU
    addr: 0xb
    size_bits: 8
    description: CRC_CTRLHU register.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TCRC
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAS
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FXOR
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOTR
      bit_offset: 4
      bit_width: 2
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TOT
      bit_offset: 6
      bit_width: 2
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
- !Module
  name: PDB0
  description: Programmable Delay Block
  base_addr: 0x40036000
  size: 0x198
  registers:
  - !Register
    name: SC
    addr: 0x0
    size_bits: 32
    description: Status and Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LDOK
      bit_offset: 0
      bit_width: 1
      description: Load OK
      read_allowed: true
      write_allowed: true
    - !Field
      name: CONT
      bit_offset: 1
      bit_width: 1
      description: Continuous Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MULT
      bit_offset: 2
      bit_width: 2
      description: Multiplication Factor Select for Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PDBIE
      bit_offset: 5
      bit_width: 1
      description: PDB Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PDBIF
      bit_offset: 6
      bit_width: 1
      description: PDB Interrupt Flag
      read_allowed: true
      write_allowed: true
    - !Field
      name: PDBEN
      bit_offset: 7
      bit_width: 1
      description: PDB Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRGSEL
      bit_offset: 8
      bit_width: 4
      description: Trigger Input Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: PRESCALER
      bit_offset: 12
      bit_width: 3
      description: Prescaler Divider Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: DMAEN
      bit_offset: 15
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWTRIG
      bit_offset: 16
      bit_width: 1
      description: Software Trigger
      read_allowed: false
      write_allowed: true
    - !Field
      name: PDBEIE
      bit_offset: 17
      bit_width: 1
      description: PDB Sequence Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LDMOD
      bit_offset: 18
      bit_width: 2
      description: Load Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: MOD
    addr: 0x4
    size_bits: 32
    description: Modulus register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: MOD
      bit_offset: 0
      bit_width: 16
      description: PDB Modulus
      read_allowed: true
      write_allowed: true
  - !Register
    name: CNT
    addr: 0x8
    size_bits: 32
    description: Counter register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CNT
      bit_offset: 0
      bit_width: 16
      description: PDB Counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: IDLY
    addr: 0xc
    size_bits: 32
    description: Interrupt Delay register
    read_allowed: true
    write_allowed: true
    reset_value: 0xffff
    fields:
    - !Field
      name: IDLY
      bit_offset: 0
      bit_width: 16
      description: PDB Interrupt Delay
      read_allowed: true
      write_allowed: true
  - !Register
    name: CHC1
    addr: 0x10
    size_bits: 32
    description: Channel n Control register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 8
      description: PDB Channel Pre-Trigger Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TOS
      bit_offset: 8
      bit_width: 8
      description: PDB Channel Pre-Trigger Output Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BB
      bit_offset: 16
      bit_width: 8
      description: PDB Channel Pre-Trigger Back-to-Back Operation Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CHS
    addr: 0x14
    size_bits: 32
    description: Channel n Status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ERR
      bit_offset: 0
      bit_width: 8
      description: PDB Channel Sequence Error Flags
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CF
      bit_offset: 16
      bit_width: 8
      description: PDB Channel Flags
      read_allowed: true
      write_allowed: true
  - !Register
    name: CHDLY0
    addr: 0x18
    size_bits: 32
    description: Channel n Delay 0 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLY
      bit_offset: 0
      bit_width: 16
      description: PDB Channel Delay
      read_allowed: true
      write_allowed: true
  - !Register
    name: CHDLY1
    addr: 0x1c
    size_bits: 32
    description: Channel n Delay 1 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLY
      bit_offset: 0
      bit_width: 16
      description: PDB Channel Delay
      read_allowed: true
      write_allowed: true
  - !Register
    name: CHDLY2
    addr: 0x20
    size_bits: 32
    description: Channel n Delay 2 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLY
      bit_offset: 0
      bit_width: 16
      description: PDB Channel Delay
      read_allowed: true
      write_allowed: true
  - !Register
    name: CHDLY3
    addr: 0x24
    size_bits: 32
    description: Channel n Delay 3 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLY
      bit_offset: 0
      bit_width: 16
      description: PDB Channel Delay
      read_allowed: true
      write_allowed: true
  - !Register
    name: POEN
    addr: 0x190
    size_bits: 32
    description: Pulse-Out n Enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: POEN
      bit_offset: 0
      bit_width: 8
      description: PDB Pulse-Out Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PODLY
    addr: 0x194
    size_bits: 32
    description: Pulse-Out n Delay register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DLY2
      bit_offset: 0
      bit_width: 16
      description: PDB Pulse-Out Delay 2
      read_allowed: true
      write_allowed: true
    - !Field
      name: DLY1
      bit_offset: 16
      bit_width: 16
      description: PDB Pulse-Out Delay 1
      read_allowed: true
      write_allowed: true
- !Module
  name: PORTA
  description: Pin Control and Interrupts
  base_addr: 0x40046000
  size: 0xa4
  registers:
  - !Register
    name: PCR0
    addr: 0x0
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR1
    addr: 0x4
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR2
    addr: 0x8
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR3
    addr: 0xc
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR4
    addr: 0x10
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x703
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR5
    addr: 0x14
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR6
    addr: 0x18
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR7
    addr: 0x1c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCLR
    addr: 0x80
    size_bits: 32
    description: Global Pin Control Low Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCHR
    addr: 0x84
    size_bits: 32
    description: Global Pin Control High Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ISFR
    addr: 0xa0
    size_bits: 32
    description: Interrupt Status Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ISF
      bit_offset: 0
      bit_width: 32
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: PORTB
  description: Pin Control and Interrupts
  base_addr: 0x40047000
  size: 0xa4
  registers:
  - !Register
    name: PCR0
    addr: 0x0
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR1
    addr: 0x4
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR2
    addr: 0x8
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR3
    addr: 0xc
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR4
    addr: 0x10
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR5
    addr: 0x14
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR6
    addr: 0x18
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR7
    addr: 0x1c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCLR
    addr: 0x80
    size_bits: 32
    description: Global Pin Control Low Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCHR
    addr: 0x84
    size_bits: 32
    description: Global Pin Control High Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ISFR
    addr: 0xa0
    size_bits: 32
    description: Interrupt Status Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ISF
      bit_offset: 0
      bit_width: 32
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: PORTC
  description: Pin Control and Interrupts
  base_addr: 0x40048000
  size: 0xa4
  registers:
  - !Register
    name: PCR0
    addr: 0x0
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR1
    addr: 0x4
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR2
    addr: 0x8
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR3
    addr: 0xc
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR4
    addr: 0x10
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR5
    addr: 0x14
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR6
    addr: 0x18
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR7
    addr: 0x1c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCLR
    addr: 0x80
    size_bits: 32
    description: Global Pin Control Low Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCHR
    addr: 0x84
    size_bits: 32
    description: Global Pin Control High Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ISFR
    addr: 0xa0
    size_bits: 32
    description: Interrupt Status Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ISF
      bit_offset: 0
      bit_width: 32
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: PORTD
  description: Pin Control and Interrupts
  base_addr: 0x40049000
  size: 0xa4
  registers:
  - !Register
    name: PCR0
    addr: 0x0
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR1
    addr: 0x4
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR2
    addr: 0x8
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR3
    addr: 0xc
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR4
    addr: 0x10
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR5
    addr: 0x14
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR6
    addr: 0x18
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR7
    addr: 0x1c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCLR
    addr: 0x80
    size_bits: 32
    description: Global Pin Control Low Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCHR
    addr: 0x84
    size_bits: 32
    description: Global Pin Control High Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ISFR
    addr: 0xa0
    size_bits: 32
    description: Interrupt Status Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ISF
      bit_offset: 0
      bit_width: 32
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: PORTE
  description: Pin Control and Interrupts
  base_addr: 0x4004a000
  size: 0xcc
  registers:
  - !Register
    name: PCR0
    addr: 0x0
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR1
    addr: 0x4
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x703
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR2
    addr: 0x8
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR3
    addr: 0xc
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR4
    addr: 0x10
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR5
    addr: 0x14
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR6
    addr: 0x18
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x703
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR7
    addr: 0x1c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    reset_value: 0x702
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCLR
    addr: 0x80
    size_bits: 32
    description: Global Pin Control Low Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCHR
    addr: 0x84
    size_bits: 32
    description: Global Pin Control High Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ISFR
    addr: 0xa0
    size_bits: 32
    description: Interrupt Status Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ISF
      bit_offset: 0
      bit_width: 32
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DFER
    addr: 0xc0
    size_bits: 32
    description: Digital Filter Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DFE
      bit_offset: 0
      bit_width: 32
      description: Digital Filter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DFCR
    addr: 0xc4
    size_bits: 32
    description: Digital Filter Clock Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CS
      bit_offset: 0
      bit_width: 1
      description: Clock Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DFWR
    addr: 0xc8
    size_bits: 32
    description: Digital Filter Width Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FILT
      bit_offset: 0
      bit_width: 5
      description: Filter Length
      read_allowed: true
      write_allowed: true
- !Module
  name: PORTF
  description: Pin Control and Interrupts
  base_addr: 0x4004b000
  size: 0xa4
  registers:
  - !Register
    name: PCR0
    addr: 0x0
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR1
    addr: 0x4
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR2
    addr: 0x8
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR3
    addr: 0xc
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR4
    addr: 0x10
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR5
    addr: 0x14
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR6
    addr: 0x18
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR7
    addr: 0x1c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCLR
    addr: 0x80
    size_bits: 32
    description: Global Pin Control Low Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCHR
    addr: 0x84
    size_bits: 32
    description: Global Pin Control High Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ISFR
    addr: 0xa0
    size_bits: 32
    description: Interrupt Status Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ISF
      bit_offset: 0
      bit_width: 32
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: PORTG
  description: Pin Control and Interrupts
  base_addr: 0x4004c000
  size: 0xa4
  registers:
  - !Register
    name: PCR0
    addr: 0x0
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR1
    addr: 0x4
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR2
    addr: 0x8
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR3
    addr: 0xc
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR4
    addr: 0x10
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR5
    addr: 0x14
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR6
    addr: 0x18
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR7
    addr: 0x1c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCLR
    addr: 0x80
    size_bits: 32
    description: Global Pin Control Low Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCHR
    addr: 0x84
    size_bits: 32
    description: Global Pin Control High Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ISFR
    addr: 0xa0
    size_bits: 32
    description: Interrupt Status Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ISF
      bit_offset: 0
      bit_width: 32
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: PORTH
  description: Pin Control and Interrupts
  base_addr: 0x4004d000
  size: 0xa4
  registers:
  - !Register
    name: PCR0
    addr: 0x0
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR1
    addr: 0x4
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR2
    addr: 0x8
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR3
    addr: 0xc
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR4
    addr: 0x10
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR5
    addr: 0x14
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR6
    addr: 0x18
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR7
    addr: 0x1c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCLR
    addr: 0x80
    size_bits: 32
    description: Global Pin Control Low Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCHR
    addr: 0x84
    size_bits: 32
    description: Global Pin Control High Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ISFR
    addr: 0xa0
    size_bits: 32
    description: Interrupt Status Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ISF
      bit_offset: 0
      bit_width: 32
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: PORTI
  description: Pin Control and Interrupts
  base_addr: 0x4004e000
  size: 0xa4
  registers:
  - !Register
    name: PCR0
    addr: 0x0
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR1
    addr: 0x4
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR2
    addr: 0x8
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR3
    addr: 0xc
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR4
    addr: 0x10
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR5
    addr: 0x14
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR6
    addr: 0x18
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR7
    addr: 0x1c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCLR
    addr: 0x80
    size_bits: 32
    description: Global Pin Control Low Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCHR
    addr: 0x84
    size_bits: 32
    description: Global Pin Control High Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ISFR
    addr: 0xa0
    size_bits: 32
    description: Interrupt Status Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ISF
      bit_offset: 0
      bit_width: 32
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: PORTJ
  description: Pin Control and Interrupts
  base_addr: 0x40037000
  size: 0xa4
  registers:
  - !Register
    name: PCR0
    addr: 0x0
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR1
    addr: 0x4
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR2
    addr: 0x8
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR3
    addr: 0xc
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR4
    addr: 0x10
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR5
    addr: 0x14
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR6
    addr: 0x18
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR7
    addr: 0x1c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCLR
    addr: 0x80
    size_bits: 32
    description: Global Pin Control Low Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCHR
    addr: 0x84
    size_bits: 32
    description: Global Pin Control High Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ISFR
    addr: 0xa0
    size_bits: 32
    description: Interrupt Status Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ISF
      bit_offset: 0
      bit_width: 32
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: PORTK
  description: Pin Control and Interrupts
  base_addr: 0x40038000
  size: 0xa4
  registers:
  - !Register
    name: PCR0
    addr: 0x0
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR1
    addr: 0x4
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR2
    addr: 0x8
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR3
    addr: 0xc
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR4
    addr: 0x10
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR5
    addr: 0x14
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR6
    addr: 0x18
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR7
    addr: 0x1c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCLR
    addr: 0x80
    size_bits: 32
    description: Global Pin Control Low Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCHR
    addr: 0x84
    size_bits: 32
    description: Global Pin Control High Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ISFR
    addr: 0xa0
    size_bits: 32
    description: Interrupt Status Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ISF
      bit_offset: 0
      bit_width: 32
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: PORTL
  description: Pin Control and Interrupts
  base_addr: 0x40039000
  size: 0xa4
  registers:
  - !Register
    name: PCR0
    addr: 0x0
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR1
    addr: 0x4
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR2
    addr: 0x8
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR3
    addr: 0xc
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR4
    addr: 0x10
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR5
    addr: 0x14
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR6
    addr: 0x18
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR7
    addr: 0x1c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCLR
    addr: 0x80
    size_bits: 32
    description: Global Pin Control Low Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCHR
    addr: 0x84
    size_bits: 32
    description: Global Pin Control High Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ISFR
    addr: 0xa0
    size_bits: 32
    description: Interrupt Status Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ISF
      bit_offset: 0
      bit_width: 32
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: PORTM
  description: Pin Control and Interrupts
  base_addr: 0x4003a000
  size: 0xa4
  registers:
  - !Register
    name: PCR0
    addr: 0x0
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR1
    addr: 0x4
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR2
    addr: 0x8
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR3
    addr: 0xc
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR4
    addr: 0x10
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR5
    addr: 0x14
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR6
    addr: 0x18
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCR7
    addr: 0x1c
    size_bits: 32
    description: Pin Control Register n
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PS
      bit_offset: 0
      bit_width: 1
      description: Pull Select
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Pull Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRE
      bit_offset: 2
      bit_width: 1
      description: Slew Rate Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ODE
      bit_offset: 5
      bit_width: 1
      description: Open Drain Enable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MUX
      bit_offset: 8
      bit_width: 3
      description: Pin Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LK
      bit_offset: 15
      bit_width: 1
      description: Lock Register
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQC
      bit_offset: 16
      bit_width: 4
      description: Interrupt Configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
    - !Field
      name: ISF
      bit_offset: 24
      bit_width: 1
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCLR
    addr: 0x80
    size_bits: 32
    description: Global Pin Control Low Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GPCHR
    addr: 0x84
    size_bits: 32
    description: Global Pin Control High Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: GPWD
      bit_offset: 0
      bit_width: 16
      description: Global Pin Write Data
      read_allowed: false
      write_allowed: true
    - !Field
      name: GPWE
      bit_offset: 16
      bit_width: 16
      description: Global Pin Write Enable
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ISFR
    addr: 0xa0
    size_bits: 32
    description: Interrupt Status Flag Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ISF
      bit_offset: 0
      bit_width: 32
      description: Interrupt Status Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: LPTMR0
  description: Low Power Timer
  base_addr: 0x4003c000
  size: 0x10
  registers:
  - !Register
    name: CSR
    addr: 0x0
    size_bits: 32
    description: Low Power Timer Control Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TEN
      bit_offset: 0
      bit_width: 1
      description: Timer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TMS
      bit_offset: 1
      bit_width: 1
      description: Timer Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TFC
      bit_offset: 2
      bit_width: 1
      description: Timer Free-Running Counter
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TPP
      bit_offset: 3
      bit_width: 1
      description: Timer Pin Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TPS
      bit_offset: 4
      bit_width: 2
      description: Timer Pin Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TIE
      bit_offset: 6
      bit_width: 1
      description: Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCF
      bit_offset: 7
      bit_width: 1
      description: Timer Compare Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSR
    addr: 0x4
    size_bits: 32
    description: Low Power Timer Prescale Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PCS
      bit_offset: 0
      bit_width: 2
      description: Prescaler Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PBYP
      bit_offset: 2
      bit_width: 1
      description: Prescaler Bypass
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PRESCALE
      bit_offset: 3
      bit_width: 4
      description: Prescale Value
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
  - !Register
    name: CMR
    addr: 0x8
    size_bits: 32
    description: Low Power Timer Compare Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARE
      bit_offset: 0
      bit_width: 16
      description: Compare Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: CNR
    addr: 0xc
    size_bits: 32
    description: Low Power Timer Counter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COUNTER
      bit_offset: 0
      bit_width: 16
      description: Counter Value
      read_allowed: true
      write_allowed: true
- !Module
  name: SIM
  description: System Integration Module
  base_addr: 0x4003e000
  size: 0x10d0
  registers:
  - !Register
    name: SOPT1
    addr: 0x0
    size_bits: 32
    description: System Options Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x6000
    fields:
    - !Field
      name: SRAMSIZE
      bit_offset: 12
      bit_width: 4
      description: Returns the size of the system RAM
      read_allowed: true
      write_allowed: false
      enum_values:
        6: '0110'
    - !Field
      name: OSC32KSEL
      bit_offset: 18
      bit_width: 2
      description: 32K oscillator clock select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: SOPT1_CFG
    addr: 0x4
    size_bits: 32
    description: SOPT1 Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LPTMR0SEL
      bit_offset: 0
      bit_width: 2
      description: LP Timer Channel0 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: LPTMR1SEL
      bit_offset: 2
      bit_width: 2
      description: LP Timer Channel1 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: LPTMR2SEL
      bit_offset: 4
      bit_width: 2
      description: LP Timer Channel2 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: LPTMR3SEL
      bit_offset: 6
      bit_width: 2
      description: LP Timer Channel3 Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: RAMSBDIS
      bit_offset: 8
      bit_width: 1
      description: Disable source bias of System SRAM arrays during VLPR and VLPW
        modes.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RAMBPEN
      bit_offset: 9
      bit_width: 1
      description: RAM Bitline Precharge Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CTRL_REG
    addr: 0x1004
    size_bits: 32
    description: System Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: NMIDIS
      bit_offset: 0
      bit_width: 1
      description: NMI Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PLLVLPEN
      bit_offset: 1
      bit_width: 1
      description: PLL VLP Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: ADCTRGSEL
      bit_offset: 3
      bit_width: 2
      description: SAR ADC Trigger Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: CLKOUT
      bit_offset: 5
      bit_width: 3
      description: Clock out Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: SPI0_INV0
      bit_offset: 8
      bit_width: 1
      description: This bit inverts the SPI0 signal output.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPI0_INV1
      bit_offset: 9
      bit_width: 1
      description: This bit inverts the SPI0 signal output.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPI0_INV2
      bit_offset: 10
      bit_width: 1
      description: This bit inverts the SPI0 signal output.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPI0_INV3
      bit_offset: 11
      bit_width: 1
      description: This bit inverts the SPI0 signal output.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPI1_INV0
      bit_offset: 12
      bit_width: 1
      description: This bit inverts the SPI1 signal output.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPI1_INV1
      bit_offset: 13
      bit_width: 1
      description: This bit inverts the SPI1 signal output.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPI1_INV2
      bit_offset: 14
      bit_width: 1
      description: This bit inverts the SPI1 signal output.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPI1_INV3
      bit_offset: 15
      bit_width: 1
      description: This bit inverts the SPI1 signal output.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PLLFLLSEL
      bit_offset: 16
      bit_width: 2
      description: PLL/FLL selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: XBARCLKOUT
      bit_offset: 21
      bit_width: 3
      description: XBAR clock out selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: AFEOUTCLKSEL
      bit_offset: 24
      bit_width: 1
      description: AFE clock output select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LPUARTSRC
      bit_offset: 26
      bit_width: 2
      description: LPUART clock Source configuration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TMRFREEZE
      bit_offset: 31
      bit_width: 1
      description: QTMR counters Freeze control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SDID
    addr: 0x1024
    size_bits: 32
    description: System Device Identification Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x6000
    fields:
    - !Field
      name: PINID
      bit_offset: 0
      bit_width: 4
      description: Pincount identification
      read_allowed: true
      write_allowed: false
      enum_values:
        5: '0101'
        8: '1000'
        9: '1001'
        10: '1010'
    - !Field
      name: DIEID
      bit_offset: 4
      bit_width: 4
      description: Die ID
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0000'
    - !Field
      name: REVID
      bit_offset: 8
      bit_width: 4
      description: Revision ID
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0000'
    - !Field
      name: SRAMSIZE
      bit_offset: 12
      bit_width: 4
      description: SRAM Size
      read_allowed: true
      write_allowed: false
      enum_values:
        6: '0110'
    - !Field
      name: ATTR
      bit_offset: 16
      bit_width: 4
      description: Attribute ID
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0000'
    - !Field
      name: SERIESID
      bit_offset: 20
      bit_width: 4
      description: Series ID
      read_allowed: true
      write_allowed: false
      enum_values:
        3: '0011'
    - !Field
      name: SUBFAMID
      bit_offset: 24
      bit_width: 4
      description: Sub-Family ID
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
    - !Field
      name: FAMID
      bit_offset: 28
      bit_width: 4
      description: Metering family ID
      read_allowed: true
      write_allowed: false
      enum_values:
        1: '0001'
        3: '0011'
  - !Register
    name: SCGC4
    addr: 0x1034
    size_bits: 32
    description: System Clock Gating Control Register 4
    read_allowed: true
    write_allowed: true
    reset_value: 0x78008050
    fields:
    - !Field
      name: EWM
      bit_offset: 1
      bit_width: 1
      description: External Watchdog Monitor Clock gate control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: I2C0
      bit_offset: 7
      bit_width: 1
      description: I2C0 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: I2C1
      bit_offset: 8
      bit_width: 1
      description: I2C1 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: UART0
      bit_offset: 10
      bit_width: 1
      description: UART0 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: UART1
      bit_offset: 11
      bit_width: 1
      description: UART1 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: UART2
      bit_offset: 12
      bit_width: 1
      description: UART2 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: UART3
      bit_offset: 13
      bit_width: 1
      description: UART3 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VREF
      bit_offset: 15
      bit_width: 1
      description: VREF Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CMP
      bit_offset: 18
      bit_width: 1
      description: High Speed Comparator Clock Gate Control.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPI0
      bit_offset: 21
      bit_width: 1
      description: SPI0 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPI1
      bit_offset: 22
      bit_width: 1
      description: SPI1 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SCGC5
    addr: 0x1038
    size_bits: 32
    description: System Clock Gating Control Register 5
    read_allowed: true
    write_allowed: true
    reset_value: 0xb0000
    fields:
    - !Field
      name: SLCD
      bit_offset: 3
      bit_width: 1
      description: Segmented LCD Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PORTA
      bit_offset: 6
      bit_width: 1
      description: PCTLA Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PORTB
      bit_offset: 7
      bit_width: 1
      description: PCTLB Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PORTC
      bit_offset: 8
      bit_width: 1
      description: PCTLC Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PORTD
      bit_offset: 9
      bit_width: 1
      description: PCTLD Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PORTE
      bit_offset: 10
      bit_width: 1
      description: PCTLE Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PORTF
      bit_offset: 11
      bit_width: 1
      description: PCTLF Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PORTG
      bit_offset: 12
      bit_width: 1
      description: PCTLG Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PORTH
      bit_offset: 13
      bit_width: 1
      description: PCTLH Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PORTI
      bit_offset: 14
      bit_width: 1
      description: PCTLI Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RTC
      bit_offset: 16
      bit_width: 1
      description: iRTC Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RTCREG
      bit_offset: 17
      bit_width: 1
      description: iRTC_REG_FILE Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: XBAR
      bit_offset: 21
      bit_width: 1
      description: Peripheral Crossbar Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TMR0
      bit_offset: 23
      bit_width: 1
      description: QaudTimer channel 0 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TMR1
      bit_offset: 24
      bit_width: 1
      description: QaudTimer channel 1 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TMR2
      bit_offset: 25
      bit_width: 1
      description: QaudTimer channel 2 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TMR3
      bit_offset: 26
      bit_width: 1
      description: QaudTimer channel 3 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SCGC6
    addr: 0x103c
    size_bits: 32
    description: System Clock Gating Control Register 6
    read_allowed: true
    write_allowed: true
    reset_value: 0xc0000001
    fields:
    - !Field
      name: FTFA
      bit_offset: 0
      bit_width: 1
      description: FTFA Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMACHMUX
      bit_offset: 1
      bit_width: 1
      description: DMA Channel MUX Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RNGA
      bit_offset: 9
      bit_width: 1
      description: RNGA Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LPUART
      bit_offset: 10
      bit_width: 1
      description: LPUART Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADC
      bit_offset: 11
      bit_width: 1
      description: SAR ADC Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIT0
      bit_offset: 13
      bit_width: 1
      description: PIT0 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIT1
      bit_offset: 14
      bit_width: 1
      description: PIT1 Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AFE
      bit_offset: 16
      bit_width: 1
      description: AFE Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CRC
      bit_offset: 20
      bit_width: 1
      description: Programmable CRC Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PDB
      bit_offset: 22
      bit_width: 1
      description: PDB Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PORTJ
      bit_offset: 23
      bit_width: 1
      description: PCTLJ Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PORTK
      bit_offset: 24
      bit_width: 1
      description: PCTLK Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PORTL
      bit_offset: 25
      bit_width: 1
      description: PCTLL Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PORTM
      bit_offset: 26
      bit_width: 1
      description: PCTLM Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LPTMR
      bit_offset: 28
      bit_width: 1
      description: LPTMR Clock Gate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SCGC7
    addr: 0x1040
    size_bits: 32
    description: System Clock Gating Control Register 7
    read_allowed: true
    write_allowed: true
    reset_value: 0x3
    fields:
    - !Field
      name: MPU
      bit_offset: 0
      bit_width: 1
      description: MPU Clock Gate control.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMA
      bit_offset: 1
      bit_width: 1
      description: DMA Clock Gate control.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CAU
      bit_offset: 2
      bit_width: 1
      description: CAU Clock Gate control.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CLKDIV1
    addr: 0x1044
    size_bits: 32
    description: System Clock Divider Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x1000000
    fields:
    - !Field
      name: FLASHCLKMODE
      bit_offset: 16
      bit_width: 1
      description: Flash Clock Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLKDIVBUS
      bit_offset: 24
      bit_width: 2
      description: Bus Clock divider
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: CLKDIVSYS
      bit_offset: 28
      bit_width: 4
      description: System Clock divider
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
  - !Register
    name: FCFG1
    addr: 0x104c
    size_bits: 32
    description: Flash Configuration Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x70f0000
    fields:
    - !Field
      name: FLASHDIS
      bit_offset: 0
      bit_width: 1
      description: Flash Disable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FLASHDOZE
      bit_offset: 1
      bit_width: 1
      description: Flash Doze
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PFSIZE
      bit_offset: 24
      bit_width: 4
      description: Program flash size
      read_allowed: true
      write_allowed: false
      enum_values:
        7: '0111'
        9: '1001'
        15: '1111'
  - !Register
    name: FCFG2
    addr: 0x1050
    size_bits: 32
    description: Flash Configuration Register 2
    read_allowed: true
    write_allowed: false
    reset_value: 0x10000000
    fields:
    - !Field
      name: MAXADDR
      bit_offset: 24
      bit_width: 7
      description: Max address
      read_allowed: true
      write_allowed: false
  - !Register
    name: UIDH
    addr: 0x1054
    size_bits: 32
    description: Unique Identification Register High
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: UID127_96
      bit_offset: 0
      bit_width: 32
      description: Unique Identification UID[127:96]
      read_allowed: true
      write_allowed: false
  - !Register
    name: UIDMH
    addr: 0x1058
    size_bits: 32
    description: Unique Identification Register Mid-High
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: UID95_64
      bit_offset: 0
      bit_width: 32
      description: Unique Identification UID[95:64]
      read_allowed: true
      write_allowed: false
  - !Register
    name: UIDML
    addr: 0x105c
    size_bits: 32
    description: Unique Identification Register Mid-Low
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: UID63_32
      bit_offset: 0
      bit_width: 32
      description: Unique Identification UID[63:32]
      read_allowed: true
      write_allowed: false
  - !Register
    name: UIDL
    addr: 0x1060
    size_bits: 32
    description: Unique Identification Register Low
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: UID31_0
      bit_offset: 0
      bit_width: 32
      description: Unique Identification UID[31:0]
      read_allowed: true
      write_allowed: false
  - !Register
    name: MISC_CTL
    addr: 0x106c
    size_bits: 32
    description: Miscellaneous Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80000000
    fields:
    - !Field
      name: OSCON
      bit_offset: 0
      bit_width: 1
      description: RTC oscillator status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PDBADCTRG
      bit_offset: 1
      bit_width: 1
      description: PDB bypass XBAR as ADC trigger
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMADONESEL
      bit_offset: 2
      bit_width: 2
      description: DMA Done select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: AFECLKSEL
      bit_offset: 4
      bit_width: 2
      description: AFE Clock Source Select (SIMAFECLK selection)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: AFECLKPADDIR
      bit_offset: 6
      bit_width: 1
      description: AFE Clock Pad Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: UARTMODTYPE
      bit_offset: 7
      bit_width: 1
      description: UART Modulation Type
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: UART0IRSEL
      bit_offset: 8
      bit_width: 1
      description: UART0 IrDA Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: UART1IRSEL
      bit_offset: 9
      bit_width: 1
      description: UART1 IrDA Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: UART2IRSEL
      bit_offset: 10
      bit_width: 1
      description: UART2 IrDA Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: UART3IRSEL
      bit_offset: 11
      bit_width: 1
      description: UART3 IrDA Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EWMINSEL
      bit_offset: 14
      bit_width: 1
      description: External Watchdog Monitor Input Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TMR0PLLSEL
      bit_offset: 15
      bit_width: 1
      description: Timer CH0 PLL clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TMR0SCSEL
      bit_offset: 16
      bit_width: 1
      description: Quadtimer Channel0 Secondary Count source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TMR1SCSEL
      bit_offset: 17
      bit_width: 1
      description: Quadtimer Channel1 Secondary Count source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TMR2SCSEL
      bit_offset: 18
      bit_width: 1
      description: Quadtimer Channel2 Secondary Count source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TMR3SCSEL
      bit_offset: 19
      bit_width: 1
      description: Quadtimer Channel3 Secondary Count source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TMR0PCSSEL
      bit_offset: 20
      bit_width: 2
      description: Quadtimer Channel0 Primary Count Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TMR1PCSSEL
      bit_offset: 22
      bit_width: 2
      description: Quadtimer Channel1 Primary Count Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TMR2PCSSEL
      bit_offset: 24
      bit_width: 2
      description: Quadtimer Channel2 Primary Count Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TMR3PCSSEL
      bit_offset: 26
      bit_width: 2
      description: Quadtimer Channel3 Primary Count Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: RTCCLKSEL
      bit_offset: 28
      bit_width: 1
      description: RTC Clock select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VREFBUFOUTEN
      bit_offset: 29
      bit_width: 1
      description: VrefBuffer Output Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VREFBUFINSEL
      bit_offset: 30
      bit_width: 1
      description: VrefBuffer Input Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VREFBUFPD
      bit_offset: 31
      bit_width: 1
      description: VrefBuffer Power Down
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ADC_COMP0
    addr: 0x10c8
    size_bits: 32
    description: ADC Compensation Register 0
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ADCCOMPVAL0
      bit_offset: 0
      bit_width: 16
      description: ADC Temperature Compensation Value 0
      read_allowed: true
      write_allowed: false
    - !Field
      name: ADCCOMPVAL1
      bit_offset: 16
      bit_width: 16
      description: ADC Temperature Compensation Value 1
      read_allowed: true
      write_allowed: false
  - !Register
    name: ADC_COMP1
    addr: 0x10cc
    size_bits: 32
    description: ADC Compensation Register 1
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ADCCOMPVAL2
      bit_offset: 0
      bit_width: 16
      description: ADC Temperature Compensation Value 2
      read_allowed: true
      write_allowed: false
- !Module
  name: LCD
  description: Segment Liquid Crystal Display
  base_addr: 0x40043000
  size: 0x60
  registers:
  - !Register
    name: GCR
    addr: 0x0
    size_bits: 32
    description: LCD General Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x8300003
    fields:
    - !Field
      name: DUTY
      bit_offset: 0
      bit_width: 3
      description: LCD duty select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: LCLK
      bit_offset: 3
      bit_width: 3
      description: LCD Clock Prescaler
      read_allowed: true
      write_allowed: true
    - !Field
      name: SOURCE
      bit_offset: 6
      bit_width: 1
      description: LCD Clock Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LCDEN
      bit_offset: 7
      bit_width: 1
      description: LCD Driver Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LCDSTP
      bit_offset: 8
      bit_width: 1
      description: LCD Stop
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LCDDOZE
      bit_offset: 9
      bit_width: 1
      description: LCD Doze enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ALTDIV
      bit_offset: 12
      bit_width: 2
      description: LCD Alternate Clock Divider
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FDCIEN
      bit_offset: 14
      bit_width: 1
      description: LCD Fault Detection Complete Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VSUPPLY
      bit_offset: 17
      bit_width: 1
      description: Voltage Supply Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LADJ
      bit_offset: 20
      bit_width: 2
      description: Load Adjust
      read_allowed: true
      write_allowed: true
    - !Field
      name: CPSEL
      bit_offset: 23
      bit_width: 1
      description: Charge Pump or Resistor Bias Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RVTRIM
      bit_offset: 24
      bit_width: 4
      description: Regulated Voltage Trim
      read_allowed: true
      write_allowed: true
    - !Field
      name: RVEN
      bit_offset: 31
      bit_width: 1
      description: Regulated Voltage Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: AR
    addr: 0x4
    size_bits: 32
    description: LCD Auxiliary Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BRATE
      bit_offset: 0
      bit_width: 3
      description: Blink-rate configuration
      read_allowed: true
      write_allowed: true
    - !Field
      name: BMODE
      bit_offset: 3
      bit_width: 1
      description: Blink mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BLANK
      bit_offset: 5
      bit_width: 1
      description: Blank display mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ALT
      bit_offset: 6
      bit_width: 1
      description: Alternate display mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BLINK
      bit_offset: 7
      bit_width: 1
      description: Blink command
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LCDIF
      bit_offset: 15
      bit_width: 1
      description: LCD Frame Frequency Interrupt flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FDCR
    addr: 0x8
    size_bits: 32
    description: LCD Fault Detect Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FDPINID
      bit_offset: 0
      bit_width: 6
      description: Fault Detect Pin ID
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        63: '111111'
    - !Field
      name: FDBPEN
      bit_offset: 6
      bit_width: 1
      description: Fault Detect Back Plane Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FDEN
      bit_offset: 7
      bit_width: 1
      description: Fault Detect Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FDSWW
      bit_offset: 9
      bit_width: 3
      description: Fault Detect Sample Window Width
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '10'
        3: '11'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: FDPRS
      bit_offset: 12
      bit_width: 3
      description: Fault Detect Clock Prescaler
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '10'
        3: '11'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
  - !Register
    name: FDSR
    addr: 0xc
    size_bits: 32
    description: LCD Fault Detect Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FDCNT
      bit_offset: 0
      bit_width: 8
      description: Fault Detect Counter
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
        2: '10'
        254: '11111110'
        255: '11111111'
    - !Field
      name: FDCF
      bit_offset: 15
      bit_width: 1
      description: Fault Detection Complete Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF3TO0
    addr: 0x20
    size_bits: 32
    description: LCD Waveform register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WF0
      bit_offset: 0
      bit_width: 8
      description: Controls segments or phases connected to LCD_P0 as described above
        for WF3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF1
      bit_offset: 8
      bit_width: 8
      description: Controls segments or phases connected to LCD_P1 as described above
        for WF3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF2
      bit_offset: 16
      bit_width: 8
      description: Controls segments or phases connected to LCD_P2 as described above
        for WF3.
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF3
      bit_offset: 24
      bit_width: 8
      description: 'Segment-on front plane operation - Each bit turns on or off the
        segments associated with LCD_P3 in the following pattern: HGFEDCBA (most significant
        bit controls segment H and least significant bit controls segment A)'
      read_allowed: true
      write_allowed: true
  - !Register
    name: WF0
    addr: 0x20
    size_bits: 8
    description: LCD Waveform Register 0.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD0
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD0
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD0
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD0
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD0
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD0
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD0
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD0
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF1
    addr: 0x21
    size_bits: 8
    description: LCD Waveform Register 1.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD1
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD1
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD1
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD1
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD1
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD1
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD1
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD1
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF2
    addr: 0x22
    size_bits: 8
    description: LCD Waveform Register 2.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD2
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD2
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD2
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD2
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD2
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD2
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD2
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD2
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF3
    addr: 0x23
    size_bits: 8
    description: LCD Waveform Register 3.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD3
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD3
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD3
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD3
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD3
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD3
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD3
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD3
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF7TO4
    addr: 0x24
    size_bits: 32
    description: LCD Waveform register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WF4
      bit_offset: 0
      bit_width: 8
      description: Controls segments or phases connected to LCD_P4 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF5
      bit_offset: 8
      bit_width: 8
      description: Controls segments or phases connected to LCD_P5 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF6
      bit_offset: 16
      bit_width: 8
      description: Controls segments or phases connected to LCD_P6 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF7
      bit_offset: 24
      bit_width: 8
      description: Controls segments or phases connected to LCD_P7 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
  - !Register
    name: WF4
    addr: 0x24
    size_bits: 8
    description: LCD Waveform Register 4.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD4
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD4
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD4
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD4
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD4
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD4
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD4
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD4
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF5
    addr: 0x25
    size_bits: 8
    description: LCD Waveform Register 5.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD5
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD5
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD5
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD5
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD5
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD5
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD5
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD5
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF6
    addr: 0x26
    size_bits: 8
    description: LCD Waveform Register 6.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD6
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD6
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD6
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD6
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD6
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD6
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD6
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD6
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF7
    addr: 0x27
    size_bits: 8
    description: LCD Waveform Register 7.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD7
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD7
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD7
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD7
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD7
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD7
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD7
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD7
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF11TO8
    addr: 0x28
    size_bits: 32
    description: LCD Waveform register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WF8
      bit_offset: 0
      bit_width: 8
      description: Controls segments or phases connected to LCD_P8 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF9
      bit_offset: 8
      bit_width: 8
      description: Controls segments or phases connected to LCD_P9 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF10
      bit_offset: 16
      bit_width: 8
      description: Controls segments or phases connected to LCD_P10 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF11
      bit_offset: 24
      bit_width: 8
      description: Controls segments or phases connected to LCD_P11 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
  - !Register
    name: WF8
    addr: 0x28
    size_bits: 8
    description: LCD Waveform Register 8.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD8
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD8
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD8
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD8
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD8
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD8
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD8
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD8
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF9
    addr: 0x29
    size_bits: 8
    description: LCD Waveform Register 9.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD9
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD9
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD9
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD9
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD9
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD9
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD9
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD9
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF10
    addr: 0x2a
    size_bits: 8
    description: LCD Waveform Register 10.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD10
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD10
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD10
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD10
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD10
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD10
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD10
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD10
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF11
    addr: 0x2b
    size_bits: 8
    description: LCD Waveform Register 11.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD11
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD11
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD11
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD11
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD11
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD11
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD11
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD11
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF15TO12
    addr: 0x2c
    size_bits: 32
    description: LCD Waveform register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WF12
      bit_offset: 0
      bit_width: 8
      description: Controls segments or phases connected to LCD_P12 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF13
      bit_offset: 8
      bit_width: 8
      description: Controls segments or phases connected to LCD_P13 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF14
      bit_offset: 16
      bit_width: 8
      description: Controls segments or phases connected to LCD_P14 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF15
      bit_offset: 24
      bit_width: 8
      description: Controls segments or phases connected to LCD_P15 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
  - !Register
    name: WF12
    addr: 0x2c
    size_bits: 8
    description: LCD Waveform Register 12.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD12
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD12
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD12
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD12
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD12
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD12
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD12
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD12
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF13
    addr: 0x2d
    size_bits: 8
    description: LCD Waveform Register 13.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD13
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD13
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD13
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD13
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD13
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD13
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD13
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD13
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF14
    addr: 0x2e
    size_bits: 8
    description: LCD Waveform Register 14.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD14
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD14
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD14
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD14
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD14
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD14
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD14
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD14
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF15
    addr: 0x2f
    size_bits: 8
    description: LCD Waveform Register 15.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD15
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD15
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD15
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD15
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD15
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD15
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD15
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD15
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF19TO16
    addr: 0x30
    size_bits: 32
    description: LCD Waveform register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WF16
      bit_offset: 0
      bit_width: 8
      description: Controls segments or phases connected to LCD_P16 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF17
      bit_offset: 8
      bit_width: 8
      description: Controls segments or phases connected to LCD_P17 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF18
      bit_offset: 16
      bit_width: 8
      description: Controls segments or phases connected to LCD_P18 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF19
      bit_offset: 24
      bit_width: 8
      description: Controls segments or phases connected to LCD_P19 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
  - !Register
    name: WF16
    addr: 0x30
    size_bits: 8
    description: LCD Waveform Register 16.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD16
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD16
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD16
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD16
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD16
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD16
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD16
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD16
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF17
    addr: 0x31
    size_bits: 8
    description: LCD Waveform Register 17.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD17
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD17
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD17
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD17
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD17
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD17
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD17
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD17
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF18
    addr: 0x32
    size_bits: 8
    description: LCD Waveform Register 18.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD18
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD18
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD18
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD18
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD18
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD18
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD18
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD18
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF19
    addr: 0x33
    size_bits: 8
    description: LCD Waveform Register 19.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD19
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD19
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD19
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD19
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD19
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD19
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD19
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD19
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF23TO20
    addr: 0x34
    size_bits: 32
    description: LCD Waveform register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WF20
      bit_offset: 0
      bit_width: 8
      description: Controls segments or phases connected to LCD_P20 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF21
      bit_offset: 8
      bit_width: 8
      description: Controls segments or phases connected to LCD_P21 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF22
      bit_offset: 16
      bit_width: 8
      description: Controls segments or phases connected to LCD_P22 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF23
      bit_offset: 24
      bit_width: 8
      description: Controls segments or phases connected to LCD_P23 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
  - !Register
    name: WF20
    addr: 0x34
    size_bits: 8
    description: LCD Waveform Register 20.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD20
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD20
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD20
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD20
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD20
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD20
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD20
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD20
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF21
    addr: 0x35
    size_bits: 8
    description: LCD Waveform Register 21.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD21
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD21
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD21
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD21
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD21
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD21
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD21
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD21
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF22
    addr: 0x36
    size_bits: 8
    description: LCD Waveform Register 22.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD22
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD22
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD22
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD22
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD22
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD22
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD22
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD22
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF23
    addr: 0x37
    size_bits: 8
    description: LCD Waveform Register 23.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD23
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD23
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD23
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD23
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD23
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD23
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD23
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD23
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF27TO24
    addr: 0x38
    size_bits: 32
    description: LCD Waveform register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WF24
      bit_offset: 0
      bit_width: 8
      description: Controls segments or phases connected to LCD_P24 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF25
      bit_offset: 8
      bit_width: 8
      description: Controls segments or phases connected to LCD_P25 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF26
      bit_offset: 16
      bit_width: 8
      description: Controls segments or phases connected to LCD_P26 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF27
      bit_offset: 24
      bit_width: 8
      description: Controls segments or phases connected to LCD_P27 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
  - !Register
    name: WF24
    addr: 0x38
    size_bits: 8
    description: LCD Waveform Register 24.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD24
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD24
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD24
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD24
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD24
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD24
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD24
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD24
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF25
    addr: 0x39
    size_bits: 8
    description: LCD Waveform Register 25.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD25
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD25
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD25
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD25
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD25
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD25
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD25
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD25
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF26
    addr: 0x3a
    size_bits: 8
    description: LCD Waveform Register 26.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD26
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD26
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD26
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD26
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD26
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD26
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD26
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD26
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF27
    addr: 0x3b
    size_bits: 8
    description: LCD Waveform Register 27.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD27
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD27
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD27
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD27
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD27
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD27
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD27
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD27
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF31TO28
    addr: 0x3c
    size_bits: 32
    description: LCD Waveform register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WF28
      bit_offset: 0
      bit_width: 8
      description: Controls segments or phases connected to LCD_P28 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF29
      bit_offset: 8
      bit_width: 8
      description: Controls segments or phases connected to LCD_P29 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF30
      bit_offset: 16
      bit_width: 8
      description: Controls segments or phases connected to LCD_P30 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF31
      bit_offset: 24
      bit_width: 8
      description: Controls segments or phases connected to LCD_P31 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
  - !Register
    name: WF28
    addr: 0x3c
    size_bits: 8
    description: LCD Waveform Register 28.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD28
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD28
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD28
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD28
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD28
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD28
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD28
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD28
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF29
    addr: 0x3d
    size_bits: 8
    description: LCD Waveform Register 29.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD29
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD29
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD29
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD29
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD29
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD29
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD29
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD29
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF30
    addr: 0x3e
    size_bits: 8
    description: LCD Waveform Register 30.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD30
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD30
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD30
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD30
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD30
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD30
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD30
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD30
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF31
    addr: 0x3f
    size_bits: 8
    description: LCD Waveform Register 31.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD31
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD31
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD31
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD31
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD31
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD31
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD31
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD31
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF35TO32
    addr: 0x40
    size_bits: 32
    description: LCD Waveform register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WF32
      bit_offset: 0
      bit_width: 8
      description: Controls segments or phases connected to LCD_P32 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF33
      bit_offset: 8
      bit_width: 8
      description: Controls segments or phases connected to LCD_P33 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF34
      bit_offset: 16
      bit_width: 8
      description: Controls segments or phases connected to LCD_P34 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF35
      bit_offset: 24
      bit_width: 8
      description: Controls segments or phases connected to LCD_P35 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
  - !Register
    name: WF32
    addr: 0x40
    size_bits: 8
    description: LCD Waveform Register 32.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD32
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD32
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD32
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD32
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD32
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD32
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD32
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD32
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF33
    addr: 0x41
    size_bits: 8
    description: LCD Waveform Register 33.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD33
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD33
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD33
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD33
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD33
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD33
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD33
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD33
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF34
    addr: 0x42
    size_bits: 8
    description: LCD Waveform Register 34.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD34
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD34
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD34
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD34
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD34
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD34
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD34
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD34
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF35
    addr: 0x43
    size_bits: 8
    description: LCD Waveform Register 35.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD35
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD35
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD35
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD35
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD35
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD35
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD35
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD35
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF39TO36
    addr: 0x44
    size_bits: 32
    description: LCD Waveform register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WF36
      bit_offset: 0
      bit_width: 8
      description: Controls segments or phases connected to LCD_P36 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF37
      bit_offset: 8
      bit_width: 8
      description: Controls segments or phases connected to LCD_P37 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF38
      bit_offset: 16
      bit_width: 8
      description: Controls segments or phases connected to LCD_P38 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF39
      bit_offset: 24
      bit_width: 8
      description: Controls segments or phases connected to LCD_P39 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
  - !Register
    name: WF36
    addr: 0x44
    size_bits: 8
    description: LCD Waveform Register 36.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD36
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD36
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD36
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD36
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD36
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD36
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD36
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD36
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF37
    addr: 0x45
    size_bits: 8
    description: LCD Waveform Register 37.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD37
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD37
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD37
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD37
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD37
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD37
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD37
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD37
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF38
    addr: 0x46
    size_bits: 8
    description: LCD Waveform Register 38.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD38
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD38
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD38
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD38
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD38
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD38
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD38
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD38
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF39
    addr: 0x47
    size_bits: 8
    description: LCD Waveform Register 39.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD39
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD39
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD39
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD39
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD39
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD39
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD39
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD39
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF43TO40
    addr: 0x48
    size_bits: 32
    description: LCD Waveform register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WF40
      bit_offset: 0
      bit_width: 8
      description: Controls segments or phases connected to LCD_P40 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF41
      bit_offset: 8
      bit_width: 8
      description: Controls segments or phases connected to LCD_P41 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF42
      bit_offset: 16
      bit_width: 8
      description: Controls segments or phases connected to LCD_P42 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF43
      bit_offset: 24
      bit_width: 8
      description: Controls segments or phases connected to LCD_P43 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
  - !Register
    name: WF40
    addr: 0x48
    size_bits: 8
    description: LCD Waveform Register 40.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD40
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD40
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD40
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD40
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD40
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD40
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD40
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD40
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF41
    addr: 0x49
    size_bits: 8
    description: LCD Waveform Register 41.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD41
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD41
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD41
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD41
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD41
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD41
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD41
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD41
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF42
    addr: 0x4a
    size_bits: 8
    description: LCD Waveform Register 42.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD42
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD42
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD42
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD42
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD42
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD42
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD42
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD42
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF43
    addr: 0x4b
    size_bits: 8
    description: LCD Waveform Register 43.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD43
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD43
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD43
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD43
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD43
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD43
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD43
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD43
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF47TO44
    addr: 0x4c
    size_bits: 32
    description: LCD Waveform register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WF44
      bit_offset: 0
      bit_width: 8
      description: Controls segments or phases connected to LCD_P44 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF45
      bit_offset: 8
      bit_width: 8
      description: Controls segments or phases connected to LCD_P45 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF46
      bit_offset: 16
      bit_width: 8
      description: Controls segments or phases connected to LCD_P46 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF47
      bit_offset: 24
      bit_width: 8
      description: Controls segments or phases connected to LCD_P47 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
  - !Register
    name: WF44
    addr: 0x4c
    size_bits: 8
    description: LCD Waveform Register 44.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD44
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD44
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD44
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD44
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD44
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD44
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD44
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD44
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF45
    addr: 0x4d
    size_bits: 8
    description: LCD Waveform Register 45.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD45
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD45
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD45
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD45
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD45
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD45
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD45
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD45
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF46
    addr: 0x4e
    size_bits: 8
    description: LCD Waveform Register 46.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD46
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD46
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD46
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD46
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD46
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD46
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD46
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD46
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF47
    addr: 0x4f
    size_bits: 8
    description: LCD Waveform Register 47.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD47
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD47
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD47
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD47
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD47
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD47
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD47
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD47
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF51TO48
    addr: 0x50
    size_bits: 32
    description: LCD Waveform register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WF48
      bit_offset: 0
      bit_width: 8
      description: Controls segments or phases connected to LCD_P48 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF49
      bit_offset: 8
      bit_width: 8
      description: Controls segments or phases connected to LCD_P49 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF50
      bit_offset: 16
      bit_width: 8
      description: Controls segments or phases connected to LCD_P50 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF51
      bit_offset: 24
      bit_width: 8
      description: Controls segments or phases connected to LCD_P51 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
  - !Register
    name: WF48
    addr: 0x50
    size_bits: 8
    description: LCD Waveform Register 48.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD48
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD48
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD48
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD48
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD48
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD48
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD48
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD48
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF49
    addr: 0x51
    size_bits: 8
    description: LCD Waveform Register 49.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD49
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD49
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD49
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD49
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD49
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD49
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD49
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD49
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF50
    addr: 0x52
    size_bits: 8
    description: LCD Waveform Register 50.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD50
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD50
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD50
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD50
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD50
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD50
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD50
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD50
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF51
    addr: 0x53
    size_bits: 8
    description: LCD Waveform Register 51.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD51
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD51
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD51
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD51
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD51
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD51
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD51
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD51
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF55TO52
    addr: 0x54
    size_bits: 32
    description: LCD Waveform register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WF52
      bit_offset: 0
      bit_width: 8
      description: Controls segments or phases connected to LCD_P52 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF53
      bit_offset: 8
      bit_width: 8
      description: Controls segments or phases connected to LCD_P53 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF54
      bit_offset: 16
      bit_width: 8
      description: Controls segments or phases connected to LCD_P54 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF55
      bit_offset: 24
      bit_width: 8
      description: Controls segments or phases connected to LCD_P55 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
  - !Register
    name: WF52
    addr: 0x54
    size_bits: 8
    description: LCD Waveform Register 52.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD52
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD52
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD52
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD52
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD52
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD52
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD52
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD52
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF53
    addr: 0x55
    size_bits: 8
    description: LCD Waveform Register 53.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD53
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD53
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD53
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD53
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD53
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD53
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD53
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD53
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF54
    addr: 0x56
    size_bits: 8
    description: LCD Waveform Register 54.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD54
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD54
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD54
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD54
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD54
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD54
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD54
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD54
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF55
    addr: 0x57
    size_bits: 8
    description: LCD Waveform Register 55.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD55
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD55
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD55
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD55
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD55
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD55
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD55
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD55
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF59TO56
    addr: 0x58
    size_bits: 32
    description: LCD Waveform register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WF56
      bit_offset: 0
      bit_width: 8
      description: Controls segments or phases connected to LCD_P56 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF57
      bit_offset: 8
      bit_width: 8
      description: Controls segments or phases connected to LCD_P57 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF58
      bit_offset: 16
      bit_width: 8
      description: Controls segments or phases connected to LCD_P58 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF59
      bit_offset: 24
      bit_width: 8
      description: Controls segments or phases connected to LCD_P59 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
  - !Register
    name: WF56
    addr: 0x58
    size_bits: 8
    description: LCD Waveform Register 56.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD56
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD56
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD56
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD56
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD56
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD56
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD56
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD56
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF57
    addr: 0x59
    size_bits: 8
    description: LCD Waveform Register 57.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD57
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD57
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD57
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD57
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD57
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD57
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD57
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD57
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF58
    addr: 0x5a
    size_bits: 8
    description: LCD Waveform Register 58.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD58
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD58
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD58
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD58
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD58
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD58
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD58
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD58
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF59
    addr: 0x5b
    size_bits: 8
    description: LCD Waveform Register 59.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD59
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD59
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD59
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD59
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD59
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD59
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD59
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD59
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF63TO60
    addr: 0x5c
    size_bits: 32
    description: LCD Waveform register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WF60
      bit_offset: 0
      bit_width: 8
      description: Controls segments or phases connected to LCD_P60 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF61
      bit_offset: 8
      bit_width: 8
      description: Controls segments or phases connected to LCD_P61 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF62
      bit_offset: 16
      bit_width: 8
      description: Controls segments or phases connected to LCD_P62 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
    - !Field
      name: WF63
      bit_offset: 24
      bit_width: 8
      description: Controls segments or phases connected to LCD_P63 as described above
        for WF3TO0[WF3].
      read_allowed: true
      write_allowed: true
  - !Register
    name: WF60
    addr: 0x5c
    size_bits: 8
    description: LCD Waveform Register 60.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD60
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD60
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD60
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD60
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD60
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD60
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD60
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD60
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF61
    addr: 0x5d
    size_bits: 8
    description: LCD Waveform Register 61.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD61
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD61
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD61
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD61
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD61
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD61
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD61
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD61
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF62
    addr: 0x5e
    size_bits: 8
    description: LCD Waveform Register 62.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD62
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD62
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD62
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD62
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD62
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD62
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD62
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD62
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WF63
    addr: 0x5f
    size_bits: 8
    description: LCD Waveform Register 63.
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPALCD63
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPBLCD63
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPCLCD63
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPDLCD63
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPELCD63
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPFLCD63
      bit_offset: 5
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPGLCD63
      bit_offset: 6
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BPHLCD63
      bit_offset: 7
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PENL
    addr: 0x10
    size_bits: 32
    description: LCD Pin Enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PEN
      bit_offset: 0
      bit_width: 32
      description: LCD Pin Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PENH
    addr: 0x14
    size_bits: 32
    description: LCD Pin Enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PEN
      bit_offset: 0
      bit_width: 32
      description: LCD Pin Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: BPENL
    addr: 0x18
    size_bits: 32
    description: LCD Back Plane Enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPEN
      bit_offset: 0
      bit_width: 32
      description: Back Plane Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: BPENH
    addr: 0x1c
    size_bits: 32
    description: LCD Back Plane Enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BPEN
      bit_offset: 0
      bit_width: 32
      description: Back Plane Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: RTC
  description: Real Time Clock
  base_addr: 0x40050000
  size: 0x44
  registers:
  - !Register
    name: YEARMON
    addr: 0x0
    size_bits: 16
    description: RTC Year and Month Counters Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: MON_CNT
      bit_offset: 0
      bit_width: 4
      description: 'These bits give the value of the Months Counter . Valid Values
        are:'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '10'
        3: '11'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
        8: '1000'
        9: '1001'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: YROFST
      bit_offset: 8
      bit_width: 8
      description: Year Offset Count Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: DAYS
    addr: 0x2
    size_bits: 16
    description: RTC Days and Day-of-Week Counters Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: DAY_CNT
      bit_offset: 0
      bit_width: 5
      description: Days Counter Value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DOW
      bit_offset: 8
      bit_width: 3
      description: Day of Week Counter Value.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '10'
        3: '11'
        4: '100'
        5: '101'
        6: '110'
  - !Register
    name: HOURMIN
    addr: 0x4
    size_bits: 16
    description: RTC Hours and Minutes Counters Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MIN_CNT
      bit_offset: 0
      bit_width: 6
      description: Minutes Counter Value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: HOUR_CNT
      bit_offset: 8
      bit_width: 5
      description: Hours Counter Value.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SECONDS
    addr: 0x6
    size_bits: 16
    description: RTC Seconds Counters Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEC_CNT
      bit_offset: 0
      bit_width: 6
      description: Seconds Counter Value.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ALM_YEARMON
    addr: 0x8
    size_bits: 16
    description: RTC Year and Months Alarm Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ALM_MON
      bit_offset: 0
      bit_width: 4
      description: Months Value for Alarm.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ALM_YEAR
      bit_offset: 8
      bit_width: 8
      description: Year Value for Alarm.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ALM_DAYS
    addr: 0xa
    size_bits: 16
    description: RTC Days Alarm Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ALM_DAY
      bit_offset: 0
      bit_width: 5
      description: Days Value for Alarm.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ALM_HOURMIN
    addr: 0xc
    size_bits: 16
    description: RTC Hours and Minutes Alarm Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ALM_MIN
      bit_offset: 0
      bit_width: 6
      description: Minutes Value for Alarm.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ALM_HOUR
      bit_offset: 8
      bit_width: 5
      description: Hours Value for Alarm.
      read_allowed: true
      write_allowed: true
  - !Register
    name: ALM_SECONDS
    addr: 0xe
    size_bits: 16
    description: RTC Seconds Alarm Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ALM_SEC
      bit_offset: 0
      bit_width: 6
      description: Seconds Value for Alarm. Same as Seconds Counter Value in SECONDSRTC
        Seconds Counters Register .
      read_allowed: true
      write_allowed: true
    - !Field
      name: DEC_SEC
      bit_offset: 8
      bit_width: 1
      description: Decrement Seconds Counter by 1.
      read_allowed: false
      write_allowed: true
    - !Field
      name: INC_SEC
      bit_offset: 9
      bit_width: 1
      description: Increment Seconds Counter by 1.
      read_allowed: false
      write_allowed: true
  - !Register
    name: CTRL
    addr: 0x10
    size_bits: 16
    description: RTC Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FINEEN
      bit_offset: 0
      bit_width: 1
      description: Fine compensation enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        1: '1'
        0: '0'
    - !Field
      name: COMP_EN
      bit_offset: 1
      bit_width: 1
      description: Compensation enable bit 1'b0:- Coarse Compensation is disabled
      read_allowed: true
      write_allowed: true
    - !Field
      name: ALM_MATCH
      bit_offset: 2
      bit_width: 2
      description: Alarm Match bits.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: TIMER_STB_MASK
      bit_offset: 4
      bit_width: 1
      description: Sampling timer clocks mask
      read_allowed: true
      write_allowed: true
      enum_values:
        1: '1'
        0: '0'
    - !Field
      name: DST_EN
      bit_offset: 6
      bit_width: 1
      description: Daylight Saving Enable.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWR
      bit_offset: 8
      bit_width: 1
      description: Software Reset bit.
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLKOUT
      bit_offset: 13
      bit_width: 2
      description: RTC Clock Output Selection.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: STATUS
    addr: 0x12
    size_bits: 16
    description: RTC Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x8
    fields:
    - !Field
      name: INVAL_BIT
      bit_offset: 0
      bit_width: 1
      description: Invalidate CPU read/write access bit.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WRITE_PROT_EN
      bit_offset: 1
      bit_width: 1
      description: Write Protect Enable status bit.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPU_LOW_VOLT
      bit_offset: 2
      bit_width: 1
      description: CPU Low Voltage Warning status bit.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RST_SRC
      bit_offset: 3
      bit_width: 1
      description: Reset Source bit.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CMP_INT
      bit_offset: 5
      bit_width: 1
      description: Compensation Interval bit.
      read_allowed: true
      write_allowed: false
    - !Field
      name: WE
      bit_offset: 6
      bit_width: 2
      description: Write Enable bits.
      read_allowed: false
      write_allowed: true
      enum_values:
        2: '10'
    - !Field
      name: BUS_ERR
      bit_offset: 8
      bit_width: 1
      description: Bus Error bit.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CMP_DONE
      bit_offset: 11
      bit_width: 1
      description: Compensation Done bit.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ISR
    addr: 0x14
    size_bits: 16
    description: RTC Interrupt Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: TAMPER_IS
      bit_offset: 0
      bit_width: 1
      description: Tamper Interrupt Status bit.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ALM_IS
      bit_offset: 2
      bit_width: 1
      description: Alarm Interrupt Status bit.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DAY_IS
      bit_offset: 3
      bit_width: 1
      description: Days Interrupt Status bit.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HOUR_IS
      bit_offset: 4
      bit_width: 1
      description: Hours Interrupt Status bit.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MIN_IS
      bit_offset: 5
      bit_width: 1
      description: Minutes Interrupt Status bit.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IS_1HZ
      bit_offset: 6
      bit_width: 1
      description: 1 Hz Interval Interrupt Status bit.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IS_2HZ
      bit_offset: 7
      bit_width: 1
      description: 2 Hz Interval Interrupt Status bit.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IS_4HZ
      bit_offset: 8
      bit_width: 1
      description: 4 Hz Interval Interrupt Status bit.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IS_8HZ
      bit_offset: 9
      bit_width: 1
      description: 8 Hz Interval Interrupt Status bit.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IS_16HZ
      bit_offset: 10
      bit_width: 1
      description: 16 Hz Interval Interrupt Status bit.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IS_32HZ
      bit_offset: 11
      bit_width: 1
      description: 32 Hz Interval Interrupt Status bit.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IS_64HZ
      bit_offset: 12
      bit_width: 1
      description: 64 Hz Interval Interrupt Status bit.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IS_128HZ
      bit_offset: 13
      bit_width: 1
      description: 128 Hz Interval Interrupt Status bit.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IS_256HZ
      bit_offset: 14
      bit_width: 1
      description: 256 Hz Interval Interrupt Status bit.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IS_512HZ
      bit_offset: 15
      bit_width: 1
      description: 512 Hz Interval Interrupt Status bit.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: IER
    addr: 0x16
    size_bits: 16
    description: RTC Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: TAMPER_IE
      bit_offset: 0
      bit_width: 1
      description: Tamper Interrupt Enable bit.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ALM_IE
      bit_offset: 2
      bit_width: 1
      description: Alarm Interrupt Enable bit.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DAY_IE
      bit_offset: 3
      bit_width: 1
      description: Days Interrupt Enable bit.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HOUR_IE
      bit_offset: 4
      bit_width: 1
      description: Hours Interrupt Enable bit.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MIN_IE
      bit_offset: 5
      bit_width: 1
      description: Minutes Interrupt Enable bit.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IE_1HZ
      bit_offset: 6
      bit_width: 1
      description: 1 Hz Interval Interrupt Enable bit.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IE_2HZ
      bit_offset: 7
      bit_width: 1
      description: 2 Hz Interval Interrupt Enable bit.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IE_4HZ
      bit_offset: 8
      bit_width: 1
      description: 4 Hz Interval Interrupt Enable bit.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IE_8HZ
      bit_offset: 9
      bit_width: 1
      description: 8 Hz Interval Interrupt Enable bit.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IE_16HZ
      bit_offset: 10
      bit_width: 1
      description: 16 Hz Interval Interrupt Enable bit.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IE_32HZ
      bit_offset: 11
      bit_width: 1
      description: 32 Hz Interval Interrupt Enable bit.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IE_64HZ
      bit_offset: 12
      bit_width: 1
      description: 64 Hz Interval Interrupt Enable bit.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IE_128HZ
      bit_offset: 13
      bit_width: 1
      description: 128 Hz Interval Interrupt Enable bit.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IE_256HZ
      bit_offset: 14
      bit_width: 1
      description: 256 Hz Interval Interrupt Enable bit.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IE_512HZ
      bit_offset: 15
      bit_width: 1
      description: 512 Hz Interval Interrupt Enable bit.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GP_DATA_REG
    addr: 0x20
    size_bits: 16
    description: RTC General Purpose Data Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GP_DATA_REG
      bit_offset: 0
      bit_width: 16
      description: General Purpose Data bits for use by MCU. These bits are directly
        output from MCU.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DST_HOUR
    addr: 0x22
    size_bits: 16
    description: RTC Daylight Saving Hour Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DST_END_HOUR
      bit_offset: 0
      bit_width: 5
      description: Daylight Saving Time (DST) Hours End Value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DST_START_HOUR
      bit_offset: 8
      bit_width: 5
      description: Daylight Saving Time (DST) Hours Start Value.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DST_MONTH
    addr: 0x24
    size_bits: 16
    description: RTC Daylight Saving Month Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DST_END_MONTH
      bit_offset: 0
      bit_width: 4
      description: Daylight Saving Time (DST) Month End Value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DST_START_MONTH
      bit_offset: 8
      bit_width: 4
      description: Daylight Saving Time (DST) Month Start Value.
      read_allowed: true
      write_allowed: true
  - !Register
    name: DST_DAY
    addr: 0x26
    size_bits: 16
    description: RTC Daylight Saving Day Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DST_END_DAY
      bit_offset: 0
      bit_width: 5
      description: Daylight Saving Time (DST) Day End Value.
      read_allowed: true
      write_allowed: true
    - !Field
      name: DST_START_DAY
      bit_offset: 8
      bit_width: 5
      description: Daylight Saving Time (DST) Day Start Value.
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMPEN
    addr: 0x28
    size_bits: 16
    description: RTC Compensation Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPEN_VAL
      bit_offset: 0
      bit_width: 16
      description: Compensation Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: TAMPER_SCR
    addr: 0x32
    size_bits: 16
    description: RTC Tamper Status and Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80f
    fields:
    - !Field
      name: TMPR_EN
      bit_offset: 0
      bit_width: 4
      description: Tamper Control
      read_allowed: true
      write_allowed: true
    - !Field
      name: TMPR_STS
      bit_offset: 8
      bit_width: 4
      description: Tamper Status Bit
      read_allowed: true
      write_allowed: true
  - !Register
    name: FILTER01_CFG
    addr: 0x34
    size_bits: 16
    description: RTC Tamper 0 1 Filter Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FIL_DUR1
      bit_offset: 0
      bit_width: 4
      description: Tamper Detect Bit 1 Filter Duration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
    - !Field
      name: CLK_SEL1
      bit_offset: 4
      bit_width: 3
      description: Tamper Filter 1 Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: POL1
      bit_offset: 7
      bit_width: 1
      description: Tamper Detect Input Bit 1 Polarity Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FIL_DUR0
      bit_offset: 8
      bit_width: 4
      description: Tamper Detect Bit 0 Filter Duration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
    - !Field
      name: CLK_SEL0
      bit_offset: 12
      bit_width: 3
      description: Tamper Filter 0 Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: POL0
      bit_offset: 15
      bit_width: 1
      description: Tamper Detect Input Bit 0 Polarity Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FILTER2_CFG
    addr: 0x36
    size_bits: 16
    description: RTC Tamper 2 Filter Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FIL_DUR2
      bit_offset: 8
      bit_width: 4
      description: Tamper Detect Bit 2 Filter Duration
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
    - !Field
      name: CLK_SEL2
      bit_offset: 12
      bit_width: 3
      description: Tamper Filter 2 Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: POL2
      bit_offset: 15
      bit_width: 1
      description: Tamper Detect Input Bit 2 Polarity Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CTRL2
    addr: 0x42
    size_bits: 16
    description: RTC Control 2 Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80
    fields:
    - !Field
      name: TAMP_CFG_OVER
      bit_offset: 0
      bit_width: 1
      description: Tamper Configuration Over
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAKEUP_STATUS
      bit_offset: 5
      bit_width: 2
      description: Wakeup Status
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: WAKEUP_MODE
      bit_offset: 7
      bit_width: 1
      description: Wakeup Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: WDOG
  description: Generation 2008 Watchdog Timer
  base_addr: 0x40053000
  size: 0x18
  registers:
  - !Register
    name: STCTRLH
    addr: 0x0
    size_bits: 16
    description: Watchdog Status and Control Register High
    read_allowed: true
    write_allowed: true
    reset_value: 0x151
    fields:
    - !Field
      name: WDOGEN
      bit_offset: 0
      bit_width: 1
      description: Enables or disables the WDOG's operation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLKSRC
      bit_offset: 1
      bit_width: 1
      description: Selects clock source for the WDOG timer and other internal timing
        operations.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRQRSTEN
      bit_offset: 2
      bit_width: 1
      description: Used to enable the debug breadcrumbs feature
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WINEN
      bit_offset: 3
      bit_width: 1
      description: Enables Windowing mode.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ALLOWUPDATE
      bit_offset: 4
      bit_width: 1
      description: Enables updates to watchdog write-once registers, after the reset-triggered
        initial configuration window (WCT) closes, through unlock sequence
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DBGEN
      bit_offset: 5
      bit_width: 1
      description: Enables or disables WDOG in Debug mode.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: STOPEN
      bit_offset: 6
      bit_width: 1
      description: Enables or disables WDOG in Stop mode.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TESTWDOG
      bit_offset: 10
      bit_width: 1
      description: Puts the watchdog in the functional test mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: TESTSEL
      bit_offset: 11
      bit_width: 1
      description: Effective only if TESTWDOG is set. Selects the test to be run on
        the watchdog timer.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BYTESEL
      bit_offset: 12
      bit_width: 2
      description: This 2-bit field selects the byte to be tested when the watchdog
        is in the byte test mode.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: DISTESTWDOG
      bit_offset: 14
      bit_width: 1
      description: Allows the WDOG's functional test mode to be disabled permanently
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: STCTRLL
    addr: 0x2
    size_bits: 16
    description: Watchdog Status and Control Register Low
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: INTFLG
      bit_offset: 15
      bit_width: 1
      description: Interrupt flag
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOVALH
    addr: 0x4
    size_bits: 16
    description: Watchdog Time-out Value Register High
    read_allowed: true
    write_allowed: true
    reset_value: 0x4c
    fields:
    - !Field
      name: TOVALHIGH
      bit_offset: 0
      bit_width: 16
      description: Defines the upper 16 bits of the 32-bit time-out value for the
        watchdog timer
      read_allowed: true
      write_allowed: true
  - !Register
    name: TOVALL
    addr: 0x6
    size_bits: 16
    description: Watchdog Time-out Value Register Low
    read_allowed: true
    write_allowed: true
    reset_value: 0x4b40
    fields:
    - !Field
      name: TOVALLOW
      bit_offset: 0
      bit_width: 16
      description: Defines the lower 16 bits of the 32-bit time-out value for the
        watchdog timer
      read_allowed: true
      write_allowed: true
  - !Register
    name: WINH
    addr: 0x8
    size_bits: 16
    description: Watchdog Window Register High
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WINHIGH
      bit_offset: 0
      bit_width: 16
      description: Defines the upper 16 bits of the 32-bit window for the windowed
        mode of operation of the watchdog
      read_allowed: true
      write_allowed: true
  - !Register
    name: WINL
    addr: 0xa
    size_bits: 16
    description: Watchdog Window Register Low
    read_allowed: true
    write_allowed: true
    reset_value: 0x10
    fields:
    - !Field
      name: WINLOW
      bit_offset: 0
      bit_width: 16
      description: Defines the lower 16 bits of the 32-bit window for the windowed
        mode of operation of the watchdog
      read_allowed: true
      write_allowed: true
  - !Register
    name: REFRESH
    addr: 0xc
    size_bits: 16
    description: Watchdog Refresh register
    read_allowed: true
    write_allowed: true
    reset_value: 0xb480
    fields:
    - !Field
      name: WDOGREFRESH
      bit_offset: 0
      bit_width: 16
      description: Watchdog refresh register
      read_allowed: true
      write_allowed: true
  - !Register
    name: UNLOCK
    addr: 0xe
    size_bits: 16
    description: Watchdog Unlock register
    read_allowed: true
    write_allowed: true
    reset_value: 0xd928
    fields:
    - !Field
      name: WDOGUNLOCK
      bit_offset: 0
      bit_width: 16
      description: Writing the unlock sequence values to this register to makes the
        watchdog write-once registers writable again
      read_allowed: true
      write_allowed: true
  - !Register
    name: TMROUTH
    addr: 0x10
    size_bits: 16
    description: Watchdog Timer Output Register High
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMEROUTHIGH
      bit_offset: 0
      bit_width: 16
      description: Shows the value of the upper 16 bits of the watchdog timer.
      read_allowed: true
      write_allowed: true
  - !Register
    name: TMROUTL
    addr: 0x12
    size_bits: 16
    description: Watchdog Timer Output Register Low
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TIMEROUTLOW
      bit_offset: 0
      bit_width: 16
      description: Shows the value of the lower 16 bits of the watchdog timer.
      read_allowed: true
      write_allowed: true
  - !Register
    name: RSTCNT
    addr: 0x14
    size_bits: 16
    description: Watchdog Reset Count register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSTCNT
      bit_offset: 0
      bit_width: 16
      description: Counts the number of times the watchdog resets the system
      read_allowed: true
      write_allowed: true
  - !Register
    name: PRESC
    addr: 0x16
    size_bits: 16
    description: Watchdog Prescaler register
    read_allowed: true
    write_allowed: true
    reset_value: 0x400
    fields:
    - !Field
      name: PRESCVAL
      bit_offset: 8
      bit_width: 3
      description: 3-bit prescaler for the watchdog clock source
      read_allowed: true
      write_allowed: true
- !Module
  name: XBAR
  description: Crossbar Switch
  base_addr: 0x40055000
  size: 0x30
  registers:
  - !Register
    name: SEL0
    addr: 0x0
    size_bits: 16
    description: Crossbar Select Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL0
      bit_offset: 0
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT0 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
    - !Field
      name: SEL1
      bit_offset: 8
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT1 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
  - !Register
    name: SEL1
    addr: 0x2
    size_bits: 16
    description: Crossbar Select Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL2
      bit_offset: 0
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT2 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
    - !Field
      name: SEL3
      bit_offset: 8
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT3 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
  - !Register
    name: SEL2
    addr: 0x4
    size_bits: 16
    description: Crossbar Select Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL4
      bit_offset: 0
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT4 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
    - !Field
      name: SEL5
      bit_offset: 8
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT5 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
  - !Register
    name: SEL3
    addr: 0x6
    size_bits: 16
    description: Crossbar Select Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL6
      bit_offset: 0
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT6 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
    - !Field
      name: SEL7
      bit_offset: 8
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT7 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
  - !Register
    name: SEL4
    addr: 0x8
    size_bits: 16
    description: Crossbar Select Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL8
      bit_offset: 0
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT8 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
    - !Field
      name: SEL9
      bit_offset: 8
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT9 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
  - !Register
    name: SEL5
    addr: 0xa
    size_bits: 16
    description: Crossbar Select Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL10
      bit_offset: 0
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT10 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
    - !Field
      name: SEL11
      bit_offset: 8
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT11 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
  - !Register
    name: SEL6
    addr: 0xc
    size_bits: 16
    description: Crossbar Select Register 6
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL12
      bit_offset: 0
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT12 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
    - !Field
      name: SEL13
      bit_offset: 8
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT13 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
  - !Register
    name: SEL7
    addr: 0xe
    size_bits: 16
    description: Crossbar Select Register 7
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL14
      bit_offset: 0
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT14 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
    - !Field
      name: SEL15
      bit_offset: 8
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT15 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
  - !Register
    name: SEL8
    addr: 0x10
    size_bits: 16
    description: Crossbar Select Register 8
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL16
      bit_offset: 0
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT16 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
    - !Field
      name: SEL17
      bit_offset: 8
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT17 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
  - !Register
    name: SEL9
    addr: 0x12
    size_bits: 16
    description: Crossbar Select Register 9
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL18
      bit_offset: 0
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT18 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
    - !Field
      name: SEL19
      bit_offset: 8
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT19 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
  - !Register
    name: SEL10
    addr: 0x14
    size_bits: 16
    description: Crossbar Select Register 10
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL20
      bit_offset: 0
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT20 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
    - !Field
      name: SEL21
      bit_offset: 8
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT21 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
  - !Register
    name: SEL11
    addr: 0x16
    size_bits: 16
    description: Crossbar Select Register 11
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL22
      bit_offset: 0
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT22 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
    - !Field
      name: SEL23
      bit_offset: 8
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT23 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
  - !Register
    name: SEL12
    addr: 0x18
    size_bits: 16
    description: Crossbar Select Register 12
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL24
      bit_offset: 0
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT24 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
    - !Field
      name: SEL25
      bit_offset: 8
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT25 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
  - !Register
    name: SEL13
    addr: 0x1a
    size_bits: 16
    description: Crossbar Select Register 13
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL26
      bit_offset: 0
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT26 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
    - !Field
      name: SEL27
      bit_offset: 8
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT27 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
  - !Register
    name: SEL14
    addr: 0x1c
    size_bits: 16
    description: Crossbar Select Register 14
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL28
      bit_offset: 0
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT28 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
    - !Field
      name: SEL29
      bit_offset: 8
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT29 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
  - !Register
    name: SEL15
    addr: 0x1e
    size_bits: 16
    description: Crossbar Select Register 15
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL30
      bit_offset: 0
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT30 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
    - !Field
      name: SEL31
      bit_offset: 8
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT31 (refer to Functional
        Description section for input/output assignment)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
  - !Register
    name: SEL16
    addr: 0x20
    size_bits: 16
    description: Crossbar Select Register 16
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL32
      bit_offset: 0
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT32
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
    - !Field
      name: SEL33
      bit_offset: 8
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT33
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
  - !Register
    name: SEL17
    addr: 0x22
    size_bits: 16
    description: Crossbar Select Register 17
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL34
      bit_offset: 0
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT34
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
    - !Field
      name: SEL35
      bit_offset: 8
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT35
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
  - !Register
    name: SEL18
    addr: 0x24
    size_bits: 16
    description: Crossbar Select Register 18
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL36
      bit_offset: 0
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT36
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
    - !Field
      name: SEL37
      bit_offset: 8
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT37
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
  - !Register
    name: SEL19
    addr: 0x26
    size_bits: 16
    description: Crossbar Select Register 19
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL38
      bit_offset: 0
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT38
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
    - !Field
      name: SEL39
      bit_offset: 8
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT39
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
  - !Register
    name: SEL20
    addr: 0x28
    size_bits: 16
    description: Crossbar Select Register 20
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL40
      bit_offset: 0
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT40
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
    - !Field
      name: SEL41
      bit_offset: 8
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT41
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
  - !Register
    name: SEL21
    addr: 0x2a
    size_bits: 16
    description: Crossbar Select Register 21
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SEL42
      bit_offset: 0
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT42
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
    - !Field
      name: SEL43
      bit_offset: 8
      bit_width: 6
      description: Input (XBAR_INn) to be muxed to XBAR_OUT43
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
        2: '2'
        3: '3'
        4: '4'
        5: '5'
        6: '6'
        7: '7'
        8: '8'
        9: '9'
        10: '10'
        11: '11'
        12: '12'
        13: '13'
        14: '14'
        15: '15'
        16: '16'
        17: '17'
        18: '18'
        19: '19'
        20: '20'
        21: '21'
        22: '22'
        23: '23'
        24: '24'
        25: '25'
        26: '26'
        27: '27'
        28: '28'
        29: '29'
        30: '30'
        31: '31'
        32: '32'
        33: '33'
        34: '34'
        35: '35'
        36: '36'
        37: '37'
        38: '38'
        39: '39'
        40: '40'
        41: '41'
        42: '42'
        43: '43'
        44: '44'
        45: '45'
        46: '46'
        47: '47'
        48: '48'
        49: '49'
        50: '50'
        51: '51'
  - !Register
    name: CTRL0
    addr: 0x2c
    size_bits: 16
    description: Crossbar Control Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DEN0
      bit_offset: 0
      bit_width: 1
      description: DMA Enable for XBAR_OUT0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IEN0
      bit_offset: 1
      bit_width: 1
      description: Interrupt Enable for XBAR_OUT0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGE0
      bit_offset: 2
      bit_width: 2
      description: Active edge for edge detection on XBAR_OUT0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: STS0
      bit_offset: 4
      bit_width: 1
      description: Edge detection status for XBAR_OUT0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DEN1
      bit_offset: 8
      bit_width: 1
      description: DMA Enable for XBAR_OUT1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IEN1
      bit_offset: 9
      bit_width: 1
      description: Interrupt Enable for XBAR_OUT1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGE1
      bit_offset: 10
      bit_width: 2
      description: Active edge for edge detection on XBAR_OUT1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: STS1
      bit_offset: 12
      bit_width: 1
      description: Edge detection status for XBAR_OUT1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CTRL1
    addr: 0x2e
    size_bits: 16
    description: Crossbar Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DEN2
      bit_offset: 0
      bit_width: 1
      description: DMA Enable for XBAR_OUT2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IEN2
      bit_offset: 1
      bit_width: 1
      description: Interrupt Enable for XBAR_OUT2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGE2
      bit_offset: 2
      bit_width: 2
      description: Active edge for edge detection on XBAR_OUT2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: STS2
      bit_offset: 4
      bit_width: 1
      description: Edge detection status for XBAR_OUT2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DEN3
      bit_offset: 8
      bit_width: 1
      description: DMA Enable for XBAR_OUT3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IEN3
      bit_offset: 9
      bit_width: 1
      description: Interrupt Enable for XBAR_OUT3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EDGE3
      bit_offset: 10
      bit_width: 2
      description: Active edge for edge detection on XBAR_OUT3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: STS3
      bit_offset: 12
      bit_width: 1
      description: Edge detection status for XBAR_OUT3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: TMR0
  description: Quad Timer
  base_addr: 0x40057000
  size: 0x20
  registers:
  - !Register
    name: COMP1
    addr: 0x0
    size_bits: 16
    description: Timer Channel Compare Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARISON_1
      bit_offset: 0
      bit_width: 16
      description: Comparison Value 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMP2
    addr: 0x2
    size_bits: 16
    description: Timer Channel Compare Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARISON_2
      bit_offset: 0
      bit_width: 16
      description: Comparison Value 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: CAPT
    addr: 0x4
    size_bits: 16
    description: Timer Channel Capture Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CAPTURE
      bit_offset: 0
      bit_width: 16
      description: Capture Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOAD
    addr: 0x6
    size_bits: 16
    description: Timer Channel Load Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LOAD
      bit_offset: 0
      bit_width: 16
      description: Timer Load Register
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOLD
    addr: 0x8
    size_bits: 16
    description: Timer Channel Hold Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HOLD
      bit_offset: 0
      bit_width: 16
      description: This read/write register stores the counter's values of specific
        channels whenever any of the four counters within a module is read
      read_allowed: true
      write_allowed: true
  - !Register
    name: CNTR
    addr: 0xa
    size_bits: 16
    description: Timer Channel Counter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COUNTER
      bit_offset: 0
      bit_width: 16
      description: This read/write register is the counter for the corresponding channel
        in a timer module.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL
    addr: 0xc
    size_bits: 16
    description: Timer Channel Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OUTMODE
      bit_offset: 0
      bit_width: 3
      description: Output Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: COINIT
      bit_offset: 3
      bit_width: 1
      description: Co-Channel Initialization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: Count Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LENGTH
      bit_offset: 5
      bit_width: 1
      description: Count Length
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ONCE
      bit_offset: 6
      bit_width: 1
      description: Count Once
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SCS
      bit_offset: 7
      bit_width: 2
      description: Secondary Count Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PCS
      bit_offset: 9
      bit_width: 4
      description: Primary Count Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: CM
      bit_offset: 13
      bit_width: 3
      description: Count Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
  - !Register
    name: SCTRL
    addr: 0xe
    size_bits: 16
    description: Timer Channel Status and Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OEN
      bit_offset: 0
      bit_width: 1
      description: Output Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OPS
      bit_offset: 1
      bit_width: 1
      description: Output Polarity Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FORCE
      bit_offset: 2
      bit_width: 1
      description: Force OFLAG Output
      read_allowed: false
      write_allowed: true
    - !Field
      name: VAL
      bit_offset: 3
      bit_width: 1
      description: Forced OFLAG Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: EEOF
      bit_offset: 4
      bit_width: 1
      description: Enable External OFLAG Force
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSTR
      bit_offset: 5
      bit_width: 1
      description: Master Mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAPTURE_MODE
      bit_offset: 6
      bit_width: 2
      description: Input Capture Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INPUT
      bit_offset: 8
      bit_width: 1
      description: External Input Signal
      read_allowed: true
      write_allowed: false
    - !Field
      name: IPS
      bit_offset: 9
      bit_width: 1
      description: Input Polarity Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: IEFIE
      bit_offset: 10
      bit_width: 1
      description: Input Edge Flag Interrupt Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: IEF
      bit_offset: 11
      bit_width: 1
      description: Input Edge Flag
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOFIE
      bit_offset: 12
      bit_width: 1
      description: Timer Overflow Flag Interrupt Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOF
      bit_offset: 13
      bit_width: 1
      description: Timer Overflow Flag
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCFIE
      bit_offset: 14
      bit_width: 1
      description: Timer Compare Flag Interrupt Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCF
      bit_offset: 15
      bit_width: 1
      description: Timer Compare Flag
      read_allowed: true
      write_allowed: true
  - !Register
    name: CMPLD1
    addr: 0x10
    size_bits: 16
    description: Timer Channel Comparator Load Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARATOR_LOAD_1
      bit_offset: 0
      bit_width: 16
      description: This read/write register is the comparator 1 preload value for
        the COMP1 register for the corresponding channel in a timer module
      read_allowed: true
      write_allowed: true
  - !Register
    name: CMPLD2
    addr: 0x12
    size_bits: 16
    description: Timer Channel Comparator Load Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARATOR_LOAD_2
      bit_offset: 0
      bit_width: 16
      description: This read/write register is the comparator 2 preload value for
        the COMP2 register for the corresponding channel in a timer module
      read_allowed: true
      write_allowed: true
  - !Register
    name: CSCTRL
    addr: 0x14
    size_bits: 16
    description: Timer Channel Comparator Status and Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CL1
      bit_offset: 0
      bit_width: 2
      description: Compare Load Control 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: CL2
      bit_offset: 2
      bit_width: 2
      description: Compare Load Control 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: TCF1
      bit_offset: 4
      bit_width: 1
      description: Timer Compare 1 Interrupt Flag
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCF2
      bit_offset: 5
      bit_width: 1
      description: Timer Compare 2 Interrupt Flag
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCF1EN
      bit_offset: 6
      bit_width: 1
      description: Timer Compare 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCF2EN
      bit_offset: 7
      bit_width: 1
      description: Timer Compare 2 Interrupt Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: OFLAG
      bit_offset: 8
      bit_width: 1
      description: Output flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: UP
      bit_offset: 9
      bit_width: 1
      description: Counting Direction Indicator
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCI
      bit_offset: 10
      bit_width: 1
      description: Triggered Count Initialization Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ROC
      bit_offset: 11
      bit_width: 1
      description: Reload on Capture
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ALT_LOAD
      bit_offset: 12
      bit_width: 1
      description: Alternative Load Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULT
      bit_offset: 13
      bit_width: 1
      description: Fault Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DBG_EN
      bit_offset: 14
      bit_width: 2
      description: Debug Actions Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: FILT
    addr: 0x16
    size_bits: 16
    description: Timer Channel Input Filter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FILT_PER
      bit_offset: 0
      bit_width: 8
      description: Input Filter Sample Period
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILT_CNT
      bit_offset: 8
      bit_width: 3
      description: Input Filter Sample Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: ENBL
    addr: 0x1e
    size_bits: 16
    description: Timer Channel Enable Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xf
    fields:
    - !Field
      name: ENBL
      bit_offset: 0
      bit_width: 4
      description: Timer Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: TMR1
  description: Quad Timer
  base_addr: 0x40058000
  size: 0x20
  registers:
  - !Register
    name: COMP1
    addr: 0x0
    size_bits: 16
    description: Timer Channel Compare Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARISON_1
      bit_offset: 0
      bit_width: 16
      description: Comparison Value 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMP2
    addr: 0x2
    size_bits: 16
    description: Timer Channel Compare Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARISON_2
      bit_offset: 0
      bit_width: 16
      description: Comparison Value 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: CAPT
    addr: 0x4
    size_bits: 16
    description: Timer Channel Capture Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CAPTURE
      bit_offset: 0
      bit_width: 16
      description: Capture Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOAD
    addr: 0x6
    size_bits: 16
    description: Timer Channel Load Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LOAD
      bit_offset: 0
      bit_width: 16
      description: Timer Load Register
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOLD
    addr: 0x8
    size_bits: 16
    description: Timer Channel Hold Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HOLD
      bit_offset: 0
      bit_width: 16
      description: This read/write register stores the counter's values of specific
        channels whenever any of the four counters within a module is read
      read_allowed: true
      write_allowed: true
  - !Register
    name: CNTR
    addr: 0xa
    size_bits: 16
    description: Timer Channel Counter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COUNTER
      bit_offset: 0
      bit_width: 16
      description: This read/write register is the counter for the corresponding channel
        in a timer module.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL
    addr: 0xc
    size_bits: 16
    description: Timer Channel Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OUTMODE
      bit_offset: 0
      bit_width: 3
      description: Output Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: COINIT
      bit_offset: 3
      bit_width: 1
      description: Co-Channel Initialization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: Count Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LENGTH
      bit_offset: 5
      bit_width: 1
      description: Count Length
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ONCE
      bit_offset: 6
      bit_width: 1
      description: Count Once
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SCS
      bit_offset: 7
      bit_width: 2
      description: Secondary Count Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PCS
      bit_offset: 9
      bit_width: 4
      description: Primary Count Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: CM
      bit_offset: 13
      bit_width: 3
      description: Count Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
  - !Register
    name: SCTRL
    addr: 0xe
    size_bits: 16
    description: Timer Channel Status and Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OEN
      bit_offset: 0
      bit_width: 1
      description: Output Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OPS
      bit_offset: 1
      bit_width: 1
      description: Output Polarity Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FORCE
      bit_offset: 2
      bit_width: 1
      description: Force OFLAG Output
      read_allowed: false
      write_allowed: true
    - !Field
      name: VAL
      bit_offset: 3
      bit_width: 1
      description: Forced OFLAG Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: EEOF
      bit_offset: 4
      bit_width: 1
      description: Enable External OFLAG Force
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSTR
      bit_offset: 5
      bit_width: 1
      description: Master Mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAPTURE_MODE
      bit_offset: 6
      bit_width: 2
      description: Input Capture Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INPUT
      bit_offset: 8
      bit_width: 1
      description: External Input Signal
      read_allowed: true
      write_allowed: false
    - !Field
      name: IPS
      bit_offset: 9
      bit_width: 1
      description: Input Polarity Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: IEFIE
      bit_offset: 10
      bit_width: 1
      description: Input Edge Flag Interrupt Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: IEF
      bit_offset: 11
      bit_width: 1
      description: Input Edge Flag
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOFIE
      bit_offset: 12
      bit_width: 1
      description: Timer Overflow Flag Interrupt Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOF
      bit_offset: 13
      bit_width: 1
      description: Timer Overflow Flag
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCFIE
      bit_offset: 14
      bit_width: 1
      description: Timer Compare Flag Interrupt Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCF
      bit_offset: 15
      bit_width: 1
      description: Timer Compare Flag
      read_allowed: true
      write_allowed: true
  - !Register
    name: CMPLD1
    addr: 0x10
    size_bits: 16
    description: Timer Channel Comparator Load Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARATOR_LOAD_1
      bit_offset: 0
      bit_width: 16
      description: This read/write register is the comparator 1 preload value for
        the COMP1 register for the corresponding channel in a timer module
      read_allowed: true
      write_allowed: true
  - !Register
    name: CMPLD2
    addr: 0x12
    size_bits: 16
    description: Timer Channel Comparator Load Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARATOR_LOAD_2
      bit_offset: 0
      bit_width: 16
      description: This read/write register is the comparator 2 preload value for
        the COMP2 register for the corresponding channel in a timer module
      read_allowed: true
      write_allowed: true
  - !Register
    name: CSCTRL
    addr: 0x14
    size_bits: 16
    description: Timer Channel Comparator Status and Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CL1
      bit_offset: 0
      bit_width: 2
      description: Compare Load Control 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: CL2
      bit_offset: 2
      bit_width: 2
      description: Compare Load Control 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: TCF1
      bit_offset: 4
      bit_width: 1
      description: Timer Compare 1 Interrupt Flag
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCF2
      bit_offset: 5
      bit_width: 1
      description: Timer Compare 2 Interrupt Flag
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCF1EN
      bit_offset: 6
      bit_width: 1
      description: Timer Compare 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCF2EN
      bit_offset: 7
      bit_width: 1
      description: Timer Compare 2 Interrupt Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: OFLAG
      bit_offset: 8
      bit_width: 1
      description: Output flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: UP
      bit_offset: 9
      bit_width: 1
      description: Counting Direction Indicator
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCI
      bit_offset: 10
      bit_width: 1
      description: Triggered Count Initialization Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ROC
      bit_offset: 11
      bit_width: 1
      description: Reload on Capture
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ALT_LOAD
      bit_offset: 12
      bit_width: 1
      description: Alternative Load Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULT
      bit_offset: 13
      bit_width: 1
      description: Fault Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DBG_EN
      bit_offset: 14
      bit_width: 2
      description: Debug Actions Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: FILT
    addr: 0x16
    size_bits: 16
    description: Timer Channel Input Filter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FILT_PER
      bit_offset: 0
      bit_width: 8
      description: Input Filter Sample Period
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILT_CNT
      bit_offset: 8
      bit_width: 3
      description: Input Filter Sample Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: ENBL
    addr: 0x1e
    size_bits: 16
    description: Timer Channel Enable Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xf
    fields:
    - !Field
      name: ENBL
      bit_offset: 0
      bit_width: 4
      description: Timer Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: TMR2
  description: Quad Timer
  base_addr: 0x40059000
  size: 0x20
  registers:
  - !Register
    name: COMP1
    addr: 0x0
    size_bits: 16
    description: Timer Channel Compare Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARISON_1
      bit_offset: 0
      bit_width: 16
      description: Comparison Value 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMP2
    addr: 0x2
    size_bits: 16
    description: Timer Channel Compare Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARISON_2
      bit_offset: 0
      bit_width: 16
      description: Comparison Value 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: CAPT
    addr: 0x4
    size_bits: 16
    description: Timer Channel Capture Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CAPTURE
      bit_offset: 0
      bit_width: 16
      description: Capture Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOAD
    addr: 0x6
    size_bits: 16
    description: Timer Channel Load Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LOAD
      bit_offset: 0
      bit_width: 16
      description: Timer Load Register
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOLD
    addr: 0x8
    size_bits: 16
    description: Timer Channel Hold Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HOLD
      bit_offset: 0
      bit_width: 16
      description: This read/write register stores the counter's values of specific
        channels whenever any of the four counters within a module is read
      read_allowed: true
      write_allowed: true
  - !Register
    name: CNTR
    addr: 0xa
    size_bits: 16
    description: Timer Channel Counter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COUNTER
      bit_offset: 0
      bit_width: 16
      description: This read/write register is the counter for the corresponding channel
        in a timer module.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL
    addr: 0xc
    size_bits: 16
    description: Timer Channel Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OUTMODE
      bit_offset: 0
      bit_width: 3
      description: Output Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: COINIT
      bit_offset: 3
      bit_width: 1
      description: Co-Channel Initialization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: Count Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LENGTH
      bit_offset: 5
      bit_width: 1
      description: Count Length
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ONCE
      bit_offset: 6
      bit_width: 1
      description: Count Once
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SCS
      bit_offset: 7
      bit_width: 2
      description: Secondary Count Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PCS
      bit_offset: 9
      bit_width: 4
      description: Primary Count Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: CM
      bit_offset: 13
      bit_width: 3
      description: Count Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
  - !Register
    name: SCTRL
    addr: 0xe
    size_bits: 16
    description: Timer Channel Status and Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OEN
      bit_offset: 0
      bit_width: 1
      description: Output Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OPS
      bit_offset: 1
      bit_width: 1
      description: Output Polarity Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FORCE
      bit_offset: 2
      bit_width: 1
      description: Force OFLAG Output
      read_allowed: false
      write_allowed: true
    - !Field
      name: VAL
      bit_offset: 3
      bit_width: 1
      description: Forced OFLAG Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: EEOF
      bit_offset: 4
      bit_width: 1
      description: Enable External OFLAG Force
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSTR
      bit_offset: 5
      bit_width: 1
      description: Master Mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAPTURE_MODE
      bit_offset: 6
      bit_width: 2
      description: Input Capture Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INPUT
      bit_offset: 8
      bit_width: 1
      description: External Input Signal
      read_allowed: true
      write_allowed: false
    - !Field
      name: IPS
      bit_offset: 9
      bit_width: 1
      description: Input Polarity Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: IEFIE
      bit_offset: 10
      bit_width: 1
      description: Input Edge Flag Interrupt Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: IEF
      bit_offset: 11
      bit_width: 1
      description: Input Edge Flag
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOFIE
      bit_offset: 12
      bit_width: 1
      description: Timer Overflow Flag Interrupt Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOF
      bit_offset: 13
      bit_width: 1
      description: Timer Overflow Flag
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCFIE
      bit_offset: 14
      bit_width: 1
      description: Timer Compare Flag Interrupt Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCF
      bit_offset: 15
      bit_width: 1
      description: Timer Compare Flag
      read_allowed: true
      write_allowed: true
  - !Register
    name: CMPLD1
    addr: 0x10
    size_bits: 16
    description: Timer Channel Comparator Load Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARATOR_LOAD_1
      bit_offset: 0
      bit_width: 16
      description: This read/write register is the comparator 1 preload value for
        the COMP1 register for the corresponding channel in a timer module
      read_allowed: true
      write_allowed: true
  - !Register
    name: CMPLD2
    addr: 0x12
    size_bits: 16
    description: Timer Channel Comparator Load Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARATOR_LOAD_2
      bit_offset: 0
      bit_width: 16
      description: This read/write register is the comparator 2 preload value for
        the COMP2 register for the corresponding channel in a timer module
      read_allowed: true
      write_allowed: true
  - !Register
    name: CSCTRL
    addr: 0x14
    size_bits: 16
    description: Timer Channel Comparator Status and Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CL1
      bit_offset: 0
      bit_width: 2
      description: Compare Load Control 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: CL2
      bit_offset: 2
      bit_width: 2
      description: Compare Load Control 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: TCF1
      bit_offset: 4
      bit_width: 1
      description: Timer Compare 1 Interrupt Flag
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCF2
      bit_offset: 5
      bit_width: 1
      description: Timer Compare 2 Interrupt Flag
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCF1EN
      bit_offset: 6
      bit_width: 1
      description: Timer Compare 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCF2EN
      bit_offset: 7
      bit_width: 1
      description: Timer Compare 2 Interrupt Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: OFLAG
      bit_offset: 8
      bit_width: 1
      description: Output flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: UP
      bit_offset: 9
      bit_width: 1
      description: Counting Direction Indicator
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCI
      bit_offset: 10
      bit_width: 1
      description: Triggered Count Initialization Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ROC
      bit_offset: 11
      bit_width: 1
      description: Reload on Capture
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ALT_LOAD
      bit_offset: 12
      bit_width: 1
      description: Alternative Load Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULT
      bit_offset: 13
      bit_width: 1
      description: Fault Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DBG_EN
      bit_offset: 14
      bit_width: 2
      description: Debug Actions Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: FILT
    addr: 0x16
    size_bits: 16
    description: Timer Channel Input Filter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FILT_PER
      bit_offset: 0
      bit_width: 8
      description: Input Filter Sample Period
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILT_CNT
      bit_offset: 8
      bit_width: 3
      description: Input Filter Sample Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: ENBL
    addr: 0x1e
    size_bits: 16
    description: Timer Channel Enable Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xf
    fields:
    - !Field
      name: ENBL
      bit_offset: 0
      bit_width: 4
      description: Timer Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: TMR3
  description: Quad Timer
  base_addr: 0x4005a000
  size: 0x20
  registers:
  - !Register
    name: COMP1
    addr: 0x0
    size_bits: 16
    description: Timer Channel Compare Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARISON_1
      bit_offset: 0
      bit_width: 16
      description: Comparison Value 1
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMP2
    addr: 0x2
    size_bits: 16
    description: Timer Channel Compare Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARISON_2
      bit_offset: 0
      bit_width: 16
      description: Comparison Value 2
      read_allowed: true
      write_allowed: true
  - !Register
    name: CAPT
    addr: 0x4
    size_bits: 16
    description: Timer Channel Capture Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CAPTURE
      bit_offset: 0
      bit_width: 16
      description: Capture Value
      read_allowed: true
      write_allowed: true
  - !Register
    name: LOAD
    addr: 0x6
    size_bits: 16
    description: Timer Channel Load Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LOAD
      bit_offset: 0
      bit_width: 16
      description: Timer Load Register
      read_allowed: true
      write_allowed: true
  - !Register
    name: HOLD
    addr: 0x8
    size_bits: 16
    description: Timer Channel Hold Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HOLD
      bit_offset: 0
      bit_width: 16
      description: This read/write register stores the counter's values of specific
        channels whenever any of the four counters within a module is read
      read_allowed: true
      write_allowed: true
  - !Register
    name: CNTR
    addr: 0xa
    size_bits: 16
    description: Timer Channel Counter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COUNTER
      bit_offset: 0
      bit_width: 16
      description: This read/write register is the counter for the corresponding channel
        in a timer module.
      read_allowed: true
      write_allowed: true
  - !Register
    name: CTRL
    addr: 0xc
    size_bits: 16
    description: Timer Channel Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OUTMODE
      bit_offset: 0
      bit_width: 3
      description: Output Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: COINIT
      bit_offset: 3
      bit_width: 1
      description: Co-Channel Initialization
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DIR
      bit_offset: 4
      bit_width: 1
      description: Count Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LENGTH
      bit_offset: 5
      bit_width: 1
      description: Count Length
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ONCE
      bit_offset: 6
      bit_width: 1
      description: Count Once
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SCS
      bit_offset: 7
      bit_width: 2
      description: Secondary Count Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: PCS
      bit_offset: 9
      bit_width: 4
      description: Primary Count Source
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
        9: '1001'
        10: '1010'
        11: '1011'
        12: '1100'
        13: '1101'
        14: '1110'
        15: '1111'
    - !Field
      name: CM
      bit_offset: 13
      bit_width: 3
      description: Count Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
  - !Register
    name: SCTRL
    addr: 0xe
    size_bits: 16
    description: Timer Channel Status and Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OEN
      bit_offset: 0
      bit_width: 1
      description: Output Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OPS
      bit_offset: 1
      bit_width: 1
      description: Output Polarity Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FORCE
      bit_offset: 2
      bit_width: 1
      description: Force OFLAG Output
      read_allowed: false
      write_allowed: true
    - !Field
      name: VAL
      bit_offset: 3
      bit_width: 1
      description: Forced OFLAG Value
      read_allowed: true
      write_allowed: true
    - !Field
      name: EEOF
      bit_offset: 4
      bit_width: 1
      description: Enable External OFLAG Force
      read_allowed: true
      write_allowed: true
    - !Field
      name: MSTR
      bit_offset: 5
      bit_width: 1
      description: Master Mode
      read_allowed: true
      write_allowed: true
    - !Field
      name: CAPTURE_MODE
      bit_offset: 6
      bit_width: 2
      description: Input Capture Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: INPUT
      bit_offset: 8
      bit_width: 1
      description: External Input Signal
      read_allowed: true
      write_allowed: false
    - !Field
      name: IPS
      bit_offset: 9
      bit_width: 1
      description: Input Polarity Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: IEFIE
      bit_offset: 10
      bit_width: 1
      description: Input Edge Flag Interrupt Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: IEF
      bit_offset: 11
      bit_width: 1
      description: Input Edge Flag
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOFIE
      bit_offset: 12
      bit_width: 1
      description: Timer Overflow Flag Interrupt Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TOF
      bit_offset: 13
      bit_width: 1
      description: Timer Overflow Flag
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCFIE
      bit_offset: 14
      bit_width: 1
      description: Timer Compare Flag Interrupt Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCF
      bit_offset: 15
      bit_width: 1
      description: Timer Compare Flag
      read_allowed: true
      write_allowed: true
  - !Register
    name: CMPLD1
    addr: 0x10
    size_bits: 16
    description: Timer Channel Comparator Load Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARATOR_LOAD_1
      bit_offset: 0
      bit_width: 16
      description: This read/write register is the comparator 1 preload value for
        the COMP1 register for the corresponding channel in a timer module
      read_allowed: true
      write_allowed: true
  - !Register
    name: CMPLD2
    addr: 0x12
    size_bits: 16
    description: Timer Channel Comparator Load Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPARATOR_LOAD_2
      bit_offset: 0
      bit_width: 16
      description: This read/write register is the comparator 2 preload value for
        the COMP2 register for the corresponding channel in a timer module
      read_allowed: true
      write_allowed: true
  - !Register
    name: CSCTRL
    addr: 0x14
    size_bits: 16
    description: Timer Channel Comparator Status and Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CL1
      bit_offset: 0
      bit_width: 2
      description: Compare Load Control 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: CL2
      bit_offset: 2
      bit_width: 2
      description: Compare Load Control 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: TCF1
      bit_offset: 4
      bit_width: 1
      description: Timer Compare 1 Interrupt Flag
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCF2
      bit_offset: 5
      bit_width: 1
      description: Timer Compare 2 Interrupt Flag
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCF1EN
      bit_offset: 6
      bit_width: 1
      description: Timer Compare 1 Interrupt Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TCF2EN
      bit_offset: 7
      bit_width: 1
      description: Timer Compare 2 Interrupt Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: OFLAG
      bit_offset: 8
      bit_width: 1
      description: Output flag
      read_allowed: true
      write_allowed: false
    - !Field
      name: UP
      bit_offset: 9
      bit_width: 1
      description: Counting Direction Indicator
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCI
      bit_offset: 10
      bit_width: 1
      description: Triggered Count Initialization Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ROC
      bit_offset: 11
      bit_width: 1
      description: Reload on Capture
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ALT_LOAD
      bit_offset: 12
      bit_width: 1
      description: Alternative Load Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FAULT
      bit_offset: 13
      bit_width: 1
      description: Fault Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DBG_EN
      bit_offset: 14
      bit_width: 2
      description: Debug Actions Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: FILT
    addr: 0x16
    size_bits: 16
    description: Timer Channel Input Filter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FILT_PER
      bit_offset: 0
      bit_width: 8
      description: Input Filter Sample Period
      read_allowed: true
      write_allowed: true
    - !Field
      name: FILT_CNT
      bit_offset: 8
      bit_width: 3
      description: Input Filter Sample Count
      read_allowed: true
      write_allowed: true
  - !Register
    name: ENBL
    addr: 0x1e
    size_bits: 16
    description: Timer Channel Enable Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xf
    fields:
    - !Field
      name: ENBL
      bit_offset: 0
      bit_width: 4
      description: Timer Channel Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: EWM
  description: External Watchdog Monitor
  base_addr: 0x40061000
  size: 0x6
  registers:
  - !Register
    name: CTRL
    addr: 0x0
    size_bits: 8
    description: Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EWMEN
      bit_offset: 0
      bit_width: 1
      description: EWM enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: ASSIN
      bit_offset: 1
      bit_width: 1
      description: EWM_in's Assertion State Select.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INEN
      bit_offset: 2
      bit_width: 1
      description: Input Enable.
      read_allowed: true
      write_allowed: true
    - !Field
      name: INTEN
      bit_offset: 3
      bit_width: 1
      description: Interrupt Enable.
      read_allowed: true
      write_allowed: true
  - !Register
    name: SERV
    addr: 0x1
    size_bits: 8
    description: Service Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: SERVICE
      bit_offset: 0
      bit_width: 8
      description: 'The EWM service mechanism requires the CPU to write two values
        to the SERV register: a first data byte of 0xB4, followed by a second data
        byte of 0x2C'
      read_allowed: false
      write_allowed: true
  - !Register
    name: CMPL
    addr: 0x2
    size_bits: 8
    description: Compare Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMPAREL
      bit_offset: 0
      bit_width: 8
      description: To prevent runaway code from changing this field, software should
        write to this field after a CPU reset even if the (default) minimum service
        time is required
      read_allowed: true
      write_allowed: true
  - !Register
    name: CMPH
    addr: 0x3
    size_bits: 8
    description: Compare High Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xff
    fields:
    - !Field
      name: COMPAREH
      bit_offset: 0
      bit_width: 8
      description: To prevent runaway code from changing this field, software should
        write to this field after a CPU reset even if the (default) maximum service
        time is required
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLKCTRL
    addr: 0x4
    size_bits: 8
    description: Clock Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLKSEL
      bit_offset: 0
      bit_width: 2
      description: EWM has 4 possible low power clock sources for running EWM counter
      read_allowed: true
      write_allowed: true
  - !Register
    name: CLKPRESCALER
    addr: 0x5
    size_bits: 8
    description: Clock Prescaler Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLK_DIV
      bit_offset: 0
      bit_width: 8
      description: Selected low power source for running the EWM counter can be prescaled
        as below
      read_allowed: true
      write_allowed: true
- !Module
  name: MCG
  description: Multipurpose Clock Generator module
  base_addr: 0x40064000
  size: 0xf
  registers:
  - !Register
    name: C1
    addr: 0x0
    size_bits: 8
    description: MCG Control 1 Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x44
    fields:
    - !Field
      name: IREFSTEN
      bit_offset: 0
      bit_width: 1
      description: Internal Reference Stop Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IRCLKEN
      bit_offset: 1
      bit_width: 1
      description: Internal Reference Clock Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IREFS
      bit_offset: 2
      bit_width: 1
      description: Internal Reference Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FRDIV
      bit_offset: 3
      bit_width: 3
      description: FLL External Reference Divider
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: CLKS
      bit_offset: 6
      bit_width: 2
      description: Clock Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: C2
    addr: 0x1
    size_bits: 8
    description: MCG Control 2 Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x83
    fields:
    - !Field
      name: IRCS
      bit_offset: 0
      bit_width: 1
      description: Internal Reference Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LP
      bit_offset: 1
      bit_width: 1
      description: Low Power Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EREFS0
      bit_offset: 2
      bit_width: 1
      description: External Reference Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HGO0
      bit_offset: 3
      bit_width: 1
      description: High Gain Oscillator Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RANGE0
      bit_offset: 4
      bit_width: 2
      description: Frequency Range Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: 1X
    - !Field
      name: LOCRE0
      bit_offset: 7
      bit_width: 1
      description: Loss of Clock Reset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C3
    addr: 0x2
    size_bits: 8
    description: MCG Control 3 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SCTRIM
      bit_offset: 0
      bit_width: 8
      description: Slow Internal Reference Clock Trim Setting
      read_allowed: true
      write_allowed: true
  - !Register
    name: C4
    addr: 0x3
    size_bits: 8
    description: MCG Control 4 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SCFTRIM
      bit_offset: 0
      bit_width: 1
      description: Slow Internal Reference Clock Fine Trim
      read_allowed: true
      write_allowed: true
    - !Field
      name: FCTRIM
      bit_offset: 1
      bit_width: 4
      description: Fast Internal Reference Clock Trim Setting
      read_allowed: true
      write_allowed: true
    - !Field
      name: DRST_DRS
      bit_offset: 5
      bit_width: 2
      description: DCO Range Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: DMX32
      bit_offset: 7
      bit_width: 1
      description: DCO Maximum Frequency with 32.768 kHz Reference
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C5
    addr: 0x4
    size_bits: 8
    description: MCG Control 5 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PLLSTEN0
      bit_offset: 5
      bit_width: 1
      description: PLL Stop Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PLLCLKEN0
      bit_offset: 6
      bit_width: 1
      description: PLL Clock Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C6
    addr: 0x5
    size_bits: 8
    description: MCG Control 6 Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x8
    fields:
    - !Field
      name: CHGPMP_BIAS
      bit_offset: 0
      bit_width: 5
      description: Directly controls the PLL Charge Pump Current. Appropiate selection
        of this value is imperative to ensure stable operation of the PLL closed loop
        system. The default value for this field is set to 5'b01000 out of reset which
        generates a nominal 750 nA charge pump current (lcp).
      read_allowed: true
      write_allowed: true
    - !Field
      name: CME0
      bit_offset: 5
      bit_width: 1
      description: Clock Monitor Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PLLS
      bit_offset: 6
      bit_width: 1
      description: PLL Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOLIE0
      bit_offset: 7
      bit_width: 1
      description: Loss of Lock Interrrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: S
    addr: 0x6
    size_bits: 8
    description: MCG Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x15
    fields:
    - !Field
      name: IRCST
      bit_offset: 0
      bit_width: 1
      description: Internal Reference Clock Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OSCINIT0
      bit_offset: 1
      bit_width: 1
      description: OSC Initialization
      read_allowed: true
      write_allowed: false
    - !Field
      name: CLKST
      bit_offset: 2
      bit_width: 2
      description: Clock Mode Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: IREFST
      bit_offset: 4
      bit_width: 1
      description: Internal Reference Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PLLST
      bit_offset: 5
      bit_width: 1
      description: PLL Select Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOCK0
      bit_offset: 6
      bit_width: 1
      description: Lock Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOLS0
      bit_offset: 7
      bit_width: 1
      description: Loss of Lock Status
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SC
    addr: 0x8
    size_bits: 8
    description: MCG Status and Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x2
    fields:
    - !Field
      name: LOCS0
      bit_offset: 0
      bit_width: 1
      description: OSC0 Loss of Clock Status
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FCRDIV
      bit_offset: 1
      bit_width: 3
      description: Fast Clock Internal Reference Divider
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: FLTPRSRV
      bit_offset: 4
      bit_width: 1
      description: FLL Filter Preserve Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ATMF
      bit_offset: 5
      bit_width: 1
      description: Automatic Trim Machine Fail Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ATMS
      bit_offset: 6
      bit_width: 1
      description: Automatic Trim Machine Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ATME
      bit_offset: 7
      bit_width: 1
      description: Automatic Trim Machine Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ATCVH
    addr: 0xa
    size_bits: 8
    description: MCG Auto Trim Compare Value High Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ATCVH
      bit_offset: 0
      bit_width: 8
      description: ATM Compare Value High
      read_allowed: true
      write_allowed: true
  - !Register
    name: ATCVL
    addr: 0xb
    size_bits: 8
    description: MCG Auto Trim Compare Value Low Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ATCVL
      bit_offset: 0
      bit_width: 8
      description: ATM Compare Value Low
      read_allowed: true
      write_allowed: true
  - !Register
    name: C7
    addr: 0xc
    size_bits: 8
    description: MCG Control 7 Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: OSCSEL
      bit_offset: 0
      bit_width: 1
      description: MCG OSC Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PLL32KREFSEL
      bit_offset: 6
      bit_width: 2
      description: MCG PLL 32Khz Reference Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
  - !Register
    name: C8
    addr: 0xd
    size_bits: 8
    description: MCG Control 8 Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80
    fields:
    - !Field
      name: LOCS1
      bit_offset: 0
      bit_width: 1
      description: RTC Loss of Clock Status
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COARSE_LOLIE
      bit_offset: 4
      bit_width: 1
      description: Loss of Coarse Lock Interrrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CME1
      bit_offset: 5
      bit_width: 1
      description: Clock Monitor Enable1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOLRE
      bit_offset: 6
      bit_width: 1
      description: PLL Loss of Lock Reset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOCRE1
      bit_offset: 7
      bit_width: 1
      description: Loss of Clock Reset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C9
    addr: 0xe
    size_bits: 8
    description: MCG Control 9 Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COARSE_LOCK
      bit_offset: 6
      bit_width: 1
      description: Coarse Lock Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COARSE_LOLS
      bit_offset: 7
      bit_width: 1
      description: Coarse Loss of Lock Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: OSC
  description: Oscillator
  base_addr: 0x40066000
  size: 0x1
  registers:
  - !Register
    name: CR
    addr: 0x0
    size_bits: 8
    description: OSC Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SC16P
      bit_offset: 0
      bit_width: 1
      description: Oscillator 16 pF Capacitor Load Configure
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SC8P
      bit_offset: 1
      bit_width: 1
      description: Oscillator 8 pF Capacitor Load Configure
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SC4P
      bit_offset: 2
      bit_width: 1
      description: Oscillator 4 pF Capacitor Load Configure
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SC2P
      bit_offset: 3
      bit_width: 1
      description: Oscillator 2 pF Capacitor Load Configure
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EREFSTEN
      bit_offset: 5
      bit_width: 1
      description: External Reference Stop Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERCLKEN
      bit_offset: 7
      bit_width: 1
      description: External Reference Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: I2C0
  description: Inter-Integrated Circuit
  base_addr: 0x40067000
  size: 0xd
  registers:
  - !Register
    name: A1
    addr: 0x0
    size_bits: 8
    description: I2C Address Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AD
      bit_offset: 1
      bit_width: 7
      description: Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: F
    addr: 0x1
    size_bits: 8
    description: I2C Frequency Divider register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ICR
      bit_offset: 0
      bit_width: 6
      description: ClockRate
      read_allowed: true
      write_allowed: true
    - !Field
      name: MULT
      bit_offset: 6
      bit_width: 2
      description: Multiplier Factor
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
  - !Register
    name: C1
    addr: 0x2
    size_bits: 8
    description: I2C Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAEN
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUEN
      bit_offset: 1
      bit_width: 1
      description: Wakeup Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RSTA
      bit_offset: 2
      bit_width: 1
      description: Repeat START
      read_allowed: false
      write_allowed: true
    - !Field
      name: TXAK
      bit_offset: 3
      bit_width: 1
      description: Transmit Acknowledge Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TX
      bit_offset: 4
      bit_width: 1
      description: Transmit Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MST
      bit_offset: 5
      bit_width: 1
      description: Master Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IICIE
      bit_offset: 6
      bit_width: 1
      description: I2C Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IICEN
      bit_offset: 7
      bit_width: 1
      description: I2C Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: S
    addr: 0x3
    size_bits: 8
    description: I2C Status register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80
    fields:
    - !Field
      name: RXAK
      bit_offset: 0
      bit_width: 1
      description: Receive Acknowledge
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IICIF
      bit_offset: 1
      bit_width: 1
      description: Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRW
      bit_offset: 2
      bit_width: 1
      description: Slave Read/Write
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RAM
      bit_offset: 3
      bit_width: 1
      description: Range Address Match
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ARBL
      bit_offset: 4
      bit_width: 1
      description: Arbitration Lost
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BUSY
      bit_offset: 5
      bit_width: 1
      description: Bus Busy
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IAAS
      bit_offset: 6
      bit_width: 1
      description: Addressed As A Slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCF
      bit_offset: 7
      bit_width: 1
      description: Transfer Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: D
    addr: 0x4
    size_bits: 8
    description: I2C Data I/O register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 8
      description: Data
      read_allowed: true
      write_allowed: true
  - !Register
    name: C2
    addr: 0x5
    size_bits: 8
    description: I2C Control Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AD
      bit_offset: 0
      bit_width: 3
      description: Slave Address
      read_allowed: true
      write_allowed: true
    - !Field
      name: RMEN
      bit_offset: 3
      bit_width: 1
      description: Range Address Matching Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SBRC
      bit_offset: 4
      bit_width: 1
      description: Slave Baud Rate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HDRS
      bit_offset: 5
      bit_width: 1
      description: High Drive Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADEXT
      bit_offset: 6
      bit_width: 1
      description: Address Extension
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GCAEN
      bit_offset: 7
      bit_width: 1
      description: General Call Address Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FLT
    addr: 0x6
    size_bits: 8
    description: I2C Programmable Input Glitch Filter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FLT
      bit_offset: 0
      bit_width: 4
      description: I2C Programmable Filter Factor
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
    - !Field
      name: STARTF
      bit_offset: 4
      bit_width: 1
      description: I2C Bus Start Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SSIE
      bit_offset: 5
      bit_width: 1
      description: I2C Bus Stop or Start Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: STOPF
      bit_offset: 6
      bit_width: 1
      description: I2C Bus Stop Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SHEN
      bit_offset: 7
      bit_width: 1
      description: Stop Hold Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RA
    addr: 0x7
    size_bits: 8
    description: I2C Range Address register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RAD
      bit_offset: 1
      bit_width: 7
      description: Range Slave Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: SMB
    addr: 0x8
    size_bits: 8
    description: I2C SMBus Control and Status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHTF2IE
      bit_offset: 0
      bit_width: 1
      description: SHTF2 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SHTF2
      bit_offset: 1
      bit_width: 1
      description: SCL High Timeout Flag 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SHTF1
      bit_offset: 2
      bit_width: 1
      description: SCL High Timeout Flag 1
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SLTF
      bit_offset: 3
      bit_width: 1
      description: SCL Low Timeout Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCKSEL
      bit_offset: 4
      bit_width: 1
      description: Timeout Counter Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SIICAEN
      bit_offset: 5
      bit_width: 1
      description: Second I2C Address Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ALERTEN
      bit_offset: 6
      bit_width: 1
      description: SMBus Alert Response Address Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FACK
      bit_offset: 7
      bit_width: 1
      description: Fast NACK/ACK Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: A2
    addr: 0x9
    size_bits: 8
    description: I2C Address Register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0xc2
    fields:
    - !Field
      name: SAD
      bit_offset: 1
      bit_width: 7
      description: SMBus Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLTH
    addr: 0xa
    size_bits: 8
    description: I2C SCL Low Timeout Register High
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSLT
      bit_offset: 0
      bit_width: 8
      description: SSLT[15:8]
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLTL
    addr: 0xb
    size_bits: 8
    description: I2C SCL Low Timeout Register Low
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSLT
      bit_offset: 0
      bit_width: 8
      description: SSLT[7:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: S2
    addr: 0xc
    size_bits: 8
    description: I2C Status register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: EMPTY
      bit_offset: 0
      bit_width: 1
      description: Empty flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERROR
      bit_offset: 1
      bit_width: 1
      description: Error flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: I2C1
  description: Inter-Integrated Circuit
  base_addr: 0x40068000
  size: 0xd
  registers:
  - !Register
    name: A1
    addr: 0x0
    size_bits: 8
    description: I2C Address Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AD
      bit_offset: 1
      bit_width: 7
      description: Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: F
    addr: 0x1
    size_bits: 8
    description: I2C Frequency Divider register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ICR
      bit_offset: 0
      bit_width: 6
      description: ClockRate
      read_allowed: true
      write_allowed: true
    - !Field
      name: MULT
      bit_offset: 6
      bit_width: 2
      description: Multiplier Factor
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
  - !Register
    name: C1
    addr: 0x2
    size_bits: 8
    description: I2C Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DMAEN
      bit_offset: 0
      bit_width: 1
      description: DMA Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUEN
      bit_offset: 1
      bit_width: 1
      description: Wakeup Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RSTA
      bit_offset: 2
      bit_width: 1
      description: Repeat START
      read_allowed: false
      write_allowed: true
    - !Field
      name: TXAK
      bit_offset: 3
      bit_width: 1
      description: Transmit Acknowledge Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TX
      bit_offset: 4
      bit_width: 1
      description: Transmit Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MST
      bit_offset: 5
      bit_width: 1
      description: Master Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IICIE
      bit_offset: 6
      bit_width: 1
      description: I2C Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IICEN
      bit_offset: 7
      bit_width: 1
      description: I2C Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: S
    addr: 0x3
    size_bits: 8
    description: I2C Status register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80
    fields:
    - !Field
      name: RXAK
      bit_offset: 0
      bit_width: 1
      description: Receive Acknowledge
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IICIF
      bit_offset: 1
      bit_width: 1
      description: Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SRW
      bit_offset: 2
      bit_width: 1
      description: Slave Read/Write
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RAM
      bit_offset: 3
      bit_width: 1
      description: Range Address Match
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ARBL
      bit_offset: 4
      bit_width: 1
      description: Arbitration Lost
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BUSY
      bit_offset: 5
      bit_width: 1
      description: Bus Busy
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IAAS
      bit_offset: 6
      bit_width: 1
      description: Addressed As A Slave
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCF
      bit_offset: 7
      bit_width: 1
      description: Transfer Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: D
    addr: 0x4
    size_bits: 8
    description: I2C Data I/O register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: DATA
      bit_offset: 0
      bit_width: 8
      description: Data
      read_allowed: true
      write_allowed: true
  - !Register
    name: C2
    addr: 0x5
    size_bits: 8
    description: I2C Control Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AD
      bit_offset: 0
      bit_width: 3
      description: Slave Address
      read_allowed: true
      write_allowed: true
    - !Field
      name: RMEN
      bit_offset: 3
      bit_width: 1
      description: Range Address Matching Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SBRC
      bit_offset: 4
      bit_width: 1
      description: Slave Baud Rate Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HDRS
      bit_offset: 5
      bit_width: 1
      description: High Drive Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADEXT
      bit_offset: 6
      bit_width: 1
      description: Address Extension
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GCAEN
      bit_offset: 7
      bit_width: 1
      description: General Call Address Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FLT
    addr: 0x6
    size_bits: 8
    description: I2C Programmable Input Glitch Filter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FLT
      bit_offset: 0
      bit_width: 4
      description: I2C Programmable Filter Factor
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
    - !Field
      name: STARTF
      bit_offset: 4
      bit_width: 1
      description: I2C Bus Start Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SSIE
      bit_offset: 5
      bit_width: 1
      description: I2C Bus Stop or Start Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: STOPF
      bit_offset: 6
      bit_width: 1
      description: I2C Bus Stop Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SHEN
      bit_offset: 7
      bit_width: 1
      description: Stop Hold Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RA
    addr: 0x7
    size_bits: 8
    description: I2C Range Address register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RAD
      bit_offset: 1
      bit_width: 7
      description: Range Slave Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: SMB
    addr: 0x8
    size_bits: 8
    description: I2C SMBus Control and Status register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SHTF2IE
      bit_offset: 0
      bit_width: 1
      description: SHTF2 Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SHTF2
      bit_offset: 1
      bit_width: 1
      description: SCL High Timeout Flag 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SHTF1
      bit_offset: 2
      bit_width: 1
      description: SCL High Timeout Flag 1
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SLTF
      bit_offset: 3
      bit_width: 1
      description: SCL Low Timeout Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCKSEL
      bit_offset: 4
      bit_width: 1
      description: Timeout Counter Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SIICAEN
      bit_offset: 5
      bit_width: 1
      description: Second I2C Address Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ALERTEN
      bit_offset: 6
      bit_width: 1
      description: SMBus Alert Response Address Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FACK
      bit_offset: 7
      bit_width: 1
      description: Fast NACK/ACK Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: A2
    addr: 0x9
    size_bits: 8
    description: I2C Address Register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0xc2
    fields:
    - !Field
      name: SAD
      bit_offset: 1
      bit_width: 7
      description: SMBus Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLTH
    addr: 0xa
    size_bits: 8
    description: I2C SCL Low Timeout Register High
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSLT
      bit_offset: 0
      bit_width: 8
      description: SSLT[15:8]
      read_allowed: true
      write_allowed: true
  - !Register
    name: SLTL
    addr: 0xb
    size_bits: 8
    description: I2C SCL Low Timeout Register Low
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SSLT
      bit_offset: 0
      bit_width: 8
      description: SSLT[7:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: S2
    addr: 0xc
    size_bits: 8
    description: I2C Status register 2
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: EMPTY
      bit_offset: 0
      bit_width: 1
      description: Empty flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ERROR
      bit_offset: 1
      bit_width: 1
      description: Error flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: UART0
  description: Serial Communication Interface
  base_addr: 0x4006a000
  size: 0x17
  registers:
  - !Register
    name: BDH
    addr: 0x0
    size_bits: 8
    description: 'UART Baud Rate Registers: High'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SBR
      bit_offset: 0
      bit_width: 5
      description: UART Baud Rate Bits
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXEDGIE
      bit_offset: 6
      bit_width: 1
      description: RxD Input Active Edge Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: BDL
    addr: 0x1
    size_bits: 8
    description: 'UART Baud Rate Registers: Low'
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: SBR
      bit_offset: 0
      bit_width: 8
      description: UART Baud Rate Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: C1
    addr: 0x2
    size_bits: 8
    description: UART Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PT
      bit_offset: 0
      bit_width: 1
      description: Parity Type
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Parity Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ILT
      bit_offset: 2
      bit_width: 1
      description: Idle Line Type Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAKE
      bit_offset: 3
      bit_width: 1
      description: Receiver Wakeup Method Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M
      bit_offset: 4
      bit_width: 1
      description: 9-bit or 8-bit Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RSRC
      bit_offset: 5
      bit_width: 1
      description: Receiver Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOOPS
      bit_offset: 7
      bit_width: 1
      description: Loop Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C2
    addr: 0x3
    size_bits: 8
    description: UART Control Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SBK
      bit_offset: 0
      bit_width: 1
      description: Send Break
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWU
      bit_offset: 1
      bit_width: 1
      description: Receiver Wakeup Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RE
      bit_offset: 2
      bit_width: 1
      description: Receiver Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TE
      bit_offset: 3
      bit_width: 1
      description: Transmitter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ILIE
      bit_offset: 4
      bit_width: 1
      description: Idle Line Interrupt DMA Transfer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RIE
      bit_offset: 5
      bit_width: 1
      description: Receiver Full Interrupt or DMA Transfer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCIE
      bit_offset: 6
      bit_width: 1
      description: Transmission Complete Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIE
      bit_offset: 7
      bit_width: 1
      description: Transmitter Interrupt or DMA Transfer Enable.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: S1
    addr: 0x4
    size_bits: 8
    description: UART Status Register 1
    read_allowed: true
    write_allowed: false
    reset_value: 0xc0
    fields:
    - !Field
      name: PF
      bit_offset: 0
      bit_width: 1
      description: Parity Error Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FE
      bit_offset: 1
      bit_width: 1
      description: Framing Error Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NF
      bit_offset: 2
      bit_width: 1
      description: Noise Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OR
      bit_offset: 3
      bit_width: 1
      description: Receiver Overrun Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IDLE
      bit_offset: 4
      bit_width: 1
      description: Idle Line Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDRF
      bit_offset: 5
      bit_width: 1
      description: Receive Data Register Full Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TC
      bit_offset: 6
      bit_width: 1
      description: Transmit Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDRE
      bit_offset: 7
      bit_width: 1
      description: Transmit Data Register Empty Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: S2
    addr: 0x5
    size_bits: 8
    description: UART Status Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RAF
      bit_offset: 0
      bit_width: 1
      description: Receiver Active Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BRK13
      bit_offset: 2
      bit_width: 1
      description: Break Transmit Character Length
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWUID
      bit_offset: 3
      bit_width: 1
      description: Receive Wakeup Idle Detect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXINV
      bit_offset: 4
      bit_width: 1
      description: Receive Data Inversion
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MSBF
      bit_offset: 5
      bit_width: 1
      description: Most Significant Bit First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEDGIF
      bit_offset: 6
      bit_width: 1
      description: RxD Pin Active Edge Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C3
    addr: 0x6
    size_bits: 8
    description: UART Control Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PEIE
      bit_offset: 0
      bit_width: 1
      description: Parity Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FEIE
      bit_offset: 1
      bit_width: 1
      description: Framing Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NEIE
      bit_offset: 2
      bit_width: 1
      description: Noise Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ORIE
      bit_offset: 3
      bit_width: 1
      description: Overrun Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXINV
      bit_offset: 4
      bit_width: 1
      description: Transmit Data Inversion.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXDIR
      bit_offset: 5
      bit_width: 1
      description: Transmitter Pin Data Direction in Single-Wire mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: T8
      bit_offset: 6
      bit_width: 1
      description: Transmit Bit 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: R8
      bit_offset: 7
      bit_width: 1
      description: Received Bit 8
      read_allowed: true
      write_allowed: false
  - !Register
    name: D
    addr: 0x7
    size_bits: 8
    description: UART Data Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RT
      bit_offset: 0
      bit_width: 8
      description: Reads return the contents of the read-only receive data register
        and writes go to the write-only transmit data register
      read_allowed: true
      write_allowed: true
  - !Register
    name: MA1
    addr: 0x8
    size_bits: 8
    description: UART Match Address Registers 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 8
      description: Match Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: MA2
    addr: 0x9
    size_bits: 8
    description: UART Match Address Registers 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 8
      description: Match Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: C4
    addr: 0xa
    size_bits: 8
    description: UART Control Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BRFA
      bit_offset: 0
      bit_width: 5
      description: Baud Rate Fine Adjust
      read_allowed: true
      write_allowed: true
    - !Field
      name: M10
      bit_offset: 5
      bit_width: 1
      description: 10-bit Mode select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAEN2
      bit_offset: 6
      bit_width: 1
      description: Match Address Mode Enable 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAEN1
      bit_offset: 7
      bit_width: 1
      description: Match Address Mode Enable 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C5
    addr: 0xb
    size_bits: 8
    description: UART Control Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ILDMAS
      bit_offset: 4
      bit_width: 1
      description: Idle Line DMA Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDMAS
      bit_offset: 5
      bit_width: 1
      description: Receiver Full DMA Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDMAS
      bit_offset: 7
      bit_width: 1
      description: Transmitter DMA Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ED
    addr: 0xc
    size_bits: 8
    description: UART Extended Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PARITYE
      bit_offset: 6
      bit_width: 1
      description: The current received dataword contained in D and C3[R8] was received
        with a parity error.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOISY
      bit_offset: 7
      bit_width: 1
      description: The current received dataword contained in D and C3[R8] was received
        with noise.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MODEM
    addr: 0xd
    size_bits: 8
    description: UART Modem Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXCTSE
      bit_offset: 0
      bit_width: 1
      description: Transmitter clear-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRTSE
      bit_offset: 1
      bit_width: 1
      description: Transmitter request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRTSPOL
      bit_offset: 2
      bit_width: 1
      description: Transmitter request-to-send polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXRTSE
      bit_offset: 3
      bit_width: 1
      description: Receiver request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PFIFO
    addr: 0x10
    size_bits: 8
    description: UART FIFO Parameters
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXFIFOSIZE
      bit_offset: 0
      bit_width: 3
      description: Receive FIFO. Buffer Depth
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: RXFE
      bit_offset: 3
      bit_width: 1
      description: Receive FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXFIFOSIZE
      bit_offset: 4
      bit_width: 3
      description: Transmit FIFO. Buffer Depth
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: TXFE
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CFIFO
    addr: 0x11
    size_bits: 8
    description: UART FIFO Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXUFE
      bit_offset: 0
      bit_width: 1
      description: Receive FIFO Underflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXOFE
      bit_offset: 1
      bit_width: 1
      description: Transmit FIFO Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXOFE
      bit_offset: 2
      bit_width: 1
      description: Receive FIFO Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXFLUSH
      bit_offset: 6
      bit_width: 1
      description: Receive FIFO/Buffer Flush
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXFLUSH
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO/Buffer Flush
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SFIFO
    addr: 0x12
    size_bits: 8
    description: UART FIFO Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc0
    fields:
    - !Field
      name: RXUF
      bit_offset: 0
      bit_width: 1
      description: Receiver Buffer Underflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXOF
      bit_offset: 1
      bit_width: 1
      description: Transmitter Buffer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXOF
      bit_offset: 2
      bit_width: 1
      description: Receiver Buffer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEMPT
      bit_offset: 6
      bit_width: 1
      description: Receive Buffer/FIFO Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXEMPT
      bit_offset: 7
      bit_width: 1
      description: Transmit Buffer/FIFO Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TWFIFO
    addr: 0x13
    size_bits: 8
    description: UART FIFO Transmit Watermark
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXWATER
      bit_offset: 0
      bit_width: 8
      description: Transmit Watermark
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCFIFO
    addr: 0x14
    size_bits: 8
    description: UART FIFO Transmit Count
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXCOUNT
      bit_offset: 0
      bit_width: 8
      description: Transmit Counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: RWFIFO
    addr: 0x15
    size_bits: 8
    description: UART FIFO Receive Watermark
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: RXWATER
      bit_offset: 0
      bit_width: 8
      description: Receive Watermark
      read_allowed: true
      write_allowed: true
  - !Register
    name: RCFIFO
    addr: 0x16
    size_bits: 8
    description: UART FIFO Receive Count
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXCOUNT
      bit_offset: 0
      bit_width: 8
      description: Receive Counter
      read_allowed: true
      write_allowed: false
- !Module
  name: UART1
  description: Serial Communication Interface
  base_addr: 0x4006b000
  size: 0x40
  registers:
  - !Register
    name: BDH
    addr: 0x0
    size_bits: 8
    description: 'UART Baud Rate Registers: High'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SBR
      bit_offset: 0
      bit_width: 5
      description: UART Baud Rate Bits
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXEDGIE
      bit_offset: 6
      bit_width: 1
      description: RxD Input Active Edge Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: BDL
    addr: 0x1
    size_bits: 8
    description: 'UART Baud Rate Registers: Low'
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: SBR
      bit_offset: 0
      bit_width: 8
      description: UART Baud Rate Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: C1
    addr: 0x2
    size_bits: 8
    description: UART Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PT
      bit_offset: 0
      bit_width: 1
      description: Parity Type
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Parity Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ILT
      bit_offset: 2
      bit_width: 1
      description: Idle Line Type Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAKE
      bit_offset: 3
      bit_width: 1
      description: Receiver Wakeup Method Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M
      bit_offset: 4
      bit_width: 1
      description: 9-bit or 8-bit Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RSRC
      bit_offset: 5
      bit_width: 1
      description: Receiver Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOOPS
      bit_offset: 7
      bit_width: 1
      description: Loop Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C2
    addr: 0x3
    size_bits: 8
    description: UART Control Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SBK
      bit_offset: 0
      bit_width: 1
      description: Send Break
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWU
      bit_offset: 1
      bit_width: 1
      description: Receiver Wakeup Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RE
      bit_offset: 2
      bit_width: 1
      description: Receiver Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TE
      bit_offset: 3
      bit_width: 1
      description: Transmitter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ILIE
      bit_offset: 4
      bit_width: 1
      description: Idle Line Interrupt DMA Transfer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RIE
      bit_offset: 5
      bit_width: 1
      description: Receiver Full Interrupt or DMA Transfer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCIE
      bit_offset: 6
      bit_width: 1
      description: Transmission Complete Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIE
      bit_offset: 7
      bit_width: 1
      description: Transmitter Interrupt or DMA Transfer Enable.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: S1
    addr: 0x4
    size_bits: 8
    description: UART Status Register 1
    read_allowed: true
    write_allowed: false
    reset_value: 0xc0
    fields:
    - !Field
      name: PF
      bit_offset: 0
      bit_width: 1
      description: Parity Error Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FE
      bit_offset: 1
      bit_width: 1
      description: Framing Error Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NF
      bit_offset: 2
      bit_width: 1
      description: Noise Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OR
      bit_offset: 3
      bit_width: 1
      description: Receiver Overrun Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IDLE
      bit_offset: 4
      bit_width: 1
      description: Idle Line Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDRF
      bit_offset: 5
      bit_width: 1
      description: Receive Data Register Full Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TC
      bit_offset: 6
      bit_width: 1
      description: Transmit Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDRE
      bit_offset: 7
      bit_width: 1
      description: Transmit Data Register Empty Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: S2
    addr: 0x5
    size_bits: 8
    description: UART Status Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RAF
      bit_offset: 0
      bit_width: 1
      description: Receiver Active Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BRK13
      bit_offset: 2
      bit_width: 1
      description: Break Transmit Character Length
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWUID
      bit_offset: 3
      bit_width: 1
      description: Receive Wakeup Idle Detect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXINV
      bit_offset: 4
      bit_width: 1
      description: Receive Data Inversion
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MSBF
      bit_offset: 5
      bit_width: 1
      description: Most Significant Bit First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEDGIF
      bit_offset: 6
      bit_width: 1
      description: RxD Pin Active Edge Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C3
    addr: 0x6
    size_bits: 8
    description: UART Control Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PEIE
      bit_offset: 0
      bit_width: 1
      description: Parity Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FEIE
      bit_offset: 1
      bit_width: 1
      description: Framing Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NEIE
      bit_offset: 2
      bit_width: 1
      description: Noise Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ORIE
      bit_offset: 3
      bit_width: 1
      description: Overrun Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXINV
      bit_offset: 4
      bit_width: 1
      description: Transmit Data Inversion.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXDIR
      bit_offset: 5
      bit_width: 1
      description: Transmitter Pin Data Direction in Single-Wire mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: T8
      bit_offset: 6
      bit_width: 1
      description: Transmit Bit 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: R8
      bit_offset: 7
      bit_width: 1
      description: Received Bit 8
      read_allowed: true
      write_allowed: false
  - !Register
    name: D
    addr: 0x7
    size_bits: 8
    description: UART Data Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RT
      bit_offset: 0
      bit_width: 8
      description: Reads return the contents of the read-only receive data register
        and writes go to the write-only transmit data register
      read_allowed: true
      write_allowed: true
  - !Register
    name: MA1
    addr: 0x8
    size_bits: 8
    description: UART Match Address Registers 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 8
      description: Match Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: MA2
    addr: 0x9
    size_bits: 8
    description: UART Match Address Registers 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 8
      description: Match Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: C4
    addr: 0xa
    size_bits: 8
    description: UART Control Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BRFA
      bit_offset: 0
      bit_width: 5
      description: Baud Rate Fine Adjust
      read_allowed: true
      write_allowed: true
    - !Field
      name: M10
      bit_offset: 5
      bit_width: 1
      description: 10-bit Mode select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAEN2
      bit_offset: 6
      bit_width: 1
      description: Match Address Mode Enable 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAEN1
      bit_offset: 7
      bit_width: 1
      description: Match Address Mode Enable 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C5
    addr: 0xb
    size_bits: 8
    description: UART Control Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ILDMAS
      bit_offset: 4
      bit_width: 1
      description: Idle Line DMA Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDMAS
      bit_offset: 5
      bit_width: 1
      description: Receiver Full DMA Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDMAS
      bit_offset: 7
      bit_width: 1
      description: Transmitter DMA Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ED
    addr: 0xc
    size_bits: 8
    description: UART Extended Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PARITYE
      bit_offset: 6
      bit_width: 1
      description: The current received dataword contained in D and C3[R8] was received
        with a parity error.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOISY
      bit_offset: 7
      bit_width: 1
      description: The current received dataword contained in D and C3[R8] was received
        with noise.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MODEM
    addr: 0xd
    size_bits: 8
    description: UART Modem Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXCTSE
      bit_offset: 0
      bit_width: 1
      description: Transmitter clear-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRTSE
      bit_offset: 1
      bit_width: 1
      description: Transmitter request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRTSPOL
      bit_offset: 2
      bit_width: 1
      description: Transmitter request-to-send polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXRTSE
      bit_offset: 3
      bit_width: 1
      description: Receiver request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PFIFO
    addr: 0x10
    size_bits: 8
    description: UART FIFO Parameters
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXFIFOSIZE
      bit_offset: 0
      bit_width: 3
      description: Receive FIFO. Buffer Depth
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: RXFE
      bit_offset: 3
      bit_width: 1
      description: Receive FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXFIFOSIZE
      bit_offset: 4
      bit_width: 3
      description: Transmit FIFO. Buffer Depth
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: TXFE
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CFIFO
    addr: 0x11
    size_bits: 8
    description: UART FIFO Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXUFE
      bit_offset: 0
      bit_width: 1
      description: Receive FIFO Underflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXOFE
      bit_offset: 1
      bit_width: 1
      description: Transmit FIFO Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXOFE
      bit_offset: 2
      bit_width: 1
      description: Receive FIFO Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXFLUSH
      bit_offset: 6
      bit_width: 1
      description: Receive FIFO/Buffer Flush
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXFLUSH
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO/Buffer Flush
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SFIFO
    addr: 0x12
    size_bits: 8
    description: UART FIFO Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc0
    fields:
    - !Field
      name: RXUF
      bit_offset: 0
      bit_width: 1
      description: Receiver Buffer Underflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXOF
      bit_offset: 1
      bit_width: 1
      description: Transmitter Buffer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXOF
      bit_offset: 2
      bit_width: 1
      description: Receiver Buffer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEMPT
      bit_offset: 6
      bit_width: 1
      description: Receive Buffer/FIFO Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXEMPT
      bit_offset: 7
      bit_width: 1
      description: Transmit Buffer/FIFO Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TWFIFO
    addr: 0x13
    size_bits: 8
    description: UART FIFO Transmit Watermark
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXWATER
      bit_offset: 0
      bit_width: 8
      description: Transmit Watermark
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCFIFO
    addr: 0x14
    size_bits: 8
    description: UART FIFO Transmit Count
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXCOUNT
      bit_offset: 0
      bit_width: 8
      description: Transmit Counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: RWFIFO
    addr: 0x15
    size_bits: 8
    description: UART FIFO Receive Watermark
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: RXWATER
      bit_offset: 0
      bit_width: 8
      description: Receive Watermark
      read_allowed: true
      write_allowed: true
  - !Register
    name: RCFIFO
    addr: 0x16
    size_bits: 8
    description: UART FIFO Receive Count
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXCOUNT
      bit_offset: 0
      bit_width: 8
      description: Receive Counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: C7816
    addr: 0x18
    size_bits: 8
    description: UART 7816 Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ISO_7816E
      bit_offset: 0
      bit_width: 1
      description: ISO-7816 Functionality Enabled
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TTYPE
      bit_offset: 1
      bit_width: 1
      description: Transfer Type
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INIT
      bit_offset: 2
      bit_width: 1
      description: Detect Initial Character
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ANACK
      bit_offset: 3
      bit_width: 1
      description: Generate NACK on Error
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ONACK
      bit_offset: 4
      bit_width: 1
      description: Generate NACK on Overflow
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: IE7816
    addr: 0x19
    size_bits: 8
    description: UART 7816 Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXTE
      bit_offset: 0
      bit_width: 1
      description: Receive Threshold Exceeded Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXTE
      bit_offset: 1
      bit_width: 1
      description: Transmit Threshold Exceeded Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GTVE
      bit_offset: 2
      bit_width: 1
      description: Guard Timer Violated Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADTE
      bit_offset: 3
      bit_width: 1
      description: ATR Duration Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INITDE
      bit_offset: 4
      bit_width: 1
      description: Initial Character Detected Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BWTE
      bit_offset: 5
      bit_width: 1
      description: Block Wait Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CWTE
      bit_offset: 6
      bit_width: 1
      description: Character Wait Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WTE
      bit_offset: 7
      bit_width: 1
      description: Wait Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: IS7816
    addr: 0x1a
    size_bits: 8
    description: UART 7816 Interrupt Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXT
      bit_offset: 0
      bit_width: 1
      description: Receive Threshold Exceeded Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXT
      bit_offset: 1
      bit_width: 1
      description: Transmit Threshold Exceeded Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GTV
      bit_offset: 2
      bit_width: 1
      description: Guard Timer Violated Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADT
      bit_offset: 3
      bit_width: 1
      description: ATR Duration Time Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INITD
      bit_offset: 4
      bit_width: 1
      description: Initial Character Detected Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BWT
      bit_offset: 5
      bit_width: 1
      description: Block Wait Timer Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CWT
      bit_offset: 6
      bit_width: 1
      description: Character Wait Timer Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WT
      bit_offset: 7
      bit_width: 1
      description: Wait Timer Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WP7816
    addr: 0x1b
    size_bits: 8
    description: UART 7816 Wait Parameter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WTX
      bit_offset: 0
      bit_width: 8
      description: Wait Time Multiplier (C7816[TTYPE] = 1)
      read_allowed: true
      write_allowed: true
  - !Register
    name: WN7816
    addr: 0x1c
    size_bits: 8
    description: UART 7816 Wait N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GTN
      bit_offset: 0
      bit_width: 8
      description: Guard Band N
      read_allowed: true
      write_allowed: true
  - !Register
    name: WF7816
    addr: 0x1d
    size_bits: 8
    description: UART 7816 Wait FD Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: GTFD
      bit_offset: 0
      bit_width: 8
      description: FD Multiplier
      read_allowed: true
      write_allowed: true
  - !Register
    name: ET7816
    addr: 0x1e
    size_bits: 8
    description: UART 7816 Error Threshold Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXTHRESHOLD
      bit_offset: 0
      bit_width: 4
      description: Receive NACK Threshold
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXTHRESHOLD
      bit_offset: 4
      bit_width: 4
      description: Transmit NACK Threshold
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TL7816
    addr: 0x1f
    size_bits: 8
    description: UART 7816 Transmit Length Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TLEN
      bit_offset: 0
      bit_width: 8
      description: Transmit Length
      read_allowed: true
      write_allowed: true
  - !Register
    name: AP7816A_T0
    addr: 0x3a
    size_bits: 8
    description: UART 7816 ATR Duration Timer Register A
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADTI_H
      bit_offset: 0
      bit_width: 8
      description: ATR Duration Time Integer High (C7816[TTYPE] = 0)
      read_allowed: true
      write_allowed: true
  - !Register
    name: AP7816B_T0
    addr: 0x3b
    size_bits: 8
    description: UART 7816 ATR Duration Timer Register B
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADTI_L
      bit_offset: 0
      bit_width: 8
      description: ATR Duration Time Integer Low (C7816[TTYPE] = 0)
      read_allowed: true
      write_allowed: true
  - !Register
    name: WP7816A_T0
    addr: 0x3c
    size_bits: 8
    description: UART 7816 Wait Parameter Register A
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WI_H
      bit_offset: 0
      bit_width: 8
      description: Wait Time Integer High (C7816[TTYPE] = 0)
      read_allowed: true
      write_allowed: true
  - !Register
    name: WP7816A_T1
    addr: 0x3c
    size_bits: 8
    description: UART 7816 Wait Parameter Register A
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BWI_H
      bit_offset: 0
      bit_width: 8
      description: Block Wait Time Integer High (C7816[TTYPE] = 1)
      read_allowed: true
      write_allowed: true
  - !Register
    name: WP7816B_T0
    addr: 0x3d
    size_bits: 8
    description: UART 7816 Wait Parameter Register B
    read_allowed: true
    write_allowed: true
    reset_value: 0x14
    fields:
    - !Field
      name: WI_L
      bit_offset: 0
      bit_width: 8
      description: Wait Time Integer Low (C7816[TTYPE] = 0)
      read_allowed: true
      write_allowed: true
  - !Register
    name: WP7816B_T1
    addr: 0x3d
    size_bits: 8
    description: UART 7816 Wait Parameter Register B
    read_allowed: true
    write_allowed: true
    reset_value: 0x14
    fields:
    - !Field
      name: BWI_L
      bit_offset: 0
      bit_width: 8
      description: Block Wait Time Integer Low (C7816[TTYPE] = 1)
      read_allowed: true
      write_allowed: true
  - !Register
    name: WGP7816_T1
    addr: 0x3e
    size_bits: 8
    description: UART 7816 Wait and Guard Parameter Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x6
    fields:
    - !Field
      name: BGI
      bit_offset: 0
      bit_width: 4
      description: Block Guard Time Integer (C7816[TTYPE] = 1)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CWI1
      bit_offset: 4
      bit_width: 4
      description: Character Wait Time Integer 1 (C7816[TTYPE] = 1)
      read_allowed: true
      write_allowed: true
  - !Register
    name: WP7816C_T1
    addr: 0x3f
    size_bits: 8
    description: UART 7816 Wait Parameter Register C
    read_allowed: true
    write_allowed: true
    reset_value: 0xb
    fields:
    - !Field
      name: CWI2
      bit_offset: 0
      bit_width: 5
      description: Character Wait Time Integer 2 (C7816[TTYPE] = 1)
      read_allowed: true
      write_allowed: true
- !Module
  name: UART2
  description: Serial Communication Interface
  base_addr: 0x4006c000
  size: 0x17
  registers:
  - !Register
    name: BDH
    addr: 0x0
    size_bits: 8
    description: 'UART Baud Rate Registers: High'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SBR
      bit_offset: 0
      bit_width: 5
      description: UART Baud Rate Bits
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXEDGIE
      bit_offset: 6
      bit_width: 1
      description: RxD Input Active Edge Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: BDL
    addr: 0x1
    size_bits: 8
    description: 'UART Baud Rate Registers: Low'
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: SBR
      bit_offset: 0
      bit_width: 8
      description: UART Baud Rate Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: C1
    addr: 0x2
    size_bits: 8
    description: UART Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PT
      bit_offset: 0
      bit_width: 1
      description: Parity Type
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Parity Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ILT
      bit_offset: 2
      bit_width: 1
      description: Idle Line Type Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAKE
      bit_offset: 3
      bit_width: 1
      description: Receiver Wakeup Method Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M
      bit_offset: 4
      bit_width: 1
      description: 9-bit or 8-bit Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RSRC
      bit_offset: 5
      bit_width: 1
      description: Receiver Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOOPS
      bit_offset: 7
      bit_width: 1
      description: Loop Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C2
    addr: 0x3
    size_bits: 8
    description: UART Control Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SBK
      bit_offset: 0
      bit_width: 1
      description: Send Break
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWU
      bit_offset: 1
      bit_width: 1
      description: Receiver Wakeup Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RE
      bit_offset: 2
      bit_width: 1
      description: Receiver Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TE
      bit_offset: 3
      bit_width: 1
      description: Transmitter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ILIE
      bit_offset: 4
      bit_width: 1
      description: Idle Line Interrupt DMA Transfer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RIE
      bit_offset: 5
      bit_width: 1
      description: Receiver Full Interrupt or DMA Transfer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCIE
      bit_offset: 6
      bit_width: 1
      description: Transmission Complete Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIE
      bit_offset: 7
      bit_width: 1
      description: Transmitter Interrupt or DMA Transfer Enable.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: S1
    addr: 0x4
    size_bits: 8
    description: UART Status Register 1
    read_allowed: true
    write_allowed: false
    reset_value: 0xc0
    fields:
    - !Field
      name: PF
      bit_offset: 0
      bit_width: 1
      description: Parity Error Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FE
      bit_offset: 1
      bit_width: 1
      description: Framing Error Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NF
      bit_offset: 2
      bit_width: 1
      description: Noise Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OR
      bit_offset: 3
      bit_width: 1
      description: Receiver Overrun Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IDLE
      bit_offset: 4
      bit_width: 1
      description: Idle Line Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDRF
      bit_offset: 5
      bit_width: 1
      description: Receive Data Register Full Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TC
      bit_offset: 6
      bit_width: 1
      description: Transmit Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDRE
      bit_offset: 7
      bit_width: 1
      description: Transmit Data Register Empty Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: S2
    addr: 0x5
    size_bits: 8
    description: UART Status Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RAF
      bit_offset: 0
      bit_width: 1
      description: Receiver Active Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BRK13
      bit_offset: 2
      bit_width: 1
      description: Break Transmit Character Length
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWUID
      bit_offset: 3
      bit_width: 1
      description: Receive Wakeup Idle Detect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXINV
      bit_offset: 4
      bit_width: 1
      description: Receive Data Inversion
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MSBF
      bit_offset: 5
      bit_width: 1
      description: Most Significant Bit First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEDGIF
      bit_offset: 6
      bit_width: 1
      description: RxD Pin Active Edge Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C3
    addr: 0x6
    size_bits: 8
    description: UART Control Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PEIE
      bit_offset: 0
      bit_width: 1
      description: Parity Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FEIE
      bit_offset: 1
      bit_width: 1
      description: Framing Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NEIE
      bit_offset: 2
      bit_width: 1
      description: Noise Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ORIE
      bit_offset: 3
      bit_width: 1
      description: Overrun Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXINV
      bit_offset: 4
      bit_width: 1
      description: Transmit Data Inversion.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXDIR
      bit_offset: 5
      bit_width: 1
      description: Transmitter Pin Data Direction in Single-Wire mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: T8
      bit_offset: 6
      bit_width: 1
      description: Transmit Bit 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: R8
      bit_offset: 7
      bit_width: 1
      description: Received Bit 8
      read_allowed: true
      write_allowed: false
  - !Register
    name: D
    addr: 0x7
    size_bits: 8
    description: UART Data Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RT
      bit_offset: 0
      bit_width: 8
      description: Reads return the contents of the read-only receive data register
        and writes go to the write-only transmit data register
      read_allowed: true
      write_allowed: true
  - !Register
    name: MA1
    addr: 0x8
    size_bits: 8
    description: UART Match Address Registers 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 8
      description: Match Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: MA2
    addr: 0x9
    size_bits: 8
    description: UART Match Address Registers 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 8
      description: Match Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: C4
    addr: 0xa
    size_bits: 8
    description: UART Control Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BRFA
      bit_offset: 0
      bit_width: 5
      description: Baud Rate Fine Adjust
      read_allowed: true
      write_allowed: true
    - !Field
      name: M10
      bit_offset: 5
      bit_width: 1
      description: 10-bit Mode select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAEN2
      bit_offset: 6
      bit_width: 1
      description: Match Address Mode Enable 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAEN1
      bit_offset: 7
      bit_width: 1
      description: Match Address Mode Enable 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C5
    addr: 0xb
    size_bits: 8
    description: UART Control Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ILDMAS
      bit_offset: 4
      bit_width: 1
      description: Idle Line DMA Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDMAS
      bit_offset: 5
      bit_width: 1
      description: Receiver Full DMA Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDMAS
      bit_offset: 7
      bit_width: 1
      description: Transmitter DMA Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ED
    addr: 0xc
    size_bits: 8
    description: UART Extended Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PARITYE
      bit_offset: 6
      bit_width: 1
      description: The current received dataword contained in D and C3[R8] was received
        with a parity error.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOISY
      bit_offset: 7
      bit_width: 1
      description: The current received dataword contained in D and C3[R8] was received
        with noise.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MODEM
    addr: 0xd
    size_bits: 8
    description: UART Modem Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXCTSE
      bit_offset: 0
      bit_width: 1
      description: Transmitter clear-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRTSE
      bit_offset: 1
      bit_width: 1
      description: Transmitter request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRTSPOL
      bit_offset: 2
      bit_width: 1
      description: Transmitter request-to-send polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXRTSE
      bit_offset: 3
      bit_width: 1
      description: Receiver request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PFIFO
    addr: 0x10
    size_bits: 8
    description: UART FIFO Parameters
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXFIFOSIZE
      bit_offset: 0
      bit_width: 3
      description: Receive FIFO. Buffer Depth
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: RXFE
      bit_offset: 3
      bit_width: 1
      description: Receive FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXFIFOSIZE
      bit_offset: 4
      bit_width: 3
      description: Transmit FIFO. Buffer Depth
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: TXFE
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CFIFO
    addr: 0x11
    size_bits: 8
    description: UART FIFO Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXUFE
      bit_offset: 0
      bit_width: 1
      description: Receive FIFO Underflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXOFE
      bit_offset: 1
      bit_width: 1
      description: Transmit FIFO Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXOFE
      bit_offset: 2
      bit_width: 1
      description: Receive FIFO Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXFLUSH
      bit_offset: 6
      bit_width: 1
      description: Receive FIFO/Buffer Flush
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXFLUSH
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO/Buffer Flush
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SFIFO
    addr: 0x12
    size_bits: 8
    description: UART FIFO Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc0
    fields:
    - !Field
      name: RXUF
      bit_offset: 0
      bit_width: 1
      description: Receiver Buffer Underflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXOF
      bit_offset: 1
      bit_width: 1
      description: Transmitter Buffer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXOF
      bit_offset: 2
      bit_width: 1
      description: Receiver Buffer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEMPT
      bit_offset: 6
      bit_width: 1
      description: Receive Buffer/FIFO Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXEMPT
      bit_offset: 7
      bit_width: 1
      description: Transmit Buffer/FIFO Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TWFIFO
    addr: 0x13
    size_bits: 8
    description: UART FIFO Transmit Watermark
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXWATER
      bit_offset: 0
      bit_width: 8
      description: Transmit Watermark
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCFIFO
    addr: 0x14
    size_bits: 8
    description: UART FIFO Transmit Count
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXCOUNT
      bit_offset: 0
      bit_width: 8
      description: Transmit Counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: RWFIFO
    addr: 0x15
    size_bits: 8
    description: UART FIFO Receive Watermark
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: RXWATER
      bit_offset: 0
      bit_width: 8
      description: Receive Watermark
      read_allowed: true
      write_allowed: true
  - !Register
    name: RCFIFO
    addr: 0x16
    size_bits: 8
    description: UART FIFO Receive Count
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXCOUNT
      bit_offset: 0
      bit_width: 8
      description: Receive Counter
      read_allowed: true
      write_allowed: false
- !Module
  name: UART3
  description: Serial Communication Interface
  base_addr: 0x4006d000
  size: 0x40
  registers:
  - !Register
    name: BDH
    addr: 0x0
    size_bits: 8
    description: 'UART Baud Rate Registers: High'
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SBR
      bit_offset: 0
      bit_width: 5
      description: UART Baud Rate Bits
      read_allowed: true
      write_allowed: true
    - !Field
      name: RXEDGIE
      bit_offset: 6
      bit_width: 1
      description: RxD Input Active Edge Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: BDL
    addr: 0x1
    size_bits: 8
    description: 'UART Baud Rate Registers: Low'
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: SBR
      bit_offset: 0
      bit_width: 8
      description: UART Baud Rate Bits
      read_allowed: true
      write_allowed: true
  - !Register
    name: C1
    addr: 0x2
    size_bits: 8
    description: UART Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PT
      bit_offset: 0
      bit_width: 1
      description: Parity Type
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PE
      bit_offset: 1
      bit_width: 1
      description: Parity Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ILT
      bit_offset: 2
      bit_width: 1
      description: Idle Line Type Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WAKE
      bit_offset: 3
      bit_width: 1
      description: Receiver Wakeup Method Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: M
      bit_offset: 4
      bit_width: 1
      description: 9-bit or 8-bit Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RSRC
      bit_offset: 5
      bit_width: 1
      description: Receiver Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOOPS
      bit_offset: 7
      bit_width: 1
      description: Loop Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C2
    addr: 0x3
    size_bits: 8
    description: UART Control Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SBK
      bit_offset: 0
      bit_width: 1
      description: Send Break
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWU
      bit_offset: 1
      bit_width: 1
      description: Receiver Wakeup Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RE
      bit_offset: 2
      bit_width: 1
      description: Receiver Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TE
      bit_offset: 3
      bit_width: 1
      description: Transmitter Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ILIE
      bit_offset: 4
      bit_width: 1
      description: Idle Line Interrupt DMA Transfer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RIE
      bit_offset: 5
      bit_width: 1
      description: Receiver Full Interrupt or DMA Transfer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TCIE
      bit_offset: 6
      bit_width: 1
      description: Transmission Complete Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TIE
      bit_offset: 7
      bit_width: 1
      description: Transmitter Interrupt or DMA Transfer Enable.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: S1
    addr: 0x4
    size_bits: 8
    description: UART Status Register 1
    read_allowed: true
    write_allowed: false
    reset_value: 0xc0
    fields:
    - !Field
      name: PF
      bit_offset: 0
      bit_width: 1
      description: Parity Error Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FE
      bit_offset: 1
      bit_width: 1
      description: Framing Error Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NF
      bit_offset: 2
      bit_width: 1
      description: Noise Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OR
      bit_offset: 3
      bit_width: 1
      description: Receiver Overrun Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IDLE
      bit_offset: 4
      bit_width: 1
      description: Idle Line Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDRF
      bit_offset: 5
      bit_width: 1
      description: Receive Data Register Full Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TC
      bit_offset: 6
      bit_width: 1
      description: Transmit Complete Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDRE
      bit_offset: 7
      bit_width: 1
      description: Transmit Data Register Empty Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: S2
    addr: 0x5
    size_bits: 8
    description: UART Status Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RAF
      bit_offset: 0
      bit_width: 1
      description: Receiver Active Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BRK13
      bit_offset: 2
      bit_width: 1
      description: Break Transmit Character Length
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RWUID
      bit_offset: 3
      bit_width: 1
      description: Receive Wakeup Idle Detect
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXINV
      bit_offset: 4
      bit_width: 1
      description: Receive Data Inversion
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MSBF
      bit_offset: 5
      bit_width: 1
      description: Most Significant Bit First
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEDGIF
      bit_offset: 6
      bit_width: 1
      description: RxD Pin Active Edge Interrupt Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C3
    addr: 0x6
    size_bits: 8
    description: UART Control Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PEIE
      bit_offset: 0
      bit_width: 1
      description: Parity Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: FEIE
      bit_offset: 1
      bit_width: 1
      description: Framing Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NEIE
      bit_offset: 2
      bit_width: 1
      description: Noise Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ORIE
      bit_offset: 3
      bit_width: 1
      description: Overrun Error Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXINV
      bit_offset: 4
      bit_width: 1
      description: Transmit Data Inversion.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXDIR
      bit_offset: 5
      bit_width: 1
      description: Transmitter Pin Data Direction in Single-Wire mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: T8
      bit_offset: 6
      bit_width: 1
      description: Transmit Bit 8
      read_allowed: true
      write_allowed: true
    - !Field
      name: R8
      bit_offset: 7
      bit_width: 1
      description: Received Bit 8
      read_allowed: true
      write_allowed: false
  - !Register
    name: D
    addr: 0x7
    size_bits: 8
    description: UART Data Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RT
      bit_offset: 0
      bit_width: 8
      description: Reads return the contents of the read-only receive data register
        and writes go to the write-only transmit data register
      read_allowed: true
      write_allowed: true
  - !Register
    name: MA1
    addr: 0x8
    size_bits: 8
    description: UART Match Address Registers 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 8
      description: Match Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: MA2
    addr: 0x9
    size_bits: 8
    description: UART Match Address Registers 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MA
      bit_offset: 0
      bit_width: 8
      description: Match Address
      read_allowed: true
      write_allowed: true
  - !Register
    name: C4
    addr: 0xa
    size_bits: 8
    description: UART Control Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BRFA
      bit_offset: 0
      bit_width: 5
      description: Baud Rate Fine Adjust
      read_allowed: true
      write_allowed: true
    - !Field
      name: M10
      bit_offset: 5
      bit_width: 1
      description: 10-bit Mode select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAEN2
      bit_offset: 6
      bit_width: 1
      description: Match Address Mode Enable 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MAEN1
      bit_offset: 7
      bit_width: 1
      description: Match Address Mode Enable 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C5
    addr: 0xb
    size_bits: 8
    description: UART Control Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ILDMAS
      bit_offset: 4
      bit_width: 1
      description: Idle Line DMA Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RDMAS
      bit_offset: 5
      bit_width: 1
      description: Receiver Full DMA Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TDMAS
      bit_offset: 7
      bit_width: 1
      description: Transmitter DMA Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ED
    addr: 0xc
    size_bits: 8
    description: UART Extended Data Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PARITYE
      bit_offset: 6
      bit_width: 1
      description: The current received dataword contained in D and C3[R8] was received
        with a parity error.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOISY
      bit_offset: 7
      bit_width: 1
      description: The current received dataword contained in D and C3[R8] was received
        with noise.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MODEM
    addr: 0xd
    size_bits: 8
    description: UART Modem Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXCTSE
      bit_offset: 0
      bit_width: 1
      description: Transmitter clear-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRTSE
      bit_offset: 1
      bit_width: 1
      description: Transmitter request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXRTSPOL
      bit_offset: 2
      bit_width: 1
      description: Transmitter request-to-send polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXRTSE
      bit_offset: 3
      bit_width: 1
      description: Receiver request-to-send enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PFIFO
    addr: 0x10
    size_bits: 8
    description: UART FIFO Parameters
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXFIFOSIZE
      bit_offset: 0
      bit_width: 3
      description: Receive FIFO. Buffer Depth
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: RXFE
      bit_offset: 3
      bit_width: 1
      description: Receive FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXFIFOSIZE
      bit_offset: 4
      bit_width: 3
      description: Transmit FIFO. Buffer Depth
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
    - !Field
      name: TXFE
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CFIFO
    addr: 0x11
    size_bits: 8
    description: UART FIFO Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXUFE
      bit_offset: 0
      bit_width: 1
      description: Receive FIFO Underflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXOFE
      bit_offset: 1
      bit_width: 1
      description: Transmit FIFO Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXOFE
      bit_offset: 2
      bit_width: 1
      description: Receive FIFO Overflow Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXFLUSH
      bit_offset: 6
      bit_width: 1
      description: Receive FIFO/Buffer Flush
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXFLUSH
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO/Buffer Flush
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SFIFO
    addr: 0x12
    size_bits: 8
    description: UART FIFO Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0xc0
    fields:
    - !Field
      name: RXUF
      bit_offset: 0
      bit_width: 1
      description: Receiver Buffer Underflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXOF
      bit_offset: 1
      bit_width: 1
      description: Transmitter Buffer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXOF
      bit_offset: 2
      bit_width: 1
      description: Receiver Buffer Overflow Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXEMPT
      bit_offset: 6
      bit_width: 1
      description: Receive Buffer/FIFO Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXEMPT
      bit_offset: 7
      bit_width: 1
      description: Transmit Buffer/FIFO Empty
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TWFIFO
    addr: 0x13
    size_bits: 8
    description: UART FIFO Transmit Watermark
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TXWATER
      bit_offset: 0
      bit_width: 8
      description: Transmit Watermark
      read_allowed: true
      write_allowed: true
  - !Register
    name: TCFIFO
    addr: 0x14
    size_bits: 8
    description: UART FIFO Transmit Count
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TXCOUNT
      bit_offset: 0
      bit_width: 8
      description: Transmit Counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: RWFIFO
    addr: 0x15
    size_bits: 8
    description: UART FIFO Receive Watermark
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: RXWATER
      bit_offset: 0
      bit_width: 8
      description: Receive Watermark
      read_allowed: true
      write_allowed: true
  - !Register
    name: RCFIFO
    addr: 0x16
    size_bits: 8
    description: UART FIFO Receive Count
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: RXCOUNT
      bit_offset: 0
      bit_width: 8
      description: Receive Counter
      read_allowed: true
      write_allowed: false
  - !Register
    name: C7816
    addr: 0x18
    size_bits: 8
    description: UART 7816 Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ISO_7816E
      bit_offset: 0
      bit_width: 1
      description: ISO-7816 Functionality Enabled
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TTYPE
      bit_offset: 1
      bit_width: 1
      description: Transfer Type
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INIT
      bit_offset: 2
      bit_width: 1
      description: Detect Initial Character
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ANACK
      bit_offset: 3
      bit_width: 1
      description: Generate NACK on Error
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ONACK
      bit_offset: 4
      bit_width: 1
      description: Generate NACK on Overflow
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: IE7816
    addr: 0x19
    size_bits: 8
    description: UART 7816 Interrupt Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXTE
      bit_offset: 0
      bit_width: 1
      description: Receive Threshold Exceeded Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXTE
      bit_offset: 1
      bit_width: 1
      description: Transmit Threshold Exceeded Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GTVE
      bit_offset: 2
      bit_width: 1
      description: Guard Timer Violated Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADTE
      bit_offset: 3
      bit_width: 1
      description: ATR Duration Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INITDE
      bit_offset: 4
      bit_width: 1
      description: Initial Character Detected Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BWTE
      bit_offset: 5
      bit_width: 1
      description: Block Wait Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CWTE
      bit_offset: 6
      bit_width: 1
      description: Character Wait Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WTE
      bit_offset: 7
      bit_width: 1
      description: Wait Timer Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: IS7816
    addr: 0x1a
    size_bits: 8
    description: UART 7816 Interrupt Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXT
      bit_offset: 0
      bit_width: 1
      description: Receive Threshold Exceeded Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXT
      bit_offset: 1
      bit_width: 1
      description: Transmit Threshold Exceeded Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: GTV
      bit_offset: 2
      bit_width: 1
      description: Guard Timer Violated Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ADT
      bit_offset: 3
      bit_width: 1
      description: ATR Duration Time Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INITD
      bit_offset: 4
      bit_width: 1
      description: Initial Character Detected Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BWT
      bit_offset: 5
      bit_width: 1
      description: Block Wait Timer Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CWT
      bit_offset: 6
      bit_width: 1
      description: Character Wait Timer Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WT
      bit_offset: 7
      bit_width: 1
      description: Wait Timer Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: WP7816
    addr: 0x1b
    size_bits: 8
    description: UART 7816 Wait Parameter Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WTX
      bit_offset: 0
      bit_width: 8
      description: Wait Time Multiplier (C7816[TTYPE] = 1)
      read_allowed: true
      write_allowed: true
  - !Register
    name: WN7816
    addr: 0x1c
    size_bits: 8
    description: UART 7816 Wait N Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: GTN
      bit_offset: 0
      bit_width: 8
      description: Guard Band N
      read_allowed: true
      write_allowed: true
  - !Register
    name: WF7816
    addr: 0x1d
    size_bits: 8
    description: UART 7816 Wait FD Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x1
    fields:
    - !Field
      name: GTFD
      bit_offset: 0
      bit_width: 8
      description: FD Multiplier
      read_allowed: true
      write_allowed: true
  - !Register
    name: ET7816
    addr: 0x1e
    size_bits: 8
    description: UART 7816 Error Threshold Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RXTHRESHOLD
      bit_offset: 0
      bit_width: 4
      description: Receive NACK Threshold
      read_allowed: true
      write_allowed: true
    - !Field
      name: TXTHRESHOLD
      bit_offset: 4
      bit_width: 4
      description: Transmit NACK Threshold
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TL7816
    addr: 0x1f
    size_bits: 8
    description: UART 7816 Transmit Length Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TLEN
      bit_offset: 0
      bit_width: 8
      description: Transmit Length
      read_allowed: true
      write_allowed: true
  - !Register
    name: AP7816A_T0
    addr: 0x3a
    size_bits: 8
    description: UART 7816 ATR Duration Timer Register A
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADTI_H
      bit_offset: 0
      bit_width: 8
      description: ATR Duration Time Integer High (C7816[TTYPE] = 0)
      read_allowed: true
      write_allowed: true
  - !Register
    name: AP7816B_T0
    addr: 0x3b
    size_bits: 8
    description: UART 7816 ATR Duration Timer Register B
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ADTI_L
      bit_offset: 0
      bit_width: 8
      description: ATR Duration Time Integer Low (C7816[TTYPE] = 0)
      read_allowed: true
      write_allowed: true
  - !Register
    name: WP7816A_T0
    addr: 0x3c
    size_bits: 8
    description: UART 7816 Wait Parameter Register A
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WI_H
      bit_offset: 0
      bit_width: 8
      description: Wait Time Integer High (C7816[TTYPE] = 0)
      read_allowed: true
      write_allowed: true
  - !Register
    name: WP7816A_T1
    addr: 0x3c
    size_bits: 8
    description: UART 7816 Wait Parameter Register A
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: BWI_H
      bit_offset: 0
      bit_width: 8
      description: Block Wait Time Integer High (C7816[TTYPE] = 1)
      read_allowed: true
      write_allowed: true
  - !Register
    name: WP7816B_T0
    addr: 0x3d
    size_bits: 8
    description: UART 7816 Wait Parameter Register B
    read_allowed: true
    write_allowed: true
    reset_value: 0x14
    fields:
    - !Field
      name: WI_L
      bit_offset: 0
      bit_width: 8
      description: Wait Time Integer Low (C7816[TTYPE] = 0)
      read_allowed: true
      write_allowed: true
  - !Register
    name: WP7816B_T1
    addr: 0x3d
    size_bits: 8
    description: UART 7816 Wait Parameter Register B
    read_allowed: true
    write_allowed: true
    reset_value: 0x14
    fields:
    - !Field
      name: BWI_L
      bit_offset: 0
      bit_width: 8
      description: Block Wait Time Integer Low (C7816[TTYPE] = 1)
      read_allowed: true
      write_allowed: true
  - !Register
    name: WGP7816_T1
    addr: 0x3e
    size_bits: 8
    description: UART 7816 Wait and Guard Parameter Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x6
    fields:
    - !Field
      name: BGI
      bit_offset: 0
      bit_width: 4
      description: Block Guard Time Integer (C7816[TTYPE] = 1)
      read_allowed: true
      write_allowed: true
    - !Field
      name: CWI1
      bit_offset: 4
      bit_width: 4
      description: Character Wait Time Integer 1 (C7816[TTYPE] = 1)
      read_allowed: true
      write_allowed: true
  - !Register
    name: WP7816C_T1
    addr: 0x3f
    size_bits: 8
    description: UART 7816 Wait Parameter Register C
    read_allowed: true
    write_allowed: true
    reset_value: 0xb
    fields:
    - !Field
      name: CWI2
      bit_offset: 0
      bit_width: 5
      description: Character Wait Time Integer 2 (C7816[TTYPE] = 1)
      read_allowed: true
      write_allowed: true
- !Module
  name: VREF
  description: Voltage Reference
  base_addr: 0x4006f000
  size: 0x6
  registers:
  - !Register
    name: VREFH_TRM
    addr: 0x0
    size_bits: 8
    description: VREF Trim Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TRIM
      bit_offset: 0
      bit_width: 6
      description: Trim bits
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000000'
        63: '111111'
    - !Field
      name: CHOPEN
      bit_offset: 6
      bit_width: 1
      description: Chop oscillator enable. When set, internal chopping operation is
        enabled and the internal analog offset will be minimized.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: VREFH_SC
    addr: 0x1
    size_bits: 8
    description: VREF Status and Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MODE_LV
      bit_offset: 0
      bit_width: 2
      description: Buffer Mode selection
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: VREFST
      bit_offset: 2
      bit_width: 1
      description: Internal Voltage Reference stable
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ICOMPEN
      bit_offset: 5
      bit_width: 1
      description: Second order curvature compensation enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REGEN
      bit_offset: 6
      bit_width: 1
      description: Regulator enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VREFEN
      bit_offset: 7
      bit_width: 1
      description: Internal Voltage Reference enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: VREFL_TRM
    addr: 0x5
    size_bits: 8
    description: VREFL TRIM Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x3
    fields:
    - !Field
      name: VREFL_TRIM
      bit_offset: 0
      bit_width: 3
      description: These bits trim the VREFL reference voltage in steps of 10 mV
      read_allowed: true
      write_allowed: true
    - !Field
      name: VREFL_EN
      bit_offset: 3
      bit_width: 1
      description: This bit enables the VREFL (0.4 V) reference buffer.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VREFL_SEL
      bit_offset: 4
      bit_width: 1
      description: This bit selects between internal and external 1.2 V reference.
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: CMP0
  description: High-Speed Comparator (CMP), Voltage Reference (VREF) Digital-to-Analog
    Converter (DAC), and Analog Mux (ANMUX)
  base_addr: 0x40072000
  size: 0x6
  registers:
  - !Register
    name: CR0
    addr: 0x0
    size_bits: 8
    description: CMP Control Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HYSTCTR
      bit_offset: 0
      bit_width: 2
      description: Comparator hard block hysteresis control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FILTER_CNT
      bit_offset: 4
      bit_width: 3
      description: Filter Sample Count
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
  - !Register
    name: CR1
    addr: 0x1
    size_bits: 8
    description: CMP Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: Comparator Module Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OPE
      bit_offset: 1
      bit_width: 1
      description: Comparator Output Pin Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COS
      bit_offset: 2
      bit_width: 1
      description: Comparator Output Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INV
      bit_offset: 3
      bit_width: 1
      description: Comparator INVERT
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PMODE
      bit_offset: 4
      bit_width: 1
      description: Power Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIGM
      bit_offset: 5
      bit_width: 1
      description: Trigger Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WE
      bit_offset: 6
      bit_width: 1
      description: Windowing Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SE
      bit_offset: 7
      bit_width: 1
      description: Sample Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FPR
    addr: 0x2
    size_bits: 8
    description: CMP Filter Period Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FILT_PER
      bit_offset: 0
      bit_width: 8
      description: Filter Sample Period
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCR
    addr: 0x3
    size_bits: 8
    description: CMP Status and Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COUT
      bit_offset: 0
      bit_width: 1
      description: Analog Comparator Output
      read_allowed: true
      write_allowed: false
    - !Field
      name: CFF
      bit_offset: 1
      bit_width: 1
      description: Analog Comparator Flag Falling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFR
      bit_offset: 2
      bit_width: 1
      description: Analog Comparator Flag Rising
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IEF
      bit_offset: 3
      bit_width: 1
      description: Comparator Interrupt Enable Falling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IER
      bit_offset: 4
      bit_width: 1
      description: Comparator Interrupt Enable Rising
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMAEN
      bit_offset: 6
      bit_width: 1
      description: DMA Enable Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DACCR
    addr: 0x4
    size_bits: 8
    description: DAC Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VOSEL
      bit_offset: 0
      bit_width: 6
      description: DAC Output Voltage Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: VRSEL
      bit_offset: 6
      bit_width: 1
      description: Supply Voltage Reference Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACEN
      bit_offset: 7
      bit_width: 1
      description: DAC Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MUXCR
    addr: 0x5
    size_bits: 8
    description: MUX Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MSEL
      bit_offset: 0
      bit_width: 3
      description: Minus Input Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: PSEL
      bit_offset: 3
      bit_width: 3
      description: Plus Input Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
- !Module
  name: CMP1
  description: High-Speed Comparator (CMP), Voltage Reference (VREF) Digital-to-Analog
    Converter (DAC), and Analog Mux (ANMUX)
  base_addr: 0x40072008
  size: 0x6
  registers:
  - !Register
    name: CR0
    addr: 0x0
    size_bits: 8
    description: CMP Control Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HYSTCTR
      bit_offset: 0
      bit_width: 2
      description: Comparator hard block hysteresis control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FILTER_CNT
      bit_offset: 4
      bit_width: 3
      description: Filter Sample Count
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
  - !Register
    name: CR1
    addr: 0x1
    size_bits: 8
    description: CMP Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: Comparator Module Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OPE
      bit_offset: 1
      bit_width: 1
      description: Comparator Output Pin Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COS
      bit_offset: 2
      bit_width: 1
      description: Comparator Output Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INV
      bit_offset: 3
      bit_width: 1
      description: Comparator INVERT
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PMODE
      bit_offset: 4
      bit_width: 1
      description: Power Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIGM
      bit_offset: 5
      bit_width: 1
      description: Trigger Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WE
      bit_offset: 6
      bit_width: 1
      description: Windowing Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SE
      bit_offset: 7
      bit_width: 1
      description: Sample Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FPR
    addr: 0x2
    size_bits: 8
    description: CMP Filter Period Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FILT_PER
      bit_offset: 0
      bit_width: 8
      description: Filter Sample Period
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCR
    addr: 0x3
    size_bits: 8
    description: CMP Status and Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COUT
      bit_offset: 0
      bit_width: 1
      description: Analog Comparator Output
      read_allowed: true
      write_allowed: false
    - !Field
      name: CFF
      bit_offset: 1
      bit_width: 1
      description: Analog Comparator Flag Falling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFR
      bit_offset: 2
      bit_width: 1
      description: Analog Comparator Flag Rising
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IEF
      bit_offset: 3
      bit_width: 1
      description: Comparator Interrupt Enable Falling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IER
      bit_offset: 4
      bit_width: 1
      description: Comparator Interrupt Enable Rising
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMAEN
      bit_offset: 6
      bit_width: 1
      description: DMA Enable Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DACCR
    addr: 0x4
    size_bits: 8
    description: DAC Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VOSEL
      bit_offset: 0
      bit_width: 6
      description: DAC Output Voltage Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: VRSEL
      bit_offset: 6
      bit_width: 1
      description: Supply Voltage Reference Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACEN
      bit_offset: 7
      bit_width: 1
      description: DAC Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MUXCR
    addr: 0x5
    size_bits: 8
    description: MUX Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MSEL
      bit_offset: 0
      bit_width: 3
      description: Minus Input Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: PSEL
      bit_offset: 3
      bit_width: 3
      description: Plus Input Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
- !Module
  name: CMP2
  description: High-Speed Comparator (CMP), Voltage Reference (VREF) Digital-to-Analog
    Converter (DAC), and Analog Mux (ANMUX)
  base_addr: 0x40072010
  size: 0x6
  registers:
  - !Register
    name: CR0
    addr: 0x0
    size_bits: 8
    description: CMP Control Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HYSTCTR
      bit_offset: 0
      bit_width: 2
      description: Comparator hard block hysteresis control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FILTER_CNT
      bit_offset: 4
      bit_width: 3
      description: Filter Sample Count
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
  - !Register
    name: CR1
    addr: 0x1
    size_bits: 8
    description: CMP Control Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: EN
      bit_offset: 0
      bit_width: 1
      description: Comparator Module Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: OPE
      bit_offset: 1
      bit_width: 1
      description: Comparator Output Pin Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COS
      bit_offset: 2
      bit_width: 1
      description: Comparator Output Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INV
      bit_offset: 3
      bit_width: 1
      description: Comparator INVERT
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PMODE
      bit_offset: 4
      bit_width: 1
      description: Power Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TRIGM
      bit_offset: 5
      bit_width: 1
      description: Trigger Mode Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WE
      bit_offset: 6
      bit_width: 1
      description: Windowing Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SE
      bit_offset: 7
      bit_width: 1
      description: Sample Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FPR
    addr: 0x2
    size_bits: 8
    description: CMP Filter Period Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FILT_PER
      bit_offset: 0
      bit_width: 8
      description: Filter Sample Period
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCR
    addr: 0x3
    size_bits: 8
    description: CMP Status and Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COUT
      bit_offset: 0
      bit_width: 1
      description: Analog Comparator Output
      read_allowed: true
      write_allowed: false
    - !Field
      name: CFF
      bit_offset: 1
      bit_width: 1
      description: Analog Comparator Flag Falling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFR
      bit_offset: 2
      bit_width: 1
      description: Analog Comparator Flag Rising
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IEF
      bit_offset: 3
      bit_width: 1
      description: Comparator Interrupt Enable Falling
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: IER
      bit_offset: 4
      bit_width: 1
      description: Comparator Interrupt Enable Rising
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DMAEN
      bit_offset: 6
      bit_width: 1
      description: DMA Enable Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DACCR
    addr: 0x4
    size_bits: 8
    description: DAC Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VOSEL
      bit_offset: 0
      bit_width: 6
      description: DAC Output Voltage Select
      read_allowed: true
      write_allowed: true
    - !Field
      name: VRSEL
      bit_offset: 6
      bit_width: 1
      description: Supply Voltage Reference Source Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DACEN
      bit_offset: 7
      bit_width: 1
      description: DAC Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MUXCR
    addr: 0x5
    size_bits: 8
    description: MUX Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MSEL
      bit_offset: 0
      bit_width: 3
      description: Minus Input Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: PSEL
      bit_offset: 3
      bit_width: 3
      description: Plus Input Mux Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
- !Module
  name: SPI0
  description: Serial Peripheral Interface
  base_addr: 0x40075000
  size: 0x8
  registers:
  - !Register
    name: S
    addr: 0x0
    size_bits: 8
    description: SPI Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x20
    fields:
    - !Field
      name: RFIFOEF
      bit_offset: 0
      bit_width: 1
      description: SPI read FIFO empty flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXFULLF
      bit_offset: 1
      bit_width: 1
      description: Transmit FIFO full flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TNEAREF
      bit_offset: 2
      bit_width: 1
      description: Transmit FIFO nearly empty flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RNFULLF
      bit_offset: 3
      bit_width: 1
      description: Receive FIFO nearly full flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MODF
      bit_offset: 4
      bit_width: 1
      description: Master Mode Fault Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPTEF
      bit_offset: 5
      bit_width: 1
      description: SPI Transmit Buffer Empty Flag (when FIFO is not supported or not
        enabled) or SPI transmit FIFO empty flag (when FIFO is supported and enabled)
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPMF
      bit_offset: 6
      bit_width: 1
      description: SPI Match Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPRF
      bit_offset: 7
      bit_width: 1
      description: SPI Read Buffer Full Flag (when FIFO is not supported or not enabled)
        or SPI read FIFO FULL flag (when FIFO is supported and enabled)
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: BR
    addr: 0x1
    size_bits: 8
    description: SPI Baud Rate Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SPR
      bit_offset: 0
      bit_width: 4
      description: SPI Baud Rate Divisor
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
    - !Field
      name: SPPR
      bit_offset: 4
      bit_width: 3
      description: SPI Baud Rate Prescale Divisor
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
  - !Register
    name: C2
    addr: 0x2
    size_bits: 8
    description: SPI Control Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SPC0
      bit_offset: 0
      bit_width: 1
      description: SPI Pin Control 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPISWAI
      bit_offset: 1
      bit_width: 1
      description: SPI Stop in Wait Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXDMAE
      bit_offset: 2
      bit_width: 1
      description: Receive DMA enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BIDIROE
      bit_offset: 3
      bit_width: 1
      description: Bidirectional Mode Output Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MODFEN
      bit_offset: 4
      bit_width: 1
      description: Master Mode-Fault Function Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXDMAE
      bit_offset: 5
      bit_width: 1
      description: Transmit DMA enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPIMODE
      bit_offset: 6
      bit_width: 1
      description: SPI 8-bit or 16-bit mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPMIE
      bit_offset: 7
      bit_width: 1
      description: SPI Match Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C1
    addr: 0x3
    size_bits: 8
    description: SPI Control Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: LSBFE
      bit_offset: 0
      bit_width: 1
      description: LSB First (shifter direction)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SSOE
      bit_offset: 1
      bit_width: 1
      description: Slave Select Output Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPHA
      bit_offset: 2
      bit_width: 1
      description: Clock Phase
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOL
      bit_offset: 3
      bit_width: 1
      description: Clock Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MSTR
      bit_offset: 4
      bit_width: 1
      description: Master/Slave Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPTIE
      bit_offset: 5
      bit_width: 1
      description: SPI Transmit Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPE
      bit_offset: 6
      bit_width: 1
      description: SPI System Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPIE
      bit_offset: 7
      bit_width: 1
      description: 'SPI Interrupt Enable: for SPRF and MODF (when FIFO is not supported
        or not enabled) or for read FIFO (when FIFO is supported and enabled)'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ML
    addr: 0x4
    size_bits: 8
    description: SPI Match Register low
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: Bits
      bit_offset: 0
      bit_width: 8
      description: Hardware compare value (low byte)
      read_allowed: true
      write_allowed: true
  - !Register
    name: MH
    addr: 0x5
    size_bits: 8
    description: SPI match register high
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: Bits
      bit_offset: 0
      bit_width: 8
      description: Hardware compare value (high byte)
      read_allowed: true
      write_allowed: true
  - !Register
    name: DL
    addr: 0x6
    size_bits: 8
    description: SPI Data Register low
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: Bits
      bit_offset: 0
      bit_width: 8
      description: Data (low byte)
      read_allowed: true
      write_allowed: true
  - !Register
    name: DH
    addr: 0x7
    size_bits: 8
    description: SPI data register high
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: Bits
      bit_offset: 0
      bit_width: 8
      description: Data (high byte)
      read_allowed: true
      write_allowed: true
- !Module
  name: SPI1
  description: Serial Peripheral Interface
  base_addr: 0x40076000
  size: 0xc
  registers:
  - !Register
    name: S
    addr: 0x0
    size_bits: 8
    description: SPI Status Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x20
    fields:
    - !Field
      name: RFIFOEF
      bit_offset: 0
      bit_width: 1
      description: SPI read FIFO empty flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXFULLF
      bit_offset: 1
      bit_width: 1
      description: Transmit FIFO full flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TNEAREF
      bit_offset: 2
      bit_width: 1
      description: Transmit FIFO nearly empty flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RNFULLF
      bit_offset: 3
      bit_width: 1
      description: Receive FIFO nearly full flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MODF
      bit_offset: 4
      bit_width: 1
      description: Master Mode Fault Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPTEF
      bit_offset: 5
      bit_width: 1
      description: SPI Transmit Buffer Empty Flag (when FIFO is not supported or not
        enabled) or SPI transmit FIFO empty flag (when FIFO is supported and enabled)
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPMF
      bit_offset: 6
      bit_width: 1
      description: SPI Match Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPRF
      bit_offset: 7
      bit_width: 1
      description: SPI Read Buffer Full Flag (when FIFO is not supported or not enabled)
        or SPI read FIFO FULL flag (when FIFO is supported and enabled)
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: BR
    addr: 0x1
    size_bits: 8
    description: SPI Baud Rate Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SPR
      bit_offset: 0
      bit_width: 4
      description: SPI Baud Rate Divisor
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        1: '0001'
        2: '0010'
        3: '0011'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
        8: '1000'
    - !Field
      name: SPPR
      bit_offset: 4
      bit_width: 3
      description: SPI Baud Rate Prescale Divisor
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
  - !Register
    name: C2
    addr: 0x2
    size_bits: 8
    description: SPI Control Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SPC0
      bit_offset: 0
      bit_width: 1
      description: SPI Pin Control 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPISWAI
      bit_offset: 1
      bit_width: 1
      description: SPI Stop in Wait Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXDMAE
      bit_offset: 2
      bit_width: 1
      description: Receive DMA enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BIDIROE
      bit_offset: 3
      bit_width: 1
      description: Bidirectional Mode Output Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MODFEN
      bit_offset: 4
      bit_width: 1
      description: Master Mode-Fault Function Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXDMAE
      bit_offset: 5
      bit_width: 1
      description: Transmit DMA enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPIMODE
      bit_offset: 6
      bit_width: 1
      description: SPI 8-bit or 16-bit mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPMIE
      bit_offset: 7
      bit_width: 1
      description: SPI Match Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C1
    addr: 0x3
    size_bits: 8
    description: SPI Control Register 1
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: LSBFE
      bit_offset: 0
      bit_width: 1
      description: LSB First (shifter direction)
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SSOE
      bit_offset: 1
      bit_width: 1
      description: Slave Select Output Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPHA
      bit_offset: 2
      bit_width: 1
      description: Clock Phase
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOL
      bit_offset: 3
      bit_width: 1
      description: Clock Polarity
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MSTR
      bit_offset: 4
      bit_width: 1
      description: Master/Slave Mode Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPTIE
      bit_offset: 5
      bit_width: 1
      description: SPI Transmit Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPE
      bit_offset: 6
      bit_width: 1
      description: SPI System Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPIE
      bit_offset: 7
      bit_width: 1
      description: 'SPI Interrupt Enable: for SPRF and MODF (when FIFO is not supported
        or not enabled) or for read FIFO (when FIFO is supported and enabled)'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: ML
    addr: 0x4
    size_bits: 8
    description: SPI Match Register low
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: Bits
      bit_offset: 0
      bit_width: 8
      description: Hardware compare value (low byte)
      read_allowed: true
      write_allowed: true
  - !Register
    name: MH
    addr: 0x5
    size_bits: 8
    description: SPI match register high
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: Bits
      bit_offset: 0
      bit_width: 8
      description: Hardware compare value (high byte)
      read_allowed: true
      write_allowed: true
  - !Register
    name: DL
    addr: 0x6
    size_bits: 8
    description: SPI Data Register low
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: Bits
      bit_offset: 0
      bit_width: 8
      description: Data (low byte)
      read_allowed: true
      write_allowed: true
  - !Register
    name: DH
    addr: 0x7
    size_bits: 8
    description: SPI data register high
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: Bits
      bit_offset: 0
      bit_width: 8
      description: Data (high byte)
      read_allowed: true
      write_allowed: true
  - !Register
    name: CI
    addr: 0xa
    size_bits: 8
    description: SPI clear interrupt register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SPRFCI
      bit_offset: 0
      bit_width: 1
      description: Receive FIFO full flag clear interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: SPTEFCI
      bit_offset: 1
      bit_width: 1
      description: Transmit FIFO empty flag clear interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RNFULLFCI
      bit_offset: 2
      bit_width: 1
      description: Receive FIFO nearly full flag clear interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: TNEAREFCI
      bit_offset: 3
      bit_width: 1
      description: Transmit FIFO nearly empty flag clear interrupt
      read_allowed: false
      write_allowed: true
    - !Field
      name: RXFOF
      bit_offset: 4
      bit_width: 1
      description: Receive FIFO overflow flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXFOF
      bit_offset: 5
      bit_width: 1
      description: Transmit FIFO overflow flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RXFERR
      bit_offset: 6
      bit_width: 1
      description: Receive FIFO error flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TXFERR
      bit_offset: 7
      bit_width: 1
      description: Transmit FIFO error flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: C3
    addr: 0xb
    size_bits: 8
    description: SPI control register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FIFOMODE
      bit_offset: 0
      bit_width: 1
      description: FIFO mode enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RNFULLIEN
      bit_offset: 1
      bit_width: 1
      description: Receive FIFO nearly full interrupt enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TNEARIEN
      bit_offset: 2
      bit_width: 1
      description: Transmit FIFO nearly empty interrupt enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: INTCLR
      bit_offset: 3
      bit_width: 1
      description: Interrupt clearing mechanism select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RNFULLF_MARK
      bit_offset: 4
      bit_width: 1
      description: Receive FIFO nearly full watermark
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TNEAREF_MARK
      bit_offset: 5
      bit_width: 1
      description: Transmit FIFO nearly empty watermark
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: RCM
  description: Reset Control Module
  base_addr: 0x4007b000
  size: 0xa
  registers:
  - !Register
    name: SRS0
    addr: 0x0
    size_bits: 8
    description: System Reset Status Register 0
    read_allowed: true
    write_allowed: false
    reset_value: 0x82
    fields:
    - !Field
      name: WAKEUP
      bit_offset: 0
      bit_width: 1
      description: Low Leakage Wakeup Reset
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LVD
      bit_offset: 1
      bit_width: 1
      description: Low-Voltage Detect Reset
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOC
      bit_offset: 2
      bit_width: 1
      description: Loss-of-Clock Reset
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LOL
      bit_offset: 3
      bit_width: 1
      description: Loss-of-Lock Reset
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WDOG
      bit_offset: 5
      bit_width: 1
      description: Watchdog
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PIN
      bit_offset: 6
      bit_width: 1
      description: External Reset Pin
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: POR
      bit_offset: 7
      bit_width: 1
      description: Power-On Reset
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SRS1
    addr: 0x1
    size_bits: 8
    description: System Reset Status Register 1
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: LOCKUP
      bit_offset: 1
      bit_width: 1
      description: Core Lockup
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SW
      bit_offset: 2
      bit_width: 1
      description: Software
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MDM_AP
      bit_offset: 3
      bit_width: 1
      description: MDM-AP System Reset Request
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SACKERR
      bit_offset: 5
      bit_width: 1
      description: Stop Mode Acknowledge Error Reset
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RPFC
    addr: 0x4
    size_bits: 8
    description: Reset Pin Filter Control register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSTFLTSRW
      bit_offset: 0
      bit_width: 2
      description: Reset Pin Filter Select in Run and Wait Modes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
    - !Field
      name: RSTFLTSS
      bit_offset: 2
      bit_width: 1
      description: Reset Pin Filter Select in Stop Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: RPFW
    addr: 0x5
    size_bits: 8
    description: Reset Pin Filter Width register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RSTFLTSEL
      bit_offset: 0
      bit_width: 5
      description: Reset Pin Filter Bus Clock Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00000'
        1: '00001'
        2: '00010'
        3: '00011'
        4: '00100'
        5: '00101'
        6: '00110'
        7: '00111'
        8: '01000'
        9: '01001'
        10: '01010'
        11: '01011'
        12: '01100'
        13: '01101'
        14: '01110'
        15: '01111'
        16: '10000'
        17: '10001'
        18: '10010'
        19: '10011'
        20: '10100'
        21: '10101'
        22: '10110'
        23: '10111'
        24: '11000'
        25: '11001'
        26: '11010'
        27: '11011'
        28: '11100'
        29: '11101'
        30: '11110'
        31: '11111'
  - !Register
    name: SSRS0
    addr: 0x8
    size_bits: 8
    description: Sticky System Reset Status Register 0
    read_allowed: true
    write_allowed: true
    reset_value: 0x82
    fields:
    - !Field
      name: SWAKEUP
      bit_offset: 0
      bit_width: 1
      description: Sticky Low Leakage Wakeup Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SLVD
      bit_offset: 1
      bit_width: 1
      description: Sticky Low-Voltage Detect Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SLOL
      bit_offset: 3
      bit_width: 1
      description: Sticky Loss-of-Lock Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SWDOG
      bit_offset: 5
      bit_width: 1
      description: Sticky Watchdog
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPIN
      bit_offset: 6
      bit_width: 1
      description: Sticky External Reset Pin
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SPOR
      bit_offset: 7
      bit_width: 1
      description: Sticky Power-On Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: SSRS1
    addr: 0x9
    size_bits: 8
    description: Sticky System Reset Status Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLOCKUP
      bit_offset: 1
      bit_width: 1
      description: Sticky Core Lockup
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SSW
      bit_offset: 2
      bit_width: 1
      description: Sticky Software
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SMDM_AP
      bit_offset: 3
      bit_width: 1
      description: Sticky MDM-AP System Reset Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SSACKERR
      bit_offset: 5
      bit_width: 1
      description: Sticky Stop Mode Acknowledge Error Reset
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: LLWU
  description: Low leakage wakeup unit
  base_addr: 0x4007c000
  size: 0x10
  registers:
  - !Register
    name: PE1
    addr: 0x0
    size_bits: 8
    description: LLWU Pin Enable 1 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUPE0
      bit_offset: 0
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE1
      bit_offset: 2
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE2
      bit_offset: 4
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE3
      bit_offset: 6
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: PE2
    addr: 0x1
    size_bits: 8
    description: LLWU Pin Enable 2 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUPE4
      bit_offset: 0
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE5
      bit_offset: 2
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P5
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE6
      bit_offset: 4
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE7
      bit_offset: 6
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P7
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: PE3
    addr: 0x2
    size_bits: 8
    description: LLWU Pin Enable 3 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUPE8
      bit_offset: 0
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P8
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE9
      bit_offset: 2
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P9
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE10
      bit_offset: 4
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P10
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE11
      bit_offset: 6
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P11
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: PE4
    addr: 0x3
    size_bits: 8
    description: LLWU Pin Enable 4 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUPE12
      bit_offset: 0
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P12
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE13
      bit_offset: 2
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P13
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE14
      bit_offset: 4
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P14
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE15
      bit_offset: 6
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P15
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: PE5
    addr: 0x4
    size_bits: 8
    description: LLWU Pin Enable 5 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUPE16
      bit_offset: 0
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P16
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE17
      bit_offset: 2
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P17
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE18
      bit_offset: 4
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P18
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE19
      bit_offset: 6
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P19
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: PE6
    addr: 0x5
    size_bits: 8
    description: LLWU Pin Enable 6 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUPE20
      bit_offset: 0
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P20
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE21
      bit_offset: 2
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P21
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE22
      bit_offset: 4
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P22
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: WUPE23
      bit_offset: 6
      bit_width: 2
      description: Wakeup Pin Enable For LLWU_P23
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
  - !Register
    name: ME
    addr: 0x8
    size_bits: 8
    description: LLWU Module Enable register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUME0
      bit_offset: 0
      bit_width: 1
      description: Wakeup Module Enable For Module 0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUME1
      bit_offset: 1
      bit_width: 1
      description: Wakeup Module Enable for Module 1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUME2
      bit_offset: 2
      bit_width: 1
      description: Wakeup Module Enable For Module 2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUME3
      bit_offset: 3
      bit_width: 1
      description: Wakeup Module Enable For Module 3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUME4
      bit_offset: 4
      bit_width: 1
      description: Wakeup Module Enable For Module 4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUME5
      bit_offset: 5
      bit_width: 1
      description: Wakeup Module Enable For Module 5
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUME6
      bit_offset: 6
      bit_width: 1
      description: Wakeup Module Enable For Module 6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUME7
      bit_offset: 7
      bit_width: 1
      description: Wakeup Module Enable For Module 7
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PF1
    addr: 0x9
    size_bits: 8
    description: LLWU Pin Flag 1 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUF0
      bit_offset: 0
      bit_width: 1
      description: Wakeup Flag For LLWU_P0
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF1
      bit_offset: 1
      bit_width: 1
      description: Wakeup Flag For LLWU_P1
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF2
      bit_offset: 2
      bit_width: 1
      description: Wakeup Flag For LLWU_P2
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF3
      bit_offset: 3
      bit_width: 1
      description: Wakeup Flag For LLWU_P3
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF4
      bit_offset: 4
      bit_width: 1
      description: Wakeup Flag For LLWU_P4
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF5
      bit_offset: 5
      bit_width: 1
      description: Wakeup Flag For LLWU_P5
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF6
      bit_offset: 6
      bit_width: 1
      description: Wakeup Flag For LLWU_P6
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF7
      bit_offset: 7
      bit_width: 1
      description: Wakeup Flag For LLWU_P7
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PF2
    addr: 0xa
    size_bits: 8
    description: LLWU Pin Flag 2 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUF8
      bit_offset: 0
      bit_width: 1
      description: Wakeup Flag For LLWU_P8
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF9
      bit_offset: 1
      bit_width: 1
      description: Wakeup Flag For LLWU_P9
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF10
      bit_offset: 2
      bit_width: 1
      description: Wakeup Flag For LLWU_P10
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF11
      bit_offset: 3
      bit_width: 1
      description: Wakeup Flag For LLWU_P11
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF12
      bit_offset: 4
      bit_width: 1
      description: Wakeup Flag For LLWU_P12
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF13
      bit_offset: 5
      bit_width: 1
      description: Wakeup Flag For LLWU_P13
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF14
      bit_offset: 6
      bit_width: 1
      description: Wakeup Flag For LLWU_P14
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF15
      bit_offset: 7
      bit_width: 1
      description: Wakeup Flag For LLWU_P15
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PF3
    addr: 0xb
    size_bits: 8
    description: LLWU Pin Flag 3 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WUF16
      bit_offset: 0
      bit_width: 1
      description: Wakeup Flag For LLWU_P16
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF17
      bit_offset: 1
      bit_width: 1
      description: Wakeup Flag For LLWU_P17
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF18
      bit_offset: 2
      bit_width: 1
      description: Wakeup Flag For LLWU_P18
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF19
      bit_offset: 3
      bit_width: 1
      description: Wakeup Flag For LLWU_P19
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF20
      bit_offset: 4
      bit_width: 1
      description: Wakeup Flag For LLWU_P20
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF21
      bit_offset: 5
      bit_width: 1
      description: Wakeup Flag For LLWU_P21
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF22
      bit_offset: 6
      bit_width: 1
      description: Wakeup Flag For LLWU_P22
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: WUF23
      bit_offset: 7
      bit_width: 1
      description: Wakeup Flag For LLWU_P23
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MF5
    addr: 0xd
    size_bits: 8
    description: LLWU Module Flag 5 register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: MWUF0
      bit_offset: 0
      bit_width: 1
      description: Wakeup flag For module 0
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MWUF1
      bit_offset: 1
      bit_width: 1
      description: Wakeup flag For module 1
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MWUF2
      bit_offset: 2
      bit_width: 1
      description: Wakeup flag For module 2
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MWUF3
      bit_offset: 3
      bit_width: 1
      description: Wakeup flag For module 3
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MWUF4
      bit_offset: 4
      bit_width: 1
      description: Wakeup flag For module 4
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MWUF5
      bit_offset: 5
      bit_width: 1
      description: Wakeup flag For module 5
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MWUF6
      bit_offset: 6
      bit_width: 1
      description: Wakeup flag For module 6
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: MWUF7
      bit_offset: 7
      bit_width: 1
      description: Wakeup flag For module 7
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FILT1
    addr: 0xe
    size_bits: 8
    description: LLWU Pin Filter 1 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FILTSEL
      bit_offset: 0
      bit_width: 5
      description: Filter Pin Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00000'
        31: '11111'
    - !Field
      name: FILTE
      bit_offset: 5
      bit_width: 2
      description: Digital Filter On External Pin
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FILTF
      bit_offset: 7
      bit_width: 1
      description: Filter Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FILT2
    addr: 0xf
    size_bits: 8
    description: LLWU Pin Filter 2 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FILTSEL
      bit_offset: 0
      bit_width: 5
      description: Filter Pin Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00000'
        31: '11111'
    - !Field
      name: FILTE
      bit_offset: 5
      bit_width: 2
      description: Digital Filter On External Pin
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: FILTF
      bit_offset: 7
      bit_width: 1
      description: Filter Detect Flag
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: PMC
  description: Power Management Controller
  base_addr: 0x4007d000
  size: 0x3
  registers:
  - !Register
    name: LVDSC1
    addr: 0x0
    size_bits: 8
    description: Low Voltage Detect Status And Control 1 register
    read_allowed: true
    write_allowed: true
    reset_value: 0x10
    fields:
    - !Field
      name: LVDV
      bit_offset: 0
      bit_width: 2
      description: Low-Voltage Detect Voltage Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
    - !Field
      name: LVDRE
      bit_offset: 4
      bit_width: 1
      description: Low-Voltage Detect Reset Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LVDIE
      bit_offset: 5
      bit_width: 1
      description: Low-Voltage Detect Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LVDACK
      bit_offset: 6
      bit_width: 1
      description: Low-Voltage Detect Acknowledge
      read_allowed: false
      write_allowed: true
    - !Field
      name: LVDF
      bit_offset: 7
      bit_width: 1
      description: Low-Voltage Detect Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: LVDSC2
    addr: 0x1
    size_bits: 8
    description: Low Voltage Detect Status And Control 2 register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: LVWV
      bit_offset: 0
      bit_width: 2
      description: Low-Voltage Warning Voltage Select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: LVWIE
      bit_offset: 5
      bit_width: 1
      description: Low-Voltage Warning Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: LVWACK
      bit_offset: 6
      bit_width: 1
      description: Low-Voltage Warning Acknowledge
      read_allowed: false
      write_allowed: true
    - !Field
      name: LVWF
      bit_offset: 7
      bit_width: 1
      description: Low-Voltage Warning Flag
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: REGSC
    addr: 0x2
    size_bits: 8
    description: Regulator Status And Control register
    read_allowed: true
    write_allowed: true
    reset_value: 0x4
    fields:
    - !Field
      name: BGBE
      bit_offset: 0
      bit_width: 1
      description: Bandgap Buffer Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: REGONS
      bit_offset: 2
      bit_width: 1
      description: Regulator In Run Regulation Status
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACKISO
      bit_offset: 3
      bit_width: 1
      description: Acknowledge Isolation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BGEN
      bit_offset: 4
      bit_width: 1
      description: Bandgap Enable In VLPx Operation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: SMC
  description: System Mode Controller
  base_addr: 0x4007e000
  size: 0x4
  registers:
  - !Register
    name: PMPROT
    addr: 0x0
    size_bits: 8
    description: Power Mode Protection register
    read_allowed: true
    write_allowed: true
    reset_value: 0x20
    fields:
    - !Field
      name: AVLLS
      bit_offset: 1
      bit_width: 1
      description: Allow Very-Low-Leakage Stop Mode
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: AVLP
      bit_offset: 5
      bit_width: 1
      description: Allow Very-Low-Power Modes
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PMCTRL
    addr: 0x1
    size_bits: 8
    description: Power Mode Control register
    read_allowed: true
    write_allowed: true
    reset_value: 0x40
    fields:
    - !Field
      name: STOPM
      bit_offset: 0
      bit_width: 3
      description: Stop Mode Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        2: '010'
        4: '100'
        6: '110'
    - !Field
      name: STOPA
      bit_offset: 3
      bit_width: 1
      description: Stop Aborted
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: RUNM
      bit_offset: 5
      bit_width: 2
      description: Run Mode Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        2: '10'
  - !Register
    name: STOPCTRL
    addr: 0x2
    size_bits: 8
    description: Stop Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x3
    fields:
    - !Field
      name: VLLSM
      bit_offset: 0
      bit_width: 3
      description: VLLS Mode Control
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
    - !Field
      name: PORPO
      bit_offset: 5
      bit_width: 1
      description: POR Power Option
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PSTOPO
      bit_offset: 6
      bit_width: 2
      description: Partial Stop Option
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
  - !Register
    name: PMSTAT
    addr: 0x3
    size_bits: 8
    description: Power Mode Status register
    read_allowed: true
    write_allowed: false
    reset_value: 0x4
    fields:
    - !Field
      name: PMSTAT
      bit_offset: 0
      bit_width: 8
      description: Power Mode Status
      read_allowed: true
      write_allowed: false
- !Module
  name: GPIOA
  description: General Purpose Input/Output
  base_addr: 0x400ff000
  size: 0x1d
  registers:
  - !Register
    name: PDOR
    addr: 0x0
    size_bits: 8
    description: Port Data Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDO
      bit_offset: 0
      bit_width: 8
      description: Port Data Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSOR
    addr: 0x4
    size_bits: 8
    description: Port Set Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTSO
      bit_offset: 0
      bit_width: 8
      description: Port Set Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCOR
    addr: 0x8
    size_bits: 8
    description: Port Clear Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTCO
      bit_offset: 0
      bit_width: 8
      description: Port Clear Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PTOR
    addr: 0xc
    size_bits: 8
    description: Port Toggle Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTTO
      bit_offset: 0
      bit_width: 8
      description: Port Toggle Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDIR
    addr: 0x10
    size_bits: 8
    description: Port Data Input Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PDI
      bit_offset: 0
      bit_width: 8
      description: Port Data Input
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDDR
    addr: 0x14
    size_bits: 8
    description: Port Data Direction Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDD
      bit_offset: 0
      bit_width: 8
      description: Port Data Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GACR
    addr: 0x1c
    size_bits: 8
    description: GPIO Attribute Checker Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ACB
      bit_offset: 0
      bit_width: 3
      description: Attribute Check Byte
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: ROB
      bit_offset: 7
      bit_width: 1
      description: Read-Only Byte
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: GPIOB
  description: General Purpose Input/Output
  base_addr: 0x400ff001
  size: 0x1d
  registers:
  - !Register
    name: PDOR
    addr: 0x0
    size_bits: 8
    description: Port Data Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDO
      bit_offset: 0
      bit_width: 8
      description: Port Data Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSOR
    addr: 0x4
    size_bits: 8
    description: Port Set Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTSO
      bit_offset: 0
      bit_width: 8
      description: Port Set Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCOR
    addr: 0x8
    size_bits: 8
    description: Port Clear Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTCO
      bit_offset: 0
      bit_width: 8
      description: Port Clear Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PTOR
    addr: 0xc
    size_bits: 8
    description: Port Toggle Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTTO
      bit_offset: 0
      bit_width: 8
      description: Port Toggle Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDIR
    addr: 0x10
    size_bits: 8
    description: Port Data Input Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PDI
      bit_offset: 0
      bit_width: 8
      description: Port Data Input
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDDR
    addr: 0x14
    size_bits: 8
    description: Port Data Direction Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDD
      bit_offset: 0
      bit_width: 8
      description: Port Data Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GACR
    addr: 0x1c
    size_bits: 8
    description: GPIO Attribute Checker Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ACB
      bit_offset: 0
      bit_width: 3
      description: Attribute Check Byte
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: ROB
      bit_offset: 7
      bit_width: 1
      description: Read-Only Byte
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: GPIOC
  description: General Purpose Input/Output
  base_addr: 0x400ff002
  size: 0x1d
  registers:
  - !Register
    name: PDOR
    addr: 0x0
    size_bits: 8
    description: Port Data Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDO
      bit_offset: 0
      bit_width: 8
      description: Port Data Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSOR
    addr: 0x4
    size_bits: 8
    description: Port Set Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTSO
      bit_offset: 0
      bit_width: 8
      description: Port Set Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCOR
    addr: 0x8
    size_bits: 8
    description: Port Clear Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTCO
      bit_offset: 0
      bit_width: 8
      description: Port Clear Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PTOR
    addr: 0xc
    size_bits: 8
    description: Port Toggle Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTTO
      bit_offset: 0
      bit_width: 8
      description: Port Toggle Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDIR
    addr: 0x10
    size_bits: 8
    description: Port Data Input Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PDI
      bit_offset: 0
      bit_width: 8
      description: Port Data Input
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDDR
    addr: 0x14
    size_bits: 8
    description: Port Data Direction Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDD
      bit_offset: 0
      bit_width: 8
      description: Port Data Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GACR
    addr: 0x1c
    size_bits: 8
    description: GPIO Attribute Checker Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ACB
      bit_offset: 0
      bit_width: 3
      description: Attribute Check Byte
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: ROB
      bit_offset: 7
      bit_width: 1
      description: Read-Only Byte
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: GPIOD
  description: General Purpose Input/Output
  base_addr: 0x400ff003
  size: 0x1d
  registers:
  - !Register
    name: PDOR
    addr: 0x0
    size_bits: 8
    description: Port Data Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDO
      bit_offset: 0
      bit_width: 8
      description: Port Data Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSOR
    addr: 0x4
    size_bits: 8
    description: Port Set Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTSO
      bit_offset: 0
      bit_width: 8
      description: Port Set Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCOR
    addr: 0x8
    size_bits: 8
    description: Port Clear Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTCO
      bit_offset: 0
      bit_width: 8
      description: Port Clear Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PTOR
    addr: 0xc
    size_bits: 8
    description: Port Toggle Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTTO
      bit_offset: 0
      bit_width: 8
      description: Port Toggle Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDIR
    addr: 0x10
    size_bits: 8
    description: Port Data Input Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PDI
      bit_offset: 0
      bit_width: 8
      description: Port Data Input
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDDR
    addr: 0x14
    size_bits: 8
    description: Port Data Direction Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDD
      bit_offset: 0
      bit_width: 8
      description: Port Data Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GACR
    addr: 0x1c
    size_bits: 8
    description: GPIO Attribute Checker Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ACB
      bit_offset: 0
      bit_width: 3
      description: Attribute Check Byte
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: ROB
      bit_offset: 7
      bit_width: 1
      description: Read-Only Byte
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: GPIOE
  description: General Purpose Input/Output
  base_addr: 0x400ff040
  size: 0x1d
  registers:
  - !Register
    name: PDOR
    addr: 0x0
    size_bits: 8
    description: Port Data Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDO
      bit_offset: 0
      bit_width: 8
      description: Port Data Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSOR
    addr: 0x4
    size_bits: 8
    description: Port Set Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTSO
      bit_offset: 0
      bit_width: 8
      description: Port Set Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCOR
    addr: 0x8
    size_bits: 8
    description: Port Clear Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTCO
      bit_offset: 0
      bit_width: 8
      description: Port Clear Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PTOR
    addr: 0xc
    size_bits: 8
    description: Port Toggle Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTTO
      bit_offset: 0
      bit_width: 8
      description: Port Toggle Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDIR
    addr: 0x10
    size_bits: 8
    description: Port Data Input Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PDI
      bit_offset: 0
      bit_width: 8
      description: Port Data Input
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDDR
    addr: 0x14
    size_bits: 8
    description: Port Data Direction Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDD
      bit_offset: 0
      bit_width: 8
      description: Port Data Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GACR
    addr: 0x1c
    size_bits: 8
    description: GPIO Attribute Checker Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ACB
      bit_offset: 0
      bit_width: 3
      description: Attribute Check Byte
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: ROB
      bit_offset: 7
      bit_width: 1
      description: Read-Only Byte
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: GPIOF
  description: General Purpose Input/Output
  base_addr: 0x400ff041
  size: 0x1d
  registers:
  - !Register
    name: PDOR
    addr: 0x0
    size_bits: 8
    description: Port Data Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDO
      bit_offset: 0
      bit_width: 8
      description: Port Data Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSOR
    addr: 0x4
    size_bits: 8
    description: Port Set Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTSO
      bit_offset: 0
      bit_width: 8
      description: Port Set Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCOR
    addr: 0x8
    size_bits: 8
    description: Port Clear Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTCO
      bit_offset: 0
      bit_width: 8
      description: Port Clear Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PTOR
    addr: 0xc
    size_bits: 8
    description: Port Toggle Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTTO
      bit_offset: 0
      bit_width: 8
      description: Port Toggle Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDIR
    addr: 0x10
    size_bits: 8
    description: Port Data Input Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PDI
      bit_offset: 0
      bit_width: 8
      description: Port Data Input
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDDR
    addr: 0x14
    size_bits: 8
    description: Port Data Direction Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDD
      bit_offset: 0
      bit_width: 8
      description: Port Data Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GACR
    addr: 0x1c
    size_bits: 8
    description: GPIO Attribute Checker Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ACB
      bit_offset: 0
      bit_width: 3
      description: Attribute Check Byte
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: ROB
      bit_offset: 7
      bit_width: 1
      description: Read-Only Byte
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: GPIOG
  description: General Purpose Input/Output
  base_addr: 0x400ff042
  size: 0x1d
  registers:
  - !Register
    name: PDOR
    addr: 0x0
    size_bits: 8
    description: Port Data Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDO
      bit_offset: 0
      bit_width: 8
      description: Port Data Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSOR
    addr: 0x4
    size_bits: 8
    description: Port Set Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTSO
      bit_offset: 0
      bit_width: 8
      description: Port Set Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCOR
    addr: 0x8
    size_bits: 8
    description: Port Clear Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTCO
      bit_offset: 0
      bit_width: 8
      description: Port Clear Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PTOR
    addr: 0xc
    size_bits: 8
    description: Port Toggle Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTTO
      bit_offset: 0
      bit_width: 8
      description: Port Toggle Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDIR
    addr: 0x10
    size_bits: 8
    description: Port Data Input Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PDI
      bit_offset: 0
      bit_width: 8
      description: Port Data Input
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDDR
    addr: 0x14
    size_bits: 8
    description: Port Data Direction Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDD
      bit_offset: 0
      bit_width: 8
      description: Port Data Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GACR
    addr: 0x1c
    size_bits: 8
    description: GPIO Attribute Checker Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ACB
      bit_offset: 0
      bit_width: 3
      description: Attribute Check Byte
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: ROB
      bit_offset: 7
      bit_width: 1
      description: Read-Only Byte
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: GPIOH
  description: General Purpose Input/Output
  base_addr: 0x400ff043
  size: 0x1d
  registers:
  - !Register
    name: PDOR
    addr: 0x0
    size_bits: 8
    description: Port Data Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDO
      bit_offset: 0
      bit_width: 8
      description: Port Data Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSOR
    addr: 0x4
    size_bits: 8
    description: Port Set Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTSO
      bit_offset: 0
      bit_width: 8
      description: Port Set Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCOR
    addr: 0x8
    size_bits: 8
    description: Port Clear Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTCO
      bit_offset: 0
      bit_width: 8
      description: Port Clear Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PTOR
    addr: 0xc
    size_bits: 8
    description: Port Toggle Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTTO
      bit_offset: 0
      bit_width: 8
      description: Port Toggle Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDIR
    addr: 0x10
    size_bits: 8
    description: Port Data Input Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PDI
      bit_offset: 0
      bit_width: 8
      description: Port Data Input
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDDR
    addr: 0x14
    size_bits: 8
    description: Port Data Direction Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDD
      bit_offset: 0
      bit_width: 8
      description: Port Data Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GACR
    addr: 0x1c
    size_bits: 8
    description: GPIO Attribute Checker Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ACB
      bit_offset: 0
      bit_width: 3
      description: Attribute Check Byte
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: ROB
      bit_offset: 7
      bit_width: 1
      description: Read-Only Byte
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: GPIOI
  description: General Purpose Input/Output
  base_addr: 0x400ff080
  size: 0x1d
  registers:
  - !Register
    name: PDOR
    addr: 0x0
    size_bits: 8
    description: Port Data Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDO
      bit_offset: 0
      bit_width: 8
      description: Port Data Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSOR
    addr: 0x4
    size_bits: 8
    description: Port Set Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTSO
      bit_offset: 0
      bit_width: 8
      description: Port Set Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCOR
    addr: 0x8
    size_bits: 8
    description: Port Clear Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTCO
      bit_offset: 0
      bit_width: 8
      description: Port Clear Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PTOR
    addr: 0xc
    size_bits: 8
    description: Port Toggle Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTTO
      bit_offset: 0
      bit_width: 8
      description: Port Toggle Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDIR
    addr: 0x10
    size_bits: 8
    description: Port Data Input Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PDI
      bit_offset: 0
      bit_width: 8
      description: Port Data Input
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDDR
    addr: 0x14
    size_bits: 8
    description: Port Data Direction Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDD
      bit_offset: 0
      bit_width: 8
      description: Port Data Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GACR
    addr: 0x1c
    size_bits: 8
    description: GPIO Attribute Checker Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ACB
      bit_offset: 0
      bit_width: 3
      description: Attribute Check Byte
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: ROB
      bit_offset: 7
      bit_width: 1
      description: Read-Only Byte
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: GPIOJ
  description: General Purpose Input/Output
  base_addr: 0x400ff081
  size: 0x1d
  registers:
  - !Register
    name: PDOR
    addr: 0x0
    size_bits: 8
    description: Port Data Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDO
      bit_offset: 0
      bit_width: 8
      description: Port Data Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSOR
    addr: 0x4
    size_bits: 8
    description: Port Set Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTSO
      bit_offset: 0
      bit_width: 8
      description: Port Set Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCOR
    addr: 0x8
    size_bits: 8
    description: Port Clear Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTCO
      bit_offset: 0
      bit_width: 8
      description: Port Clear Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PTOR
    addr: 0xc
    size_bits: 8
    description: Port Toggle Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTTO
      bit_offset: 0
      bit_width: 8
      description: Port Toggle Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDIR
    addr: 0x10
    size_bits: 8
    description: Port Data Input Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PDI
      bit_offset: 0
      bit_width: 8
      description: Port Data Input
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDDR
    addr: 0x14
    size_bits: 8
    description: Port Data Direction Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDD
      bit_offset: 0
      bit_width: 8
      description: Port Data Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GACR
    addr: 0x1c
    size_bits: 8
    description: GPIO Attribute Checker Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ACB
      bit_offset: 0
      bit_width: 3
      description: Attribute Check Byte
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: ROB
      bit_offset: 7
      bit_width: 1
      description: Read-Only Byte
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: GPIOK
  description: General Purpose Input/Output
  base_addr: 0x400ff082
  size: 0x1d
  registers:
  - !Register
    name: PDOR
    addr: 0x0
    size_bits: 8
    description: Port Data Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDO
      bit_offset: 0
      bit_width: 8
      description: Port Data Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSOR
    addr: 0x4
    size_bits: 8
    description: Port Set Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTSO
      bit_offset: 0
      bit_width: 8
      description: Port Set Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCOR
    addr: 0x8
    size_bits: 8
    description: Port Clear Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTCO
      bit_offset: 0
      bit_width: 8
      description: Port Clear Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PTOR
    addr: 0xc
    size_bits: 8
    description: Port Toggle Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTTO
      bit_offset: 0
      bit_width: 8
      description: Port Toggle Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDIR
    addr: 0x10
    size_bits: 8
    description: Port Data Input Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PDI
      bit_offset: 0
      bit_width: 8
      description: Port Data Input
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDDR
    addr: 0x14
    size_bits: 8
    description: Port Data Direction Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDD
      bit_offset: 0
      bit_width: 8
      description: Port Data Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GACR
    addr: 0x1c
    size_bits: 8
    description: GPIO Attribute Checker Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ACB
      bit_offset: 0
      bit_width: 3
      description: Attribute Check Byte
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: ROB
      bit_offset: 7
      bit_width: 1
      description: Read-Only Byte
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: GPIOL
  description: General Purpose Input/Output
  base_addr: 0x400ff083
  size: 0x1d
  registers:
  - !Register
    name: PDOR
    addr: 0x0
    size_bits: 8
    description: Port Data Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDO
      bit_offset: 0
      bit_width: 8
      description: Port Data Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSOR
    addr: 0x4
    size_bits: 8
    description: Port Set Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTSO
      bit_offset: 0
      bit_width: 8
      description: Port Set Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCOR
    addr: 0x8
    size_bits: 8
    description: Port Clear Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTCO
      bit_offset: 0
      bit_width: 8
      description: Port Clear Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PTOR
    addr: 0xc
    size_bits: 8
    description: Port Toggle Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTTO
      bit_offset: 0
      bit_width: 8
      description: Port Toggle Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDIR
    addr: 0x10
    size_bits: 8
    description: Port Data Input Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PDI
      bit_offset: 0
      bit_width: 8
      description: Port Data Input
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDDR
    addr: 0x14
    size_bits: 8
    description: Port Data Direction Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDD
      bit_offset: 0
      bit_width: 8
      description: Port Data Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GACR
    addr: 0x1c
    size_bits: 8
    description: GPIO Attribute Checker Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ACB
      bit_offset: 0
      bit_width: 3
      description: Attribute Check Byte
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: ROB
      bit_offset: 7
      bit_width: 1
      description: Read-Only Byte
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: GPIOM
  description: General Purpose Input/Output
  base_addr: 0x400ff0c0
  size: 0x1d
  registers:
  - !Register
    name: PDOR
    addr: 0x0
    size_bits: 8
    description: Port Data Output Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDO
      bit_offset: 0
      bit_width: 8
      description: Port Data Output
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PSOR
    addr: 0x4
    size_bits: 8
    description: Port Set Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTSO
      bit_offset: 0
      bit_width: 8
      description: Port Set Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PCOR
    addr: 0x8
    size_bits: 8
    description: Port Clear Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTCO
      bit_offset: 0
      bit_width: 8
      description: Port Clear Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PTOR
    addr: 0xc
    size_bits: 8
    description: Port Toggle Output Register
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: PTTO
      bit_offset: 0
      bit_width: 8
      description: Port Toggle Output
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDIR
    addr: 0x10
    size_bits: 8
    description: Port Data Input Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PDI
      bit_offset: 0
      bit_width: 8
      description: Port Data Input
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PDDR
    addr: 0x14
    size_bits: 8
    description: Port Data Direction Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PDD
      bit_offset: 0
      bit_width: 8
      description: Port Data Direction
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: GACR
    addr: 0x1c
    size_bits: 8
    description: GPIO Attribute Checker Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ACB
      bit_offset: 0
      bit_width: 3
      description: Attribute Check Byte
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '000'
        1: '001'
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: '110'
        7: '111'
    - !Field
      name: ROB
      bit_offset: 7
      bit_width: 1
      description: Read-Only Byte
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: SystemControl
  description: System Control Block
  base_addr: 0xe000e000
  size: 0xd2c
  registers:
  - !Register
    name: ACTLR
    addr: 0x8
    size_bits: 32
    description: Auxiliary Control Register,
    read_allowed: true
    write_allowed: false
    fields: []
  - !Register
    name: CPUID
    addr: 0xd00
    size_bits: 32
    description: CPUID Base Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x410cc600
    fields:
    - !Field
      name: REVISION
      bit_offset: 0
      bit_width: 4
      description: 'Indicates patch release: 0x0 = Patch 0'
      read_allowed: true
      write_allowed: false
    - !Field
      name: PARTNO
      bit_offset: 4
      bit_width: 12
      description: Indicates part number
      read_allowed: true
      write_allowed: false
    - !Field
      name: VARIANT
      bit_offset: 20
      bit_width: 4
      description: 'Indicates processor revision: 0x2 = Revision 2'
      read_allowed: true
      write_allowed: false
    - !Field
      name: IMPLEMENTER
      bit_offset: 24
      bit_width: 8
      description: Implementer code
      read_allowed: true
      write_allowed: false
  - !Register
    name: ICSR
    addr: 0xd04
    size_bits: 32
    description: Interrupt Control and State Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VECTACTIVE
      bit_offset: 0
      bit_width: 6
      description: Active exception number
      read_allowed: true
      write_allowed: false
    - !Field
      name: VECTPENDING
      bit_offset: 12
      bit_width: 6
      description: Exception number of the highest priority pending enabled exception
      read_allowed: true
      write_allowed: false
    - !Field
      name: ISRPENDING
      bit_offset: 22
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: false
    - !Field
      name: PENDSTCLR
      bit_offset: 25
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PENDSTSET
      bit_offset: 26
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PENDSVCLR
      bit_offset: 27
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: PENDSVSET
      bit_offset: 28
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NMIPENDSET
      bit_offset: 31
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: VTOR
    addr: 0xd08
    size_bits: 32
    description: Vector Table Offset Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: TBLOFF
      bit_offset: 7
      bit_width: 25
      description: Vector table base offset
      read_allowed: true
      write_allowed: true
  - !Register
    name: AIRCR
    addr: 0xd0c
    size_bits: 32
    description: Application Interrupt and Reset Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: VECTCLRACTIVE
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
    - !Field
      name: SYSRESETREQ
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ENDIANNESS
      bit_offset: 15
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VECTKEY
      bit_offset: 16
      bit_width: 16
      description: Register key
      read_allowed: true
      write_allowed: true
  - !Register
    name: SCR
    addr: 0xd10
    size_bits: 32
    description: System Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SLEEPONEXIT
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SLEEPDEEP
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SEVONPEND
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CCR
    addr: 0xd14
    size_bits: 32
    description: Configuration and Control Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x208
    fields:
    - !Field
      name: UNALIGN_TRP
      bit_offset: 3
      bit_width: 1
      description: Always reads as one, indicates that all unaligned accesses generate
        a HardFault
      read_allowed: true
      write_allowed: false
    - !Field
      name: STKALIGN
      bit_offset: 9
      bit_width: 1
      description: Indicates stack alignment on exception entry
      read_allowed: true
      write_allowed: false
  - !Register
    name: SHPR2
    addr: 0xd1c
    size_bits: 32
    description: System Handler Priority Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI_11
      bit_offset: 24
      bit_width: 8
      description: Priority of system handler 11, SVCall
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHPR3
    addr: 0xd20
    size_bits: 32
    description: System Handler Priority Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI_14
      bit_offset: 16
      bit_width: 8
      description: Priority of system handler 14, PendSV
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRI_15
      bit_offset: 24
      bit_width: 8
      description: Priority of system handler 15, SysTick exception
      read_allowed: true
      write_allowed: true
  - !Register
    name: SHCSR
    addr: 0xd24
    size_bits: 32
    description: System Handler Control and State Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SVCALLPENDED
      bit_offset: 15
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: DFSR
    addr: 0xd30
    size_bits: 32
    description: Debug Fault Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: HALTED
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: BKPT
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DWTTRAP
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VCATCH
      bit_offset: 3
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EXTERNAL
      bit_offset: 4
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: SysTick
  description: System timer
  base_addr: 0xe000e010
  size: 0x10
  registers:
  - !Register
    name: CSR
    addr: 0x0
    size_bits: 32
    description: SysTick Control and Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ENABLE
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: TICKINT
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLKSOURCE
      bit_offset: 2
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: COUNTFLAG
      bit_offset: 16
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: true
  - !Register
    name: RVR
    addr: 0x4
    size_bits: 32
    description: SysTick Reload Value Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: RELOAD
      bit_offset: 0
      bit_width: 24
      description: Value to load into the SysTick Current Value Register when the
        counter reaches 0
      read_allowed: true
      write_allowed: true
  - !Register
    name: CVR
    addr: 0x8
    size_bits: 32
    description: SysTick Current Value Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CURRENT
      bit_offset: 0
      bit_width: 24
      description: Current value at the time the register is accessed
      read_allowed: true
      write_allowed: true
  - !Register
    name: CALIB
    addr: 0xc
    size_bits: 32
    description: SysTick Calibration Value Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TENMS
      bit_offset: 0
      bit_width: 24
      description: Reload value to use for 10ms timing
      read_allowed: true
      write_allowed: false
    - !Field
      name: SKEW
      bit_offset: 30
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NOREF
      bit_offset: 31
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: NVIC
  description: Nested Vectored Interrupt Controller
  base_addr: 0xe000e100
  size: 0x320
  registers:
  - !Register
    name: NVIC_ISER
    addr: 0x0
    size_bits: 32
    description: Interrupt Set Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SETENA0
      bit_offset: 0
      bit_width: 1
      description: DMA channel 0 transfer complete interrupt set-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETENA1
      bit_offset: 1
      bit_width: 1
      description: DMA channel 1 transfer complete interrupt set-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETENA2
      bit_offset: 2
      bit_width: 1
      description: DMA channel 2 transfer complete interrupt set-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETENA3
      bit_offset: 3
      bit_width: 1
      description: DMA channel 3 transfer complete interrupt set-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETENA4
      bit_offset: 4
      bit_width: 1
      description: Serial Peripheral Interface 0/1 interrupt set-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETENA5
      bit_offset: 5
      bit_width: 1
      description: Programmable Delay Block 0 interrupt set-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETENA6
      bit_offset: 6
      bit_width: 1
      description: Low-voltage detect, low-voltage warning interrupt set-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETENA7
      bit_offset: 7
      bit_width: 1
      description: Quad Timer Channel 0 interrupt set-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETENA8
      bit_offset: 8
      bit_width: 1
      description: Quad Timer Channel 1 interrupt set-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETENA9
      bit_offset: 9
      bit_width: 1
      description: Quad Timer Channel 2 interrupt set-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETENA10
      bit_offset: 10
      bit_width: 1
      description: Quad Timer Channel 3 interrupt set-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETENA11
      bit_offset: 11
      bit_width: 1
      description: PIT0/PIT1 interrupt set-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETENA12
      bit_offset: 12
      bit_width: 1
      description: Low Leakage Wakeup interrupt set-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETENA13
      bit_offset: 13
      bit_width: 1
      description: Command complete and read collision interrupt set-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETENA14
      bit_offset: 14
      bit_width: 1
      description: CMP0/CMP1/CMP2 interrupt set-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETENA15
      bit_offset: 15
      bit_width: 1
      description: Segment LCD interrupt set-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETENA16
      bit_offset: 16
      bit_width: 1
      description: Analog-to-Digital Converter interrupt set-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETENA17
      bit_offset: 17
      bit_width: 1
      description: PORTA,PORTB,PORTC,PORTD,PORTE,PORTF,PORTH,PORTI,PORTJ,PORTK,PORTL,PORTM
        interrupt set-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETENA18
      bit_offset: 18
      bit_width: 1
      description: RNGA interrupt set-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETENA19
      bit_offset: 19
      bit_width: 1
      description: UART0/UART1/UART2/UART3 interrupt set-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETENA20
      bit_offset: 20
      bit_width: 1
      description: Memory Mapped Arithmetic Unit interrupt set-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETENA21
      bit_offset: 21
      bit_width: 1
      description: AFE Channel 0 interrupt set-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETENA22
      bit_offset: 22
      bit_width: 1
      description: AFE Channel 1 interrupt set-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETENA23
      bit_offset: 23
      bit_width: 1
      description: AFE Channel 2 interrupt set-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETENA24
      bit_offset: 24
      bit_width: 1
      description: AFE Channel 3 interrupt set-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETENA25
      bit_offset: 25
      bit_width: 1
      description: IRTC interrupt interrupt set-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETENA26
      bit_offset: 26
      bit_width: 1
      description: I2C0/I2C1 interrupt set-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETENA27
      bit_offset: 27
      bit_width: 1
      description: LPUART0 status and error interrupt set-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETENA28
      bit_offset: 28
      bit_width: 1
      description: Multipurpose Clock Generator interrupt set-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETENA29
      bit_offset: 29
      bit_width: 1
      description: EWM/WDOG interrupt set-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETENA30
      bit_offset: 30
      bit_width: 1
      description: Low-Power Timer interrupt set-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETENA31
      bit_offset: 31
      bit_width: 1
      description: XBAR interrupt set-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: NVIC_ICER
    addr: 0x80
    size_bits: 32
    description: Interrupt Clear Enable Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLRENA0
      bit_offset: 0
      bit_width: 1
      description: DMA channel 0 transfer complete interrupt clear-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRENA1
      bit_offset: 1
      bit_width: 1
      description: DMA channel 1 transfer complete interrupt clear-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRENA2
      bit_offset: 2
      bit_width: 1
      description: DMA channel 2 transfer complete interrupt clear-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRENA3
      bit_offset: 3
      bit_width: 1
      description: DMA channel 3 transfer complete interrupt clear-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRENA4
      bit_offset: 4
      bit_width: 1
      description: Serial Peripheral Interface 0/1 interrupt clear-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRENA5
      bit_offset: 5
      bit_width: 1
      description: Programmable Delay Block 0 interrupt clear-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRENA6
      bit_offset: 6
      bit_width: 1
      description: Low-voltage detect, low-voltage warning interrupt clear-enable
        bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRENA7
      bit_offset: 7
      bit_width: 1
      description: Quad Timer Channel 0 interrupt clear-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRENA8
      bit_offset: 8
      bit_width: 1
      description: Quad Timer Channel 1 interrupt clear-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRENA9
      bit_offset: 9
      bit_width: 1
      description: Quad Timer Channel 2 interrupt clear-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRENA10
      bit_offset: 10
      bit_width: 1
      description: Quad Timer Channel 3 interrupt clear-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRENA11
      bit_offset: 11
      bit_width: 1
      description: PIT0/PIT1 interrupt clear-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRENA12
      bit_offset: 12
      bit_width: 1
      description: Low Leakage Wakeup interrupt clear-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRENA13
      bit_offset: 13
      bit_width: 1
      description: Command complete and read collision interrupt clear-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRENA14
      bit_offset: 14
      bit_width: 1
      description: CMP0/CMP1/CMP2 interrupt clear-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRENA15
      bit_offset: 15
      bit_width: 1
      description: Segment LCD interrupt clear-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRENA16
      bit_offset: 16
      bit_width: 1
      description: Analog-to-Digital Converter interrupt clear-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRENA17
      bit_offset: 17
      bit_width: 1
      description: PORTA,PORTB,PORTC,PORTD,PORTE,PORTF,PORTH,PORTI,PORTJ,PORTK,PORTL,PORTM
        interrupt clear-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRENA18
      bit_offset: 18
      bit_width: 1
      description: RNGA interrupt clear-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRENA19
      bit_offset: 19
      bit_width: 1
      description: UART0/UART1/UART2/UART3 interrupt clear-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRENA20
      bit_offset: 20
      bit_width: 1
      description: Memory Mapped Arithmetic Unit interrupt clear-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRENA21
      bit_offset: 21
      bit_width: 1
      description: AFE Channel 0 interrupt clear-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRENA22
      bit_offset: 22
      bit_width: 1
      description: AFE Channel 1 interrupt clear-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRENA23
      bit_offset: 23
      bit_width: 1
      description: AFE Channel 2 interrupt clear-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRENA24
      bit_offset: 24
      bit_width: 1
      description: AFE Channel 3 interrupt clear-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRENA25
      bit_offset: 25
      bit_width: 1
      description: IRTC interrupt interrupt clear-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRENA26
      bit_offset: 26
      bit_width: 1
      description: I2C0/I2C1 interrupt clear-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRENA27
      bit_offset: 27
      bit_width: 1
      description: LPUART0 status and error interrupt clear-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRENA28
      bit_offset: 28
      bit_width: 1
      description: Multipurpose Clock Generator interrupt clear-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRENA29
      bit_offset: 29
      bit_width: 1
      description: EWM/WDOG interrupt clear-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRENA30
      bit_offset: 30
      bit_width: 1
      description: Low-Power Timer interrupt clear-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRENA31
      bit_offset: 31
      bit_width: 1
      description: XBAR interrupt clear-enable bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: NVIC_ISPR
    addr: 0x100
    size_bits: 32
    description: Interrupt Set Pending Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: SETPEND0
      bit_offset: 0
      bit_width: 1
      description: DMA channel 0 transfer complete interrupt set-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETPEND1
      bit_offset: 1
      bit_width: 1
      description: DMA channel 1 transfer complete interrupt set-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETPEND2
      bit_offset: 2
      bit_width: 1
      description: DMA channel 2 transfer complete interrupt set-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETPEND3
      bit_offset: 3
      bit_width: 1
      description: DMA channel 3 transfer complete interrupt set-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETPEND4
      bit_offset: 4
      bit_width: 1
      description: Serial Peripheral Interface 0/1 interrupt set-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETPEND5
      bit_offset: 5
      bit_width: 1
      description: Programmable Delay Block 0 interrupt set-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETPEND6
      bit_offset: 6
      bit_width: 1
      description: Low-voltage detect, low-voltage warning interrupt set-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETPEND7
      bit_offset: 7
      bit_width: 1
      description: Quad Timer Channel 0 interrupt set-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETPEND8
      bit_offset: 8
      bit_width: 1
      description: Quad Timer Channel 1 interrupt set-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETPEND9
      bit_offset: 9
      bit_width: 1
      description: Quad Timer Channel 2 interrupt set-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETPEND10
      bit_offset: 10
      bit_width: 1
      description: Quad Timer Channel 3 interrupt set-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETPEND11
      bit_offset: 11
      bit_width: 1
      description: PIT0/PIT1 interrupt set-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETPEND12
      bit_offset: 12
      bit_width: 1
      description: Low Leakage Wakeup interrupt set-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETPEND13
      bit_offset: 13
      bit_width: 1
      description: Command complete and read collision interrupt set-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETPEND14
      bit_offset: 14
      bit_width: 1
      description: CMP0/CMP1/CMP2 interrupt set-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETPEND15
      bit_offset: 15
      bit_width: 1
      description: Segment LCD interrupt set-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETPEND16
      bit_offset: 16
      bit_width: 1
      description: Analog-to-Digital Converter interrupt set-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETPEND17
      bit_offset: 17
      bit_width: 1
      description: PORTA,PORTB,PORTC,PORTD,PORTE,PORTF,PORTH,PORTI,PORTJ,PORTK,PORTL,PORTM
        interrupt set-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETPEND18
      bit_offset: 18
      bit_width: 1
      description: RNGA interrupt set-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETPEND19
      bit_offset: 19
      bit_width: 1
      description: UART0/UART1/UART2/UART3 interrupt set-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETPEND20
      bit_offset: 20
      bit_width: 1
      description: Memory Mapped Arithmetic Unit interrupt set-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETPEND21
      bit_offset: 21
      bit_width: 1
      description: AFE Channel 0 interrupt set-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETPEND22
      bit_offset: 22
      bit_width: 1
      description: AFE Channel 1 interrupt set-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETPEND23
      bit_offset: 23
      bit_width: 1
      description: AFE Channel 2 interrupt set-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETPEND24
      bit_offset: 24
      bit_width: 1
      description: AFE Channel 3 interrupt set-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETPEND25
      bit_offset: 25
      bit_width: 1
      description: IRTC interrupt interrupt set-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETPEND26
      bit_offset: 26
      bit_width: 1
      description: I2C0/I2C1 interrupt set-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETPEND27
      bit_offset: 27
      bit_width: 1
      description: LPUART0 status and error interrupt set-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETPEND28
      bit_offset: 28
      bit_width: 1
      description: Multipurpose Clock Generator interrupt set-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETPEND29
      bit_offset: 29
      bit_width: 1
      description: EWM/WDOG interrupt set-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETPEND30
      bit_offset: 30
      bit_width: 1
      description: Low-Power Timer interrupt set-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SETPEND31
      bit_offset: 31
      bit_width: 1
      description: XBAR interrupt set-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: NVIC_ICPR
    addr: 0x180
    size_bits: 32
    description: Interrupt Clear Pending Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CLRPEND0
      bit_offset: 0
      bit_width: 1
      description: DMA channel 0 transfer complete interrupt clear-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRPEND1
      bit_offset: 1
      bit_width: 1
      description: DMA channel 1 transfer complete interrupt clear-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRPEND2
      bit_offset: 2
      bit_width: 1
      description: DMA channel 2 transfer complete interrupt clear-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRPEND3
      bit_offset: 3
      bit_width: 1
      description: DMA channel 3 transfer complete interrupt clear-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRPEND4
      bit_offset: 4
      bit_width: 1
      description: Serial Peripheral Interface 0/1 interrupt clear-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRPEND5
      bit_offset: 5
      bit_width: 1
      description: Programmable Delay Block 0 interrupt clear-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRPEND6
      bit_offset: 6
      bit_width: 1
      description: Low-voltage detect, low-voltage warning interrupt clear-pending
        bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRPEND7
      bit_offset: 7
      bit_width: 1
      description: Quad Timer Channel 0 interrupt clear-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRPEND8
      bit_offset: 8
      bit_width: 1
      description: Quad Timer Channel 1 interrupt clear-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRPEND9
      bit_offset: 9
      bit_width: 1
      description: Quad Timer Channel 2 interrupt clear-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRPEND10
      bit_offset: 10
      bit_width: 1
      description: Quad Timer Channel 3 interrupt clear-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRPEND11
      bit_offset: 11
      bit_width: 1
      description: PIT0/PIT1 interrupt clear-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRPEND12
      bit_offset: 12
      bit_width: 1
      description: Low Leakage Wakeup interrupt clear-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRPEND13
      bit_offset: 13
      bit_width: 1
      description: Command complete and read collision interrupt clear-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRPEND14
      bit_offset: 14
      bit_width: 1
      description: CMP0/CMP1/CMP2 interrupt clear-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRPEND15
      bit_offset: 15
      bit_width: 1
      description: Segment LCD interrupt clear-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRPEND16
      bit_offset: 16
      bit_width: 1
      description: Analog-to-Digital Converter interrupt clear-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRPEND17
      bit_offset: 17
      bit_width: 1
      description: PORTA,PORTB,PORTC,PORTD,PORTE,PORTF,PORTH,PORTI,PORTJ,PORTK,PORTL,PORTM
        interrupt clear-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRPEND18
      bit_offset: 18
      bit_width: 1
      description: RNGA interrupt clear-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRPEND19
      bit_offset: 19
      bit_width: 1
      description: UART0/UART1/UART2/UART3 interrupt clear-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRPEND20
      bit_offset: 20
      bit_width: 1
      description: Memory Mapped Arithmetic Unit interrupt clear-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRPEND21
      bit_offset: 21
      bit_width: 1
      description: AFE Channel 0 interrupt clear-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRPEND22
      bit_offset: 22
      bit_width: 1
      description: AFE Channel 1 interrupt clear-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRPEND23
      bit_offset: 23
      bit_width: 1
      description: AFE Channel 2 interrupt clear-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRPEND24
      bit_offset: 24
      bit_width: 1
      description: AFE Channel 3 interrupt clear-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRPEND25
      bit_offset: 25
      bit_width: 1
      description: IRTC interrupt interrupt clear-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRPEND26
      bit_offset: 26
      bit_width: 1
      description: I2C0/I2C1 interrupt clear-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRPEND27
      bit_offset: 27
      bit_width: 1
      description: LPUART0 status and error interrupt clear-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRPEND28
      bit_offset: 28
      bit_width: 1
      description: Multipurpose Clock Generator interrupt clear-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRPEND29
      bit_offset: 29
      bit_width: 1
      description: EWM/WDOG interrupt clear-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRPEND30
      bit_offset: 30
      bit_width: 1
      description: Low-Power Timer interrupt clear-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CLRPEND31
      bit_offset: 31
      bit_width: 1
      description: XBAR interrupt clear-pending bit
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: NVIC_IPR0
    addr: 0x300
    size_bits: 32
    description: Interrupt Priority Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI_0
      bit_offset: 6
      bit_width: 2
      description: Priority of the DMA channel 0 transfer complete interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRI_1
      bit_offset: 14
      bit_width: 2
      description: Priority of the DMA channel 1 transfer complete interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRI_2
      bit_offset: 22
      bit_width: 2
      description: Priority of the DMA channel 2 transfer complete interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRI_3
      bit_offset: 30
      bit_width: 2
      description: Priority of the DMA channel 3 transfer complete interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVIC_IPR1
    addr: 0x304
    size_bits: 32
    description: Interrupt Priority Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI_4
      bit_offset: 6
      bit_width: 2
      description: Priority of the Serial Peripheral Interface 0/1 interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRI_5
      bit_offset: 14
      bit_width: 2
      description: Priority of the Programmable Delay Block 0 interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRI_6
      bit_offset: 22
      bit_width: 2
      description: Priority of the Low-voltage detect, low-voltage warning interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRI_7
      bit_offset: 30
      bit_width: 2
      description: Priority of the Quad Timer Channel 0 interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVIC_IPR2
    addr: 0x308
    size_bits: 32
    description: Interrupt Priority Register 2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI_8
      bit_offset: 6
      bit_width: 2
      description: Priority of the Quad Timer Channel 1 interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRI_9
      bit_offset: 14
      bit_width: 2
      description: Priority of the Quad Timer Channel 2 interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRI_10
      bit_offset: 22
      bit_width: 2
      description: Priority of the Quad Timer Channel 3 interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRI_11
      bit_offset: 30
      bit_width: 2
      description: Priority of the PIT0/PIT1 interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVIC_IPR3
    addr: 0x30c
    size_bits: 32
    description: Interrupt Priority Register 3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI_12
      bit_offset: 6
      bit_width: 2
      description: Priority of the Low Leakage Wakeup interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRI_13
      bit_offset: 14
      bit_width: 2
      description: Priority of the Command complete and read collision interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRI_14
      bit_offset: 22
      bit_width: 2
      description: Priority of the CMP0/CMP1/CMP2 interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRI_15
      bit_offset: 30
      bit_width: 2
      description: Priority of the Segment LCD interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVIC_IPR4
    addr: 0x310
    size_bits: 32
    description: Interrupt Priority Register 4
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI_16
      bit_offset: 6
      bit_width: 2
      description: Priority of the Analog-to-Digital Converter interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRI_17
      bit_offset: 14
      bit_width: 2
      description: Priority of the PORTA,PORTB,PORTC,PORTD,PORTE,PORTF,PORTH,PORTI,PORTJ,PORTK,PORTL,PORTM
        interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRI_18
      bit_offset: 22
      bit_width: 2
      description: Priority of the RNGA interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRI_19
      bit_offset: 30
      bit_width: 2
      description: Priority of the UART0/UART1/UART2/UART3 interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVIC_IPR5
    addr: 0x314
    size_bits: 32
    description: Interrupt Priority Register 5
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI_20
      bit_offset: 6
      bit_width: 2
      description: Priority of the Memory Mapped Arithmetic Unit interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRI_21
      bit_offset: 14
      bit_width: 2
      description: Priority of the AFE Channel 0 interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRI_22
      bit_offset: 22
      bit_width: 2
      description: Priority of the AFE Channel 1 interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRI_23
      bit_offset: 30
      bit_width: 2
      description: Priority of the AFE Channel 2 interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVIC_IPR6
    addr: 0x318
    size_bits: 32
    description: Interrupt Priority Register 6
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI_24
      bit_offset: 6
      bit_width: 2
      description: Priority of the AFE Channel 3 interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRI_25
      bit_offset: 14
      bit_width: 2
      description: Priority of the IRTC interrupt interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRI_26
      bit_offset: 22
      bit_width: 2
      description: Priority of the I2C0/I2C1 interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRI_27
      bit_offset: 30
      bit_width: 2
      description: Priority of the LPUART0 status and error interrupt
      read_allowed: true
      write_allowed: true
  - !Register
    name: NVIC_IPR7
    addr: 0x31c
    size_bits: 32
    description: Interrupt Priority Register 7
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PRI_28
      bit_offset: 6
      bit_width: 2
      description: Priority of the Multipurpose Clock Generator interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRI_29
      bit_offset: 14
      bit_width: 2
      description: Priority of the EWM/WDOG interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRI_30
      bit_offset: 22
      bit_width: 2
      description: Priority of the Low-Power Timer interrupt
      read_allowed: true
      write_allowed: true
    - !Field
      name: PRI_31
      bit_offset: 30
      bit_width: 2
      description: Priority of the XBAR interrupt
      read_allowed: true
      write_allowed: true
- !Module
  name: MTB
  description: Micro Trace Buffer
  base_addr: 0xf0000000
  size: 0x1000
  registers:
  - !Register
    name: POSITION
    addr: 0x0
    size_bits: 32
    description: MTB Position Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: WRAP
      bit_offset: 2
      bit_width: 1
      description: WRAP
      read_allowed: true
      write_allowed: true
    - !Field
      name: POINTER
      bit_offset: 3
      bit_width: 29
      description: Trace Packet Address Pointer[28:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: MASTER
    addr: 0x4
    size_bits: 32
    description: MTB Master Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x80
    fields:
    - !Field
      name: MASK
      bit_offset: 0
      bit_width: 5
      description: Mask
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSTARTEN
      bit_offset: 5
      bit_width: 1
      description: Trace Start Input Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: TSTOPEN
      bit_offset: 6
      bit_width: 1
      description: Trace Stop Input Enable
      read_allowed: true
      write_allowed: true
    - !Field
      name: SFRWPRIV
      bit_offset: 7
      bit_width: 1
      description: Special Function Register Write Privilege
      read_allowed: true
      write_allowed: true
    - !Field
      name: RAMPRIV
      bit_offset: 8
      bit_width: 1
      description: RAM Privilege
      read_allowed: true
      write_allowed: true
    - !Field
      name: HALTREQ
      bit_offset: 9
      bit_width: 1
      description: Halt Request
      read_allowed: true
      write_allowed: true
    - !Field
      name: EN
      bit_offset: 31
      bit_width: 1
      description: Main Trace Enable
      read_allowed: true
      write_allowed: true
  - !Register
    name: FLOW
    addr: 0x8
    size_bits: 32
    description: MTB Flow Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: AUTOSTOP
      bit_offset: 0
      bit_width: 1
      description: AUTOSTOP
      read_allowed: true
      write_allowed: true
    - !Field
      name: AUTOHALT
      bit_offset: 1
      bit_width: 1
      description: AUTOHALT
      read_allowed: true
      write_allowed: true
    - !Field
      name: WATERMARK
      bit_offset: 3
      bit_width: 29
      description: WATERMARK[28:0]
      read_allowed: true
      write_allowed: true
  - !Register
    name: BASE
    addr: 0xc
    size_bits: 32
    description: MTB Base Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: BASEADDR
      bit_offset: 0
      bit_width: 32
      description: BASEADDR
      read_allowed: true
      write_allowed: false
  - !Register
    name: MODECTRL
    addr: 0xf00
    size_bits: 32
    description: Integration Mode Control Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: MODECTRL
      bit_offset: 0
      bit_width: 32
      description: MODECTRL
      read_allowed: true
      write_allowed: false
  - !Register
    name: TAGSET
    addr: 0xfa0
    size_bits: 32
    description: Claim TAG Set Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TAGSET
      bit_offset: 0
      bit_width: 32
      description: TAGSET
      read_allowed: true
      write_allowed: false
  - !Register
    name: TAGCLEAR
    addr: 0xfa4
    size_bits: 32
    description: Claim TAG Clear Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: TAGCLEAR
      bit_offset: 0
      bit_width: 32
      description: TAGCLEAR
      read_allowed: true
      write_allowed: false
  - !Register
    name: LOCKACCESS
    addr: 0xfb0
    size_bits: 32
    description: Lock Access Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: LOCKACCESS
      bit_offset: 0
      bit_width: 32
      description: Hardwired to 0x0000_0000
      read_allowed: true
      write_allowed: false
  - !Register
    name: LOCKSTAT
    addr: 0xfb4
    size_bits: 32
    description: Lock Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: LOCKSTAT
      bit_offset: 0
      bit_width: 32
      description: LOCKSTAT
      read_allowed: true
      write_allowed: false
  - !Register
    name: AUTHSTAT
    addr: 0xfb8
    size_bits: 32
    description: Authentication Status Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: BIT0
      bit_offset: 0
      bit_width: 1
      description: Connected to DBGEN.
      read_allowed: true
      write_allowed: false
    - !Field
      name: BIT1
      bit_offset: 1
      bit_width: 1
      description: BIT1
      read_allowed: true
      write_allowed: false
    - !Field
      name: BIT2
      bit_offset: 2
      bit_width: 1
      description: BIT2
      read_allowed: true
      write_allowed: false
    - !Field
      name: BIT3
      bit_offset: 3
      bit_width: 1
      description: BIT3
      read_allowed: true
      write_allowed: false
  - !Register
    name: DEVICEARCH
    addr: 0xfbc
    size_bits: 32
    description: Device Architecture Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x47700a31
    fields:
    - !Field
      name: DEVICEARCH
      bit_offset: 0
      bit_width: 32
      description: DEVICEARCH
      read_allowed: true
      write_allowed: false
  - !Register
    name: DEVICECFG
    addr: 0xfc8
    size_bits: 32
    description: Device Configuration Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DEVICECFG
      bit_offset: 0
      bit_width: 32
      description: DEVICECFG
      read_allowed: true
      write_allowed: false
  - !Register
    name: DEVICETYPID
    addr: 0xfcc
    size_bits: 32
    description: Device Type Identifier Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x31
    fields:
    - !Field
      name: DEVICETYPID
      bit_offset: 0
      bit_width: 32
      description: DEVICETYPID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID4
    addr: 0xfd0
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID5
    addr: 0xfd4
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID6
    addr: 0xfd8
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID7
    addr: 0xfdc
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID0
    addr: 0xfe0
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID1
    addr: 0xfe4
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID2
    addr: 0xfe8
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID3
    addr: 0xfec
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMPID0
    addr: 0xff0
    size_bits: 32
    description: Component ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COMPID
      bit_offset: 0
      bit_width: 32
      description: Component ID
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMPID1
    addr: 0xff4
    size_bits: 32
    description: Component ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COMPID
      bit_offset: 0
      bit_width: 32
      description: Component ID
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMPID2
    addr: 0xff8
    size_bits: 32
    description: Component ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COMPID
      bit_offset: 0
      bit_width: 32
      description: Component ID
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMPID3
    addr: 0xffc
    size_bits: 32
    description: Component ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COMPID
      bit_offset: 0
      bit_width: 32
      description: Component ID
      read_allowed: true
      write_allowed: false
- !Module
  name: MTBDWT
  description: MTB data watchpoint and trace
  base_addr: 0xf0001000
  size: 0x1000
  registers:
  - !Register
    name: CTRL
    addr: 0x0
    size_bits: 32
    description: MTB DWT Control Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x2f000000
    fields:
    - !Field
      name: DWTCFGCTRL
      bit_offset: 0
      bit_width: 28
      description: DWT configuration controls
      read_allowed: true
      write_allowed: false
    - !Field
      name: NUMCMP
      bit_offset: 28
      bit_width: 4
      description: Number of comparators
      read_allowed: true
      write_allowed: false
  - !Register
    name: FCT0
    addr: 0x28
    size_bits: 32
    description: MTB_DWT Comparator Function Register 0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FUNCTION
      bit_offset: 0
      bit_width: 4
      description: Function
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
    - !Field
      name: DATAVMATCH
      bit_offset: 8
      bit_width: 1
      description: Data Value Match
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DATAVSIZE
      bit_offset: 10
      bit_width: 2
      description: Data Value Size
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '00'
        1: '01'
        2: '10'
        3: '11'
    - !Field
      name: DATAVADDR0
      bit_offset: 12
      bit_width: 4
      description: Data Value Address 0
      read_allowed: true
      write_allowed: true
    - !Field
      name: MATCHED
      bit_offset: 24
      bit_width: 1
      description: Comparator match
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: FCT1
    addr: 0x38
    size_bits: 32
    description: MTB_DWT Comparator Function Register 1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: FUNCTION
      bit_offset: 0
      bit_width: 4
      description: Function
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0000'
        4: '0100'
        5: '0101'
        6: '0110'
        7: '0111'
    - !Field
      name: MATCHED
      bit_offset: 24
      bit_width: 1
      description: Comparator match
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: TBCTRL
    addr: 0x200
    size_bits: 32
    description: MTB_DWT Trace Buffer Control Register
    read_allowed: true
    write_allowed: true
    reset_value: 0x20000000
    fields:
    - !Field
      name: ACOMP0
      bit_offset: 0
      bit_width: 1
      description: Action based on Comparator 0 match
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ACOMP1
      bit_offset: 1
      bit_width: 1
      description: Action based on Comparator 1 match
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: NUMCOMP
      bit_offset: 28
      bit_width: 4
      description: Number of Comparators
      read_allowed: true
      write_allowed: false
  - !Register
    name: DEVICECFG
    addr: 0xfc8
    size_bits: 32
    description: Device Configuration Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: DEVICECFG
      bit_offset: 0
      bit_width: 32
      description: DEVICECFG
      read_allowed: true
      write_allowed: false
  - !Register
    name: DEVICETYPID
    addr: 0xfcc
    size_bits: 32
    description: Device Type Identifier Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x4
    fields:
    - !Field
      name: DEVICETYPID
      bit_offset: 0
      bit_width: 32
      description: DEVICETYPID
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMP0
    addr: 0x20
    size_bits: 32
    description: MTB_DWT Comparator Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMP
      bit_offset: 0
      bit_width: 32
      description: Reference value for comparison
      read_allowed: true
      write_allowed: true
  - !Register
    name: COMP1
    addr: 0x30
    size_bits: 32
    description: MTB_DWT Comparator Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: COMP
      bit_offset: 0
      bit_width: 32
      description: Reference value for comparison
      read_allowed: true
      write_allowed: true
  - !Register
    name: MASK0
    addr: 0x24
    size_bits: 32
    description: MTB_DWT Comparator Mask Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MASK
      bit_offset: 0
      bit_width: 5
      description: MASK
      read_allowed: true
      write_allowed: true
  - !Register
    name: MASK1
    addr: 0x34
    size_bits: 32
    description: MTB_DWT Comparator Mask Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: MASK
      bit_offset: 0
      bit_width: 5
      description: MASK
      read_allowed: true
      write_allowed: true
  - !Register
    name: PERIPHID4
    addr: 0xfd0
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID5
    addr: 0xfd4
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID6
    addr: 0xfd8
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID7
    addr: 0xfdc
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID0
    addr: 0xfe0
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID1
    addr: 0xfe4
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID2
    addr: 0xfe8
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID3
    addr: 0xfec
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMPID0
    addr: 0xff0
    size_bits: 32
    description: Component ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COMPID
      bit_offset: 0
      bit_width: 32
      description: Component ID
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMPID1
    addr: 0xff4
    size_bits: 32
    description: Component ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COMPID
      bit_offset: 0
      bit_width: 32
      description: Component ID
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMPID2
    addr: 0xff8
    size_bits: 32
    description: Component ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COMPID
      bit_offset: 0
      bit_width: 32
      description: Component ID
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMPID3
    addr: 0xffc
    size_bits: 32
    description: Component ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COMPID
      bit_offset: 0
      bit_width: 32
      description: Component ID
      read_allowed: true
      write_allowed: false
- !Module
  name: ROM
  description: System ROM
  base_addr: 0xf0002000
  size: 0x1000
  registers:
  - !Register
    name: TABLEMARK
    addr: 0xc
    size_bits: 32
    description: End of Table Marker Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: MARK
      bit_offset: 0
      bit_width: 32
      description: MARK
      read_allowed: true
      write_allowed: false
  - !Register
    name: SYSACCESS
    addr: 0xfcc
    size_bits: 32
    description: System Access Register
    read_allowed: true
    write_allowed: false
    reset_value: 0x1
    fields:
    - !Field
      name: SYSACCESS
      bit_offset: 0
      bit_width: 32
      description: SYSACCESS
      read_allowed: true
      write_allowed: false
  - !Register
    name: ENTRY0
    addr: 0x0
    size_bits: 32
    description: Entry
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENTRY
      bit_offset: 0
      bit_width: 32
      description: ENTRY
      read_allowed: true
      write_allowed: false
  - !Register
    name: ENTRY1
    addr: 0x4
    size_bits: 32
    description: Entry
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENTRY
      bit_offset: 0
      bit_width: 32
      description: ENTRY
      read_allowed: true
      write_allowed: false
  - !Register
    name: ENTRY2
    addr: 0x8
    size_bits: 32
    description: Entry
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ENTRY
      bit_offset: 0
      bit_width: 32
      description: ENTRY
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID4
    addr: 0xfd0
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID5
    addr: 0xfd4
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID6
    addr: 0xfd8
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID7
    addr: 0xfdc
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID0
    addr: 0xfe0
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID1
    addr: 0xfe4
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID2
    addr: 0xfe8
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: PERIPHID3
    addr: 0xfec
    size_bits: 32
    description: Peripheral ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: PERIPHID
      bit_offset: 0
      bit_width: 32
      description: PERIPHID
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMPID0
    addr: 0xff0
    size_bits: 32
    description: Component ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COMPID
      bit_offset: 0
      bit_width: 32
      description: Component ID
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMPID1
    addr: 0xff4
    size_bits: 32
    description: Component ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COMPID
      bit_offset: 0
      bit_width: 32
      description: Component ID
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMPID2
    addr: 0xff8
    size_bits: 32
    description: Component ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COMPID
      bit_offset: 0
      bit_width: 32
      description: Component ID
      read_allowed: true
      write_allowed: false
  - !Register
    name: COMPID3
    addr: 0xffc
    size_bits: 32
    description: Component ID Register
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: COMPID
      bit_offset: 0
      bit_width: 32
      description: Component ID
      read_allowed: true
      write_allowed: false
- !Module
  name: MCM
  description: Core Platform Miscellaneous Control Module
  base_addr: 0xf0003000
  size: 0x7c
  registers:
  - !Register
    name: PLASC
    addr: 0x8
    size_bits: 16
    description: Crossbar Switch (AXBS) Slave Configuration
    read_allowed: true
    write_allowed: false
    reset_value: 0x7
    fields:
    - !Field
      name: ASC
      bit_offset: 0
      bit_width: 8
      description: Each bit in the ASC field indicates whether there is a corresponding
        connection to the crossbar switch's slave input port.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PLAMC
    addr: 0xa
    size_bits: 16
    description: Crossbar Switch (AXBS) Master Configuration
    read_allowed: true
    write_allowed: false
    reset_value: 0x5
    fields:
    - !Field
      name: AMC
      bit_offset: 0
      bit_width: 8
      description: Each bit in the AMC field indicates whether there is a corresponding
        connection to the AXBS master input port.
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PLACR
    addr: 0xc
    size_bits: 32
    description: Platform Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ARB
      bit_offset: 9
      bit_width: 1
      description: Arbitration select
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CFCC
      bit_offset: 10
      bit_width: 1
      description: Clear Flash Controller Cache
      read_allowed: false
      write_allowed: true
    - !Field
      name: DFCDA
      bit_offset: 11
      bit_width: 1
      description: Disable Flash Controller Data Caching
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DFCIC
      bit_offset: 12
      bit_width: 1
      description: Disable Flash Controller Instruction Caching
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DFCC
      bit_offset: 13
      bit_width: 1
      description: Disable Flash Controller Cache
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: EFDS
      bit_offset: 14
      bit_width: 1
      description: Enable Flash Data Speculation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DFCS
      bit_offset: 15
      bit_width: 1
      description: Disable Flash Controller Speculation
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ESFC
      bit_offset: 16
      bit_width: 1
      description: Enable Stalling Flash Controller
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: PID
    addr: 0x30
    size_bits: 32
    description: Process ID register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: PID
      bit_offset: 0
      bit_width: 8
      description: M0_PID For MPU
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
  - !Register
    name: CPO
    addr: 0x40
    size_bits: 32
    description: Compute Operation Control Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: CPOREQ
      bit_offset: 0
      bit_width: 1
      description: Compute Operation Request
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOACK
      bit_offset: 1
      bit_width: 1
      description: Compute Operation Acknowledge
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: CPOWOI
      bit_offset: 2
      bit_width: 1
      description: Compute Operation Wake-up on Interrupt
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: MATCR
    addr: 0x80
    size_bits: 32
    description: Master Attribute Configuration Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: ATC0
      bit_offset: 0
      bit_width: 3
      description: Attribute Configuration Master n
      read_allowed: true
      write_allowed: true
      enum_values:
        0: 00x
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: 11x
    - !Field
      name: RO0
      bit_offset: 7
      bit_width: 1
      description: Read-Only Master n
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: ATC2
      bit_offset: 16
      bit_width: 3
      description: Attribute Configuration Master n
      read_allowed: true
      write_allowed: true
      enum_values:
        0: 00x
        2: '010'
        3: '011'
        4: '100'
        5: '101'
        6: 11x
    - !Field
      name: RO2
      bit_offset: 23
      bit_width: 1
      description: Read-Only Master n
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: MMAU
  description: Memory-Mapped Arithmetic Unit
  base_addr: 0xf0004000
  size: 0x20
  registers:
  - !Register
    name: X0
    addr: 0x0
    size_bits: 32
    description: Operand Register X0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: X0
      bit_offset: 0
      bit_width: 32
      description: Operand Register X0
      read_allowed: true
      write_allowed: true
  - !Register
    name: X1
    addr: 0x4
    size_bits: 32
    description: Operand Register X1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: X1
      bit_offset: 0
      bit_width: 32
      description: Operand Register X1
      read_allowed: true
      write_allowed: true
  - !Register
    name: X2
    addr: 0x8
    size_bits: 32
    description: Operand Register X2
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: X2
      bit_offset: 0
      bit_width: 32
      description: Operand Register X2
      read_allowed: true
      write_allowed: true
  - !Register
    name: X3
    addr: 0xc
    size_bits: 32
    description: Operand Register X3
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: X3
      bit_offset: 0
      bit_width: 32
      description: Operand Register X3
      read_allowed: true
      write_allowed: true
  - !Register
    name: A0
    addr: 0x10
    size_bits: 32
    description: Accumulator Register A0
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: A0
      bit_offset: 0
      bit_width: 32
      description: Accumulator Register A0
      read_allowed: true
      write_allowed: true
  - !Register
    name: A1
    addr: 0x14
    size_bits: 32
    description: Accumulator Register A1
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: A1
      bit_offset: 0
      bit_width: 32
      description: Accumulator Register A1
      read_allowed: true
      write_allowed: true
  - !Register
    name: CSR
    addr: 0x18
    size_bits: 32
    description: Control/Status Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: Q
      bit_offset: 0
      bit_width: 1
      description: 'Q flag: Accumulation Overflow'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: V
      bit_offset: 1
      bit_width: 1
      description: 'V flag: Multiply or Divide overflow'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DZ
      bit_offset: 2
      bit_width: 1
      description: 'DZ flag: Divide by Zero'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: N
      bit_offset: 3
      bit_width: 1
      description: 'N flag: Signed calculation result is negative'
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: QIF
      bit_offset: 4
      bit_width: 1
      description: 'Q Interrupt Flag: Accumulation Overflow Interrupt Status'
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VIF
      bit_offset: 5
      bit_width: 1
      description: 'V Interrupt Flag: Multiply or Divide overflow'
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DZIF
      bit_offset: 6
      bit_width: 1
      description: 'DZ Interrupt Flag: Divide by Zero'
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: QIE
      bit_offset: 12
      bit_width: 1
      description: Accumulation Overflow (Q flag) Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VIE
      bit_offset: 13
      bit_width: 1
      description: Divide/Multiply Overflow (V flag) Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DZIE
      bit_offset: 14
      bit_width: 1
      description: Divide-by-Zero Interrupt Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DRE
      bit_offset: 16
      bit_width: 1
      description: DMA Request Enable
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: SO
      bit_offset: 17
      bit_width: 1
      description: Supervisor-Only
      read_allowed: true
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: HDR
      bit_offset: 20
      bit_width: 4
      description: Hardware Revision Level
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0000'
    - !Field
      name: BUSY
      bit_offset: 31
      bit_width: 1
      description: BUSY
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
  - !Register
    name: CSR_IF_CLR
    addr: 0x1c
    size_bits: 32
    description: CSR Interrupt Flags Clearance Register
    read_allowed: true
    write_allowed: true
    fields:
    - !Field
      name: Q
      bit_offset: 0
      bit_width: 1
      description: 'Q flag: Accumulation Overflow'
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: V
      bit_offset: 1
      bit_width: 1
      description: 'V flag: Multiply or Divide overflow'
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DZ
      bit_offset: 2
      bit_width: 1
      description: 'DZ flag: Divide by Zero'
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: N
      bit_offset: 3
      bit_width: 1
      description: 'N flag: Signed calculation result is negative'
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: QIF
      bit_offset: 4
      bit_width: 1
      description: 'Q Interrupt Flag: Accumulation Overflow Interrupt Status'
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VIF
      bit_offset: 5
      bit_width: 1
      description: 'V Interrupt Flag: Multiply or Divide overflow'
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DZIF
      bit_offset: 6
      bit_width: 1
      description: 'DZ Interrupt Flag: Divide by Zero'
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
- !Module
  name: CAU
  description: Memory Mapped Cryptographic Acceleration Unit (MMCAU)
  base_addr: 0xf0005000
  size: 0xb6c
  registers:
  - !Register
    name: CAU_DIRECT0
    addr: 0x0
    size_bits: 32
    description: Direct access register 0
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT0
      bit_offset: 0
      bit_width: 32
      description: Direct register 0
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT1
    addr: 0x4
    size_bits: 32
    description: Direct access register 1
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT1
      bit_offset: 0
      bit_width: 32
      description: Direct register 1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT2
    addr: 0x8
    size_bits: 32
    description: Direct access register 2
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT2
      bit_offset: 0
      bit_width: 32
      description: Direct register 2
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT3
    addr: 0xc
    size_bits: 32
    description: Direct access register 3
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT3
      bit_offset: 0
      bit_width: 32
      description: Direct register 3
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT4
    addr: 0x10
    size_bits: 32
    description: Direct access register 4
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT4
      bit_offset: 0
      bit_width: 32
      description: Direct register 4
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT5
    addr: 0x14
    size_bits: 32
    description: Direct access register 5
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT5
      bit_offset: 0
      bit_width: 32
      description: Direct register 5
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT6
    addr: 0x18
    size_bits: 32
    description: Direct access register 6
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT6
      bit_offset: 0
      bit_width: 32
      description: Direct register 6
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT7
    addr: 0x1c
    size_bits: 32
    description: Direct access register 7
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT7
      bit_offset: 0
      bit_width: 32
      description: Direct register 7
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT8
    addr: 0x20
    size_bits: 32
    description: Direct access register 8
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT8
      bit_offset: 0
      bit_width: 32
      description: Direct register 8
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT9
    addr: 0x24
    size_bits: 32
    description: Direct access register 9
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT9
      bit_offset: 0
      bit_width: 32
      description: Direct register 9
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT10
    addr: 0x28
    size_bits: 32
    description: Direct access register 10
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT10
      bit_offset: 0
      bit_width: 32
      description: Direct register 10
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT11
    addr: 0x2c
    size_bits: 32
    description: Direct access register 11
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT11
      bit_offset: 0
      bit_width: 32
      description: Direct register 11
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT12
    addr: 0x30
    size_bits: 32
    description: Direct access register 12
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT12
      bit_offset: 0
      bit_width: 32
      description: Direct register 12
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT13
    addr: 0x34
    size_bits: 32
    description: Direct access register 13
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT13
      bit_offset: 0
      bit_width: 32
      description: Direct register 13
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT14
    addr: 0x38
    size_bits: 32
    description: Direct access register 14
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT14
      bit_offset: 0
      bit_width: 32
      description: Direct register 14
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_DIRECT15
    addr: 0x3c
    size_bits: 32
    description: Direct access register 15
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CAU_DIRECT15
      bit_offset: 0
      bit_width: 32
      description: Direct register 15
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_LDR_CASR
    addr: 0x840
    size_bits: 32
    description: Status register - Load Register command
    read_allowed: false
    write_allowed: true
    reset_value: 0x20000000
    fields:
    - !Field
      name: IC
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DPE
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VER
      bit_offset: 28
      bit_width: 4
      description: CAU version
      read_allowed: false
      write_allowed: true
      enum_values:
        1: '0001'
        2: '0010'
  - !Register
    name: CAU_LDR_CAA
    addr: 0x844
    size_bits: 32
    description: Accumulator register - Load Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: ACC
      bit_offset: 0
      bit_width: 32
      description: ACC
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_LDR_CA0
    addr: 0x848
    size_bits: 32
    description: General Purpose Register 0 - Load Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA0
      bit_offset: 0
      bit_width: 32
      description: CA0
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_LDR_CA1
    addr: 0x84c
    size_bits: 32
    description: General Purpose Register 1 - Load Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA1
      bit_offset: 0
      bit_width: 32
      description: CA1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_LDR_CA2
    addr: 0x850
    size_bits: 32
    description: General Purpose Register 2 - Load Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA2
      bit_offset: 0
      bit_width: 32
      description: CA2
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_LDR_CA3
    addr: 0x854
    size_bits: 32
    description: General Purpose Register 3 - Load Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA3
      bit_offset: 0
      bit_width: 32
      description: CA3
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_LDR_CA4
    addr: 0x858
    size_bits: 32
    description: General Purpose Register 4 - Load Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA4
      bit_offset: 0
      bit_width: 32
      description: CA4
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_LDR_CA5
    addr: 0x85c
    size_bits: 32
    description: General Purpose Register 5 - Load Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA5
      bit_offset: 0
      bit_width: 32
      description: CA5
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_LDR_CA6
    addr: 0x860
    size_bits: 32
    description: General Purpose Register 6 - Load Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA6
      bit_offset: 0
      bit_width: 32
      description: CA6
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_LDR_CA7
    addr: 0x864
    size_bits: 32
    description: General Purpose Register 7 - Load Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA7
      bit_offset: 0
      bit_width: 32
      description: CA7
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_LDR_CA8
    addr: 0x868
    size_bits: 32
    description: General Purpose Register 8 - Load Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA8
      bit_offset: 0
      bit_width: 32
      description: CA8
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_STR_CASR
    addr: 0x880
    size_bits: 32
    description: Status register - Store Register command
    read_allowed: true
    write_allowed: false
    reset_value: 0x20000000
    fields:
    - !Field
      name: IC
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DPE
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: true
      write_allowed: false
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VER
      bit_offset: 28
      bit_width: 4
      description: CAU version
      read_allowed: true
      write_allowed: false
      enum_values:
        1: '0001'
        2: '0010'
  - !Register
    name: CAU_STR_CAA
    addr: 0x884
    size_bits: 32
    description: Accumulator register - Store Register command
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: ACC
      bit_offset: 0
      bit_width: 32
      description: ACC
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAU_STR_CA0
    addr: 0x888
    size_bits: 32
    description: General Purpose Register 0 - Store Register command
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CA0
      bit_offset: 0
      bit_width: 32
      description: CA0
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAU_STR_CA1
    addr: 0x88c
    size_bits: 32
    description: General Purpose Register 1 - Store Register command
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CA1
      bit_offset: 0
      bit_width: 32
      description: CA1
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAU_STR_CA2
    addr: 0x890
    size_bits: 32
    description: General Purpose Register 2 - Store Register command
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CA2
      bit_offset: 0
      bit_width: 32
      description: CA2
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAU_STR_CA3
    addr: 0x894
    size_bits: 32
    description: General Purpose Register 3 - Store Register command
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CA3
      bit_offset: 0
      bit_width: 32
      description: CA3
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAU_STR_CA4
    addr: 0x898
    size_bits: 32
    description: General Purpose Register 4 - Store Register command
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CA4
      bit_offset: 0
      bit_width: 32
      description: CA4
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAU_STR_CA5
    addr: 0x89c
    size_bits: 32
    description: General Purpose Register 5 - Store Register command
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CA5
      bit_offset: 0
      bit_width: 32
      description: CA5
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAU_STR_CA6
    addr: 0x8a0
    size_bits: 32
    description: General Purpose Register 6 - Store Register command
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CA6
      bit_offset: 0
      bit_width: 32
      description: CA6
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAU_STR_CA7
    addr: 0x8a4
    size_bits: 32
    description: General Purpose Register 7 - Store Register command
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CA7
      bit_offset: 0
      bit_width: 32
      description: CA7
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAU_STR_CA8
    addr: 0x8a8
    size_bits: 32
    description: General Purpose Register 8 - Store Register command
    read_allowed: true
    write_allowed: false
    fields:
    - !Field
      name: CA8
      bit_offset: 0
      bit_width: 32
      description: CA8
      read_allowed: true
      write_allowed: false
  - !Register
    name: CAU_ADR_CASR
    addr: 0x8c0
    size_bits: 32
    description: Status register - Add Register command
    read_allowed: false
    write_allowed: true
    reset_value: 0x20000000
    fields:
    - !Field
      name: IC
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DPE
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VER
      bit_offset: 28
      bit_width: 4
      description: CAU version
      read_allowed: false
      write_allowed: true
      enum_values:
        1: '0001'
        2: '0010'
  - !Register
    name: CAU_ADR_CAA
    addr: 0x8c4
    size_bits: 32
    description: Accumulator register - Add to register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: ACC
      bit_offset: 0
      bit_width: 32
      description: ACC
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ADR_CA0
    addr: 0x8c8
    size_bits: 32
    description: General Purpose Register 0 - Add to register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA0
      bit_offset: 0
      bit_width: 32
      description: CA0
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ADR_CA1
    addr: 0x8cc
    size_bits: 32
    description: General Purpose Register 1 - Add to register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA1
      bit_offset: 0
      bit_width: 32
      description: CA1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ADR_CA2
    addr: 0x8d0
    size_bits: 32
    description: General Purpose Register 2 - Add to register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA2
      bit_offset: 0
      bit_width: 32
      description: CA2
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ADR_CA3
    addr: 0x8d4
    size_bits: 32
    description: General Purpose Register 3 - Add to register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA3
      bit_offset: 0
      bit_width: 32
      description: CA3
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ADR_CA4
    addr: 0x8d8
    size_bits: 32
    description: General Purpose Register 4 - Add to register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA4
      bit_offset: 0
      bit_width: 32
      description: CA4
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ADR_CA5
    addr: 0x8dc
    size_bits: 32
    description: General Purpose Register 5 - Add to register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA5
      bit_offset: 0
      bit_width: 32
      description: CA5
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ADR_CA6
    addr: 0x8e0
    size_bits: 32
    description: General Purpose Register 6 - Add to register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA6
      bit_offset: 0
      bit_width: 32
      description: CA6
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ADR_CA7
    addr: 0x8e4
    size_bits: 32
    description: General Purpose Register 7 - Add to register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA7
      bit_offset: 0
      bit_width: 32
      description: CA7
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ADR_CA8
    addr: 0x8e8
    size_bits: 32
    description: General Purpose Register 8 - Add to register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA8
      bit_offset: 0
      bit_width: 32
      description: CA8
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_RADR_CASR
    addr: 0x900
    size_bits: 32
    description: Status register - Reverse and Add to Register command
    read_allowed: false
    write_allowed: true
    reset_value: 0x20000000
    fields:
    - !Field
      name: IC
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DPE
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VER
      bit_offset: 28
      bit_width: 4
      description: CAU version
      read_allowed: false
      write_allowed: true
      enum_values:
        1: '0001'
        2: '0010'
  - !Register
    name: CAU_RADR_CAA
    addr: 0x904
    size_bits: 32
    description: Accumulator register - Reverse and Add to Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: ACC
      bit_offset: 0
      bit_width: 32
      description: ACC
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_RADR_CA0
    addr: 0x908
    size_bits: 32
    description: General Purpose Register 0 - Reverse and Add to Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA0
      bit_offset: 0
      bit_width: 32
      description: CA0
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_RADR_CA1
    addr: 0x90c
    size_bits: 32
    description: General Purpose Register 1 - Reverse and Add to Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA1
      bit_offset: 0
      bit_width: 32
      description: CA1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_RADR_CA2
    addr: 0x910
    size_bits: 32
    description: General Purpose Register 2 - Reverse and Add to Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA2
      bit_offset: 0
      bit_width: 32
      description: CA2
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_RADR_CA3
    addr: 0x914
    size_bits: 32
    description: General Purpose Register 3 - Reverse and Add to Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA3
      bit_offset: 0
      bit_width: 32
      description: CA3
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_RADR_CA4
    addr: 0x918
    size_bits: 32
    description: General Purpose Register 4 - Reverse and Add to Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA4
      bit_offset: 0
      bit_width: 32
      description: CA4
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_RADR_CA5
    addr: 0x91c
    size_bits: 32
    description: General Purpose Register 5 - Reverse and Add to Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA5
      bit_offset: 0
      bit_width: 32
      description: CA5
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_RADR_CA6
    addr: 0x920
    size_bits: 32
    description: General Purpose Register 6 - Reverse and Add to Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA6
      bit_offset: 0
      bit_width: 32
      description: CA6
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_RADR_CA7
    addr: 0x924
    size_bits: 32
    description: General Purpose Register 7 - Reverse and Add to Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA7
      bit_offset: 0
      bit_width: 32
      description: CA7
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_RADR_CA8
    addr: 0x928
    size_bits: 32
    description: General Purpose Register 8 - Reverse and Add to Register command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA8
      bit_offset: 0
      bit_width: 32
      description: CA8
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_XOR_CASR
    addr: 0x980
    size_bits: 32
    description: Status register - Exclusive Or command
    read_allowed: false
    write_allowed: true
    reset_value: 0x20000000
    fields:
    - !Field
      name: IC
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DPE
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VER
      bit_offset: 28
      bit_width: 4
      description: CAU version
      read_allowed: false
      write_allowed: true
      enum_values:
        1: '0001'
        2: '0010'
  - !Register
    name: CAU_XOR_CAA
    addr: 0x984
    size_bits: 32
    description: Accumulator register - Exclusive Or command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: ACC
      bit_offset: 0
      bit_width: 32
      description: ACC
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_XOR_CA0
    addr: 0x988
    size_bits: 32
    description: General Purpose Register 0 - Exclusive Or command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA0
      bit_offset: 0
      bit_width: 32
      description: CA0
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_XOR_CA1
    addr: 0x98c
    size_bits: 32
    description: General Purpose Register 1 - Exclusive Or command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA1
      bit_offset: 0
      bit_width: 32
      description: CA1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_XOR_CA2
    addr: 0x990
    size_bits: 32
    description: General Purpose Register 2 - Exclusive Or command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA2
      bit_offset: 0
      bit_width: 32
      description: CA2
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_XOR_CA3
    addr: 0x994
    size_bits: 32
    description: General Purpose Register 3 - Exclusive Or command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA3
      bit_offset: 0
      bit_width: 32
      description: CA3
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_XOR_CA4
    addr: 0x998
    size_bits: 32
    description: General Purpose Register 4 - Exclusive Or command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA4
      bit_offset: 0
      bit_width: 32
      description: CA4
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_XOR_CA5
    addr: 0x99c
    size_bits: 32
    description: General Purpose Register 5 - Exclusive Or command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA5
      bit_offset: 0
      bit_width: 32
      description: CA5
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_XOR_CA6
    addr: 0x9a0
    size_bits: 32
    description: General Purpose Register 6 - Exclusive Or command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA6
      bit_offset: 0
      bit_width: 32
      description: CA6
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_XOR_CA7
    addr: 0x9a4
    size_bits: 32
    description: General Purpose Register 7 - Exclusive Or command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA7
      bit_offset: 0
      bit_width: 32
      description: CA7
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_XOR_CA8
    addr: 0x9a8
    size_bits: 32
    description: General Purpose Register 8 - Exclusive Or command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA8
      bit_offset: 0
      bit_width: 32
      description: CA8
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ROTL_CASR
    addr: 0x9c0
    size_bits: 32
    description: Status register - Rotate Left command
    read_allowed: false
    write_allowed: true
    reset_value: 0x20000000
    fields:
    - !Field
      name: IC
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DPE
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VER
      bit_offset: 28
      bit_width: 4
      description: CAU version
      read_allowed: false
      write_allowed: true
      enum_values:
        1: '0001'
        2: '0010'
  - !Register
    name: CAU_ROTL_CAA
    addr: 0x9c4
    size_bits: 32
    description: Accumulator register - Rotate Left command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: ACC
      bit_offset: 0
      bit_width: 32
      description: ACC
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ROTL_CA0
    addr: 0x9c8
    size_bits: 32
    description: General Purpose Register 0 - Rotate Left command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA0
      bit_offset: 0
      bit_width: 32
      description: CA0
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ROTL_CA1
    addr: 0x9cc
    size_bits: 32
    description: General Purpose Register 1 - Rotate Left command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA1
      bit_offset: 0
      bit_width: 32
      description: CA1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ROTL_CA2
    addr: 0x9d0
    size_bits: 32
    description: General Purpose Register 2 - Rotate Left command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA2
      bit_offset: 0
      bit_width: 32
      description: CA2
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ROTL_CA3
    addr: 0x9d4
    size_bits: 32
    description: General Purpose Register 3 - Rotate Left command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA3
      bit_offset: 0
      bit_width: 32
      description: CA3
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ROTL_CA4
    addr: 0x9d8
    size_bits: 32
    description: General Purpose Register 4 - Rotate Left command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA4
      bit_offset: 0
      bit_width: 32
      description: CA4
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ROTL_CA5
    addr: 0x9dc
    size_bits: 32
    description: General Purpose Register 5 - Rotate Left command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA5
      bit_offset: 0
      bit_width: 32
      description: CA5
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ROTL_CA6
    addr: 0x9e0
    size_bits: 32
    description: General Purpose Register 6 - Rotate Left command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA6
      bit_offset: 0
      bit_width: 32
      description: CA6
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ROTL_CA7
    addr: 0x9e4
    size_bits: 32
    description: General Purpose Register 7 - Rotate Left command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA7
      bit_offset: 0
      bit_width: 32
      description: CA7
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_ROTL_CA8
    addr: 0x9e8
    size_bits: 32
    description: General Purpose Register 8 - Rotate Left command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA8
      bit_offset: 0
      bit_width: 32
      description: CA8
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESC_CASR
    addr: 0xb00
    size_bits: 32
    description: Status register - AES Column Operation command
    read_allowed: false
    write_allowed: true
    reset_value: 0x20000000
    fields:
    - !Field
      name: IC
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DPE
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VER
      bit_offset: 28
      bit_width: 4
      description: CAU version
      read_allowed: false
      write_allowed: true
      enum_values:
        1: '0001'
        2: '0010'
  - !Register
    name: CAU_AESC_CAA
    addr: 0xb04
    size_bits: 32
    description: Accumulator register - AES Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: ACC
      bit_offset: 0
      bit_width: 32
      description: ACC
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESC_CA0
    addr: 0xb08
    size_bits: 32
    description: General Purpose Register 0 - AES Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA0
      bit_offset: 0
      bit_width: 32
      description: CA0
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESC_CA1
    addr: 0xb0c
    size_bits: 32
    description: General Purpose Register 1 - AES Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA1
      bit_offset: 0
      bit_width: 32
      description: CA1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESC_CA2
    addr: 0xb10
    size_bits: 32
    description: General Purpose Register 2 - AES Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA2
      bit_offset: 0
      bit_width: 32
      description: CA2
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESC_CA3
    addr: 0xb14
    size_bits: 32
    description: General Purpose Register 3 - AES Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA3
      bit_offset: 0
      bit_width: 32
      description: CA3
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESC_CA4
    addr: 0xb18
    size_bits: 32
    description: General Purpose Register 4 - AES Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA4
      bit_offset: 0
      bit_width: 32
      description: CA4
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESC_CA5
    addr: 0xb1c
    size_bits: 32
    description: General Purpose Register 5 - AES Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA5
      bit_offset: 0
      bit_width: 32
      description: CA5
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESC_CA6
    addr: 0xb20
    size_bits: 32
    description: General Purpose Register 6 - AES Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA6
      bit_offset: 0
      bit_width: 32
      description: CA6
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESC_CA7
    addr: 0xb24
    size_bits: 32
    description: General Purpose Register 7 - AES Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA7
      bit_offset: 0
      bit_width: 32
      description: CA7
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESC_CA8
    addr: 0xb28
    size_bits: 32
    description: General Purpose Register 8 - AES Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA8
      bit_offset: 0
      bit_width: 32
      description: CA8
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESIC_CASR
    addr: 0xb40
    size_bits: 32
    description: Status register - AES Inverse Column Operation command
    read_allowed: false
    write_allowed: true
    reset_value: 0x20000000
    fields:
    - !Field
      name: IC
      bit_offset: 0
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: DPE
      bit_offset: 1
      bit_width: 1
      description: no description available
      read_allowed: false
      write_allowed: true
      enum_values:
        0: '0'
        1: '1'
    - !Field
      name: VER
      bit_offset: 28
      bit_width: 4
      description: CAU version
      read_allowed: false
      write_allowed: true
      enum_values:
        1: '0001'
        2: '0010'
  - !Register
    name: CAU_AESIC_CAA
    addr: 0xb44
    size_bits: 32
    description: Accumulator register - AES Inverse Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: ACC
      bit_offset: 0
      bit_width: 32
      description: ACC
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESIC_CA0
    addr: 0xb48
    size_bits: 32
    description: General Purpose Register 0 - AES Inverse Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA0
      bit_offset: 0
      bit_width: 32
      description: CA0
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESIC_CA1
    addr: 0xb4c
    size_bits: 32
    description: General Purpose Register 1 - AES Inverse Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA1
      bit_offset: 0
      bit_width: 32
      description: CA1
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESIC_CA2
    addr: 0xb50
    size_bits: 32
    description: General Purpose Register 2 - AES Inverse Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA2
      bit_offset: 0
      bit_width: 32
      description: CA2
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESIC_CA3
    addr: 0xb54
    size_bits: 32
    description: General Purpose Register 3 - AES Inverse Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA3
      bit_offset: 0
      bit_width: 32
      description: CA3
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESIC_CA4
    addr: 0xb58
    size_bits: 32
    description: General Purpose Register 4 - AES Inverse Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA4
      bit_offset: 0
      bit_width: 32
      description: CA4
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESIC_CA5
    addr: 0xb5c
    size_bits: 32
    description: General Purpose Register 5 - AES Inverse Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA5
      bit_offset: 0
      bit_width: 32
      description: CA5
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESIC_CA6
    addr: 0xb60
    size_bits: 32
    description: General Purpose Register 6 - AES Inverse Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA6
      bit_offset: 0
      bit_width: 32
      description: CA6
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESIC_CA7
    addr: 0xb64
    size_bits: 32
    description: General Purpose Register 7 - AES Inverse Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA7
      bit_offset: 0
      bit_width: 32
      description: CA7
      read_allowed: false
      write_allowed: true
  - !Register
    name: CAU_AESIC_CA8
    addr: 0xb68
    size_bits: 32
    description: General Purpose Register 8 - AES Inverse Column Operation command
    read_allowed: false
    write_allowed: true
    fields:
    - !Field
      name: CA8
      bit_offset: 0
      bit_width: 32
      description: CA8
      read_allowed: false
      write_allowed: true
