 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : msrv32_top
Version: T-2022.03-SP4
Date   : Thu Apr 24 11:29:12 2025
****************************************

 * Some/all delay information is back-annotated.

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32lvt_ss0p95v125c
Wire Load Model Mode: Inactive.

  Startpoint: REG2/alu_src_reg_out_reg
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: MC/cause_out_reg[1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  REG2/alu_src_reg_out_reg/CLK (DFFX1_LVT)                0.00 #     0.00 r
  REG2/alu_src_reg_out_reg/Q (DFFX1_LVT)                  0.11       0.11 f
  REG2/alu_src_reg_out (msrv32_reg_block_2)               0.00       0.11 f
  WBMUX/alu_source_reg_in (msrv32_wb_mux_sel_unit)        0.00       0.11 f
  WBMUX/U3/Y (NBUFFX4_LVT)                                0.06 *     0.17 f
  WBMUX/U5/Y (INVX2_LVT)                                  0.05 *     0.22 r
  WBMUX/U212/Y (AO22X2_LVT)                               0.10 *     0.32 r
  WBMUX/alu_2nd_src_mux_out[3] (msrv32_wb_mux_sel_unit)
                                                          0.00       0.32 r
  ALU/op_2_in[3] (msrv32_alu)                             0.00       0.32 r
  ALU/U597/Y (INVX2_LVT)                                  0.04 *     0.36 f
  ALU/U454/Y (NAND2X0_LVT)                                0.13 *     0.49 r
  ALU/U671/Y (INVX1_LVT)                                  0.08 *     0.57 f
  ALU/U457/Y (NAND2X0_LVT)                                0.12 *     0.69 r
  ALU/U458/Y (INVX1_LVT)                                  0.03 *     0.72 f
  ALU/U464/Y (NAND2X0_LVT)                                0.08 *     0.79 r
  ALU/U533/Y (NAND2X0_LVT)                                0.03 *     0.83 f
  ALU/U534/SO (HADDX1_LVT)                                0.10 *     0.92 r
  ALU/U556/Y (AO222X1_LVT)                                0.11 *     1.03 r
  ALU/U557/Y (AO222X1_LVT)                                0.10 *     1.13 r
  ALU/U558/Y (AO222X1_LVT)                                0.10 *     1.23 r
  ALU/U559/Y (AO222X1_LVT)                                0.10 *     1.33 r
  ALU/U560/Y (AO222X1_LVT)                                0.10 *     1.43 r
  ALU/U561/Y (AO222X1_LVT)                                0.10 *     1.53 r
  ALU/U562/Y (AO222X1_LVT)                                0.10 *     1.63 r
  ALU/U563/Y (AO222X1_LVT)                                0.10 *     1.72 r
  ALU/U564/Y (AO222X1_LVT)                                0.10 *     1.82 r
  ALU/U565/Y (AO222X1_LVT)                                0.10 *     1.92 r
  ALU/U566/Y (AO222X1_LVT)                                0.10 *     2.02 r
  ALU/U567/Y (AO222X1_LVT)                                0.10 *     2.12 r
  ALU/U568/Y (AO222X1_LVT)                                0.10 *     2.21 r
  ALU/U569/Y (AO222X1_LVT)                                0.10 *     2.31 r
  ALU/U570/Y (AO222X1_LVT)                                0.10 *     2.41 r
  ALU/U571/Y (AO222X1_LVT)                                0.10 *     2.51 r
  ALU/U572/Y (AO222X1_LVT)                                0.10 *     2.61 r
  ALU/U878/Y (AO222X1_LVT)                                0.10 *     2.71 r
  ALU/U909/Y (AO222X1_LVT)                                0.10 *     2.80 r
  ALU/U935/Y (AO222X1_LVT)                                0.10 *     2.90 r
  ALU/U961/Y (AO222X1_LVT)                                0.10 *     3.00 r
  ALU/U988/Y (AO222X1_LVT)                                0.10 *     3.10 r
  ALU/U1002/Y (AO222X1_LVT)                               0.10 *     3.20 r
  ALU/U1022/Y (AO222X1_LVT)                               0.10 *     3.30 r
  ALU/U1043/Y (AO222X1_LVT)                               0.10 *     3.39 r
  ALU/U1044/Y (AO222X1_LVT)                               0.09 *     3.48 r
  ALU/U1045/S (FADDX1_LVT)                                0.10 *     3.59 f
  ALU/U1046/SO (HADDX1_LVT)                               0.07 *     3.66 r
  ALU/U1048/Y (OA22X1_LVT)                                0.05 *     3.71 r
  ALU/U1055/Y (NAND4X0_LVT)                               0.04 *     3.75 f
  ALU/result_out[31] (msrv32_alu)                         0.00       3.75 f
  WBMUX/alu_result_in[31] (msrv32_wb_mux_sel_unit)        0.00       3.75 f
  WBMUX/U138/Y (AO22X1_LVT)                               0.05 *     3.80 f
  WBMUX/U139/Y (OR3X1_LVT)                                0.06 *     3.87 f
  WBMUX/wb_mux_out[31] (msrv32_wb_mux_sel_unit)           0.00       3.87 f
  U75/Y (NBUFFX8_LVT)                                     0.07 *     3.94 f
  IRF/rd_in[31] (msrv32_integer_file)                     0.00       3.94 f
  IRF/U2105/Y (AO22X1_LVT)                                0.07 *     4.01 f
  IRF/rs_1_out[31] (msrv32_integer_file)                  0.00       4.01 f
  BU/rs1_in[31] (msrv32_bu)                               0.00       4.01 f
  BU/U49/Y (INVX1_LVT)                                    0.02 *     4.04 r
  BU/U50/Y (OR2X1_LVT)                                    0.06 *     4.09 r
  BU/U56/Y (NAND4X0_LVT)                                  0.03 *     4.13 f
  BU/U64/Y (NOR4X1_LVT)                                   0.09 *     4.21 r
  BU/U68/Y (NAND4X0_LVT)                                  0.04 *     4.25 f
  BU/U124/Y (NOR4X1_LVT)                                  0.09 *     4.34 r
  BU/U125/SO (HADDX1_LVT)                                 0.07 *     4.40 f
  BU/U168/Y (OA222X1_LVT)                                 0.08 *     4.48 f
  BU/U169/Y (NAND2X0_LVT)                                 0.04 *     4.52 r
  BU/U170/Y (NAND3X0_LVT)                                 0.13 *     4.65 f
  BU/branch_taken_out (msrv32_bu)                         0.00       4.65 f
  PC/branch_taken_in (msrv32_pc)                          0.00       4.65 f
  PC/U3/Y (AND2X1_LVT)                                    0.11 *     4.76 f
  PC/misaligned_instr_out (msrv32_pc)                     0.00       4.76 f
  MC/misaligned_instr_in (msrv32_machine_control)         0.00       4.76 f
  MC/U111/Y (NOR3X0_LVT)                                  0.08 *     4.84 r
  MC/U112/Y (NAND2X0_LVT)                                 0.03 *     4.87 f
  MC/U123/Y (OA21X1_LVT)                                  0.06 *     4.93 f
  MC/U126/Y (NAND4X0_LVT)                                 0.05 *     4.98 r
  MC/U129/Y (INVX1_LVT)                                   0.03 *     5.01 f
  MC/U130/Y (NAND2X0_LVT)                                 0.04 *     5.05 r
  MC/U131/Y (NAND3X0_LVT)                                 0.03 *     5.09 f
  MC/cause_out_reg[1]/D (DFFX1_LVT)                       0.00 *     5.09 f
  data arrival time                                                  5.09

  clock clk (rise edge)                                  10.00      10.00
  clock network delay (ideal)                             0.00      10.00
  MC/cause_out_reg[1]/CLK (DFFX1_LVT)                     0.00      10.00 r
  library setup time                                     -0.04       9.96
  data required time                                                 9.96
  --------------------------------------------------------------------------
  data required time                                                 9.96
  data arrival time                                                 -5.09
  --------------------------------------------------------------------------
  slack (MET)                                                        4.87


1
