FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"GT_2";
2"GT2_N";
3"GT2_P";
4"SYNC_P";
5"UN$1$MC10E116$I1$Q3";
6"GT_N";
7"GT_P";
8"GT_TTL";
9"SYNC24_TTL";
10"VEE\G";
11"SYNC_2_P";
12"SYNC24_2_P";
13"GND\G";
14"UN$1$MC10E116$I1$Q3$1";
15"SYNC24_N";
16"SYNC24_P";
17"VEE\G";
18"SYNC24_2_N";
19"SYNC_2_N";
20"SYNC24_LVDS_N";
21"SYNC24_LVDS_P";
22"SYNC_LVDS_N";
23"SYNC_LVDS_P";
24"GND\G";
25"VCC\G";
26"VCC\G";
27"GND\G";
28"VEE\G";
29"SYNC_TTL";
30"UN$1$MMBTH81$I9$C";
31"GT_NIM";
32"VTT\G";
33"GND\G";
34"SYNC_N";
%"MC10E116"
"1","(-3075,2175)","0","ecl","I1";
;
ROOM"CAEN_DIG"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-175,400,175,-275";
"VEE"17;
"GND0"13;
"VBB"0;
"D0"4;
"D1"16;
"D2"7;
"D3"7;
"D4"7;
"D0* \B"34;
"D1* \B"15;
"D2* \B"6;
"D3* \B"6;
"D4* \B"6;
"Q0"11;
"Q1"12;
"Q2"1;
"Q3"14;
"Q4"3;
"Q0* \B"19;
"Q1* \B"18;
"Q2* \B"0;
"Q3* \B"5;
"Q4* \B"2;
"GND1"13;
"GND2"13;
"GND3"13;
"GND4"13;
"GND5"13;
%"RSMD0805"
"1","(-1800,1275)","0","resistors","I10";
;
$LOCATION"?"
VALUE"1000"
ROOM"CAEN_DIG"
POSTOL"5%"
PACKTYPE"0805"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
DIST"FLAT"
TOL_ON_OFF"ON"
IC"UNDEF"
NEGTOL"5%"
NEEDS_NO_SIZE"TRUE"
POWER"0.1"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
TOL"1%";
"A<0>"31;
"B<0>"27;
%"RSMD0805"
"1","(-1650,850)","0","resistors","I11";
;
$LOCATION"?"
VALUE"1000"
ROOM"CAEN_DIG"
POSTOL"5%"
PACKTYPE"0805"
TOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
SLOPE"RSMAX"
VOLTAGE"25V"
TOL_ON_OFF"ON"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
DIST"FLAT";
"A<0>"30;
"B<0>"28;
%"OUTPORT"
"1","(-1250,1625)","0","standard","I12";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"31;
%"DS90LV027"
"1","(-1550,2275)","0","misc","I13";
;
ROOM"CAEN_DIG"
CDS_LMAN_SYM_OUTLINE"-125,225,125,-125"
CDS_LIB"misc";
"Q2* \B"20;
"Q1* \B"22;
"Q2"21;
"Q1"23;
"GND"24;
"D2"9;
"D1"29;
"VCC"25;
%"RSMD0805"
"1","(-2675,2975)","1","resistors","I15";
;
VALUE"50"
$LOCATION"?"
ROOM"CAEN_DIG"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
CDS_LIB"resistors"
POSTOL"5%";
"A<0>"1;
"B<0>"32;
%"RSMD0805"
"1","(-2625,2950)","1","resistors","I16";
;
VALUE"50"
$LOCATION"?"
ROOM"CAEN_DIG"
POWER"0.1"
MAX_TEMP"RTMAX"
TC2"RTMPO"
TC1"RTMPL"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
PACKTYPE"0805"
POSTOL"5%";
"A<0>"18;
"B<0>"32;
%"RSMD0805"
"1","(-2600,2950)","1","resistors","I17";
;
VALUE"50"
$LOCATION"?"
ROOM"CAEN_DIG"
TOL"1%"
CDS_LIB"resistors"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
POWER"0.1"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POSTOL"5%"
PACKTYPE"0805";
"A<0>"12;
"B<0>"32;
%"RSMD0805"
"1","(-2575,2950)","1","resistors","I18";
;
VALUE"50"
$LOCATION"?"
ROOM"CAEN_DIG"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
CDS_LIB"resistors"
POSTOL"5%"
PACKTYPE"0805";
"A<0>"19;
"B<0>"32;
%"RSMD0805"
"1","(-2550,2950)","1","resistors","I19";
;
VALUE"50"
$LOCATION"?"
ROOM"CAEN_DIG"
NEEDS_NO_SIZE"TRUE"
NEGTOL"5%"
IC"UNDEF"
TOL_ON_OFF"ON"
DIST"FLAT"
VOLTAGE"25V"
SLOPE"RSMAX"
TC1"RTMPL"
TC2"RTMPO"
MAX_TEMP"RTMAX"
POWER"0.1"
TOL"1%"
CDS_LMAN_SYM_OUTLINE"-75,25,75,-25"
PACKTYPE"0805"
CDS_LIB"resistors"
POSTOL"5%";
"A<0>"11;
"B<0>"32;
%"INPORT"
"1","(-3750,2425)","0","standard","I2";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"4;
%"CSMD0603"
"1","(-2375,2675)","0","capacitors","I20";
;
VALUE"0.1UF"
PACKTYPE"0603"
VOLTAGE"50V"
PART_NAME"CSMD0603"
ROOM"CAEN_DIG"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
CDS_LIB"capacitors"
TOL"10%"
POSTOL"10%";
"B<0>"33;
"A<0>"10;
%"CSMD0603"
"1","(-2025,2675)","0","capacitors","I21";
;
VOLTAGE"50V"
PACKTYPE"0603"
PART_NAME"CSMD0603"
VALUE"0.1UF"
ROOM"CAEN_DIG"
POSTOL"10%"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
TOL"10%"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25";
"B<0>"26;
"A<0>"33;
%"CSMD0603"
"1","(-1625,2650)","0","capacitors","I22";
;
VOLTAGE"50V"
PACKTYPE"0603"
ROOM"CAEN_DIG"
VALUE"0.1UF"
PART_NAME"CSMD0603"
POSTOL"10%"
TOL"10%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"24;
"A<0>"25;
%"OUTPORT"
"1","(-525,2400)","0","standard","I23";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"23;
%"OUTPORT"
"1","(-525,2350)","0","standard","I24";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"22;
%"OUTPORT"
"1","(-525,2275)","0","standard","I25";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"21;
%"OUTPORT"
"1","(-525,2225)","0","standard","I26";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"20;
%"CSMD0603"
"1","(-3075,2875)","0","capacitors","I27";
;
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
PART_NAME"CSMD0603"
ROOM"CAEN_DIG"
TOL"10%"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
POSTOL"10%";
"B<0>"13;
"A<0>"17;
%"OUTPORT"
"1","(-1600,1925)","0","standard","I28";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"8;
%"OUTPORT"
"1","(-2475,1975)","0","standard","I29";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"3;
%"INPORT"
"1","(-3750,2375)","0","standard","I3";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"34;
%"OUTPORT"
"1","(-2475,1925)","0","standard","I30";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"2;
%"INPORT"
"1","(-3750,2325)","0","standard","I4";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"16;
%"INPORT"
"1","(-3750,2275)","0","standard","I5";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"15;
%"INPORT"
"1","(-3750,2225)","0","standard","I6";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"7;
%"INPORT"
"1","(-3750,2175)","0","standard","I7";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"6;
%"MC10H125"
"1","(-2250,2225)","0","ecl","I8";
;
ROOM"CAEN_DIG"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-200"
CDS_LIB"ecl";
"VCC"26;
"GND"33;
"VEE"10;
"Q4"0;
"Q3"8;
"Q2"9;
"Q1"29;
"D4* \B"0;
"D3* \B"5;
"D2* \B"18;
"D1* \B"19;
"D4"0;
"D3"14;
"D2"12;
"D1"11;
"VBB"0;
%"MMBTH81"
"1","(-2150,1100)","0","transistors","I9";
;
ROOM"CAEN_DIG"
CDS_LIB"transistors"
CDS_LMAN_SYM_OUTLINE"-125,125,125,-125";
"E"31;
"B"1;
"C"30;
END.
