
module test_lcd_control;
   reg [127:0] reader_data;
   reg         reader_en;
   reg         clk,rst,start_update, busy;
   reg         valid,raw;
   reg [6:0]   cnt;
   reg signed [10:0]  ar;
   reg signed [10:0]  ai;
   
   
   initial begin rst=1;
      #10 rst=0;
      #10 rst=1;
      #3000 $finish;

   end
   initial
     begin
        $dumpvars;
        $dumpfile("stm.vcd");
        #0
          clk <= 0;
	    reader_data <= 128'habcdefabcdefabcdefabcdefabcdef;
        valid <= 0;
        ai <= 0;
        cnt <= 0;
        
     end

   always #10
     begin
        clk <= ~clk;
        ar <= 1 - (reader_data[cnt] << 1);
        cnt <= cnt + 1;
     end
   
   
   
   initial begin
      
      #50
        valid <= 1;
   end // initial begin
   
   iqdemap_bpsk bpsk(.CLK(clk), .RST(rst), .valid_i(valid), .ce(ce), .ar(ar), .ai(ai));
   
   
endmodule

