("CMOS_Inv_2:/\tCMOS_Inv_2 CMOS schematic" (("open" (nil hierarchy "/{CMOS CMOS_Inv_2 schematic }:a"))) (((-4.475 -2.9125) (7.45 2.8375)) "a" "Schematics" 14))("CMOS_Inverter:/\tCMOS_Inverter CMOS schematic" (("open" (nil hierarchy "/{CMOS CMOS_Inverter schematic }:r"))) (((-0.53125 -1.41875) (4.40625 2.425)) "r" "Schematics" 12))("CMOS_Inverter:/\tCMOS_Inverter CMOS layout" (("open" (nil hierarchy "/{CMOS CMOS_Inverter layout }:a"))) (((-2.534 -9.804) (17.495 -1.692)) "a" "Virtuoso XL" 7))("CVSL_NAND_AND:/\tCVSL_NAND_AND CMOS schematic" (("open" (nil hierarchy "/{CMOS CVSL_NAND_AND schematic }:r"))) (((-4.55 -2.475) (1.7375 2.175)) "r" "Schematics XL" 7))("CVSL_NAND_AND:/\tCVSL_NAND_AND CMOS layout" (("open" (nil hierarchy "/{CMOS CVSL_NAND_AND layout }:a"))) (((-2.183 -10.983) (16.823 -2.327)) "a" "Virtuoso XL" 6))("CPL_NOR_OR:/\tCPL_NOR_OR CMOS schematic" (("open" (nil hierarchy "/{CMOS CPL_NOR_OR schematic }:r"))) (((-0.64375 -5.59375) (7.64375 0.54375)) "r" "Schematics XL" 15))("CPL_NOR_OR:/\tCPL_NOR_OR CMOS layout" (("open" (nil hierarchy "/{CMOS CPL_NOR_OR layout }:a"))) (((-0.715 -15.689) (16.385 -7.901)) "a" "Virtuoso XL" 14))("2_1_MUX_TG:/\t2_1_MUX_TG CMOS layout" (("open" (nil hierarchy "/{CMOS 2_1_MUX_TG layout }:a"))) (((-12.21 -33.318) (62.918 3.49)) "a" "Layout" 20))("TG:/\tTG CMOS schematic" (("open" (nil hierarchy "/{CMOS TG schematic }:r"))) (((0.85625 -2.325) (5.14375 0.85)) "r" "Schematics XL" 12))("2_1_MUX_TG_Test:/\t2_1_MUX_TG_Test CMOS schematic" (("open" (nil hierarchy "/{CMOS 2_1_MUX_TG_Test schematic }:a"))) (((-4.675 -5.175) (9.425 1.9875)) "a" "Schematics" 9))