 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 100
Design : FullAdder
Version: F-2011.09-SP4
Date   : Tue Apr 12 10:55:55 2016
****************************************

Operating Conditions: WORST   Library: saed90nm_max
Wire Load Model Mode: enclosed

  Startpoint: A (input port clocked by CK)
  Endpoint: Cout (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 f
  A (in)                                   0.01       0.63 f
  HA1/X (HalfAdder_1)                      0.00       0.63 f
  HA1/U4/Z (NBUFFX2)                       0.19       0.82 f
  HA1/U1/Q (XOR2X1)                        0.60       1.42 r
  HA1/Sum (HalfAdder_1)                    0.00       1.42 r
  HA2/X (HalfAdder_0)                      0.00       1.42 r
  HA2/U2/Q (AND2X1)                        0.44       1.86 r
  HA2/Cout (HalfAdder_0)                   0.00       1.86 r
  U1/Q (OR2X1)                             0.22       2.08 r
  Cout (out)                               0.10       2.18 r
  data arrival time                                   2.18

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -2.18
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: A (input port clocked by CK)
  Endpoint: Cout (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 r
  A (in)                                   0.01       0.63 r
  HA1/X (HalfAdder_1)                      0.00       0.63 r
  HA1/U4/Z (NBUFFX2)                       0.18       0.81 r
  HA1/U1/Q (XOR2X1)                        0.59       1.40 f
  HA1/Sum (HalfAdder_1)                    0.00       1.40 f
  HA2/X (HalfAdder_0)                      0.00       1.40 f
  HA2/U2/Q (AND2X1)                        0.43       1.83 f
  HA2/Cout (HalfAdder_0)                   0.00       1.83 f
  U1/Q (OR2X1)                             0.25       2.07 f
  Cout (out)                               0.10       2.17 f
  data arrival time                                   2.17

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -2.17
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: B (input port clocked by CK)
  Endpoint: Cout (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 f
  B (in)                                   0.01       0.63 f
  HA1/Y (HalfAdder_1)                      0.00       0.63 f
  HA1/U3/Z (NBUFFX2)                       0.19       0.82 f
  HA1/U1/Q (XOR2X1)                        0.58       1.40 r
  HA1/Sum (HalfAdder_1)                    0.00       1.40 r
  HA2/X (HalfAdder_0)                      0.00       1.40 r
  HA2/U2/Q (AND2X1)                        0.44       1.84 r
  HA2/Cout (HalfAdder_0)                   0.00       1.84 r
  U1/Q (OR2X1)                             0.22       2.06 r
  Cout (out)                               0.10       2.16 r
  data arrival time                                   2.16

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -2.16
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: A (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 f
  A (in)                                   0.01       0.63 f
  HA1/X (HalfAdder_1)                      0.00       0.63 f
  HA1/U4/Z (NBUFFX2)                       0.19       0.82 f
  HA1/U1/Q (XOR2X1)                        0.60       1.42 r
  HA1/Sum (HalfAdder_1)                    0.00       1.42 r
  HA2/X (HalfAdder_0)                      0.00       1.42 r
  HA2/U1/Q (XOR2X1)                        0.64       2.06 f
  HA2/Sum (HalfAdder_0)                    0.00       2.06 f
  S (out)                                  0.10       2.16 f
  data arrival time                                   2.16

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -2.16
  -----------------------------------------------------------
  slack (MET)                                         0.02


  Startpoint: B (input port clocked by CK)
  Endpoint: Cout (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 r
  B (in)                                   0.01       0.63 r
  HA1/Y (HalfAdder_1)                      0.00       0.63 r
  HA1/U3/Z (NBUFFX2)                       0.18       0.81 r
  HA1/U1/Q (XOR2X1)                        0.56       1.37 f
  HA1/Sum (HalfAdder_1)                    0.00       1.37 f
  HA2/X (HalfAdder_0)                      0.00       1.37 f
  HA2/U2/Q (AND2X1)                        0.43       1.80 f
  HA2/Cout (HalfAdder_0)                   0.00       1.80 f
  U1/Q (OR2X1)                             0.25       2.05 f
  Cout (out)                               0.10       2.15 f
  data arrival time                                   2.15

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -2.15
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: A (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 r
  A (in)                                   0.01       0.63 r
  HA1/X (HalfAdder_1)                      0.00       0.63 r
  HA1/U4/Z (NBUFFX2)                       0.18       0.81 r
  HA1/U1/Q (XOR2X1)                        0.59       1.40 f
  HA1/Sum (HalfAdder_1)                    0.00       1.40 f
  HA2/X (HalfAdder_0)                      0.00       1.40 f
  HA2/U1/Q (XOR2X1)                        0.65       2.05 r
  HA2/Sum (HalfAdder_0)                    0.00       2.05 r
  S (out)                                  0.10       2.15 r
  data arrival time                                   2.15

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -2.15
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: B (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 f
  B (in)                                   0.01       0.63 f
  HA1/Y (HalfAdder_1)                      0.00       0.63 f
  HA1/U3/Z (NBUFFX2)                       0.19       0.82 f
  HA1/U1/Q (XOR2X1)                        0.58       1.40 r
  HA1/Sum (HalfAdder_1)                    0.00       1.40 r
  HA2/X (HalfAdder_0)                      0.00       1.40 r
  HA2/U1/Q (XOR2X1)                        0.64       2.04 f
  HA2/Sum (HalfAdder_0)                    0.00       2.04 f
  S (out)                                  0.10       2.14 f
  data arrival time                                   2.14

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -2.14
  -----------------------------------------------------------
  slack (MET)                                         0.04


  Startpoint: B (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 r
  B (in)                                   0.01       0.63 r
  HA1/Y (HalfAdder_1)                      0.00       0.63 r
  HA1/U3/Z (NBUFFX2)                       0.18       0.81 r
  HA1/U1/Q (XOR2X1)                        0.56       1.37 f
  HA1/Sum (HalfAdder_1)                    0.00       1.37 f
  HA2/X (HalfAdder_0)                      0.00       1.37 f
  HA2/U1/Q (XOR2X1)                        0.65       2.03 r
  HA2/Sum (HalfAdder_0)                    0.00       2.03 r
  S (out)                                  0.10       2.12 r
  data arrival time                                   2.12

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -2.12
  -----------------------------------------------------------
  slack (MET)                                         0.06


  Startpoint: A (input port clocked by CK)
  Endpoint: Cout (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 f
  A (in)                                   0.01       0.63 f
  HA1/X (HalfAdder_1)                      0.00       0.63 f
  HA1/U4/Z (NBUFFX2)                       0.19       0.82 f
  HA1/U1/Q (XOR2X1)                        0.51       1.33 f
  HA1/Sum (HalfAdder_1)                    0.00       1.33 f
  HA2/X (HalfAdder_0)                      0.00       1.33 f
  HA2/U2/Q (AND2X1)                        0.43       1.76 f
  HA2/Cout (HalfAdder_0)                   0.00       1.76 f
  U1/Q (OR2X1)                             0.25       2.01 f
  Cout (out)                               0.10       2.10 f
  data arrival time                                   2.10

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -2.10
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: A (input port clocked by CK)
  Endpoint: Cout (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 r
  A (in)                                   0.01       0.63 r
  HA1/X (HalfAdder_1)                      0.00       0.63 r
  HA1/U4/Z (NBUFFX2)                       0.18       0.81 r
  HA1/U1/Q (XOR2X1)                        0.51       1.32 f
  HA1/Sum (HalfAdder_1)                    0.00       1.32 f
  HA2/X (HalfAdder_0)                      0.00       1.32 f
  HA2/U2/Q (AND2X1)                        0.43       1.75 f
  HA2/Cout (HalfAdder_0)                   0.00       1.75 f
  U1/Q (OR2X1)                             0.25       2.00 f
  Cout (out)                               0.10       2.10 f
  data arrival time                                   2.10

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -2.10
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: B (input port clocked by CK)
  Endpoint: Cout (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 f
  B (in)                                   0.01       0.63 f
  HA1/Y (HalfAdder_1)                      0.00       0.63 f
  HA1/U3/Z (NBUFFX2)                       0.19       0.82 f
  HA1/U1/Q (XOR2X1)                        0.50       1.32 f
  HA1/Sum (HalfAdder_1)                    0.00       1.32 f
  HA2/X (HalfAdder_0)                      0.00       1.32 f
  HA2/U2/Q (AND2X1)                        0.43       1.75 f
  HA2/Cout (HalfAdder_0)                   0.00       1.75 f
  U1/Q (OR2X1)                             0.25       2.00 f
  Cout (out)                               0.10       2.09 f
  data arrival time                                   2.09

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -2.09
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: B (input port clocked by CK)
  Endpoint: Cout (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 r
  B (in)                                   0.01       0.63 r
  HA1/Y (HalfAdder_1)                      0.00       0.63 r
  HA1/U3/Z (NBUFFX2)                       0.18       0.81 r
  HA1/U1/Q (XOR2X1)                        0.50       1.31 f
  HA1/Sum (HalfAdder_1)                    0.00       1.31 f
  HA2/X (HalfAdder_0)                      0.00       1.31 f
  HA2/U2/Q (AND2X1)                        0.43       1.74 f
  HA2/Cout (HalfAdder_0)                   0.00       1.74 f
  U1/Q (OR2X1)                             0.25       1.99 f
  Cout (out)                               0.10       2.09 f
  data arrival time                                   2.09

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -2.09
  -----------------------------------------------------------
  slack (MET)                                         0.09


  Startpoint: A (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 f
  A (in)                                   0.01       0.63 f
  HA1/X (HalfAdder_1)                      0.00       0.63 f
  HA1/U4/Z (NBUFFX2)                       0.19       0.82 f
  HA1/U1/Q (XOR2X1)                        0.51       1.33 f
  HA1/Sum (HalfAdder_1)                    0.00       1.33 f
  HA2/X (HalfAdder_0)                      0.00       1.33 f
  HA2/U1/Q (XOR2X1)                        0.65       1.98 r
  HA2/Sum (HalfAdder_0)                    0.00       1.98 r
  S (out)                                  0.10       2.08 r
  data arrival time                                   2.08

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -2.08
  -----------------------------------------------------------
  slack (MET)                                         0.10


  Startpoint: A (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 f
  A (in)                                   0.01       0.63 f
  HA1/X (HalfAdder_1)                      0.00       0.63 f
  HA1/U4/Z (NBUFFX2)                       0.19       0.82 f
  HA1/U1/Q (XOR2X1)                        0.60       1.42 r
  HA1/Sum (HalfAdder_1)                    0.00       1.42 r
  HA2/X (HalfAdder_0)                      0.00       1.42 r
  HA2/U1/Q (XOR2X1)                        0.56       1.98 f
  HA2/Sum (HalfAdder_0)                    0.00       1.98 f
  S (out)                                  0.10       2.07 f
  data arrival time                                   2.07

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -2.07
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: A (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 r
  A (in)                                   0.01       0.63 r
  HA1/X (HalfAdder_1)                      0.00       0.63 r
  HA1/U4/Z (NBUFFX2)                       0.18       0.81 r
  HA1/U1/Q (XOR2X1)                        0.51       1.32 f
  HA1/Sum (HalfAdder_1)                    0.00       1.32 f
  HA2/X (HalfAdder_0)                      0.00       1.32 f
  HA2/U1/Q (XOR2X1)                        0.65       1.97 r
  HA2/Sum (HalfAdder_0)                    0.00       1.97 r
  S (out)                                  0.10       2.07 r
  data arrival time                                   2.07

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -2.07
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: B (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 f
  B (in)                                   0.01       0.63 f
  HA1/Y (HalfAdder_1)                      0.00       0.63 f
  HA1/U3/Z (NBUFFX2)                       0.19       0.82 f
  HA1/U1/Q (XOR2X1)                        0.50       1.32 f
  HA1/Sum (HalfAdder_1)                    0.00       1.32 f
  HA2/X (HalfAdder_0)                      0.00       1.32 f
  HA2/U1/Q (XOR2X1)                        0.65       1.97 r
  HA2/Sum (HalfAdder_0)                    0.00       1.97 r
  S (out)                                  0.10       2.07 r
  data arrival time                                   2.07

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -2.07
  -----------------------------------------------------------
  slack (MET)                                         0.11


  Startpoint: B (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 r
  B (in)                                   0.01       0.63 r
  HA1/Y (HalfAdder_1)                      0.00       0.63 r
  HA1/U3/Z (NBUFFX2)                       0.18       0.81 r
  HA1/U1/Q (XOR2X1)                        0.50       1.31 f
  HA1/Sum (HalfAdder_1)                    0.00       1.31 f
  HA2/X (HalfAdder_0)                      0.00       1.31 f
  HA2/U1/Q (XOR2X1)                        0.65       1.96 r
  HA2/Sum (HalfAdder_0)                    0.00       1.96 r
  S (out)                                  0.10       2.06 r
  data arrival time                                   2.06

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -2.06
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: A (input port clocked by CK)
  Endpoint: Cout (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 f
  A (in)                                   0.01       0.63 f
  HA1/X (HalfAdder_1)                      0.00       0.63 f
  HA1/U4/Z (NBUFFX2)                       0.19       0.82 f
  HA1/U1/Q (XOR2X1)                        0.48       1.30 r
  HA1/Sum (HalfAdder_1)                    0.00       1.30 r
  HA2/X (HalfAdder_0)                      0.00       1.30 r
  HA2/U2/Q (AND2X1)                        0.44       1.74 r
  HA2/Cout (HalfAdder_0)                   0.00       1.74 r
  U1/Q (OR2X1)                             0.22       1.96 r
  Cout (out)                               0.10       2.06 r
  data arrival time                                   2.06

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -2.06
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: B (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 f
  B (in)                                   0.01       0.63 f
  HA1/Y (HalfAdder_1)                      0.00       0.63 f
  HA1/U3/Z (NBUFFX2)                       0.19       0.82 f
  HA1/U1/Q (XOR2X1)                        0.58       1.40 r
  HA1/Sum (HalfAdder_1)                    0.00       1.40 r
  HA2/X (HalfAdder_0)                      0.00       1.40 r
  HA2/U1/Q (XOR2X1)                        0.56       1.96 f
  HA2/Sum (HalfAdder_0)                    0.00       1.96 f
  S (out)                                  0.10       2.06 f
  data arrival time                                   2.06

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -2.06
  -----------------------------------------------------------
  slack (MET)                                         0.12


  Startpoint: A (input port clocked by CK)
  Endpoint: Cout (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 r
  A (in)                                   0.01       0.63 r
  HA1/X (HalfAdder_1)                      0.00       0.63 r
  HA1/U4/Z (NBUFFX2)                       0.18       0.81 r
  HA1/U1/Q (XOR2X1)                        0.48       1.30 r
  HA1/Sum (HalfAdder_1)                    0.00       1.30 r
  HA2/X (HalfAdder_0)                      0.00       1.30 r
  HA2/U2/Q (AND2X1)                        0.44       1.74 r
  HA2/Cout (HalfAdder_0)                   0.00       1.74 r
  U1/Q (OR2X1)                             0.22       1.96 r
  Cout (out)                               0.10       2.05 r
  data arrival time                                   2.05

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -2.05
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: A (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 f
  A (in)                                   0.01       0.63 f
  HA1/X (HalfAdder_1)                      0.00       0.63 f
  HA1/U4/Z (NBUFFX2)                       0.19       0.82 f
  HA1/U1/Q (XOR2X1)                        0.60       1.42 r
  HA1/Sum (HalfAdder_1)                    0.00       1.42 r
  HA2/X (HalfAdder_0)                      0.00       1.42 r
  HA2/U1/Q (XOR2X1)                        0.54       1.95 r
  HA2/Sum (HalfAdder_0)                    0.00       1.95 r
  S (out)                                  0.10       2.05 r
  data arrival time                                   2.05

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -2.05
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: A (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 r
  A (in)                                   0.01       0.63 r
  HA1/X (HalfAdder_1)                      0.00       0.63 r
  HA1/U4/Z (NBUFFX2)                       0.18       0.81 r
  HA1/U1/Q (XOR2X1)                        0.59       1.40 f
  HA1/Sum (HalfAdder_1)                    0.00       1.40 f
  HA2/X (HalfAdder_0)                      0.00       1.40 f
  HA2/U1/Q (XOR2X1)                        0.56       1.95 f
  HA2/Sum (HalfAdder_0)                    0.00       1.95 f
  S (out)                                  0.10       2.05 f
  data arrival time                                   2.05

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -2.05
  -----------------------------------------------------------
  slack (MET)                                         0.13


  Startpoint: A (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 f
  A (in)                                   0.01       0.63 f
  HA1/X (HalfAdder_1)                      0.00       0.63 f
  HA1/U4/Z (NBUFFX2)                       0.19       0.82 f
  HA1/U1/Q (XOR2X1)                        0.48       1.30 r
  HA1/Sum (HalfAdder_1)                    0.00       1.30 r
  HA2/X (HalfAdder_0)                      0.00       1.30 r
  HA2/U1/Q (XOR2X1)                        0.64       1.94 f
  HA2/Sum (HalfAdder_0)                    0.00       1.94 f
  S (out)                                  0.10       2.04 f
  data arrival time                                   2.04

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -2.04
  -----------------------------------------------------------
  slack (MET)                                         0.14


  Startpoint: B (input port clocked by CK)
  Endpoint: Cout (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 f
  B (in)                                   0.01       0.63 f
  HA1/Y (HalfAdder_1)                      0.00       0.63 f
  HA1/U3/Z (NBUFFX2)                       0.19       0.82 f
  HA1/U1/Q (XOR2X1)                        0.46       1.28 r
  HA1/Sum (HalfAdder_1)                    0.00       1.28 r
  HA2/X (HalfAdder_0)                      0.00       1.28 r
  HA2/U2/Q (AND2X1)                        0.44       1.72 r
  HA2/Cout (HalfAdder_0)                   0.00       1.72 r
  U1/Q (OR2X1)                             0.22       1.94 r
  Cout (out)                               0.10       2.04 r
  data arrival time                                   2.04

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -2.04
  -----------------------------------------------------------
  slack (MET)                                         0.14


  Startpoint: A (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 r
  A (in)                                   0.01       0.63 r
  HA1/X (HalfAdder_1)                      0.00       0.63 r
  HA1/U4/Z (NBUFFX2)                       0.18       0.81 r
  HA1/U1/Q (XOR2X1)                        0.48       1.30 r
  HA1/Sum (HalfAdder_1)                    0.00       1.30 r
  HA2/X (HalfAdder_0)                      0.00       1.30 r
  HA2/U1/Q (XOR2X1)                        0.64       1.94 f
  HA2/Sum (HalfAdder_0)                    0.00       1.94 f
  S (out)                                  0.10       2.03 f
  data arrival time                                   2.03

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -2.03
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: B (input port clocked by CK)
  Endpoint: Cout (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 r
  B (in)                                   0.01       0.63 r
  HA1/Y (HalfAdder_1)                      0.00       0.63 r
  HA1/U3/Z (NBUFFX2)                       0.18       0.81 r
  HA1/U1/Q (XOR2X1)                        0.46       1.28 r
  HA1/Sum (HalfAdder_1)                    0.00       1.28 r
  HA2/X (HalfAdder_0)                      0.00       1.28 r
  HA2/U2/Q (AND2X1)                        0.44       1.72 r
  HA2/Cout (HalfAdder_0)                   0.00       1.72 r
  U1/Q (OR2X1)                             0.22       1.94 r
  Cout (out)                               0.10       2.03 r
  data arrival time                                   2.03

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -2.03
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: B (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 f
  B (in)                                   0.01       0.63 f
  HA1/Y (HalfAdder_1)                      0.00       0.63 f
  HA1/U3/Z (NBUFFX2)                       0.19       0.82 f
  HA1/U1/Q (XOR2X1)                        0.58       1.40 r
  HA1/Sum (HalfAdder_1)                    0.00       1.40 r
  HA2/X (HalfAdder_0)                      0.00       1.40 r
  HA2/U1/Q (XOR2X1)                        0.54       1.94 r
  HA2/Sum (HalfAdder_0)                    0.00       1.94 r
  S (out)                                  0.10       2.03 r
  data arrival time                                   2.03

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -2.03
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: A (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 r
  A (in)                                   0.01       0.63 r
  HA1/X (HalfAdder_1)                      0.00       0.63 r
  HA1/U4/Z (NBUFFX2)                       0.18       0.81 r
  HA1/U1/Q (XOR2X1)                        0.59       1.40 f
  HA1/Sum (HalfAdder_1)                    0.00       1.40 f
  HA2/X (HalfAdder_0)                      0.00       1.40 f
  HA2/U1/Q (XOR2X1)                        0.53       1.93 r
  HA2/Sum (HalfAdder_0)                    0.00       1.93 r
  S (out)                                  0.10       2.03 r
  data arrival time                                   2.03

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -2.03
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: B (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 r
  B (in)                                   0.01       0.63 r
  HA1/Y (HalfAdder_1)                      0.00       0.63 r
  HA1/U3/Z (NBUFFX2)                       0.18       0.81 r
  HA1/U1/Q (XOR2X1)                        0.56       1.37 f
  HA1/Sum (HalfAdder_1)                    0.00       1.37 f
  HA2/X (HalfAdder_0)                      0.00       1.37 f
  HA2/U1/Q (XOR2X1)                        0.56       1.93 f
  HA2/Sum (HalfAdder_0)                    0.00       1.93 f
  S (out)                                  0.10       2.03 f
  data arrival time                                   2.03

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -2.03
  -----------------------------------------------------------
  slack (MET)                                         0.15


  Startpoint: B (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 f
  B (in)                                   0.01       0.63 f
  HA1/Y (HalfAdder_1)                      0.00       0.63 f
  HA1/U3/Z (NBUFFX2)                       0.19       0.82 f
  HA1/U1/Q (XOR2X1)                        0.46       1.28 r
  HA1/Sum (HalfAdder_1)                    0.00       1.28 r
  HA2/X (HalfAdder_0)                      0.00       1.28 r
  HA2/U1/Q (XOR2X1)                        0.64       1.92 f
  HA2/Sum (HalfAdder_0)                    0.00       1.92 f
  S (out)                                  0.10       2.02 f
  data arrival time                                   2.02

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -2.02
  -----------------------------------------------------------
  slack (MET)                                         0.16


  Startpoint: B (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 r
  B (in)                                   0.01       0.63 r
  HA1/Y (HalfAdder_1)                      0.00       0.63 r
  HA1/U3/Z (NBUFFX2)                       0.18       0.81 r
  HA1/U1/Q (XOR2X1)                        0.46       1.28 r
  HA1/Sum (HalfAdder_1)                    0.00       1.28 r
  HA2/X (HalfAdder_0)                      0.00       1.28 r
  HA2/U1/Q (XOR2X1)                        0.64       1.92 f
  HA2/Sum (HalfAdder_0)                    0.00       1.92 f
  S (out)                                  0.10       2.01 f
  data arrival time                                   2.01

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -2.01
  -----------------------------------------------------------
  slack (MET)                                         0.17


  Startpoint: B (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 r
  B (in)                                   0.01       0.63 r
  HA1/Y (HalfAdder_1)                      0.00       0.63 r
  HA1/U3/Z (NBUFFX2)                       0.18       0.81 r
  HA1/U1/Q (XOR2X1)                        0.56       1.37 f
  HA1/Sum (HalfAdder_1)                    0.00       1.37 f
  HA2/X (HalfAdder_0)                      0.00       1.37 f
  HA2/U1/Q (XOR2X1)                        0.53       1.91 r
  HA2/Sum (HalfAdder_0)                    0.00       1.91 r
  S (out)                                  0.10       2.00 r
  data arrival time                                   2.00

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -2.00
  -----------------------------------------------------------
  slack (MET)                                         0.18


  Startpoint: A (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 f
  A (in)                                   0.01       0.63 f
  HA1/X (HalfAdder_1)                      0.00       0.63 f
  HA1/U4/Z (NBUFFX2)                       0.19       0.82 f
  HA1/U1/Q (XOR2X1)                        0.51       1.33 f
  HA1/Sum (HalfAdder_1)                    0.00       1.33 f
  HA2/X (HalfAdder_0)                      0.00       1.33 f
  HA2/U1/Q (XOR2X1)                        0.56       1.88 f
  HA2/Sum (HalfAdder_0)                    0.00       1.88 f
  S (out)                                  0.10       1.98 f
  data arrival time                                   1.98

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -1.98
  -----------------------------------------------------------
  slack (MET)                                         0.20


  Startpoint: A (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 r
  A (in)                                   0.01       0.63 r
  HA1/X (HalfAdder_1)                      0.00       0.63 r
  HA1/U4/Z (NBUFFX2)                       0.18       0.81 r
  HA1/U1/Q (XOR2X1)                        0.51       1.32 f
  HA1/Sum (HalfAdder_1)                    0.00       1.32 f
  HA2/X (HalfAdder_0)                      0.00       1.32 f
  HA2/U1/Q (XOR2X1)                        0.56       1.88 f
  HA2/Sum (HalfAdder_0)                    0.00       1.88 f
  S (out)                                  0.10       1.97 f
  data arrival time                                   1.97

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -1.97
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: B (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 f
  B (in)                                   0.01       0.63 f
  HA1/Y (HalfAdder_1)                      0.00       0.63 f
  HA1/U3/Z (NBUFFX2)                       0.19       0.82 f
  HA1/U1/Q (XOR2X1)                        0.50       1.32 f
  HA1/Sum (HalfAdder_1)                    0.00       1.32 f
  HA2/X (HalfAdder_0)                      0.00       1.32 f
  HA2/U1/Q (XOR2X1)                        0.56       1.87 f
  HA2/Sum (HalfAdder_0)                    0.00       1.87 f
  S (out)                                  0.10       1.97 f
  data arrival time                                   1.97

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -1.97
  -----------------------------------------------------------
  slack (MET)                                         0.21


  Startpoint: B (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 r
  B (in)                                   0.01       0.63 r
  HA1/Y (HalfAdder_1)                      0.00       0.63 r
  HA1/U3/Z (NBUFFX2)                       0.18       0.81 r
  HA1/U1/Q (XOR2X1)                        0.50       1.31 f
  HA1/Sum (HalfAdder_1)                    0.00       1.31 f
  HA2/X (HalfAdder_0)                      0.00       1.31 f
  HA2/U1/Q (XOR2X1)                        0.56       1.87 f
  HA2/Sum (HalfAdder_0)                    0.00       1.87 f
  S (out)                                  0.10       1.96 f
  data arrival time                                   1.96

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -1.96
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: A (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 f
  A (in)                                   0.01       0.63 f
  HA1/X (HalfAdder_1)                      0.00       0.63 f
  HA1/U4/Z (NBUFFX2)                       0.19       0.82 f
  HA1/U1/Q (XOR2X1)                        0.51       1.33 f
  HA1/Sum (HalfAdder_1)                    0.00       1.33 f
  HA2/X (HalfAdder_0)                      0.00       1.33 f
  HA2/U1/Q (XOR2X1)                        0.53       1.86 r
  HA2/Sum (HalfAdder_0)                    0.00       1.86 r
  S (out)                                  0.10       1.96 r
  data arrival time                                   1.96

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -1.96
  -----------------------------------------------------------
  slack (MET)                                         0.22


  Startpoint: A (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 f
  A (in)                                   0.01       0.63 f
  HA1/X (HalfAdder_1)                      0.00       0.63 f
  HA1/U4/Z (NBUFFX2)                       0.19       0.82 f
  HA1/U1/Q (XOR2X1)                        0.48       1.30 r
  HA1/Sum (HalfAdder_1)                    0.00       1.30 r
  HA2/X (HalfAdder_0)                      0.00       1.30 r
  HA2/U1/Q (XOR2X1)                        0.56       1.86 f
  HA2/Sum (HalfAdder_0)                    0.00       1.86 f
  S (out)                                  0.10       1.95 f
  data arrival time                                   1.95

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: A (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 r
  A (in)                                   0.01       0.63 r
  HA1/X (HalfAdder_1)                      0.00       0.63 r
  HA1/U4/Z (NBUFFX2)                       0.18       0.81 r
  HA1/U1/Q (XOR2X1)                        0.51       1.32 f
  HA1/Sum (HalfAdder_1)                    0.00       1.32 f
  HA2/X (HalfAdder_0)                      0.00       1.32 f
  HA2/U1/Q (XOR2X1)                        0.53       1.86 r
  HA2/Sum (HalfAdder_0)                    0.00       1.86 r
  S (out)                                  0.10       1.95 r
  data arrival time                                   1.95

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: A (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 r
  A (in)                                   0.01       0.63 r
  HA1/X (HalfAdder_1)                      0.00       0.63 r
  HA1/U4/Z (NBUFFX2)                       0.18       0.81 r
  HA1/U1/Q (XOR2X1)                        0.48       1.30 r
  HA1/Sum (HalfAdder_1)                    0.00       1.30 r
  HA2/X (HalfAdder_0)                      0.00       1.30 r
  HA2/U1/Q (XOR2X1)                        0.56       1.85 f
  HA2/Sum (HalfAdder_0)                    0.00       1.85 f
  S (out)                                  0.10       1.95 f
  data arrival time                                   1.95

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: B (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 f
  B (in)                                   0.01       0.63 f
  HA1/Y (HalfAdder_1)                      0.00       0.63 f
  HA1/U3/Z (NBUFFX2)                       0.19       0.82 f
  HA1/U1/Q (XOR2X1)                        0.50       1.32 f
  HA1/Sum (HalfAdder_1)                    0.00       1.32 f
  HA2/X (HalfAdder_0)                      0.00       1.32 f
  HA2/U1/Q (XOR2X1)                        0.53       1.85 r
  HA2/Sum (HalfAdder_0)                    0.00       1.85 r
  S (out)                                  0.10       1.95 r
  data arrival time                                   1.95

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -1.95
  -----------------------------------------------------------
  slack (MET)                                         0.23


  Startpoint: B (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 r
  B (in)                                   0.01       0.63 r
  HA1/Y (HalfAdder_1)                      0.00       0.63 r
  HA1/U3/Z (NBUFFX2)                       0.18       0.81 r
  HA1/U1/Q (XOR2X1)                        0.50       1.31 f
  HA1/Sum (HalfAdder_1)                    0.00       1.31 f
  HA2/X (HalfAdder_0)                      0.00       1.31 f
  HA2/U1/Q (XOR2X1)                        0.53       1.85 r
  HA2/Sum (HalfAdder_0)                    0.00       1.85 r
  S (out)                                  0.10       1.94 r
  data arrival time                                   1.94

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -1.94
  -----------------------------------------------------------
  slack (MET)                                         0.24


  Startpoint: B (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 f
  B (in)                                   0.01       0.63 f
  HA1/Y (HalfAdder_1)                      0.00       0.63 f
  HA1/U3/Z (NBUFFX2)                       0.19       0.82 f
  HA1/U1/Q (XOR2X1)                        0.46       1.28 r
  HA1/Sum (HalfAdder_1)                    0.00       1.28 r
  HA2/X (HalfAdder_0)                      0.00       1.28 r
  HA2/U1/Q (XOR2X1)                        0.56       1.84 f
  HA2/Sum (HalfAdder_0)                    0.00       1.84 f
  S (out)                                  0.10       1.93 f
  data arrival time                                   1.93

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (MET)                                         0.25


  Startpoint: A (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 f
  A (in)                                   0.01       0.63 f
  HA1/X (HalfAdder_1)                      0.00       0.63 f
  HA1/U4/Z (NBUFFX2)                       0.19       0.82 f
  HA1/U1/Q (XOR2X1)                        0.48       1.30 r
  HA1/Sum (HalfAdder_1)                    0.00       1.30 r
  HA2/X (HalfAdder_0)                      0.00       1.30 r
  HA2/U1/Q (XOR2X1)                        0.54       1.84 r
  HA2/Sum (HalfAdder_0)                    0.00       1.84 r
  S (out)                                  0.10       1.93 r
  data arrival time                                   1.93

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (MET)                                         0.25


  Startpoint: B (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 r
  B (in)                                   0.01       0.63 r
  HA1/Y (HalfAdder_1)                      0.00       0.63 r
  HA1/U3/Z (NBUFFX2)                       0.18       0.81 r
  HA1/U1/Q (XOR2X1)                        0.46       1.28 r
  HA1/Sum (HalfAdder_1)                    0.00       1.28 r
  HA2/X (HalfAdder_0)                      0.00       1.28 r
  HA2/U1/Q (XOR2X1)                        0.56       1.83 f
  HA2/Sum (HalfAdder_0)                    0.00       1.83 f
  S (out)                                  0.10       1.93 f
  data arrival time                                   1.93

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (MET)                                         0.25


  Startpoint: A (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 r
  A (in)                                   0.01       0.63 r
  HA1/X (HalfAdder_1)                      0.00       0.63 r
  HA1/U4/Z (NBUFFX2)                       0.18       0.81 r
  HA1/U1/Q (XOR2X1)                        0.48       1.30 r
  HA1/Sum (HalfAdder_1)                    0.00       1.30 r
  HA2/X (HalfAdder_0)                      0.00       1.30 r
  HA2/U1/Q (XOR2X1)                        0.54       1.83 r
  HA2/Sum (HalfAdder_0)                    0.00       1.83 r
  S (out)                                  0.10       1.93 r
  data arrival time                                   1.93

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -1.93
  -----------------------------------------------------------
  slack (MET)                                         0.25


  Startpoint: B (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 f
  B (in)                                   0.01       0.63 f
  HA1/Y (HalfAdder_1)                      0.00       0.63 f
  HA1/U3/Z (NBUFFX2)                       0.19       0.82 f
  HA1/U1/Q (XOR2X1)                        0.46       1.28 r
  HA1/Sum (HalfAdder_1)                    0.00       1.28 r
  HA2/X (HalfAdder_0)                      0.00       1.28 r
  HA2/U1/Q (XOR2X1)                        0.54       1.82 r
  HA2/Sum (HalfAdder_0)                    0.00       1.82 r
  S (out)                                  0.10       1.91 r
  data arrival time                                   1.91

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: B (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 r
  B (in)                                   0.01       0.63 r
  HA1/Y (HalfAdder_1)                      0.00       0.63 r
  HA1/U3/Z (NBUFFX2)                       0.18       0.81 r
  HA1/U1/Q (XOR2X1)                        0.46       1.28 r
  HA1/Sum (HalfAdder_1)                    0.00       1.28 r
  HA2/X (HalfAdder_0)                      0.00       1.28 r
  HA2/U1/Q (XOR2X1)                        0.54       1.81 r
  HA2/Sum (HalfAdder_0)                    0.00       1.81 r
  S (out)                                  0.10       1.91 r
  data arrival time                                   1.91

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -1.91
  -----------------------------------------------------------
  slack (MET)                                         0.27


  Startpoint: Cin (input port clocked by CK)
  Endpoint: Cout (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 f
  Cin (in)                                 0.01       0.63 f
  U2/ZN (INVX0)                            0.09       0.71 r
  U3/ZN (INVX0)                            0.13       0.84 f
  HA2/Y (HalfAdder_0)                      0.00       0.84 f
  HA2/U2/Q (AND2X1)                        0.45       1.29 f
  HA2/Cout (HalfAdder_0)                   0.00       1.29 f
  U1/Q (OR2X1)                             0.25       1.54 f
  Cout (out)                               0.10       1.63 f
  data arrival time                                   1.63

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -1.63
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: Cin (input port clocked by CK)
  Endpoint: Cout (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 r
  Cin (in)                                 0.01       0.63 r
  U2/ZN (INVX0)                            0.09       0.72 f
  U3/ZN (INVX0)                            0.12       0.84 r
  HA2/Y (HalfAdder_0)                      0.00       0.84 r
  HA2/U2/Q (AND2X1)                        0.47       1.31 r
  HA2/Cout (HalfAdder_0)                   0.00       1.31 r
  U1/Q (OR2X1)                             0.22       1.53 r
  Cout (out)                               0.10       1.63 r
  data arrival time                                   1.63

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -1.63
  -----------------------------------------------------------
  slack (MET)                                         0.55


  Startpoint: B (input port clocked by CK)
  Endpoint: Cout (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 f
  B (in)                                   0.01       0.63 f
  HA1/Y (HalfAdder_1)                      0.00       0.63 f
  HA1/U3/Z (NBUFFX2)                       0.19       0.82 f
  HA1/U2/Q (AND2X1)                        0.40       1.22 f
  HA1/Cout (HalfAdder_1)                   0.00       1.22 f
  U1/Q (OR2X1)                             0.27       1.49 f
  Cout (out)                               0.10       1.59 f
  data arrival time                                   1.59

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -1.59
  -----------------------------------------------------------
  slack (MET)                                         0.59


  Startpoint: B (input port clocked by CK)
  Endpoint: Cout (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 r
  B (in)                                   0.01       0.63 r
  HA1/Y (HalfAdder_1)                      0.00       0.63 r
  HA1/U3/Z (NBUFFX2)                       0.18       0.81 r
  HA1/U2/Q (AND2X1)                        0.41       1.23 r
  HA1/Cout (HalfAdder_1)                   0.00       1.23 r
  U1/Q (OR2X1)                             0.24       1.47 r
  Cout (out)                               0.10       1.57 r
  data arrival time                                   1.57

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -1.57
  -----------------------------------------------------------
  slack (MET)                                         0.61


  Startpoint: Cin (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 f
  Cin (in)                                 0.01       0.63 f
  U2/ZN (INVX0)                            0.09       0.71 r
  U3/ZN (INVX0)                            0.13       0.84 f
  HA2/Y (HalfAdder_0)                      0.00       0.84 f
  HA2/U1/Q (XOR2X1)                        0.62       1.47 r
  HA2/Sum (HalfAdder_0)                    0.00       1.47 r
  S (out)                                  0.10       1.56 r
  data arrival time                                   1.56

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -1.56
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: A (input port clocked by CK)
  Endpoint: Cout (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 f
  A (in)                                   0.01       0.63 f
  HA1/X (HalfAdder_1)                      0.00       0.63 f
  HA1/U4/Z (NBUFFX2)                       0.19       0.82 f
  HA1/U2/Q (AND2X1)                        0.38       1.19 f
  HA1/Cout (HalfAdder_1)                   0.00       1.19 f
  U1/Q (OR2X1)                             0.27       1.46 f
  Cout (out)                               0.10       1.56 f
  data arrival time                                   1.56

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -1.56
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: Cin (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 r
  Cin (in)                                 0.01       0.63 r
  U2/ZN (INVX0)                            0.09       0.72 f
  U3/ZN (INVX0)                            0.12       0.84 r
  HA2/Y (HalfAdder_0)                      0.00       0.84 r
  HA2/U1/Q (XOR2X1)                        0.62       1.46 f
  HA2/Sum (HalfAdder_0)                    0.00       1.46 f
  S (out)                                  0.10       1.56 f
  data arrival time                                   1.56

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -1.56
  -----------------------------------------------------------
  slack (MET)                                         0.62


  Startpoint: A (input port clocked by CK)
  Endpoint: Cout (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max
  HalfAdder_1        ForQA                 saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 r
  A (in)                                   0.01       0.63 r
  HA1/X (HalfAdder_1)                      0.00       0.63 r
  HA1/U4/Z (NBUFFX2)                       0.18       0.81 r
  HA1/U2/Q (AND2X1)                        0.39       1.20 r
  HA1/Cout (HalfAdder_1)                   0.00       1.20 r
  U1/Q (OR2X1)                             0.24       1.44 r
  Cout (out)                               0.10       1.54 r
  data arrival time                                   1.54

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -1.54
  -----------------------------------------------------------
  slack (MET)                                         0.64


  Startpoint: Cin (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 r
  Cin (in)                                 0.01       0.63 r
  U2/ZN (INVX0)                            0.09       0.72 f
  U3/ZN (INVX0)                            0.12       0.84 r
  HA2/Y (HalfAdder_0)                      0.00       0.84 r
  HA2/U1/Q (XOR2X1)                        0.55       1.39 f
  HA2/Sum (HalfAdder_0)                    0.00       1.39 f
  S (out)                                  0.10       1.49 f
  data arrival time                                   1.49

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -1.49
  -----------------------------------------------------------
  slack (MET)                                         0.69


  Startpoint: Cin (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 f
  Cin (in)                                 0.01       0.63 f
  U2/ZN (INVX0)                            0.09       0.71 r
  U3/ZN (INVX0)                            0.13       0.84 f
  HA2/Y (HalfAdder_0)                      0.00       0.84 f
  HA2/U1/Q (XOR2X1)                        0.54       1.38 f
  HA2/Sum (HalfAdder_0)                    0.00       1.38 f
  S (out)                                  0.10       1.48 f
  data arrival time                                   1.48

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -1.48
  -----------------------------------------------------------
  slack (MET)                                         0.70


  Startpoint: Cin (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 r
  Cin (in)                                 0.01       0.63 r
  U2/ZN (INVX0)                            0.09       0.72 f
  U3/ZN (INVX0)                            0.12       0.84 r
  HA2/Y (HalfAdder_0)                      0.00       0.84 r
  HA2/U1/Q (XOR2X1)                        0.52       1.36 r
  HA2/Sum (HalfAdder_0)                    0.00       1.36 r
  S (out)                                  0.10       1.46 r
  data arrival time                                   1.46

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -1.46
  -----------------------------------------------------------
  slack (MET)                                         0.72


  Startpoint: Cin (input port clocked by CK)
  Endpoint: S (output port clocked by CK)
  Path Group: CK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  FullAdder          8000                  saed90nm_max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CK (rise edge)                     0.00       0.00
  clock network delay (ideal)              0.55       0.55
  input external delay                     0.07       0.62 f
  Cin (in)                                 0.01       0.63 f
  U2/ZN (INVX0)                            0.09       0.71 r
  U3/ZN (INVX0)                            0.13       0.84 f
  HA2/Y (HalfAdder_0)                      0.00       0.84 f
  HA2/U1/Q (XOR2X1)                        0.50       1.34 r
  HA2/Sum (HalfAdder_0)                    0.00       1.34 r
  S (out)                                  0.10       1.44 r
  data arrival time                                   1.44

  clock CK (rise edge)                     2.00       2.00
  clock network delay (ideal)              0.55       2.55
  clock uncertainty                       -0.30       2.25
  output external delay                   -0.07       2.18
  data required time                                  2.18
  -----------------------------------------------------------
  data required time                                  2.18
  data arrival time                                  -1.44
  -----------------------------------------------------------
  slack (MET)                                         0.74


1
